-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Crypto is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 16;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of Crypto is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Crypto_Crypto,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.104000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=128,HLS_SYN_DSP=0,HLS_SYN_FF=25372,HLS_SYN_LUT=25143,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (48 downto 0) := "0000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (48 downto 0) := "0000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (48 downto 0) := "0000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (48 downto 0) := "0000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (48 downto 0) := "0000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (48 downto 0) := "0000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (48 downto 0) := "0001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (48 downto 0) := "0010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (48 downto 0) := "0100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (48 downto 0) := "1000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv31_40002001 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000000010000000000001";
    constant ap_const_lv31_40012001 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000010010000000000001";
    constant ap_const_lv31_40020001 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000100000000000000001";
    constant ap_const_lv32_1001 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000001";
    constant ap_const_lv32_1000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_const_lv19_41FFF : STD_LOGIC_VECTOR (18 downto 0) := "1000001111111111111";
    constant ap_const_lv19_51FEF : STD_LOGIC_VECTOR (18 downto 0) := "1010001111111101111";
    constant ap_const_lv19_5FFE1 : STD_LOGIC_VECTOR (18 downto 0) := "1011111111111100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv52_1 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal DataIn_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal DataIn_ce0 : STD_LOGIC;
    signal DataIn_we0 : STD_LOGIC;
    signal DataIn_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal RAMSel : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTwiddleIn_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTwiddleIn_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP : STD_LOGIC_VECTOR (31 downto 0);
    signal ModIndex : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1404_p5 : STD_LOGIC_VECTOR (30 downto 0);
    signal reg_1417 : STD_LOGIC_VECTOR (30 downto 0);
    signal OP_read_read_fu_480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal OP_read_reg_1707 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln11_fu_1425_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln11_reg_1711 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_fu_1431_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_1721 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_inv_fu_1464_p5 : STD_LOGIC_VECTOR (18 downto 0);
    signal n_inv_reg_1754 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln148_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln149_1_reg_1759 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal hf_1_fu_1520_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal hf_1_reg_1764 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal trunc_ln153_fu_1528_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln153_reg_1769 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln153_1_fu_1532_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln153_1_reg_1774 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln153_fu_1536_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln153_reg_1779 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln159_fu_1539_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln159_reg_1784 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln153_2_fu_1559_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln153_2_reg_1792 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal icmp_ln153_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln158_fu_1564_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln158_reg_1797 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln153_fu_1569_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln153_reg_1802 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln115_1_reg_1813 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal hf_fu_1643_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal hf_reg_1818 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal trunc_ln119_fu_1651_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln119_reg_1823 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln119_1_fu_1655_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln119_1_reg_1828 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln119_fu_1659_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln119_reg_1833 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln125_fu_1662_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln125_reg_1838 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln119_2_fu_1682_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln119_2_reg_1846 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal icmp_ln119_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln124_fu_1687_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln124_reg_1851 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln119_fu_1692_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln119_reg_1856 : STD_LOGIC_VECTOR (63 downto 0);
    signal DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_ce0 : STD_LOGIC;
    signal DataRAM_we0 : STD_LOGIC;
    signal DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_ce1 : STD_LOGIC;
    signal DataRAM_we1 : STD_LOGIC;
    signal DataRAM_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_1_ce0 : STD_LOGIC;
    signal DataRAM_1_we0 : STD_LOGIC;
    signal DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_1_ce1 : STD_LOGIC;
    signal DataRAM_1_we1 : STD_LOGIC;
    signal DataRAM_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_2_ce0 : STD_LOGIC;
    signal DataRAM_2_we0 : STD_LOGIC;
    signal DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_2_ce1 : STD_LOGIC;
    signal DataRAM_2_we1 : STD_LOGIC;
    signal DataRAM_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_3_ce0 : STD_LOGIC;
    signal DataRAM_3_we0 : STD_LOGIC;
    signal DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_3_ce1 : STD_LOGIC;
    signal DataRAM_3_we1 : STD_LOGIC;
    signal DataRAM_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_4_ce0 : STD_LOGIC;
    signal DataRAM_4_we0 : STD_LOGIC;
    signal DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_4_ce1 : STD_LOGIC;
    signal DataRAM_4_we1 : STD_LOGIC;
    signal DataRAM_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_5_ce0 : STD_LOGIC;
    signal DataRAM_5_we0 : STD_LOGIC;
    signal DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_5_ce1 : STD_LOGIC;
    signal DataRAM_5_we1 : STD_LOGIC;
    signal DataRAM_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_6_ce0 : STD_LOGIC;
    signal DataRAM_6_we0 : STD_LOGIC;
    signal DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_6_ce1 : STD_LOGIC;
    signal DataRAM_6_we1 : STD_LOGIC;
    signal DataRAM_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_7_ce0 : STD_LOGIC;
    signal DataRAM_7_we0 : STD_LOGIC;
    signal DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_7_ce1 : STD_LOGIC;
    signal DataRAM_7_we1 : STD_LOGIC;
    signal DataRAM_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_8_ce0 : STD_LOGIC;
    signal DataRAM_8_we0 : STD_LOGIC;
    signal DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_8_ce1 : STD_LOGIC;
    signal DataRAM_8_we1 : STD_LOGIC;
    signal DataRAM_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_9_ce0 : STD_LOGIC;
    signal DataRAM_9_we0 : STD_LOGIC;
    signal DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_9_ce1 : STD_LOGIC;
    signal DataRAM_9_we1 : STD_LOGIC;
    signal DataRAM_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_10_ce0 : STD_LOGIC;
    signal DataRAM_10_we0 : STD_LOGIC;
    signal DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_10_ce1 : STD_LOGIC;
    signal DataRAM_10_we1 : STD_LOGIC;
    signal DataRAM_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_11_ce0 : STD_LOGIC;
    signal DataRAM_11_we0 : STD_LOGIC;
    signal DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_11_ce1 : STD_LOGIC;
    signal DataRAM_11_we1 : STD_LOGIC;
    signal DataRAM_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_12_ce0 : STD_LOGIC;
    signal DataRAM_12_we0 : STD_LOGIC;
    signal DataRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_12_ce1 : STD_LOGIC;
    signal DataRAM_12_we1 : STD_LOGIC;
    signal DataRAM_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_13_ce0 : STD_LOGIC;
    signal DataRAM_13_we0 : STD_LOGIC;
    signal DataRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_13_ce1 : STD_LOGIC;
    signal DataRAM_13_we1 : STD_LOGIC;
    signal DataRAM_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_14_ce0 : STD_LOGIC;
    signal DataRAM_14_we0 : STD_LOGIC;
    signal DataRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_14_ce1 : STD_LOGIC;
    signal DataRAM_14_we1 : STD_LOGIC;
    signal DataRAM_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_15_ce0 : STD_LOGIC;
    signal DataRAM_15_we0 : STD_LOGIC;
    signal DataRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_15_ce1 : STD_LOGIC;
    signal DataRAM_15_we1 : STD_LOGIC;
    signal DataRAM_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_16_ce0 : STD_LOGIC;
    signal DataRAM_16_we0 : STD_LOGIC;
    signal DataRAM_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_16_ce1 : STD_LOGIC;
    signal DataRAM_16_we1 : STD_LOGIC;
    signal DataRAM_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_17_ce0 : STD_LOGIC;
    signal DataRAM_17_we0 : STD_LOGIC;
    signal DataRAM_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_17_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_17_ce1 : STD_LOGIC;
    signal DataRAM_17_we1 : STD_LOGIC;
    signal DataRAM_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_18_ce0 : STD_LOGIC;
    signal DataRAM_18_we0 : STD_LOGIC;
    signal DataRAM_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_18_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_18_ce1 : STD_LOGIC;
    signal DataRAM_18_we1 : STD_LOGIC;
    signal DataRAM_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_19_ce0 : STD_LOGIC;
    signal DataRAM_19_we0 : STD_LOGIC;
    signal DataRAM_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_19_ce1 : STD_LOGIC;
    signal DataRAM_19_we1 : STD_LOGIC;
    signal DataRAM_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_20_ce0 : STD_LOGIC;
    signal DataRAM_20_we0 : STD_LOGIC;
    signal DataRAM_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_20_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_20_ce1 : STD_LOGIC;
    signal DataRAM_20_we1 : STD_LOGIC;
    signal DataRAM_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_21_ce0 : STD_LOGIC;
    signal DataRAM_21_we0 : STD_LOGIC;
    signal DataRAM_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_21_ce1 : STD_LOGIC;
    signal DataRAM_21_we1 : STD_LOGIC;
    signal DataRAM_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_22_ce0 : STD_LOGIC;
    signal DataRAM_22_we0 : STD_LOGIC;
    signal DataRAM_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_22_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_22_ce1 : STD_LOGIC;
    signal DataRAM_22_we1 : STD_LOGIC;
    signal DataRAM_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_23_ce0 : STD_LOGIC;
    signal DataRAM_23_we0 : STD_LOGIC;
    signal DataRAM_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_23_ce1 : STD_LOGIC;
    signal DataRAM_23_we1 : STD_LOGIC;
    signal DataRAM_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_24_ce0 : STD_LOGIC;
    signal DataRAM_24_we0 : STD_LOGIC;
    signal DataRAM_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_24_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_24_ce1 : STD_LOGIC;
    signal DataRAM_24_we1 : STD_LOGIC;
    signal DataRAM_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_25_ce0 : STD_LOGIC;
    signal DataRAM_25_we0 : STD_LOGIC;
    signal DataRAM_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_25_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_25_ce1 : STD_LOGIC;
    signal DataRAM_25_we1 : STD_LOGIC;
    signal DataRAM_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_26_ce0 : STD_LOGIC;
    signal DataRAM_26_we0 : STD_LOGIC;
    signal DataRAM_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_26_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_26_ce1 : STD_LOGIC;
    signal DataRAM_26_we1 : STD_LOGIC;
    signal DataRAM_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_27_ce0 : STD_LOGIC;
    signal DataRAM_27_we0 : STD_LOGIC;
    signal DataRAM_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_27_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_27_ce1 : STD_LOGIC;
    signal DataRAM_27_we1 : STD_LOGIC;
    signal DataRAM_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_28_ce0 : STD_LOGIC;
    signal DataRAM_28_we0 : STD_LOGIC;
    signal DataRAM_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_28_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_28_ce1 : STD_LOGIC;
    signal DataRAM_28_we1 : STD_LOGIC;
    signal DataRAM_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_29_ce0 : STD_LOGIC;
    signal DataRAM_29_we0 : STD_LOGIC;
    signal DataRAM_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_29_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_29_ce1 : STD_LOGIC;
    signal DataRAM_29_we1 : STD_LOGIC;
    signal DataRAM_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_30_ce0 : STD_LOGIC;
    signal DataRAM_30_we0 : STD_LOGIC;
    signal DataRAM_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_30_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_30_ce1 : STD_LOGIC;
    signal DataRAM_30_we1 : STD_LOGIC;
    signal DataRAM_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_31_ce0 : STD_LOGIC;
    signal DataRAM_31_we0 : STD_LOGIC;
    signal DataRAM_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal DataRAM_31_ce1 : STD_LOGIC;
    signal DataRAM_31_we1 : STD_LOGIC;
    signal DataRAM_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal DataRAM_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_ce0 : STD_LOGIC;
    signal BitReverseData_we0 : STD_LOGIC;
    signal BitReverseData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_1_ce0 : STD_LOGIC;
    signal BitReverseData_1_we0 : STD_LOGIC;
    signal BitReverseData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_2_ce0 : STD_LOGIC;
    signal BitReverseData_2_we0 : STD_LOGIC;
    signal BitReverseData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_3_ce0 : STD_LOGIC;
    signal BitReverseData_3_we0 : STD_LOGIC;
    signal BitReverseData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_4_ce0 : STD_LOGIC;
    signal BitReverseData_4_we0 : STD_LOGIC;
    signal BitReverseData_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_5_ce0 : STD_LOGIC;
    signal BitReverseData_5_we0 : STD_LOGIC;
    signal BitReverseData_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_6_ce0 : STD_LOGIC;
    signal BitReverseData_6_we0 : STD_LOGIC;
    signal BitReverseData_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_7_ce0 : STD_LOGIC;
    signal BitReverseData_7_we0 : STD_LOGIC;
    signal BitReverseData_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_8_ce0 : STD_LOGIC;
    signal BitReverseData_8_we0 : STD_LOGIC;
    signal BitReverseData_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_9_ce0 : STD_LOGIC;
    signal BitReverseData_9_we0 : STD_LOGIC;
    signal BitReverseData_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_10_ce0 : STD_LOGIC;
    signal BitReverseData_10_we0 : STD_LOGIC;
    signal BitReverseData_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_11_ce0 : STD_LOGIC;
    signal BitReverseData_11_we0 : STD_LOGIC;
    signal BitReverseData_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_12_ce0 : STD_LOGIC;
    signal BitReverseData_12_we0 : STD_LOGIC;
    signal BitReverseData_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_13_ce0 : STD_LOGIC;
    signal BitReverseData_13_we0 : STD_LOGIC;
    signal BitReverseData_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_14_ce0 : STD_LOGIC;
    signal BitReverseData_14_we0 : STD_LOGIC;
    signal BitReverseData_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal BitReverseData_15_ce0 : STD_LOGIC;
    signal BitReverseData_15_we0 : STD_LOGIC;
    signal BitReverseData_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal BitReverseData_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_1_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_2_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_3_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_3_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_4_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_4_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_5_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_5_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_6_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_6_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_7_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_7_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_8_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_8_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_9_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_9_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_10_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_10_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_11_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_11_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_12_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_12_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_13_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_13_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_14_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_14_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal NTTTWiddleRAM_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal NTTTWiddleRAM_15_ce0 : STD_LOGIC;
    signal NTTTWiddleRAM_15_we0 : STD_LOGIC;
    signal NTTTWiddleRAM_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_1_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_2_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_3_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_3_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_4_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_4_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_5_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_5_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_6_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_6_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_7_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_7_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_8_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_8_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_9_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_9_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_10_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_10_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_11_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_11_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_12_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_12_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_13_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_13_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_14_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_14_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal INTTTWiddleRAM_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal INTTTWiddleRAM_15_ce0 : STD_LOGIC;
    signal INTTTWiddleRAM_15_we0 : STD_LOGIC;
    signal INTTTWiddleRAM_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTwiddleIn_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTwiddleIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTwiddleIn_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTwiddleIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataIn_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataIn_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_start : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_done : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_idle : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_ready : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_we0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_ce1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_we1 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_1_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_2_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_3_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_4_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_5_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_6_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_7_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_8_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_9_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_10_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_11_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_12_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_13_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_14_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_15_ce0 : STD_LOGIC;
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MUL_MOD_2_fu_1861_input1_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MUL_MOD_2_fu_1861_input2_val : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MUL_MOD_2_fu_1861_MOD_INDEX : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_MUL_MOD_2_fu_1861_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal i_9_reg_492 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal i_reg_503 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_start_reg : STD_LOGIC := '0';
    signal grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_start_reg : STD_LOGIC := '0';
    signal h_1_fu_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_5_fu_1574_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_fu_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal h_4_fu_1697_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_fu_1404_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln148_fu_1452_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1458_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln149_fu_1476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln149_fu_1476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1491_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln149_fu_1498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln149_2_fu_1507_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln149_2_fu_1507_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_7_fu_1491_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln149_1_fu_1501_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln149_1_fu_1516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1458_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln153_fu_1536_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1543_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal h_5_fu_1574_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln114_fu_1587_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1593_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln115_fu_1599_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln115_fu_1599_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1614_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln115_fu_1621_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln115_2_fu_1630_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln115_2_fu_1630_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_fu_1614_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln115_1_fu_1624_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln115_1_fu_1639_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1593_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln119_fu_1659_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_1666_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal h_4_fu_1697_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1458_ap_start : STD_LOGIC;
    signal grp_fu_1458_ap_done : STD_LOGIC;
    signal icmp_ln114_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1593_ap_start : STD_LOGIC;
    signal grp_fu_1593_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (48 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_block_state48_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Crypto_Crypto_Pipeline_PERMUTE_LOOP1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_ce0 : OUT STD_LOGIC;
        BitReverseData_we0 : OUT STD_LOGIC;
        BitReverseData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_1_ce0 : OUT STD_LOGIC;
        BitReverseData_1_we0 : OUT STD_LOGIC;
        BitReverseData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_2_ce0 : OUT STD_LOGIC;
        BitReverseData_2_we0 : OUT STD_LOGIC;
        BitReverseData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_3_ce0 : OUT STD_LOGIC;
        BitReverseData_3_we0 : OUT STD_LOGIC;
        BitReverseData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_4_ce0 : OUT STD_LOGIC;
        BitReverseData_4_we0 : OUT STD_LOGIC;
        BitReverseData_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_5_ce0 : OUT STD_LOGIC;
        BitReverseData_5_we0 : OUT STD_LOGIC;
        BitReverseData_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_6_ce0 : OUT STD_LOGIC;
        BitReverseData_6_we0 : OUT STD_LOGIC;
        BitReverseData_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_7_ce0 : OUT STD_LOGIC;
        BitReverseData_7_we0 : OUT STD_LOGIC;
        BitReverseData_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_8_ce0 : OUT STD_LOGIC;
        BitReverseData_8_we0 : OUT STD_LOGIC;
        BitReverseData_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_9_ce0 : OUT STD_LOGIC;
        BitReverseData_9_we0 : OUT STD_LOGIC;
        BitReverseData_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_10_ce0 : OUT STD_LOGIC;
        BitReverseData_10_we0 : OUT STD_LOGIC;
        BitReverseData_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_11_ce0 : OUT STD_LOGIC;
        BitReverseData_11_we0 : OUT STD_LOGIC;
        BitReverseData_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_12_ce0 : OUT STD_LOGIC;
        BitReverseData_12_we0 : OUT STD_LOGIC;
        BitReverseData_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_13_ce0 : OUT STD_LOGIC;
        BitReverseData_13_we0 : OUT STD_LOGIC;
        BitReverseData_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_14_ce0 : OUT STD_LOGIC;
        BitReverseData_14_we0 : OUT STD_LOGIC;
        BitReverseData_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_15_ce0 : OUT STD_LOGIC;
        BitReverseData_15_we0 : OUT STD_LOGIC;
        BitReverseData_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_PERMUTE_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_ce0 : OUT STD_LOGIC;
        BitReverseData_we0 : OUT STD_LOGIC;
        BitReverseData_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_1_ce0 : OUT STD_LOGIC;
        BitReverseData_1_we0 : OUT STD_LOGIC;
        BitReverseData_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_2_ce0 : OUT STD_LOGIC;
        BitReverseData_2_we0 : OUT STD_LOGIC;
        BitReverseData_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_3_ce0 : OUT STD_LOGIC;
        BitReverseData_3_we0 : OUT STD_LOGIC;
        BitReverseData_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_4_ce0 : OUT STD_LOGIC;
        BitReverseData_4_we0 : OUT STD_LOGIC;
        BitReverseData_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_5_ce0 : OUT STD_LOGIC;
        BitReverseData_5_we0 : OUT STD_LOGIC;
        BitReverseData_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_6_ce0 : OUT STD_LOGIC;
        BitReverseData_6_we0 : OUT STD_LOGIC;
        BitReverseData_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_7_ce0 : OUT STD_LOGIC;
        BitReverseData_7_we0 : OUT STD_LOGIC;
        BitReverseData_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_8_ce0 : OUT STD_LOGIC;
        BitReverseData_8_we0 : OUT STD_LOGIC;
        BitReverseData_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_9_ce0 : OUT STD_LOGIC;
        BitReverseData_9_we0 : OUT STD_LOGIC;
        BitReverseData_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_10_ce0 : OUT STD_LOGIC;
        BitReverseData_10_we0 : OUT STD_LOGIC;
        BitReverseData_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_11_ce0 : OUT STD_LOGIC;
        BitReverseData_11_we0 : OUT STD_LOGIC;
        BitReverseData_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_12_ce0 : OUT STD_LOGIC;
        BitReverseData_12_we0 : OUT STD_LOGIC;
        BitReverseData_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_13_ce0 : OUT STD_LOGIC;
        BitReverseData_13_we0 : OUT STD_LOGIC;
        BitReverseData_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_14_ce0 : OUT STD_LOGIC;
        BitReverseData_14_we0 : OUT STD_LOGIC;
        BitReverseData_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_15_ce0 : OUT STD_LOGIC;
        BitReverseData_15_we0 : OUT STD_LOGIC;
        BitReverseData_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_MUL_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln : IN STD_LOGIC_VECTOR (1 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_we0 : OUT STD_LOGIC;
        DataRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_we0 : OUT STD_LOGIC;
        DataRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_we0 : OUT STD_LOGIC;
        DataRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_we0 : OUT STD_LOGIC;
        DataRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_POLY_SUB_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_we0 : OUT STD_LOGIC;
        DataRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce1 : OUT STD_LOGIC;
        DataRAM_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_we0 : OUT STD_LOGIC;
        DataRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce1 : OUT STD_LOGIC;
        DataRAM_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_we0 : OUT STD_LOGIC;
        DataRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce1 : OUT STD_LOGIC;
        DataRAM_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_we0 : OUT STD_LOGIC;
        DataRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce1 : OUT STD_LOGIC;
        DataRAM_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce1 : OUT STD_LOGIC;
        DataRAM_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce1 : OUT STD_LOGIC;
        DataRAM_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce1 : OUT STD_LOGIC;
        DataRAM_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce1 : OUT STD_LOGIC;
        DataRAM_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln88 : IN STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_VITIS_LOOP_79_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln79 : IN STD_LOGIC_VECTOR (30 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_we0 : OUT STD_LOGIC;
        DataRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_we0 : OUT STD_LOGIC;
        DataRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_we0 : OUT STD_LOGIC;
        DataRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_we0 : OUT STD_LOGIC;
        DataRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_WRITE_TWIDDLE_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        NTTTWiddleRAM_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_1_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_1_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_2_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_2_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_3_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_3_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_4_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_4_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_5_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_5_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_6_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_6_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_7_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_7_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_8_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_8_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_9_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_9_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_10_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_10_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_11_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_11_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_12_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_12_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_13_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_13_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_14_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_14_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_15_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_15_we0 : OUT STD_LOGIC;
        NTTTWiddleRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTwiddleIn_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        NTTTwiddleIn_ce0 : OUT STD_LOGIC;
        NTTTwiddleIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_1_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_1_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_2_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_2_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_3_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_3_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_4_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_4_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_5_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_5_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_6_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_6_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_7_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_7_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_8_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_8_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_9_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_9_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_10_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_10_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_11_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_11_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_12_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_12_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_13_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_13_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_14_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_14_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_15_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_15_we0 : OUT STD_LOGIC;
        INTTTWiddleRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTwiddleIn_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        INTTTwiddleIn_ce0 : OUT STD_LOGIC;
        INTTTwiddleIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_READ_DATA_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0);
        DataIn_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataIn_ce0 : OUT STD_LOGIC;
        DataIn_we0 : OUT STD_LOGIC;
        DataIn_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_WRITE_DATA_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_we0 : OUT STD_LOGIC;
        DataRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_we0 : OUT STD_LOGIC;
        DataRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_we0 : OUT STD_LOGIC;
        DataRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_we0 : OUT STD_LOGIC;
        DataRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_we0 : OUT STD_LOGIC;
        DataRAM_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_we0 : OUT STD_LOGIC;
        DataRAM_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_we0 : OUT STD_LOGIC;
        DataRAM_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_we0 : OUT STD_LOGIC;
        DataRAM_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_we0 : OUT STD_LOGIC;
        DataRAM_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_we0 : OUT STD_LOGIC;
        DataRAM_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_we0 : OUT STD_LOGIC;
        DataRAM_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_we0 : OUT STD_LOGIC;
        DataRAM_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_we0 : OUT STD_LOGIC;
        DataRAM_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_we0 : OUT STD_LOGIC;
        DataRAM_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_we0 : OUT STD_LOGIC;
        DataRAM_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_we0 : OUT STD_LOGIC;
        DataRAM_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_we0 : OUT STD_LOGIC;
        DataRAM_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_we0 : OUT STD_LOGIC;
        DataRAM_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_we0 : OUT STD_LOGIC;
        DataRAM_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_we0 : OUT STD_LOGIC;
        DataRAM_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataIn_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        DataIn_ce0 : OUT STD_LOGIC;
        DataIn_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_INTT_PERMUTE_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        BitReverseData_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_ce0 : OUT STD_LOGIC;
        BitReverseData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_1_ce0 : OUT STD_LOGIC;
        BitReverseData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_2_ce0 : OUT STD_LOGIC;
        BitReverseData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_3_ce0 : OUT STD_LOGIC;
        BitReverseData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_4_ce0 : OUT STD_LOGIC;
        BitReverseData_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_5_ce0 : OUT STD_LOGIC;
        BitReverseData_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_6_ce0 : OUT STD_LOGIC;
        BitReverseData_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_7_ce0 : OUT STD_LOGIC;
        BitReverseData_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_8_ce0 : OUT STD_LOGIC;
        BitReverseData_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_9_ce0 : OUT STD_LOGIC;
        BitReverseData_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_10_ce0 : OUT STD_LOGIC;
        BitReverseData_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_11_ce0 : OUT STD_LOGIC;
        BitReverseData_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_12_ce0 : OUT STD_LOGIC;
        BitReverseData_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_13_ce0 : OUT STD_LOGIC;
        BitReverseData_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_14_ce0 : OUT STD_LOGIC;
        BitReverseData_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_15_ce0 : OUT STD_LOGIC;
        BitReverseData_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_we0 : OUT STD_LOGIC;
        DataRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_we0 : OUT STD_LOGIC;
        DataRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_we0 : OUT STD_LOGIC;
        DataRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_we0 : OUT STD_LOGIC;
        DataRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_we0 : OUT STD_LOGIC;
        DataRAM_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_we0 : OUT STD_LOGIC;
        DataRAM_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_we0 : OUT STD_LOGIC;
        DataRAM_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_we0 : OUT STD_LOGIC;
        DataRAM_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_we0 : OUT STD_LOGIC;
        DataRAM_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_we0 : OUT STD_LOGIC;
        DataRAM_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_we0 : OUT STD_LOGIC;
        DataRAM_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_we0 : OUT STD_LOGIC;
        DataRAM_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_we0 : OUT STD_LOGIC;
        DataRAM_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_we0 : OUT STD_LOGIC;
        DataRAM_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_we0 : OUT STD_LOGIC;
        DataRAM_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_we0 : OUT STD_LOGIC;
        DataRAM_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_we0 : OUT STD_LOGIC;
        DataRAM_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_we0 : OUT STD_LOGIC;
        DataRAM_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_we0 : OUT STD_LOGIC;
        DataRAM_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_we0 : OUT STD_LOGIC;
        DataRAM_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_NTT_PERMUTE_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        BitReverseData_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_ce0 : OUT STD_LOGIC;
        BitReverseData_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_1_ce0 : OUT STD_LOGIC;
        BitReverseData_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_2_ce0 : OUT STD_LOGIC;
        BitReverseData_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_3_ce0 : OUT STD_LOGIC;
        BitReverseData_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_4_ce0 : OUT STD_LOGIC;
        BitReverseData_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_5_ce0 : OUT STD_LOGIC;
        BitReverseData_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_6_ce0 : OUT STD_LOGIC;
        BitReverseData_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_7_ce0 : OUT STD_LOGIC;
        BitReverseData_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_8_ce0 : OUT STD_LOGIC;
        BitReverseData_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_9_ce0 : OUT STD_LOGIC;
        BitReverseData_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_10_ce0 : OUT STD_LOGIC;
        BitReverseData_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_11_ce0 : OUT STD_LOGIC;
        BitReverseData_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_12_ce0 : OUT STD_LOGIC;
        BitReverseData_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_13_ce0 : OUT STD_LOGIC;
        BitReverseData_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_14_ce0 : OUT STD_LOGIC;
        BitReverseData_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        BitReverseData_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        BitReverseData_15_ce0 : OUT STD_LOGIC;
        BitReverseData_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_we0 : OUT STD_LOGIC;
        DataRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_we0 : OUT STD_LOGIC;
        DataRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_we0 : OUT STD_LOGIC;
        DataRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_we0 : OUT STD_LOGIC;
        DataRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_we0 : OUT STD_LOGIC;
        DataRAM_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_we0 : OUT STD_LOGIC;
        DataRAM_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_we0 : OUT STD_LOGIC;
        DataRAM_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_we0 : OUT STD_LOGIC;
        DataRAM_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_we0 : OUT STD_LOGIC;
        DataRAM_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_we0 : OUT STD_LOGIC;
        DataRAM_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_we0 : OUT STD_LOGIC;
        DataRAM_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_we0 : OUT STD_LOGIC;
        DataRAM_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_we0 : OUT STD_LOGIC;
        DataRAM_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_we0 : OUT STD_LOGIC;
        DataRAM_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_we0 : OUT STD_LOGIC;
        DataRAM_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_we0 : OUT STD_LOGIC;
        DataRAM_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_we0 : OUT STD_LOGIC;
        DataRAM_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_we0 : OUT STD_LOGIC;
        DataRAM_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_we0 : OUT STD_LOGIC;
        DataRAM_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_we0 : OUT STD_LOGIC;
        DataRAM_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_MUL_INV_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_inv : IN STD_LOGIC_VECTOR (18 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (1 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_we0 : OUT STD_LOGIC;
        DataRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_we0 : OUT STD_LOGIC;
        DataRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_we0 : OUT STD_LOGIC;
        DataRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_we0 : OUT STD_LOGIC;
        DataRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_we0 : OUT STD_LOGIC;
        DataRAM_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_we0 : OUT STD_LOGIC;
        DataRAM_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_we0 : OUT STD_LOGIC;
        DataRAM_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_we0 : OUT STD_LOGIC;
        DataRAM_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_we0 : OUT STD_LOGIC;
        DataRAM_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_we0 : OUT STD_LOGIC;
        DataRAM_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_we0 : OUT STD_LOGIC;
        DataRAM_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_we0 : OUT STD_LOGIC;
        DataRAM_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_we0 : OUT STD_LOGIC;
        DataRAM_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_we0 : OUT STD_LOGIC;
        DataRAM_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_we0 : OUT STD_LOGIC;
        DataRAM_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_we0 : OUT STD_LOGIC;
        DataRAM_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_we0 : OUT STD_LOGIC;
        DataRAM_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_we0 : OUT STD_LOGIC;
        DataRAM_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_we0 : OUT STD_LOGIC;
        DataRAM_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_we0 : OUT STD_LOGIC;
        DataRAM_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_INTT_PE_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hf_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln148 : IN STD_LOGIC_VECTOR (30 downto 0);
        trunc_ln153_2 : IN STD_LOGIC_VECTOR (11 downto 0);
        trunc_ln19 : IN STD_LOGIC_VECTOR (3 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_we1 : OUT STD_LOGIC;
        DataRAM_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_we1 : OUT STD_LOGIC;
        DataRAM_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_we1 : OUT STD_LOGIC;
        DataRAM_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_we1 : OUT STD_LOGIC;
        DataRAM_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_we1 : OUT STD_LOGIC;
        DataRAM_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_we1 : OUT STD_LOGIC;
        DataRAM_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_we1 : OUT STD_LOGIC;
        DataRAM_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_we1 : OUT STD_LOGIC;
        DataRAM_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce1 : OUT STD_LOGIC;
        DataRAM_8_we1 : OUT STD_LOGIC;
        DataRAM_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce1 : OUT STD_LOGIC;
        DataRAM_9_we1 : OUT STD_LOGIC;
        DataRAM_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce1 : OUT STD_LOGIC;
        DataRAM_10_we1 : OUT STD_LOGIC;
        DataRAM_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce1 : OUT STD_LOGIC;
        DataRAM_11_we1 : OUT STD_LOGIC;
        DataRAM_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_we0 : OUT STD_LOGIC;
        DataRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce1 : OUT STD_LOGIC;
        DataRAM_12_we1 : OUT STD_LOGIC;
        DataRAM_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_we0 : OUT STD_LOGIC;
        DataRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce1 : OUT STD_LOGIC;
        DataRAM_13_we1 : OUT STD_LOGIC;
        DataRAM_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_we0 : OUT STD_LOGIC;
        DataRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce1 : OUT STD_LOGIC;
        DataRAM_14_we1 : OUT STD_LOGIC;
        DataRAM_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_we0 : OUT STD_LOGIC;
        DataRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce1 : OUT STD_LOGIC;
        DataRAM_15_we1 : OUT STD_LOGIC;
        DataRAM_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_we0 : OUT STD_LOGIC;
        DataRAM_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce1 : OUT STD_LOGIC;
        DataRAM_16_we1 : OUT STD_LOGIC;
        DataRAM_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_we0 : OUT STD_LOGIC;
        DataRAM_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce1 : OUT STD_LOGIC;
        DataRAM_17_we1 : OUT STD_LOGIC;
        DataRAM_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_we0 : OUT STD_LOGIC;
        DataRAM_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce1 : OUT STD_LOGIC;
        DataRAM_18_we1 : OUT STD_LOGIC;
        DataRAM_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_we0 : OUT STD_LOGIC;
        DataRAM_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce1 : OUT STD_LOGIC;
        DataRAM_19_we1 : OUT STD_LOGIC;
        DataRAM_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_we0 : OUT STD_LOGIC;
        DataRAM_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce1 : OUT STD_LOGIC;
        DataRAM_20_we1 : OUT STD_LOGIC;
        DataRAM_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_we0 : OUT STD_LOGIC;
        DataRAM_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce1 : OUT STD_LOGIC;
        DataRAM_21_we1 : OUT STD_LOGIC;
        DataRAM_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_we0 : OUT STD_LOGIC;
        DataRAM_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce1 : OUT STD_LOGIC;
        DataRAM_22_we1 : OUT STD_LOGIC;
        DataRAM_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_we0 : OUT STD_LOGIC;
        DataRAM_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce1 : OUT STD_LOGIC;
        DataRAM_23_we1 : OUT STD_LOGIC;
        DataRAM_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_we0 : OUT STD_LOGIC;
        DataRAM_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce1 : OUT STD_LOGIC;
        DataRAM_24_we1 : OUT STD_LOGIC;
        DataRAM_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_we0 : OUT STD_LOGIC;
        DataRAM_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce1 : OUT STD_LOGIC;
        DataRAM_25_we1 : OUT STD_LOGIC;
        DataRAM_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_we0 : OUT STD_LOGIC;
        DataRAM_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce1 : OUT STD_LOGIC;
        DataRAM_26_we1 : OUT STD_LOGIC;
        DataRAM_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_we0 : OUT STD_LOGIC;
        DataRAM_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce1 : OUT STD_LOGIC;
        DataRAM_27_we1 : OUT STD_LOGIC;
        DataRAM_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_we0 : OUT STD_LOGIC;
        DataRAM_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce1 : OUT STD_LOGIC;
        DataRAM_28_we1 : OUT STD_LOGIC;
        DataRAM_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_we0 : OUT STD_LOGIC;
        DataRAM_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce1 : OUT STD_LOGIC;
        DataRAM_29_we1 : OUT STD_LOGIC;
        DataRAM_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_we0 : OUT STD_LOGIC;
        DataRAM_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce1 : OUT STD_LOGIC;
        DataRAM_30_we1 : OUT STD_LOGIC;
        DataRAM_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_we0 : OUT STD_LOGIC;
        DataRAM_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce1 : OUT STD_LOGIC;
        DataRAM_31_we1 : OUT STD_LOGIC;
        DataRAM_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln153_1 : IN STD_LOGIC_VECTOR (11 downto 0);
        trunc_ln17 : IN STD_LOGIC_VECTOR (3 downto 0);
        trunc_ln16 : IN STD_LOGIC_VECTOR (10 downto 0);
        INTTTWiddleRAM_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_1_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_2_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_3_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_4_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_5_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_6_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_7_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_8_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_9_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_10_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_11_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_12_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_13_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_14_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        INTTTWiddleRAM_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        INTTTWiddleRAM_15_ce0 : OUT STD_LOGIC;
        INTTTWiddleRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_2_fu_1861_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_2_fu_1861_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_2_fu_1861_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_2_fu_1861_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_Crypto_Pipeline_NTT_PE_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        hf : IN STD_LOGIC_VECTOR (31 downto 0);
        RAMSel_cast : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln114 : IN STD_LOGIC_VECTOR (30 downto 0);
        trunc_ln119_2 : IN STD_LOGIC_VECTOR (11 downto 0);
        trunc_ln18 : IN STD_LOGIC_VECTOR (3 downto 0);
        DataRAM_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce0 : OUT STD_LOGIC;
        DataRAM_we0 : OUT STD_LOGIC;
        DataRAM_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_ce1 : OUT STD_LOGIC;
        DataRAM_we1 : OUT STD_LOGIC;
        DataRAM_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce0 : OUT STD_LOGIC;
        DataRAM_1_we0 : OUT STD_LOGIC;
        DataRAM_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_1_ce1 : OUT STD_LOGIC;
        DataRAM_1_we1 : OUT STD_LOGIC;
        DataRAM_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce0 : OUT STD_LOGIC;
        DataRAM_2_we0 : OUT STD_LOGIC;
        DataRAM_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_2_ce1 : OUT STD_LOGIC;
        DataRAM_2_we1 : OUT STD_LOGIC;
        DataRAM_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce0 : OUT STD_LOGIC;
        DataRAM_3_we0 : OUT STD_LOGIC;
        DataRAM_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_3_ce1 : OUT STD_LOGIC;
        DataRAM_3_we1 : OUT STD_LOGIC;
        DataRAM_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce0 : OUT STD_LOGIC;
        DataRAM_4_we0 : OUT STD_LOGIC;
        DataRAM_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_4_ce1 : OUT STD_LOGIC;
        DataRAM_4_we1 : OUT STD_LOGIC;
        DataRAM_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce0 : OUT STD_LOGIC;
        DataRAM_5_we0 : OUT STD_LOGIC;
        DataRAM_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_5_ce1 : OUT STD_LOGIC;
        DataRAM_5_we1 : OUT STD_LOGIC;
        DataRAM_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce0 : OUT STD_LOGIC;
        DataRAM_6_we0 : OUT STD_LOGIC;
        DataRAM_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_6_ce1 : OUT STD_LOGIC;
        DataRAM_6_we1 : OUT STD_LOGIC;
        DataRAM_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce0 : OUT STD_LOGIC;
        DataRAM_7_we0 : OUT STD_LOGIC;
        DataRAM_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_7_ce1 : OUT STD_LOGIC;
        DataRAM_7_we1 : OUT STD_LOGIC;
        DataRAM_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce0 : OUT STD_LOGIC;
        DataRAM_8_we0 : OUT STD_LOGIC;
        DataRAM_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_8_ce1 : OUT STD_LOGIC;
        DataRAM_8_we1 : OUT STD_LOGIC;
        DataRAM_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce0 : OUT STD_LOGIC;
        DataRAM_9_we0 : OUT STD_LOGIC;
        DataRAM_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_9_ce1 : OUT STD_LOGIC;
        DataRAM_9_we1 : OUT STD_LOGIC;
        DataRAM_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce0 : OUT STD_LOGIC;
        DataRAM_10_we0 : OUT STD_LOGIC;
        DataRAM_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_10_ce1 : OUT STD_LOGIC;
        DataRAM_10_we1 : OUT STD_LOGIC;
        DataRAM_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce0 : OUT STD_LOGIC;
        DataRAM_11_we0 : OUT STD_LOGIC;
        DataRAM_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_11_ce1 : OUT STD_LOGIC;
        DataRAM_11_we1 : OUT STD_LOGIC;
        DataRAM_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce0 : OUT STD_LOGIC;
        DataRAM_12_we0 : OUT STD_LOGIC;
        DataRAM_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_12_ce1 : OUT STD_LOGIC;
        DataRAM_12_we1 : OUT STD_LOGIC;
        DataRAM_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce0 : OUT STD_LOGIC;
        DataRAM_13_we0 : OUT STD_LOGIC;
        DataRAM_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_13_ce1 : OUT STD_LOGIC;
        DataRAM_13_we1 : OUT STD_LOGIC;
        DataRAM_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce0 : OUT STD_LOGIC;
        DataRAM_14_we0 : OUT STD_LOGIC;
        DataRAM_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_14_ce1 : OUT STD_LOGIC;
        DataRAM_14_we1 : OUT STD_LOGIC;
        DataRAM_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce0 : OUT STD_LOGIC;
        DataRAM_15_we0 : OUT STD_LOGIC;
        DataRAM_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_15_ce1 : OUT STD_LOGIC;
        DataRAM_15_we1 : OUT STD_LOGIC;
        DataRAM_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce0 : OUT STD_LOGIC;
        DataRAM_16_we0 : OUT STD_LOGIC;
        DataRAM_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_16_ce1 : OUT STD_LOGIC;
        DataRAM_16_we1 : OUT STD_LOGIC;
        DataRAM_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce0 : OUT STD_LOGIC;
        DataRAM_17_we0 : OUT STD_LOGIC;
        DataRAM_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_17_ce1 : OUT STD_LOGIC;
        DataRAM_17_we1 : OUT STD_LOGIC;
        DataRAM_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce0 : OUT STD_LOGIC;
        DataRAM_18_we0 : OUT STD_LOGIC;
        DataRAM_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_18_ce1 : OUT STD_LOGIC;
        DataRAM_18_we1 : OUT STD_LOGIC;
        DataRAM_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce0 : OUT STD_LOGIC;
        DataRAM_19_we0 : OUT STD_LOGIC;
        DataRAM_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_19_ce1 : OUT STD_LOGIC;
        DataRAM_19_we1 : OUT STD_LOGIC;
        DataRAM_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce0 : OUT STD_LOGIC;
        DataRAM_20_we0 : OUT STD_LOGIC;
        DataRAM_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_20_ce1 : OUT STD_LOGIC;
        DataRAM_20_we1 : OUT STD_LOGIC;
        DataRAM_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce0 : OUT STD_LOGIC;
        DataRAM_21_we0 : OUT STD_LOGIC;
        DataRAM_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_21_ce1 : OUT STD_LOGIC;
        DataRAM_21_we1 : OUT STD_LOGIC;
        DataRAM_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce0 : OUT STD_LOGIC;
        DataRAM_22_we0 : OUT STD_LOGIC;
        DataRAM_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_22_ce1 : OUT STD_LOGIC;
        DataRAM_22_we1 : OUT STD_LOGIC;
        DataRAM_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce0 : OUT STD_LOGIC;
        DataRAM_23_we0 : OUT STD_LOGIC;
        DataRAM_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_23_ce1 : OUT STD_LOGIC;
        DataRAM_23_we1 : OUT STD_LOGIC;
        DataRAM_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce0 : OUT STD_LOGIC;
        DataRAM_24_we0 : OUT STD_LOGIC;
        DataRAM_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_24_ce1 : OUT STD_LOGIC;
        DataRAM_24_we1 : OUT STD_LOGIC;
        DataRAM_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce0 : OUT STD_LOGIC;
        DataRAM_25_we0 : OUT STD_LOGIC;
        DataRAM_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_25_ce1 : OUT STD_LOGIC;
        DataRAM_25_we1 : OUT STD_LOGIC;
        DataRAM_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce0 : OUT STD_LOGIC;
        DataRAM_26_we0 : OUT STD_LOGIC;
        DataRAM_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_26_ce1 : OUT STD_LOGIC;
        DataRAM_26_we1 : OUT STD_LOGIC;
        DataRAM_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce0 : OUT STD_LOGIC;
        DataRAM_27_we0 : OUT STD_LOGIC;
        DataRAM_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_27_ce1 : OUT STD_LOGIC;
        DataRAM_27_we1 : OUT STD_LOGIC;
        DataRAM_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce0 : OUT STD_LOGIC;
        DataRAM_28_we0 : OUT STD_LOGIC;
        DataRAM_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_28_ce1 : OUT STD_LOGIC;
        DataRAM_28_we1 : OUT STD_LOGIC;
        DataRAM_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce0 : OUT STD_LOGIC;
        DataRAM_29_we0 : OUT STD_LOGIC;
        DataRAM_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_29_ce1 : OUT STD_LOGIC;
        DataRAM_29_we1 : OUT STD_LOGIC;
        DataRAM_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce0 : OUT STD_LOGIC;
        DataRAM_30_we0 : OUT STD_LOGIC;
        DataRAM_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_30_ce1 : OUT STD_LOGIC;
        DataRAM_30_we1 : OUT STD_LOGIC;
        DataRAM_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce0 : OUT STD_LOGIC;
        DataRAM_31_we0 : OUT STD_LOGIC;
        DataRAM_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        DataRAM_31_ce1 : OUT STD_LOGIC;
        DataRAM_31_we1 : OUT STD_LOGIC;
        DataRAM_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataRAM_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln119_1 : IN STD_LOGIC_VECTOR (11 downto 0);
        trunc_ln14 : IN STD_LOGIC_VECTOR (3 downto 0);
        trunc_ln13 : IN STD_LOGIC_VECTOR (10 downto 0);
        NTTTWiddleRAM_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_1_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_2_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_3_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_4_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_5_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_6_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_7_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_8_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_9_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_10_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_11_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_12_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_13_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_14_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        NTTTWiddleRAM_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        NTTTWiddleRAM_15_ce0 : OUT STD_LOGIC;
        NTTTWiddleRAM_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_2_fu_1861_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_2_fu_1861_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_MUL_MOD_2_fu_1861_p_din3 : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_MUL_MOD_2_fu_1861_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_MUL_MOD_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        input1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        input2_val : IN STD_LOGIC_VECTOR (31 downto 0);
        MOD_INDEX : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_mux_3_2_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        din2 : IN STD_LOGIC_VECTOR (30 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component Crypto_sdiv_15ns_32s_11_19_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component Crypto_mux_3_2_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component Crypto_DataRAM_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_BitReverseData_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Crypto_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        RAMSel : OUT STD_LOGIC_VECTOR (31 downto 0);
        OP : OUT STD_LOGIC_VECTOR (31 downto 0);
        ModIndex : OUT STD_LOGIC_VECTOR (31 downto 0);
        NTTTwiddleIn_address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        NTTTwiddleIn_ce0 : IN STD_LOGIC;
        NTTTwiddleIn_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        DataIn_address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        DataIn_ce0 : IN STD_LOGIC;
        DataIn_we0 : IN STD_LOGIC;
        DataIn_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        DataIn_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        INTTTwiddleIn_address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        INTTTwiddleIn_ce0 : IN STD_LOGIC;
        INTTTwiddleIn_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    DataRAM_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_address0,
        ce0 => DataRAM_ce0,
        we0 => DataRAM_we0,
        d0 => DataRAM_d0,
        q0 => DataRAM_q0,
        address1 => DataRAM_address1,
        ce1 => DataRAM_ce1,
        we1 => DataRAM_we1,
        d1 => DataRAM_d1,
        q1 => DataRAM_q1);

    DataRAM_1_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_1_address0,
        ce0 => DataRAM_1_ce0,
        we0 => DataRAM_1_we0,
        d0 => DataRAM_1_d0,
        q0 => DataRAM_1_q0,
        address1 => DataRAM_1_address1,
        ce1 => DataRAM_1_ce1,
        we1 => DataRAM_1_we1,
        d1 => DataRAM_1_d1,
        q1 => DataRAM_1_q1);

    DataRAM_2_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_2_address0,
        ce0 => DataRAM_2_ce0,
        we0 => DataRAM_2_we0,
        d0 => DataRAM_2_d0,
        q0 => DataRAM_2_q0,
        address1 => DataRAM_2_address1,
        ce1 => DataRAM_2_ce1,
        we1 => DataRAM_2_we1,
        d1 => DataRAM_2_d1,
        q1 => DataRAM_2_q1);

    DataRAM_3_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_3_address0,
        ce0 => DataRAM_3_ce0,
        we0 => DataRAM_3_we0,
        d0 => DataRAM_3_d0,
        q0 => DataRAM_3_q0,
        address1 => DataRAM_3_address1,
        ce1 => DataRAM_3_ce1,
        we1 => DataRAM_3_we1,
        d1 => DataRAM_3_d1,
        q1 => DataRAM_3_q1);

    DataRAM_4_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_4_address0,
        ce0 => DataRAM_4_ce0,
        we0 => DataRAM_4_we0,
        d0 => DataRAM_4_d0,
        q0 => DataRAM_4_q0,
        address1 => DataRAM_4_address1,
        ce1 => DataRAM_4_ce1,
        we1 => DataRAM_4_we1,
        d1 => DataRAM_4_d1,
        q1 => DataRAM_4_q1);

    DataRAM_5_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_5_address0,
        ce0 => DataRAM_5_ce0,
        we0 => DataRAM_5_we0,
        d0 => DataRAM_5_d0,
        q0 => DataRAM_5_q0,
        address1 => DataRAM_5_address1,
        ce1 => DataRAM_5_ce1,
        we1 => DataRAM_5_we1,
        d1 => DataRAM_5_d1,
        q1 => DataRAM_5_q1);

    DataRAM_6_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_6_address0,
        ce0 => DataRAM_6_ce0,
        we0 => DataRAM_6_we0,
        d0 => DataRAM_6_d0,
        q0 => DataRAM_6_q0,
        address1 => DataRAM_6_address1,
        ce1 => DataRAM_6_ce1,
        we1 => DataRAM_6_we1,
        d1 => DataRAM_6_d1,
        q1 => DataRAM_6_q1);

    DataRAM_7_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_7_address0,
        ce0 => DataRAM_7_ce0,
        we0 => DataRAM_7_we0,
        d0 => DataRAM_7_d0,
        q0 => DataRAM_7_q0,
        address1 => DataRAM_7_address1,
        ce1 => DataRAM_7_ce1,
        we1 => DataRAM_7_we1,
        d1 => DataRAM_7_d1,
        q1 => DataRAM_7_q1);

    DataRAM_8_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_8_address0,
        ce0 => DataRAM_8_ce0,
        we0 => DataRAM_8_we0,
        d0 => DataRAM_8_d0,
        q0 => DataRAM_8_q0,
        address1 => DataRAM_8_address1,
        ce1 => DataRAM_8_ce1,
        we1 => DataRAM_8_we1,
        d1 => DataRAM_8_d1,
        q1 => DataRAM_8_q1);

    DataRAM_9_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_9_address0,
        ce0 => DataRAM_9_ce0,
        we0 => DataRAM_9_we0,
        d0 => DataRAM_9_d0,
        q0 => DataRAM_9_q0,
        address1 => DataRAM_9_address1,
        ce1 => DataRAM_9_ce1,
        we1 => DataRAM_9_we1,
        d1 => DataRAM_9_d1,
        q1 => DataRAM_9_q1);

    DataRAM_10_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_10_address0,
        ce0 => DataRAM_10_ce0,
        we0 => DataRAM_10_we0,
        d0 => DataRAM_10_d0,
        q0 => DataRAM_10_q0,
        address1 => DataRAM_10_address1,
        ce1 => DataRAM_10_ce1,
        we1 => DataRAM_10_we1,
        d1 => DataRAM_10_d1,
        q1 => DataRAM_10_q1);

    DataRAM_11_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_11_address0,
        ce0 => DataRAM_11_ce0,
        we0 => DataRAM_11_we0,
        d0 => DataRAM_11_d0,
        q0 => DataRAM_11_q0,
        address1 => DataRAM_11_address1,
        ce1 => DataRAM_11_ce1,
        we1 => DataRAM_11_we1,
        d1 => DataRAM_11_d1,
        q1 => DataRAM_11_q1);

    DataRAM_12_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_12_address0,
        ce0 => DataRAM_12_ce0,
        we0 => DataRAM_12_we0,
        d0 => DataRAM_12_d0,
        q0 => DataRAM_12_q0,
        address1 => DataRAM_12_address1,
        ce1 => DataRAM_12_ce1,
        we1 => DataRAM_12_we1,
        d1 => DataRAM_12_d1,
        q1 => DataRAM_12_q1);

    DataRAM_13_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_13_address0,
        ce0 => DataRAM_13_ce0,
        we0 => DataRAM_13_we0,
        d0 => DataRAM_13_d0,
        q0 => DataRAM_13_q0,
        address1 => DataRAM_13_address1,
        ce1 => DataRAM_13_ce1,
        we1 => DataRAM_13_we1,
        d1 => DataRAM_13_d1,
        q1 => DataRAM_13_q1);

    DataRAM_14_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_14_address0,
        ce0 => DataRAM_14_ce0,
        we0 => DataRAM_14_we0,
        d0 => DataRAM_14_d0,
        q0 => DataRAM_14_q0,
        address1 => DataRAM_14_address1,
        ce1 => DataRAM_14_ce1,
        we1 => DataRAM_14_we1,
        d1 => DataRAM_14_d1,
        q1 => DataRAM_14_q1);

    DataRAM_15_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_15_address0,
        ce0 => DataRAM_15_ce0,
        we0 => DataRAM_15_we0,
        d0 => DataRAM_15_d0,
        q0 => DataRAM_15_q0,
        address1 => DataRAM_15_address1,
        ce1 => DataRAM_15_ce1,
        we1 => DataRAM_15_we1,
        d1 => DataRAM_15_d1,
        q1 => DataRAM_15_q1);

    DataRAM_16_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_16_address0,
        ce0 => DataRAM_16_ce0,
        we0 => DataRAM_16_we0,
        d0 => DataRAM_16_d0,
        q0 => DataRAM_16_q0,
        address1 => DataRAM_16_address1,
        ce1 => DataRAM_16_ce1,
        we1 => DataRAM_16_we1,
        d1 => DataRAM_16_d1,
        q1 => DataRAM_16_q1);

    DataRAM_17_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_17_address0,
        ce0 => DataRAM_17_ce0,
        we0 => DataRAM_17_we0,
        d0 => DataRAM_17_d0,
        q0 => DataRAM_17_q0,
        address1 => DataRAM_17_address1,
        ce1 => DataRAM_17_ce1,
        we1 => DataRAM_17_we1,
        d1 => DataRAM_17_d1,
        q1 => DataRAM_17_q1);

    DataRAM_18_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_18_address0,
        ce0 => DataRAM_18_ce0,
        we0 => DataRAM_18_we0,
        d0 => DataRAM_18_d0,
        q0 => DataRAM_18_q0,
        address1 => DataRAM_18_address1,
        ce1 => DataRAM_18_ce1,
        we1 => DataRAM_18_we1,
        d1 => DataRAM_18_d1,
        q1 => DataRAM_18_q1);

    DataRAM_19_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_19_address0,
        ce0 => DataRAM_19_ce0,
        we0 => DataRAM_19_we0,
        d0 => DataRAM_19_d0,
        q0 => DataRAM_19_q0,
        address1 => DataRAM_19_address1,
        ce1 => DataRAM_19_ce1,
        we1 => DataRAM_19_we1,
        d1 => DataRAM_19_d1,
        q1 => DataRAM_19_q1);

    DataRAM_20_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_20_address0,
        ce0 => DataRAM_20_ce0,
        we0 => DataRAM_20_we0,
        d0 => DataRAM_20_d0,
        q0 => DataRAM_20_q0,
        address1 => DataRAM_20_address1,
        ce1 => DataRAM_20_ce1,
        we1 => DataRAM_20_we1,
        d1 => DataRAM_20_d1,
        q1 => DataRAM_20_q1);

    DataRAM_21_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_21_address0,
        ce0 => DataRAM_21_ce0,
        we0 => DataRAM_21_we0,
        d0 => DataRAM_21_d0,
        q0 => DataRAM_21_q0,
        address1 => DataRAM_21_address1,
        ce1 => DataRAM_21_ce1,
        we1 => DataRAM_21_we1,
        d1 => DataRAM_21_d1,
        q1 => DataRAM_21_q1);

    DataRAM_22_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_22_address0,
        ce0 => DataRAM_22_ce0,
        we0 => DataRAM_22_we0,
        d0 => DataRAM_22_d0,
        q0 => DataRAM_22_q0,
        address1 => DataRAM_22_address1,
        ce1 => DataRAM_22_ce1,
        we1 => DataRAM_22_we1,
        d1 => DataRAM_22_d1,
        q1 => DataRAM_22_q1);

    DataRAM_23_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_23_address0,
        ce0 => DataRAM_23_ce0,
        we0 => DataRAM_23_we0,
        d0 => DataRAM_23_d0,
        q0 => DataRAM_23_q0,
        address1 => DataRAM_23_address1,
        ce1 => DataRAM_23_ce1,
        we1 => DataRAM_23_we1,
        d1 => DataRAM_23_d1,
        q1 => DataRAM_23_q1);

    DataRAM_24_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_24_address0,
        ce0 => DataRAM_24_ce0,
        we0 => DataRAM_24_we0,
        d0 => DataRAM_24_d0,
        q0 => DataRAM_24_q0,
        address1 => DataRAM_24_address1,
        ce1 => DataRAM_24_ce1,
        we1 => DataRAM_24_we1,
        d1 => DataRAM_24_d1,
        q1 => DataRAM_24_q1);

    DataRAM_25_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_25_address0,
        ce0 => DataRAM_25_ce0,
        we0 => DataRAM_25_we0,
        d0 => DataRAM_25_d0,
        q0 => DataRAM_25_q0,
        address1 => DataRAM_25_address1,
        ce1 => DataRAM_25_ce1,
        we1 => DataRAM_25_we1,
        d1 => DataRAM_25_d1,
        q1 => DataRAM_25_q1);

    DataRAM_26_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_26_address0,
        ce0 => DataRAM_26_ce0,
        we0 => DataRAM_26_we0,
        d0 => DataRAM_26_d0,
        q0 => DataRAM_26_q0,
        address1 => DataRAM_26_address1,
        ce1 => DataRAM_26_ce1,
        we1 => DataRAM_26_we1,
        d1 => DataRAM_26_d1,
        q1 => DataRAM_26_q1);

    DataRAM_27_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_27_address0,
        ce0 => DataRAM_27_ce0,
        we0 => DataRAM_27_we0,
        d0 => DataRAM_27_d0,
        q0 => DataRAM_27_q0,
        address1 => DataRAM_27_address1,
        ce1 => DataRAM_27_ce1,
        we1 => DataRAM_27_we1,
        d1 => DataRAM_27_d1,
        q1 => DataRAM_27_q1);

    DataRAM_28_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_28_address0,
        ce0 => DataRAM_28_ce0,
        we0 => DataRAM_28_we0,
        d0 => DataRAM_28_d0,
        q0 => DataRAM_28_q0,
        address1 => DataRAM_28_address1,
        ce1 => DataRAM_28_ce1,
        we1 => DataRAM_28_we1,
        d1 => DataRAM_28_d1,
        q1 => DataRAM_28_q1);

    DataRAM_29_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_29_address0,
        ce0 => DataRAM_29_ce0,
        we0 => DataRAM_29_we0,
        d0 => DataRAM_29_d0,
        q0 => DataRAM_29_q0,
        address1 => DataRAM_29_address1,
        ce1 => DataRAM_29_ce1,
        we1 => DataRAM_29_we1,
        d1 => DataRAM_29_d1,
        q1 => DataRAM_29_q1);

    DataRAM_30_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_30_address0,
        ce0 => DataRAM_30_ce0,
        we0 => DataRAM_30_we0,
        d0 => DataRAM_30_d0,
        q0 => DataRAM_30_q0,
        address1 => DataRAM_30_address1,
        ce1 => DataRAM_30_ce1,
        we1 => DataRAM_30_we1,
        d1 => DataRAM_30_d1,
        q1 => DataRAM_30_q1);

    DataRAM_31_U : component Crypto_DataRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => DataRAM_31_address0,
        ce0 => DataRAM_31_ce0,
        we0 => DataRAM_31_we0,
        d0 => DataRAM_31_d0,
        q0 => DataRAM_31_q0,
        address1 => DataRAM_31_address1,
        ce1 => DataRAM_31_ce1,
        we1 => DataRAM_31_we1,
        d1 => DataRAM_31_d1,
        q1 => DataRAM_31_q1);

    BitReverseData_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_address0,
        ce0 => BitReverseData_ce0,
        we0 => BitReverseData_we0,
        d0 => BitReverseData_d0,
        q0 => BitReverseData_q0);

    BitReverseData_1_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_1_address0,
        ce0 => BitReverseData_1_ce0,
        we0 => BitReverseData_1_we0,
        d0 => BitReverseData_1_d0,
        q0 => BitReverseData_1_q0);

    BitReverseData_2_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_2_address0,
        ce0 => BitReverseData_2_ce0,
        we0 => BitReverseData_2_we0,
        d0 => BitReverseData_2_d0,
        q0 => BitReverseData_2_q0);

    BitReverseData_3_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_3_address0,
        ce0 => BitReverseData_3_ce0,
        we0 => BitReverseData_3_we0,
        d0 => BitReverseData_3_d0,
        q0 => BitReverseData_3_q0);

    BitReverseData_4_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_4_address0,
        ce0 => BitReverseData_4_ce0,
        we0 => BitReverseData_4_we0,
        d0 => BitReverseData_4_d0,
        q0 => BitReverseData_4_q0);

    BitReverseData_5_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_5_address0,
        ce0 => BitReverseData_5_ce0,
        we0 => BitReverseData_5_we0,
        d0 => BitReverseData_5_d0,
        q0 => BitReverseData_5_q0);

    BitReverseData_6_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_6_address0,
        ce0 => BitReverseData_6_ce0,
        we0 => BitReverseData_6_we0,
        d0 => BitReverseData_6_d0,
        q0 => BitReverseData_6_q0);

    BitReverseData_7_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_7_address0,
        ce0 => BitReverseData_7_ce0,
        we0 => BitReverseData_7_we0,
        d0 => BitReverseData_7_d0,
        q0 => BitReverseData_7_q0);

    BitReverseData_8_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_8_address0,
        ce0 => BitReverseData_8_ce0,
        we0 => BitReverseData_8_we0,
        d0 => BitReverseData_8_d0,
        q0 => BitReverseData_8_q0);

    BitReverseData_9_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_9_address0,
        ce0 => BitReverseData_9_ce0,
        we0 => BitReverseData_9_we0,
        d0 => BitReverseData_9_d0,
        q0 => BitReverseData_9_q0);

    BitReverseData_10_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_10_address0,
        ce0 => BitReverseData_10_ce0,
        we0 => BitReverseData_10_we0,
        d0 => BitReverseData_10_d0,
        q0 => BitReverseData_10_q0);

    BitReverseData_11_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_11_address0,
        ce0 => BitReverseData_11_ce0,
        we0 => BitReverseData_11_we0,
        d0 => BitReverseData_11_d0,
        q0 => BitReverseData_11_q0);

    BitReverseData_12_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_12_address0,
        ce0 => BitReverseData_12_ce0,
        we0 => BitReverseData_12_we0,
        d0 => BitReverseData_12_d0,
        q0 => BitReverseData_12_q0);

    BitReverseData_13_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_13_address0,
        ce0 => BitReverseData_13_ce0,
        we0 => BitReverseData_13_we0,
        d0 => BitReverseData_13_d0,
        q0 => BitReverseData_13_q0);

    BitReverseData_14_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_14_address0,
        ce0 => BitReverseData_14_ce0,
        we0 => BitReverseData_14_we0,
        d0 => BitReverseData_14_d0,
        q0 => BitReverseData_14_q0);

    BitReverseData_15_U : component Crypto_BitReverseData_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => BitReverseData_15_address0,
        ce0 => BitReverseData_15_ce0,
        we0 => BitReverseData_15_we0,
        d0 => BitReverseData_15_d0,
        q0 => BitReverseData_15_q0);

    NTTTWiddleRAM_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_address0,
        ce0 => NTTTWiddleRAM_ce0,
        we0 => NTTTWiddleRAM_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_d0,
        q0 => NTTTWiddleRAM_q0);

    NTTTWiddleRAM_1_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_1_address0,
        ce0 => NTTTWiddleRAM_1_ce0,
        we0 => NTTTWiddleRAM_1_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_d0,
        q0 => NTTTWiddleRAM_1_q0);

    NTTTWiddleRAM_2_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_2_address0,
        ce0 => NTTTWiddleRAM_2_ce0,
        we0 => NTTTWiddleRAM_2_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_d0,
        q0 => NTTTWiddleRAM_2_q0);

    NTTTWiddleRAM_3_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_3_address0,
        ce0 => NTTTWiddleRAM_3_ce0,
        we0 => NTTTWiddleRAM_3_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_d0,
        q0 => NTTTWiddleRAM_3_q0);

    NTTTWiddleRAM_4_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_4_address0,
        ce0 => NTTTWiddleRAM_4_ce0,
        we0 => NTTTWiddleRAM_4_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_d0,
        q0 => NTTTWiddleRAM_4_q0);

    NTTTWiddleRAM_5_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_5_address0,
        ce0 => NTTTWiddleRAM_5_ce0,
        we0 => NTTTWiddleRAM_5_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_d0,
        q0 => NTTTWiddleRAM_5_q0);

    NTTTWiddleRAM_6_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_6_address0,
        ce0 => NTTTWiddleRAM_6_ce0,
        we0 => NTTTWiddleRAM_6_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_d0,
        q0 => NTTTWiddleRAM_6_q0);

    NTTTWiddleRAM_7_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_7_address0,
        ce0 => NTTTWiddleRAM_7_ce0,
        we0 => NTTTWiddleRAM_7_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_d0,
        q0 => NTTTWiddleRAM_7_q0);

    NTTTWiddleRAM_8_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_8_address0,
        ce0 => NTTTWiddleRAM_8_ce0,
        we0 => NTTTWiddleRAM_8_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_d0,
        q0 => NTTTWiddleRAM_8_q0);

    NTTTWiddleRAM_9_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_9_address0,
        ce0 => NTTTWiddleRAM_9_ce0,
        we0 => NTTTWiddleRAM_9_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_d0,
        q0 => NTTTWiddleRAM_9_q0);

    NTTTWiddleRAM_10_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_10_address0,
        ce0 => NTTTWiddleRAM_10_ce0,
        we0 => NTTTWiddleRAM_10_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_d0,
        q0 => NTTTWiddleRAM_10_q0);

    NTTTWiddleRAM_11_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_11_address0,
        ce0 => NTTTWiddleRAM_11_ce0,
        we0 => NTTTWiddleRAM_11_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_d0,
        q0 => NTTTWiddleRAM_11_q0);

    NTTTWiddleRAM_12_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_12_address0,
        ce0 => NTTTWiddleRAM_12_ce0,
        we0 => NTTTWiddleRAM_12_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_d0,
        q0 => NTTTWiddleRAM_12_q0);

    NTTTWiddleRAM_13_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_13_address0,
        ce0 => NTTTWiddleRAM_13_ce0,
        we0 => NTTTWiddleRAM_13_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_d0,
        q0 => NTTTWiddleRAM_13_q0);

    NTTTWiddleRAM_14_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_14_address0,
        ce0 => NTTTWiddleRAM_14_ce0,
        we0 => NTTTWiddleRAM_14_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_d0,
        q0 => NTTTWiddleRAM_14_q0);

    NTTTWiddleRAM_15_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => NTTTWiddleRAM_15_address0,
        ce0 => NTTTWiddleRAM_15_ce0,
        we0 => NTTTWiddleRAM_15_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_d0,
        q0 => NTTTWiddleRAM_15_q0);

    INTTTWiddleRAM_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_address0,
        ce0 => INTTTWiddleRAM_ce0,
        we0 => INTTTWiddleRAM_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_d0,
        q0 => INTTTWiddleRAM_q0);

    INTTTWiddleRAM_1_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_1_address0,
        ce0 => INTTTWiddleRAM_1_ce0,
        we0 => INTTTWiddleRAM_1_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_d0,
        q0 => INTTTWiddleRAM_1_q0);

    INTTTWiddleRAM_2_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_2_address0,
        ce0 => INTTTWiddleRAM_2_ce0,
        we0 => INTTTWiddleRAM_2_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_d0,
        q0 => INTTTWiddleRAM_2_q0);

    INTTTWiddleRAM_3_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_3_address0,
        ce0 => INTTTWiddleRAM_3_ce0,
        we0 => INTTTWiddleRAM_3_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_d0,
        q0 => INTTTWiddleRAM_3_q0);

    INTTTWiddleRAM_4_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_4_address0,
        ce0 => INTTTWiddleRAM_4_ce0,
        we0 => INTTTWiddleRAM_4_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_d0,
        q0 => INTTTWiddleRAM_4_q0);

    INTTTWiddleRAM_5_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_5_address0,
        ce0 => INTTTWiddleRAM_5_ce0,
        we0 => INTTTWiddleRAM_5_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_d0,
        q0 => INTTTWiddleRAM_5_q0);

    INTTTWiddleRAM_6_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_6_address0,
        ce0 => INTTTWiddleRAM_6_ce0,
        we0 => INTTTWiddleRAM_6_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_d0,
        q0 => INTTTWiddleRAM_6_q0);

    INTTTWiddleRAM_7_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_7_address0,
        ce0 => INTTTWiddleRAM_7_ce0,
        we0 => INTTTWiddleRAM_7_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_d0,
        q0 => INTTTWiddleRAM_7_q0);

    INTTTWiddleRAM_8_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_8_address0,
        ce0 => INTTTWiddleRAM_8_ce0,
        we0 => INTTTWiddleRAM_8_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_d0,
        q0 => INTTTWiddleRAM_8_q0);

    INTTTWiddleRAM_9_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_9_address0,
        ce0 => INTTTWiddleRAM_9_ce0,
        we0 => INTTTWiddleRAM_9_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_d0,
        q0 => INTTTWiddleRAM_9_q0);

    INTTTWiddleRAM_10_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_10_address0,
        ce0 => INTTTWiddleRAM_10_ce0,
        we0 => INTTTWiddleRAM_10_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_d0,
        q0 => INTTTWiddleRAM_10_q0);

    INTTTWiddleRAM_11_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_11_address0,
        ce0 => INTTTWiddleRAM_11_ce0,
        we0 => INTTTWiddleRAM_11_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_d0,
        q0 => INTTTWiddleRAM_11_q0);

    INTTTWiddleRAM_12_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_12_address0,
        ce0 => INTTTWiddleRAM_12_ce0,
        we0 => INTTTWiddleRAM_12_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_d0,
        q0 => INTTTWiddleRAM_12_q0);

    INTTTWiddleRAM_13_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_13_address0,
        ce0 => INTTTWiddleRAM_13_ce0,
        we0 => INTTTWiddleRAM_13_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_d0,
        q0 => INTTTWiddleRAM_13_q0);

    INTTTWiddleRAM_14_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_14_address0,
        ce0 => INTTTWiddleRAM_14_ce0,
        we0 => INTTTWiddleRAM_14_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_d0,
        q0 => INTTTWiddleRAM_14_q0);

    INTTTWiddleRAM_15_U : component Crypto_NTTTWiddleRAM_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => INTTTWiddleRAM_15_address0,
        ce0 => INTTTWiddleRAM_15_ce0,
        we0 => INTTTWiddleRAM_15_we0,
        d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_d0,
        q0 => INTTTWiddleRAM_15_q0);

    grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514 : component Crypto_Crypto_Pipeline_PERMUTE_LOOP1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_start,
        ap_done => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_done,
        ap_idle => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_idle,
        ap_ready => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_ready,
        DataRAM_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_8_ce0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_9_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_9_ce0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_10_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_10_ce0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_11_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_11_ce0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_12_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_12_ce0,
        DataRAM_12_q0 => DataRAM_12_q0,
        DataRAM_13_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_13_ce0,
        DataRAM_13_q0 => DataRAM_13_q0,
        DataRAM_14_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_14_ce0,
        DataRAM_14_q0 => DataRAM_14_q0,
        DataRAM_15_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_15_ce0,
        DataRAM_15_q0 => DataRAM_15_q0,
        DataRAM_16_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_16_ce0,
        DataRAM_16_q0 => DataRAM_16_q0,
        DataRAM_17_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_17_ce0,
        DataRAM_17_q0 => DataRAM_17_q0,
        DataRAM_18_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_18_ce0,
        DataRAM_18_q0 => DataRAM_18_q0,
        DataRAM_19_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_19_ce0,
        DataRAM_19_q0 => DataRAM_19_q0,
        DataRAM_20_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_20_ce0,
        DataRAM_20_q0 => DataRAM_20_q0,
        DataRAM_21_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_21_ce0,
        DataRAM_21_q0 => DataRAM_21_q0,
        DataRAM_22_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_22_ce0,
        DataRAM_22_q0 => DataRAM_22_q0,
        DataRAM_23_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_23_ce0,
        DataRAM_23_q0 => DataRAM_23_q0,
        DataRAM_24_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_24_ce0,
        DataRAM_24_q0 => DataRAM_24_q0,
        DataRAM_25_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_25_ce0,
        DataRAM_25_q0 => DataRAM_25_q0,
        DataRAM_26_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_26_ce0,
        DataRAM_26_q0 => DataRAM_26_q0,
        DataRAM_27_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_27_ce0,
        DataRAM_27_q0 => DataRAM_27_q0,
        DataRAM_28_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_28_ce0,
        DataRAM_28_q0 => DataRAM_28_q0,
        DataRAM_29_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_29_ce0,
        DataRAM_29_q0 => DataRAM_29_q0,
        DataRAM_30_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_30_ce0,
        DataRAM_30_q0 => DataRAM_30_q0,
        DataRAM_31_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_31_ce0,
        DataRAM_31_q0 => DataRAM_31_q0,
        BitReverseData_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_address0,
        BitReverseData_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_ce0,
        BitReverseData_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_we0,
        BitReverseData_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_d0,
        BitReverseData_1_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_address0,
        BitReverseData_1_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_ce0,
        BitReverseData_1_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_we0,
        BitReverseData_1_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_d0,
        BitReverseData_2_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_address0,
        BitReverseData_2_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_ce0,
        BitReverseData_2_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_we0,
        BitReverseData_2_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_d0,
        BitReverseData_3_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_address0,
        BitReverseData_3_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_ce0,
        BitReverseData_3_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_we0,
        BitReverseData_3_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_d0,
        BitReverseData_4_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_address0,
        BitReverseData_4_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_ce0,
        BitReverseData_4_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_we0,
        BitReverseData_4_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_d0,
        BitReverseData_5_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_address0,
        BitReverseData_5_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_ce0,
        BitReverseData_5_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_we0,
        BitReverseData_5_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_d0,
        BitReverseData_6_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_address0,
        BitReverseData_6_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_ce0,
        BitReverseData_6_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_we0,
        BitReverseData_6_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_d0,
        BitReverseData_7_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_address0,
        BitReverseData_7_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_ce0,
        BitReverseData_7_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_we0,
        BitReverseData_7_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_d0,
        BitReverseData_8_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_address0,
        BitReverseData_8_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_ce0,
        BitReverseData_8_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_we0,
        BitReverseData_8_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_d0,
        BitReverseData_9_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_address0,
        BitReverseData_9_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_ce0,
        BitReverseData_9_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_we0,
        BitReverseData_9_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_d0,
        BitReverseData_10_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_address0,
        BitReverseData_10_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_ce0,
        BitReverseData_10_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_we0,
        BitReverseData_10_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_d0,
        BitReverseData_11_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_address0,
        BitReverseData_11_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_ce0,
        BitReverseData_11_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_we0,
        BitReverseData_11_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_d0,
        BitReverseData_12_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_address0,
        BitReverseData_12_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_ce0,
        BitReverseData_12_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_we0,
        BitReverseData_12_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_d0,
        BitReverseData_13_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_address0,
        BitReverseData_13_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_ce0,
        BitReverseData_13_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_we0,
        BitReverseData_13_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_d0,
        BitReverseData_14_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_address0,
        BitReverseData_14_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_ce0,
        BitReverseData_14_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_we0,
        BitReverseData_14_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_d0,
        BitReverseData_15_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_address0,
        BitReverseData_15_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_ce0,
        BitReverseData_15_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_we0,
        BitReverseData_15_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_d0,
        RAMSel_cast => empty_reg_1721);

    grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615 : component Crypto_Crypto_Pipeline_PERMUTE_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_start,
        ap_done => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_done,
        ap_idle => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_idle,
        ap_ready => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_ready,
        DataRAM_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_8_ce0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_9_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_9_ce0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_10_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_10_ce0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_11_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_11_ce0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_12_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_12_ce0,
        DataRAM_12_q0 => DataRAM_12_q0,
        DataRAM_13_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_13_ce0,
        DataRAM_13_q0 => DataRAM_13_q0,
        DataRAM_14_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_14_ce0,
        DataRAM_14_q0 => DataRAM_14_q0,
        DataRAM_15_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_15_ce0,
        DataRAM_15_q0 => DataRAM_15_q0,
        DataRAM_16_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_16_ce0,
        DataRAM_16_q0 => DataRAM_16_q0,
        DataRAM_17_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_17_ce0,
        DataRAM_17_q0 => DataRAM_17_q0,
        DataRAM_18_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_18_ce0,
        DataRAM_18_q0 => DataRAM_18_q0,
        DataRAM_19_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_19_ce0,
        DataRAM_19_q0 => DataRAM_19_q0,
        DataRAM_20_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_20_ce0,
        DataRAM_20_q0 => DataRAM_20_q0,
        DataRAM_21_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_21_ce0,
        DataRAM_21_q0 => DataRAM_21_q0,
        DataRAM_22_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_22_ce0,
        DataRAM_22_q0 => DataRAM_22_q0,
        DataRAM_23_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_23_ce0,
        DataRAM_23_q0 => DataRAM_23_q0,
        DataRAM_24_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_24_ce0,
        DataRAM_24_q0 => DataRAM_24_q0,
        DataRAM_25_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_25_ce0,
        DataRAM_25_q0 => DataRAM_25_q0,
        DataRAM_26_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_26_ce0,
        DataRAM_26_q0 => DataRAM_26_q0,
        DataRAM_27_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_27_ce0,
        DataRAM_27_q0 => DataRAM_27_q0,
        DataRAM_28_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_28_ce0,
        DataRAM_28_q0 => DataRAM_28_q0,
        DataRAM_29_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_29_ce0,
        DataRAM_29_q0 => DataRAM_29_q0,
        DataRAM_30_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_30_ce0,
        DataRAM_30_q0 => DataRAM_30_q0,
        DataRAM_31_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_31_ce0,
        DataRAM_31_q0 => DataRAM_31_q0,
        BitReverseData_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_address0,
        BitReverseData_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_ce0,
        BitReverseData_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_we0,
        BitReverseData_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_d0,
        BitReverseData_1_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_address0,
        BitReverseData_1_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_ce0,
        BitReverseData_1_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_we0,
        BitReverseData_1_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_d0,
        BitReverseData_2_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_address0,
        BitReverseData_2_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_ce0,
        BitReverseData_2_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_we0,
        BitReverseData_2_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_d0,
        BitReverseData_3_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_address0,
        BitReverseData_3_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_ce0,
        BitReverseData_3_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_we0,
        BitReverseData_3_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_d0,
        BitReverseData_4_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_address0,
        BitReverseData_4_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_ce0,
        BitReverseData_4_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_we0,
        BitReverseData_4_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_d0,
        BitReverseData_5_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_address0,
        BitReverseData_5_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_ce0,
        BitReverseData_5_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_we0,
        BitReverseData_5_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_d0,
        BitReverseData_6_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_address0,
        BitReverseData_6_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_ce0,
        BitReverseData_6_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_we0,
        BitReverseData_6_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_d0,
        BitReverseData_7_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_address0,
        BitReverseData_7_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_ce0,
        BitReverseData_7_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_we0,
        BitReverseData_7_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_d0,
        BitReverseData_8_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_address0,
        BitReverseData_8_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_ce0,
        BitReverseData_8_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_we0,
        BitReverseData_8_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_d0,
        BitReverseData_9_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_address0,
        BitReverseData_9_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_ce0,
        BitReverseData_9_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_we0,
        BitReverseData_9_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_d0,
        BitReverseData_10_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_address0,
        BitReverseData_10_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_ce0,
        BitReverseData_10_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_we0,
        BitReverseData_10_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_d0,
        BitReverseData_11_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_address0,
        BitReverseData_11_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_ce0,
        BitReverseData_11_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_we0,
        BitReverseData_11_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_d0,
        BitReverseData_12_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_address0,
        BitReverseData_12_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_ce0,
        BitReverseData_12_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_we0,
        BitReverseData_12_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_d0,
        BitReverseData_13_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_address0,
        BitReverseData_13_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_ce0,
        BitReverseData_13_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_we0,
        BitReverseData_13_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_d0,
        BitReverseData_14_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_address0,
        BitReverseData_14_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_ce0,
        BitReverseData_14_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_we0,
        BitReverseData_14_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_d0,
        BitReverseData_15_address0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_address0,
        BitReverseData_15_ce0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_ce0,
        BitReverseData_15_we0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_we0,
        BitReverseData_15_d0 => grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_d0,
        RAMSel_cast => empty_reg_1721);

    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716 : component Crypto_Crypto_Pipeline_POLY_MUL_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_ready,
        trunc_ln => trunc_ln11_reg_1711,
        DataRAM_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_9_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_10_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_11_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_12_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_ce0,
        DataRAM_12_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_we0,
        DataRAM_12_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_d0,
        DataRAM_12_q0 => DataRAM_12_q0,
        DataRAM_13_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_ce0,
        DataRAM_13_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_we0,
        DataRAM_13_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_d0,
        DataRAM_13_q0 => DataRAM_13_q0,
        DataRAM_14_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_ce0,
        DataRAM_14_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_we0,
        DataRAM_14_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_d0,
        DataRAM_14_q0 => DataRAM_14_q0,
        DataRAM_15_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_ce0,
        DataRAM_15_we0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_we0,
        DataRAM_15_d0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_d0,
        DataRAM_15_q0 => DataRAM_15_q0,
        DataRAM_16_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_16_ce0,
        DataRAM_16_q0 => DataRAM_16_q0,
        DataRAM_17_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_17_ce0,
        DataRAM_17_q0 => DataRAM_17_q0,
        DataRAM_18_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_18_ce0,
        DataRAM_18_q0 => DataRAM_18_q0,
        DataRAM_19_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_19_ce0,
        DataRAM_19_q0 => DataRAM_19_q0,
        DataRAM_20_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_20_ce0,
        DataRAM_20_q0 => DataRAM_20_q0,
        DataRAM_21_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_21_ce0,
        DataRAM_21_q0 => DataRAM_21_q0,
        DataRAM_22_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_22_ce0,
        DataRAM_22_q0 => DataRAM_22_q0,
        DataRAM_23_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_23_ce0,
        DataRAM_23_q0 => DataRAM_23_q0,
        DataRAM_24_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_24_ce0,
        DataRAM_24_q0 => DataRAM_24_q0,
        DataRAM_25_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_25_ce0,
        DataRAM_25_q0 => DataRAM_25_q0,
        DataRAM_26_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_26_ce0,
        DataRAM_26_q0 => DataRAM_26_q0,
        DataRAM_27_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_27_ce0,
        DataRAM_27_q0 => DataRAM_27_q0,
        DataRAM_28_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_28_ce0,
        DataRAM_28_q0 => DataRAM_28_q0,
        DataRAM_29_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_29_ce0,
        DataRAM_29_q0 => DataRAM_29_q0,
        DataRAM_30_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_30_ce0,
        DataRAM_30_q0 => DataRAM_30_q0,
        DataRAM_31_address0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_31_ce0,
        DataRAM_31_q0 => DataRAM_31_q0);

    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785 : component Crypto_Crypto_Pipeline_POLY_SUB_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_start,
        ap_done => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_done,
        ap_idle => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_idle,
        ap_ready => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_ready,
        DataRAM_31_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_31_ce0,
        DataRAM_31_q0 => DataRAM_31_q0,
        DataRAM_30_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_30_ce0,
        DataRAM_30_q0 => DataRAM_30_q0,
        DataRAM_29_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_29_ce0,
        DataRAM_29_q0 => DataRAM_29_q0,
        DataRAM_28_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_28_ce0,
        DataRAM_28_q0 => DataRAM_28_q0,
        DataRAM_27_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_27_ce0,
        DataRAM_27_q0 => DataRAM_27_q0,
        DataRAM_26_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_26_ce0,
        DataRAM_26_q0 => DataRAM_26_q0,
        DataRAM_25_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_25_ce0,
        DataRAM_25_q0 => DataRAM_25_q0,
        DataRAM_24_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_24_ce0,
        DataRAM_24_q0 => DataRAM_24_q0,
        DataRAM_23_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_23_ce0,
        DataRAM_23_q0 => DataRAM_23_q0,
        DataRAM_22_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_22_ce0,
        DataRAM_22_q0 => DataRAM_22_q0,
        DataRAM_21_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_21_ce0,
        DataRAM_21_q0 => DataRAM_21_q0,
        DataRAM_20_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_20_ce0,
        DataRAM_20_q0 => DataRAM_20_q0,
        DataRAM_19_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_19_ce0,
        DataRAM_19_q0 => DataRAM_19_q0,
        DataRAM_18_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_18_ce0,
        DataRAM_18_q0 => DataRAM_18_q0,
        DataRAM_17_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_17_ce0,
        DataRAM_17_q0 => DataRAM_17_q0,
        DataRAM_16_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_16_ce0,
        DataRAM_16_q0 => DataRAM_16_q0,
        DataRAM_15_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_ce0,
        DataRAM_15_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_we0,
        DataRAM_15_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_d0,
        DataRAM_15_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_address1,
        DataRAM_15_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_ce1,
        DataRAM_15_q1 => DataRAM_15_q1,
        DataRAM_14_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_ce0,
        DataRAM_14_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_we0,
        DataRAM_14_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_d0,
        DataRAM_14_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_address1,
        DataRAM_14_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_ce1,
        DataRAM_14_q1 => DataRAM_14_q1,
        DataRAM_13_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_ce0,
        DataRAM_13_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_we0,
        DataRAM_13_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_d0,
        DataRAM_13_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_address1,
        DataRAM_13_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_ce1,
        DataRAM_13_q1 => DataRAM_13_q1,
        DataRAM_12_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_ce0,
        DataRAM_12_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_we0,
        DataRAM_12_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_d0,
        DataRAM_12_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_address1,
        DataRAM_12_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_ce1,
        DataRAM_12_q1 => DataRAM_12_q1,
        DataRAM_11_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_d0,
        DataRAM_11_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_address1,
        DataRAM_11_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_ce1,
        DataRAM_11_q1 => DataRAM_11_q1,
        DataRAM_10_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_d0,
        DataRAM_10_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_address1,
        DataRAM_10_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_ce1,
        DataRAM_10_q1 => DataRAM_10_q1,
        DataRAM_9_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_d0,
        DataRAM_9_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_address1,
        DataRAM_9_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_ce1,
        DataRAM_9_q1 => DataRAM_9_q1,
        DataRAM_8_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_d0,
        DataRAM_8_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_address1,
        DataRAM_8_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_ce1,
        DataRAM_8_q1 => DataRAM_8_q1,
        DataRAM_7_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_d0,
        DataRAM_7_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_ce1,
        DataRAM_7_q1 => DataRAM_7_q1,
        DataRAM_6_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_d0,
        DataRAM_6_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_ce1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_5_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_d0,
        DataRAM_5_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_ce1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_4_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_d0,
        DataRAM_4_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_ce1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_3_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_d0,
        DataRAM_3_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_ce1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_2_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_d0,
        DataRAM_2_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_ce1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_1_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_d0,
        DataRAM_1_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_ce1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_address0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_d0,
        DataRAM_address1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_ce1,
        DataRAM_q1 => DataRAM_q1,
        zext_ln88 => reg_1417);

    grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854 : component Crypto_Crypto_Pipeline_VITIS_LOOP_79_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_start,
        ap_done => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_done,
        ap_idle => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_idle,
        ap_ready => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_ready,
        zext_ln79 => reg_1417,
        DataRAM_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_9_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_10_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_11_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_12_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_ce0,
        DataRAM_12_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_we0,
        DataRAM_12_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_d0,
        DataRAM_12_q0 => DataRAM_12_q0,
        DataRAM_13_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_ce0,
        DataRAM_13_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_we0,
        DataRAM_13_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_d0,
        DataRAM_13_q0 => DataRAM_13_q0,
        DataRAM_14_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_ce0,
        DataRAM_14_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_we0,
        DataRAM_14_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_d0,
        DataRAM_14_q0 => DataRAM_14_q0,
        DataRAM_15_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_ce0,
        DataRAM_15_we0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_we0,
        DataRAM_15_d0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_d0,
        DataRAM_15_q0 => DataRAM_15_q0,
        DataRAM_16_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_16_ce0,
        DataRAM_16_q0 => DataRAM_16_q0,
        DataRAM_17_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_17_ce0,
        DataRAM_17_q0 => DataRAM_17_q0,
        DataRAM_18_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_18_ce0,
        DataRAM_18_q0 => DataRAM_18_q0,
        DataRAM_19_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_19_ce0,
        DataRAM_19_q0 => DataRAM_19_q0,
        DataRAM_20_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_20_ce0,
        DataRAM_20_q0 => DataRAM_20_q0,
        DataRAM_21_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_21_ce0,
        DataRAM_21_q0 => DataRAM_21_q0,
        DataRAM_22_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_22_ce0,
        DataRAM_22_q0 => DataRAM_22_q0,
        DataRAM_23_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_23_ce0,
        DataRAM_23_q0 => DataRAM_23_q0,
        DataRAM_24_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_24_ce0,
        DataRAM_24_q0 => DataRAM_24_q0,
        DataRAM_25_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_25_ce0,
        DataRAM_25_q0 => DataRAM_25_q0,
        DataRAM_26_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_26_ce0,
        DataRAM_26_q0 => DataRAM_26_q0,
        DataRAM_27_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_27_ce0,
        DataRAM_27_q0 => DataRAM_27_q0,
        DataRAM_28_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_28_ce0,
        DataRAM_28_q0 => DataRAM_28_q0,
        DataRAM_29_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_29_ce0,
        DataRAM_29_q0 => DataRAM_29_q0,
        DataRAM_30_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_30_ce0,
        DataRAM_30_q0 => DataRAM_30_q0,
        DataRAM_31_address0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_31_ce0,
        DataRAM_31_q0 => DataRAM_31_q0);

    grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923 : component Crypto_Crypto_Pipeline_WRITE_TWIDDLE_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_start,
        ap_done => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_done,
        ap_idle => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_idle,
        ap_ready => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_ready,
        NTTTWiddleRAM_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_address0,
        NTTTWiddleRAM_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_ce0,
        NTTTWiddleRAM_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_we0,
        NTTTWiddleRAM_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_d0,
        NTTTWiddleRAM_1_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_address0,
        NTTTWiddleRAM_1_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_ce0,
        NTTTWiddleRAM_1_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_we0,
        NTTTWiddleRAM_1_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_d0,
        NTTTWiddleRAM_2_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_address0,
        NTTTWiddleRAM_2_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_ce0,
        NTTTWiddleRAM_2_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_we0,
        NTTTWiddleRAM_2_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_d0,
        NTTTWiddleRAM_3_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_address0,
        NTTTWiddleRAM_3_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_ce0,
        NTTTWiddleRAM_3_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_we0,
        NTTTWiddleRAM_3_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_d0,
        NTTTWiddleRAM_4_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_address0,
        NTTTWiddleRAM_4_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_ce0,
        NTTTWiddleRAM_4_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_we0,
        NTTTWiddleRAM_4_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_d0,
        NTTTWiddleRAM_5_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_address0,
        NTTTWiddleRAM_5_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_ce0,
        NTTTWiddleRAM_5_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_we0,
        NTTTWiddleRAM_5_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_d0,
        NTTTWiddleRAM_6_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_address0,
        NTTTWiddleRAM_6_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_ce0,
        NTTTWiddleRAM_6_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_we0,
        NTTTWiddleRAM_6_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_d0,
        NTTTWiddleRAM_7_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_address0,
        NTTTWiddleRAM_7_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_ce0,
        NTTTWiddleRAM_7_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_we0,
        NTTTWiddleRAM_7_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_d0,
        NTTTWiddleRAM_8_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_address0,
        NTTTWiddleRAM_8_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_ce0,
        NTTTWiddleRAM_8_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_we0,
        NTTTWiddleRAM_8_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_d0,
        NTTTWiddleRAM_9_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_address0,
        NTTTWiddleRAM_9_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_ce0,
        NTTTWiddleRAM_9_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_we0,
        NTTTWiddleRAM_9_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_d0,
        NTTTWiddleRAM_10_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_address0,
        NTTTWiddleRAM_10_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_ce0,
        NTTTWiddleRAM_10_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_we0,
        NTTTWiddleRAM_10_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_d0,
        NTTTWiddleRAM_11_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_address0,
        NTTTWiddleRAM_11_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_ce0,
        NTTTWiddleRAM_11_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_we0,
        NTTTWiddleRAM_11_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_d0,
        NTTTWiddleRAM_12_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_address0,
        NTTTWiddleRAM_12_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_ce0,
        NTTTWiddleRAM_12_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_we0,
        NTTTWiddleRAM_12_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_d0,
        NTTTWiddleRAM_13_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_address0,
        NTTTWiddleRAM_13_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_ce0,
        NTTTWiddleRAM_13_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_we0,
        NTTTWiddleRAM_13_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_d0,
        NTTTWiddleRAM_14_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_address0,
        NTTTWiddleRAM_14_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_ce0,
        NTTTWiddleRAM_14_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_we0,
        NTTTWiddleRAM_14_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_d0,
        NTTTWiddleRAM_15_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_address0,
        NTTTWiddleRAM_15_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_ce0,
        NTTTWiddleRAM_15_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_we0,
        NTTTWiddleRAM_15_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_d0,
        NTTTwiddleIn_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTwiddleIn_address0,
        NTTTwiddleIn_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTwiddleIn_ce0,
        NTTTwiddleIn_q0 => NTTTwiddleIn_q0,
        INTTTWiddleRAM_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_address0,
        INTTTWiddleRAM_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_ce0,
        INTTTWiddleRAM_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_we0,
        INTTTWiddleRAM_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_d0,
        INTTTWiddleRAM_1_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_address0,
        INTTTWiddleRAM_1_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_ce0,
        INTTTWiddleRAM_1_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_we0,
        INTTTWiddleRAM_1_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_d0,
        INTTTWiddleRAM_2_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_address0,
        INTTTWiddleRAM_2_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_ce0,
        INTTTWiddleRAM_2_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_we0,
        INTTTWiddleRAM_2_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_d0,
        INTTTWiddleRAM_3_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_address0,
        INTTTWiddleRAM_3_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_ce0,
        INTTTWiddleRAM_3_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_we0,
        INTTTWiddleRAM_3_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_d0,
        INTTTWiddleRAM_4_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_address0,
        INTTTWiddleRAM_4_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_ce0,
        INTTTWiddleRAM_4_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_we0,
        INTTTWiddleRAM_4_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_d0,
        INTTTWiddleRAM_5_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_address0,
        INTTTWiddleRAM_5_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_ce0,
        INTTTWiddleRAM_5_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_we0,
        INTTTWiddleRAM_5_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_d0,
        INTTTWiddleRAM_6_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_address0,
        INTTTWiddleRAM_6_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_ce0,
        INTTTWiddleRAM_6_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_we0,
        INTTTWiddleRAM_6_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_d0,
        INTTTWiddleRAM_7_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_address0,
        INTTTWiddleRAM_7_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_ce0,
        INTTTWiddleRAM_7_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_we0,
        INTTTWiddleRAM_7_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_d0,
        INTTTWiddleRAM_8_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_address0,
        INTTTWiddleRAM_8_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_ce0,
        INTTTWiddleRAM_8_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_we0,
        INTTTWiddleRAM_8_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_d0,
        INTTTWiddleRAM_9_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_address0,
        INTTTWiddleRAM_9_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_ce0,
        INTTTWiddleRAM_9_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_we0,
        INTTTWiddleRAM_9_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_d0,
        INTTTWiddleRAM_10_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_address0,
        INTTTWiddleRAM_10_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_ce0,
        INTTTWiddleRAM_10_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_we0,
        INTTTWiddleRAM_10_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_d0,
        INTTTWiddleRAM_11_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_address0,
        INTTTWiddleRAM_11_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_ce0,
        INTTTWiddleRAM_11_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_we0,
        INTTTWiddleRAM_11_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_d0,
        INTTTWiddleRAM_12_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_address0,
        INTTTWiddleRAM_12_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_ce0,
        INTTTWiddleRAM_12_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_we0,
        INTTTWiddleRAM_12_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_d0,
        INTTTWiddleRAM_13_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_address0,
        INTTTWiddleRAM_13_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_ce0,
        INTTTWiddleRAM_13_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_we0,
        INTTTWiddleRAM_13_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_d0,
        INTTTWiddleRAM_14_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_address0,
        INTTTWiddleRAM_14_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_ce0,
        INTTTWiddleRAM_14_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_we0,
        INTTTWiddleRAM_14_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_d0,
        INTTTWiddleRAM_15_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_address0,
        INTTTWiddleRAM_15_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_ce0,
        INTTTWiddleRAM_15_we0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_we0,
        INTTTWiddleRAM_15_d0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_d0,
        INTTTwiddleIn_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTwiddleIn_address0,
        INTTTwiddleIn_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTwiddleIn_ce0,
        INTTTwiddleIn_q0 => INTTTwiddleIn_q0);

    grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995 : component Crypto_Crypto_Pipeline_READ_DATA_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_start,
        ap_done => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_done,
        ap_idle => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_idle,
        ap_ready => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_ready,
        DataRAM_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_ce0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_1_ce0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_2_ce0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_3_ce0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_4_ce0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_5_ce0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_6_ce0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_7_ce0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_8_ce0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_9_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_9_ce0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_10_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_10_ce0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_11_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_11_ce0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_12_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_12_ce0,
        DataRAM_12_q0 => DataRAM_12_q0,
        DataRAM_13_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_13_ce0,
        DataRAM_13_q0 => DataRAM_13_q0,
        DataRAM_14_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_14_ce0,
        DataRAM_14_q0 => DataRAM_14_q0,
        DataRAM_15_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_15_ce0,
        DataRAM_15_q0 => DataRAM_15_q0,
        DataRAM_16_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_16_ce0,
        DataRAM_16_q0 => DataRAM_16_q0,
        DataRAM_17_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_17_ce0,
        DataRAM_17_q0 => DataRAM_17_q0,
        DataRAM_18_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_18_ce0,
        DataRAM_18_q0 => DataRAM_18_q0,
        DataRAM_19_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_19_ce0,
        DataRAM_19_q0 => DataRAM_19_q0,
        DataRAM_20_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_20_ce0,
        DataRAM_20_q0 => DataRAM_20_q0,
        DataRAM_21_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_21_ce0,
        DataRAM_21_q0 => DataRAM_21_q0,
        DataRAM_22_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_22_ce0,
        DataRAM_22_q0 => DataRAM_22_q0,
        DataRAM_23_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_23_ce0,
        DataRAM_23_q0 => DataRAM_23_q0,
        DataRAM_24_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_24_ce0,
        DataRAM_24_q0 => DataRAM_24_q0,
        DataRAM_25_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_25_ce0,
        DataRAM_25_q0 => DataRAM_25_q0,
        DataRAM_26_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_26_ce0,
        DataRAM_26_q0 => DataRAM_26_q0,
        DataRAM_27_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_27_ce0,
        DataRAM_27_q0 => DataRAM_27_q0,
        DataRAM_28_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_28_ce0,
        DataRAM_28_q0 => DataRAM_28_q0,
        DataRAM_29_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_29_ce0,
        DataRAM_29_q0 => DataRAM_29_q0,
        DataRAM_30_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_30_ce0,
        DataRAM_30_q0 => DataRAM_30_q0,
        DataRAM_31_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_31_ce0,
        DataRAM_31_q0 => DataRAM_31_q0,
        RAMSel_cast => empty_reg_1721,
        DataIn_address0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_address0,
        DataIn_ce0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_ce0,
        DataIn_we0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_we0,
        DataIn_d0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_d0);

    grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066 : component Crypto_Crypto_Pipeline_WRITE_DATA_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_start,
        ap_done => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_done,
        ap_idle => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_idle,
        ap_ready => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_ready,
        DataRAM_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_d0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_d0,
        DataRAM_9_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_d0,
        DataRAM_10_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_d0,
        DataRAM_11_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_d0,
        DataRAM_12_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_ce0,
        DataRAM_12_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_we0,
        DataRAM_12_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_d0,
        DataRAM_13_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_ce0,
        DataRAM_13_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_we0,
        DataRAM_13_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_d0,
        DataRAM_14_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_ce0,
        DataRAM_14_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_we0,
        DataRAM_14_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_d0,
        DataRAM_15_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_ce0,
        DataRAM_15_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_we0,
        DataRAM_15_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_d0,
        DataRAM_16_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_ce0,
        DataRAM_16_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_we0,
        DataRAM_16_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_d0,
        DataRAM_17_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_ce0,
        DataRAM_17_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_we0,
        DataRAM_17_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_d0,
        DataRAM_18_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_ce0,
        DataRAM_18_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_we0,
        DataRAM_18_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_d0,
        DataRAM_19_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_ce0,
        DataRAM_19_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_we0,
        DataRAM_19_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_d0,
        DataRAM_20_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_ce0,
        DataRAM_20_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_we0,
        DataRAM_20_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_d0,
        DataRAM_21_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_ce0,
        DataRAM_21_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_we0,
        DataRAM_21_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_d0,
        DataRAM_22_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_ce0,
        DataRAM_22_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_we0,
        DataRAM_22_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_d0,
        DataRAM_23_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_ce0,
        DataRAM_23_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_we0,
        DataRAM_23_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_d0,
        DataRAM_24_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_ce0,
        DataRAM_24_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_we0,
        DataRAM_24_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_d0,
        DataRAM_25_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_ce0,
        DataRAM_25_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_we0,
        DataRAM_25_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_d0,
        DataRAM_26_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_ce0,
        DataRAM_26_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_we0,
        DataRAM_26_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_d0,
        DataRAM_27_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_ce0,
        DataRAM_27_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_we0,
        DataRAM_27_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_d0,
        DataRAM_28_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_ce0,
        DataRAM_28_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_we0,
        DataRAM_28_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_d0,
        DataRAM_29_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_ce0,
        DataRAM_29_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_we0,
        DataRAM_29_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_d0,
        DataRAM_30_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_ce0,
        DataRAM_30_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_we0,
        DataRAM_30_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_d0,
        DataRAM_31_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_ce0,
        DataRAM_31_we0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_we0,
        DataRAM_31_d0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_d0,
        DataIn_address0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataIn_address0,
        DataIn_ce0 => grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataIn_ce0,
        DataIn_q0 => DataIn_q0,
        RAMSel_cast => empty_reg_1721);

    grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137 : component Crypto_Crypto_Pipeline_INTT_PERMUTE_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_start,
        ap_done => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_done,
        ap_idle => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_idle,
        ap_ready => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_ready,
        BitReverseData_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_address0,
        BitReverseData_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_ce0,
        BitReverseData_q0 => BitReverseData_q0,
        BitReverseData_1_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_1_address0,
        BitReverseData_1_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_1_ce0,
        BitReverseData_1_q0 => BitReverseData_1_q0,
        BitReverseData_2_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_2_address0,
        BitReverseData_2_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_2_ce0,
        BitReverseData_2_q0 => BitReverseData_2_q0,
        BitReverseData_3_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_3_address0,
        BitReverseData_3_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_3_ce0,
        BitReverseData_3_q0 => BitReverseData_3_q0,
        BitReverseData_4_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_4_address0,
        BitReverseData_4_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_4_ce0,
        BitReverseData_4_q0 => BitReverseData_4_q0,
        BitReverseData_5_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_5_address0,
        BitReverseData_5_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_5_ce0,
        BitReverseData_5_q0 => BitReverseData_5_q0,
        BitReverseData_6_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_6_address0,
        BitReverseData_6_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_6_ce0,
        BitReverseData_6_q0 => BitReverseData_6_q0,
        BitReverseData_7_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_7_address0,
        BitReverseData_7_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_7_ce0,
        BitReverseData_7_q0 => BitReverseData_7_q0,
        BitReverseData_8_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_8_address0,
        BitReverseData_8_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_8_ce0,
        BitReverseData_8_q0 => BitReverseData_8_q0,
        BitReverseData_9_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_9_address0,
        BitReverseData_9_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_9_ce0,
        BitReverseData_9_q0 => BitReverseData_9_q0,
        BitReverseData_10_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_10_address0,
        BitReverseData_10_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_10_ce0,
        BitReverseData_10_q0 => BitReverseData_10_q0,
        BitReverseData_11_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_11_address0,
        BitReverseData_11_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_11_ce0,
        BitReverseData_11_q0 => BitReverseData_11_q0,
        BitReverseData_12_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_12_address0,
        BitReverseData_12_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_12_ce0,
        BitReverseData_12_q0 => BitReverseData_12_q0,
        BitReverseData_13_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_13_address0,
        BitReverseData_13_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_13_ce0,
        BitReverseData_13_q0 => BitReverseData_13_q0,
        BitReverseData_14_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_14_address0,
        BitReverseData_14_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_14_ce0,
        BitReverseData_14_q0 => BitReverseData_14_q0,
        BitReverseData_15_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_15_address0,
        BitReverseData_15_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_15_ce0,
        BitReverseData_15_q0 => BitReverseData_15_q0,
        DataRAM_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_d0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_d0,
        DataRAM_9_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_d0,
        DataRAM_10_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_d0,
        DataRAM_11_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_d0,
        DataRAM_12_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_ce0,
        DataRAM_12_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_we0,
        DataRAM_12_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_d0,
        DataRAM_13_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_ce0,
        DataRAM_13_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_we0,
        DataRAM_13_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_d0,
        DataRAM_14_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_ce0,
        DataRAM_14_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_we0,
        DataRAM_14_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_d0,
        DataRAM_15_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_ce0,
        DataRAM_15_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_we0,
        DataRAM_15_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_d0,
        DataRAM_16_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_ce0,
        DataRAM_16_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_we0,
        DataRAM_16_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_d0,
        DataRAM_17_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_ce0,
        DataRAM_17_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_we0,
        DataRAM_17_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_d0,
        DataRAM_18_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_ce0,
        DataRAM_18_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_we0,
        DataRAM_18_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_d0,
        DataRAM_19_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_ce0,
        DataRAM_19_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_we0,
        DataRAM_19_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_d0,
        DataRAM_20_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_ce0,
        DataRAM_20_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_we0,
        DataRAM_20_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_d0,
        DataRAM_21_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_ce0,
        DataRAM_21_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_we0,
        DataRAM_21_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_d0,
        DataRAM_22_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_ce0,
        DataRAM_22_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_we0,
        DataRAM_22_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_d0,
        DataRAM_23_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_ce0,
        DataRAM_23_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_we0,
        DataRAM_23_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_d0,
        DataRAM_24_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_ce0,
        DataRAM_24_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_we0,
        DataRAM_24_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_d0,
        DataRAM_25_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_ce0,
        DataRAM_25_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_we0,
        DataRAM_25_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_d0,
        DataRAM_26_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_ce0,
        DataRAM_26_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_we0,
        DataRAM_26_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_d0,
        DataRAM_27_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_ce0,
        DataRAM_27_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_we0,
        DataRAM_27_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_d0,
        DataRAM_28_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_ce0,
        DataRAM_28_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_we0,
        DataRAM_28_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_d0,
        DataRAM_29_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_ce0,
        DataRAM_29_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_we0,
        DataRAM_29_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_d0,
        DataRAM_30_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_ce0,
        DataRAM_30_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_we0,
        DataRAM_30_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_d0,
        DataRAM_31_address0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_ce0,
        DataRAM_31_we0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_we0,
        DataRAM_31_d0 => grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_d0,
        RAMSel_cast => empty_reg_1721);

    grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190 : component Crypto_Crypto_Pipeline_NTT_PERMUTE_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_start,
        ap_done => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_done,
        ap_idle => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_idle,
        ap_ready => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_ready,
        BitReverseData_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_address0,
        BitReverseData_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_ce0,
        BitReverseData_q0 => BitReverseData_q0,
        BitReverseData_1_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_1_address0,
        BitReverseData_1_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_1_ce0,
        BitReverseData_1_q0 => BitReverseData_1_q0,
        BitReverseData_2_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_2_address0,
        BitReverseData_2_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_2_ce0,
        BitReverseData_2_q0 => BitReverseData_2_q0,
        BitReverseData_3_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_3_address0,
        BitReverseData_3_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_3_ce0,
        BitReverseData_3_q0 => BitReverseData_3_q0,
        BitReverseData_4_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_4_address0,
        BitReverseData_4_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_4_ce0,
        BitReverseData_4_q0 => BitReverseData_4_q0,
        BitReverseData_5_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_5_address0,
        BitReverseData_5_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_5_ce0,
        BitReverseData_5_q0 => BitReverseData_5_q0,
        BitReverseData_6_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_6_address0,
        BitReverseData_6_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_6_ce0,
        BitReverseData_6_q0 => BitReverseData_6_q0,
        BitReverseData_7_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_7_address0,
        BitReverseData_7_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_7_ce0,
        BitReverseData_7_q0 => BitReverseData_7_q0,
        BitReverseData_8_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_8_address0,
        BitReverseData_8_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_8_ce0,
        BitReverseData_8_q0 => BitReverseData_8_q0,
        BitReverseData_9_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_9_address0,
        BitReverseData_9_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_9_ce0,
        BitReverseData_9_q0 => BitReverseData_9_q0,
        BitReverseData_10_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_10_address0,
        BitReverseData_10_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_10_ce0,
        BitReverseData_10_q0 => BitReverseData_10_q0,
        BitReverseData_11_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_11_address0,
        BitReverseData_11_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_11_ce0,
        BitReverseData_11_q0 => BitReverseData_11_q0,
        BitReverseData_12_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_12_address0,
        BitReverseData_12_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_12_ce0,
        BitReverseData_12_q0 => BitReverseData_12_q0,
        BitReverseData_13_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_13_address0,
        BitReverseData_13_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_13_ce0,
        BitReverseData_13_q0 => BitReverseData_13_q0,
        BitReverseData_14_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_14_address0,
        BitReverseData_14_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_14_ce0,
        BitReverseData_14_q0 => BitReverseData_14_q0,
        BitReverseData_15_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_15_address0,
        BitReverseData_15_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_15_ce0,
        BitReverseData_15_q0 => BitReverseData_15_q0,
        DataRAM_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_d0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_d0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_d0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_d0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_d0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_d0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_d0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_d0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_d0,
        DataRAM_9_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_d0,
        DataRAM_10_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_d0,
        DataRAM_11_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_d0,
        DataRAM_12_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_ce0,
        DataRAM_12_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_we0,
        DataRAM_12_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_d0,
        DataRAM_13_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_ce0,
        DataRAM_13_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_we0,
        DataRAM_13_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_d0,
        DataRAM_14_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_ce0,
        DataRAM_14_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_we0,
        DataRAM_14_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_d0,
        DataRAM_15_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_ce0,
        DataRAM_15_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_we0,
        DataRAM_15_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_d0,
        DataRAM_16_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_ce0,
        DataRAM_16_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_we0,
        DataRAM_16_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_d0,
        DataRAM_17_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_ce0,
        DataRAM_17_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_we0,
        DataRAM_17_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_d0,
        DataRAM_18_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_ce0,
        DataRAM_18_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_we0,
        DataRAM_18_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_d0,
        DataRAM_19_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_ce0,
        DataRAM_19_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_we0,
        DataRAM_19_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_d0,
        DataRAM_20_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_ce0,
        DataRAM_20_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_we0,
        DataRAM_20_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_d0,
        DataRAM_21_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_ce0,
        DataRAM_21_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_we0,
        DataRAM_21_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_d0,
        DataRAM_22_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_ce0,
        DataRAM_22_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_we0,
        DataRAM_22_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_d0,
        DataRAM_23_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_ce0,
        DataRAM_23_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_we0,
        DataRAM_23_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_d0,
        DataRAM_24_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_ce0,
        DataRAM_24_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_we0,
        DataRAM_24_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_d0,
        DataRAM_25_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_ce0,
        DataRAM_25_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_we0,
        DataRAM_25_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_d0,
        DataRAM_26_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_ce0,
        DataRAM_26_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_we0,
        DataRAM_26_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_d0,
        DataRAM_27_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_ce0,
        DataRAM_27_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_we0,
        DataRAM_27_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_d0,
        DataRAM_28_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_ce0,
        DataRAM_28_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_we0,
        DataRAM_28_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_d0,
        DataRAM_29_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_ce0,
        DataRAM_29_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_we0,
        DataRAM_29_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_d0,
        DataRAM_30_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_ce0,
        DataRAM_30_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_we0,
        DataRAM_30_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_d0,
        DataRAM_31_address0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_ce0,
        DataRAM_31_we0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_we0,
        DataRAM_31_d0 => grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_d0,
        RAMSel_cast => empty_reg_1721);

    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243 : component Crypto_Crypto_Pipeline_MUL_INV_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_start,
        ap_done => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_done,
        ap_idle => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_idle,
        ap_ready => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_ready,
        n_inv => n_inv_reg_1754,
        trunc_ln => trunc_ln11_reg_1711,
        DataRAM_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_1_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_2_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_3_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_4_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_5_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_6_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_7_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_8_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_9_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_10_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_11_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_12_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_ce0,
        DataRAM_12_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_we0,
        DataRAM_12_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_d0,
        DataRAM_12_q0 => DataRAM_12_q0,
        DataRAM_13_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_ce0,
        DataRAM_13_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_we0,
        DataRAM_13_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_d0,
        DataRAM_13_q0 => DataRAM_13_q0,
        DataRAM_14_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_ce0,
        DataRAM_14_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_we0,
        DataRAM_14_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_d0,
        DataRAM_14_q0 => DataRAM_14_q0,
        DataRAM_15_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_ce0,
        DataRAM_15_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_we0,
        DataRAM_15_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_d0,
        DataRAM_15_q0 => DataRAM_15_q0,
        DataRAM_16_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_ce0,
        DataRAM_16_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_we0,
        DataRAM_16_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_d0,
        DataRAM_16_q0 => DataRAM_16_q0,
        DataRAM_17_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_ce0,
        DataRAM_17_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_we0,
        DataRAM_17_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_d0,
        DataRAM_17_q0 => DataRAM_17_q0,
        DataRAM_18_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_ce0,
        DataRAM_18_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_we0,
        DataRAM_18_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_d0,
        DataRAM_18_q0 => DataRAM_18_q0,
        DataRAM_19_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_ce0,
        DataRAM_19_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_we0,
        DataRAM_19_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_d0,
        DataRAM_19_q0 => DataRAM_19_q0,
        DataRAM_20_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_ce0,
        DataRAM_20_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_we0,
        DataRAM_20_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_d0,
        DataRAM_20_q0 => DataRAM_20_q0,
        DataRAM_21_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_ce0,
        DataRAM_21_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_we0,
        DataRAM_21_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_d0,
        DataRAM_21_q0 => DataRAM_21_q0,
        DataRAM_22_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_ce0,
        DataRAM_22_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_we0,
        DataRAM_22_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_d0,
        DataRAM_22_q0 => DataRAM_22_q0,
        DataRAM_23_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_ce0,
        DataRAM_23_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_we0,
        DataRAM_23_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_d0,
        DataRAM_23_q0 => DataRAM_23_q0,
        DataRAM_24_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_ce0,
        DataRAM_24_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_we0,
        DataRAM_24_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_d0,
        DataRAM_24_q0 => DataRAM_24_q0,
        DataRAM_25_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_ce0,
        DataRAM_25_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_we0,
        DataRAM_25_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_d0,
        DataRAM_25_q0 => DataRAM_25_q0,
        DataRAM_26_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_ce0,
        DataRAM_26_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_we0,
        DataRAM_26_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_d0,
        DataRAM_26_q0 => DataRAM_26_q0,
        DataRAM_27_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_ce0,
        DataRAM_27_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_we0,
        DataRAM_27_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_d0,
        DataRAM_27_q0 => DataRAM_27_q0,
        DataRAM_28_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_ce0,
        DataRAM_28_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_we0,
        DataRAM_28_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_d0,
        DataRAM_28_q0 => DataRAM_28_q0,
        DataRAM_29_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_ce0,
        DataRAM_29_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_we0,
        DataRAM_29_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_d0,
        DataRAM_29_q0 => DataRAM_29_q0,
        DataRAM_30_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_ce0,
        DataRAM_30_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_we0,
        DataRAM_30_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_d0,
        DataRAM_30_q0 => DataRAM_30_q0,
        DataRAM_31_address0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_ce0,
        DataRAM_31_we0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_we0,
        DataRAM_31_d0 => grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_d0,
        DataRAM_31_q0 => DataRAM_31_q0,
        RAMSel_cast => empty_reg_1721);

    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282 : component Crypto_Crypto_Pipeline_INTT_PE_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_start,
        ap_done => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_done,
        ap_idle => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_idle,
        ap_ready => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_ready,
        hf_1 => hf_1_reg_1764,
        RAMSel_cast => empty_reg_1721,
        zext_ln148 => reg_1417,
        trunc_ln153_2 => trunc_ln153_2_reg_1792,
        trunc_ln19 => trunc_ln158_reg_1797,
        DataRAM_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_ce1,
        DataRAM_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_we1,
        DataRAM_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_d1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_ce1,
        DataRAM_1_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_we1,
        DataRAM_1_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_d1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_ce1,
        DataRAM_2_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_we1,
        DataRAM_2_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_d1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_ce1,
        DataRAM_3_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_we1,
        DataRAM_3_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_d1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_ce1,
        DataRAM_4_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_we1,
        DataRAM_4_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_d1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_ce1,
        DataRAM_5_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_we1,
        DataRAM_5_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_d1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_ce1,
        DataRAM_6_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_we1,
        DataRAM_6_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_d1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_ce1,
        DataRAM_7_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_we1,
        DataRAM_7_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_d1,
        DataRAM_7_q1 => DataRAM_7_q1,
        DataRAM_8_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_8_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_address1,
        DataRAM_8_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_ce1,
        DataRAM_8_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_we1,
        DataRAM_8_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_d1,
        DataRAM_8_q1 => DataRAM_8_q1,
        DataRAM_9_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_9_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_address1,
        DataRAM_9_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_ce1,
        DataRAM_9_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_we1,
        DataRAM_9_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_d1,
        DataRAM_9_q1 => DataRAM_9_q1,
        DataRAM_10_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_10_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_address1,
        DataRAM_10_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_ce1,
        DataRAM_10_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_we1,
        DataRAM_10_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_d1,
        DataRAM_10_q1 => DataRAM_10_q1,
        DataRAM_11_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_11_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_address1,
        DataRAM_11_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_ce1,
        DataRAM_11_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_we1,
        DataRAM_11_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_d1,
        DataRAM_11_q1 => DataRAM_11_q1,
        DataRAM_12_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_ce0,
        DataRAM_12_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_we0,
        DataRAM_12_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_d0,
        DataRAM_12_q0 => DataRAM_12_q0,
        DataRAM_12_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_address1,
        DataRAM_12_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_ce1,
        DataRAM_12_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_we1,
        DataRAM_12_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_d1,
        DataRAM_12_q1 => DataRAM_12_q1,
        DataRAM_13_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_ce0,
        DataRAM_13_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_we0,
        DataRAM_13_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_d0,
        DataRAM_13_q0 => DataRAM_13_q0,
        DataRAM_13_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_address1,
        DataRAM_13_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_ce1,
        DataRAM_13_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_we1,
        DataRAM_13_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_d1,
        DataRAM_13_q1 => DataRAM_13_q1,
        DataRAM_14_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_ce0,
        DataRAM_14_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_we0,
        DataRAM_14_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_d0,
        DataRAM_14_q0 => DataRAM_14_q0,
        DataRAM_14_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_address1,
        DataRAM_14_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_ce1,
        DataRAM_14_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_we1,
        DataRAM_14_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_d1,
        DataRAM_14_q1 => DataRAM_14_q1,
        DataRAM_15_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_ce0,
        DataRAM_15_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_we0,
        DataRAM_15_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_d0,
        DataRAM_15_q0 => DataRAM_15_q0,
        DataRAM_15_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_address1,
        DataRAM_15_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_ce1,
        DataRAM_15_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_we1,
        DataRAM_15_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_d1,
        DataRAM_15_q1 => DataRAM_15_q1,
        DataRAM_16_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_ce0,
        DataRAM_16_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_we0,
        DataRAM_16_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_d0,
        DataRAM_16_q0 => DataRAM_16_q0,
        DataRAM_16_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_address1,
        DataRAM_16_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_ce1,
        DataRAM_16_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_we1,
        DataRAM_16_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_d1,
        DataRAM_16_q1 => DataRAM_16_q1,
        DataRAM_17_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_ce0,
        DataRAM_17_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_we0,
        DataRAM_17_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_d0,
        DataRAM_17_q0 => DataRAM_17_q0,
        DataRAM_17_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_address1,
        DataRAM_17_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_ce1,
        DataRAM_17_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_we1,
        DataRAM_17_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_d1,
        DataRAM_17_q1 => DataRAM_17_q1,
        DataRAM_18_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_ce0,
        DataRAM_18_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_we0,
        DataRAM_18_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_d0,
        DataRAM_18_q0 => DataRAM_18_q0,
        DataRAM_18_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_address1,
        DataRAM_18_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_ce1,
        DataRAM_18_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_we1,
        DataRAM_18_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_d1,
        DataRAM_18_q1 => DataRAM_18_q1,
        DataRAM_19_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_ce0,
        DataRAM_19_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_we0,
        DataRAM_19_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_d0,
        DataRAM_19_q0 => DataRAM_19_q0,
        DataRAM_19_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_address1,
        DataRAM_19_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_ce1,
        DataRAM_19_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_we1,
        DataRAM_19_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_d1,
        DataRAM_19_q1 => DataRAM_19_q1,
        DataRAM_20_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_ce0,
        DataRAM_20_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_we0,
        DataRAM_20_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_d0,
        DataRAM_20_q0 => DataRAM_20_q0,
        DataRAM_20_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_address1,
        DataRAM_20_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_ce1,
        DataRAM_20_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_we1,
        DataRAM_20_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_d1,
        DataRAM_20_q1 => DataRAM_20_q1,
        DataRAM_21_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_ce0,
        DataRAM_21_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_we0,
        DataRAM_21_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_d0,
        DataRAM_21_q0 => DataRAM_21_q0,
        DataRAM_21_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_address1,
        DataRAM_21_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_ce1,
        DataRAM_21_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_we1,
        DataRAM_21_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_d1,
        DataRAM_21_q1 => DataRAM_21_q1,
        DataRAM_22_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_ce0,
        DataRAM_22_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_we0,
        DataRAM_22_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_d0,
        DataRAM_22_q0 => DataRAM_22_q0,
        DataRAM_22_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_address1,
        DataRAM_22_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_ce1,
        DataRAM_22_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_we1,
        DataRAM_22_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_d1,
        DataRAM_22_q1 => DataRAM_22_q1,
        DataRAM_23_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_ce0,
        DataRAM_23_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_we0,
        DataRAM_23_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_d0,
        DataRAM_23_q0 => DataRAM_23_q0,
        DataRAM_23_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_address1,
        DataRAM_23_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_ce1,
        DataRAM_23_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_we1,
        DataRAM_23_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_d1,
        DataRAM_23_q1 => DataRAM_23_q1,
        DataRAM_24_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_ce0,
        DataRAM_24_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_we0,
        DataRAM_24_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_d0,
        DataRAM_24_q0 => DataRAM_24_q0,
        DataRAM_24_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_address1,
        DataRAM_24_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_ce1,
        DataRAM_24_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_we1,
        DataRAM_24_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_d1,
        DataRAM_24_q1 => DataRAM_24_q1,
        DataRAM_25_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_ce0,
        DataRAM_25_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_we0,
        DataRAM_25_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_d0,
        DataRAM_25_q0 => DataRAM_25_q0,
        DataRAM_25_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_address1,
        DataRAM_25_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_ce1,
        DataRAM_25_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_we1,
        DataRAM_25_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_d1,
        DataRAM_25_q1 => DataRAM_25_q1,
        DataRAM_26_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_ce0,
        DataRAM_26_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_we0,
        DataRAM_26_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_d0,
        DataRAM_26_q0 => DataRAM_26_q0,
        DataRAM_26_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_address1,
        DataRAM_26_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_ce1,
        DataRAM_26_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_we1,
        DataRAM_26_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_d1,
        DataRAM_26_q1 => DataRAM_26_q1,
        DataRAM_27_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_ce0,
        DataRAM_27_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_we0,
        DataRAM_27_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_d0,
        DataRAM_27_q0 => DataRAM_27_q0,
        DataRAM_27_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_address1,
        DataRAM_27_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_ce1,
        DataRAM_27_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_we1,
        DataRAM_27_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_d1,
        DataRAM_27_q1 => DataRAM_27_q1,
        DataRAM_28_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_ce0,
        DataRAM_28_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_we0,
        DataRAM_28_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_d0,
        DataRAM_28_q0 => DataRAM_28_q0,
        DataRAM_28_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_address1,
        DataRAM_28_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_ce1,
        DataRAM_28_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_we1,
        DataRAM_28_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_d1,
        DataRAM_28_q1 => DataRAM_28_q1,
        DataRAM_29_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_ce0,
        DataRAM_29_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_we0,
        DataRAM_29_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_d0,
        DataRAM_29_q0 => DataRAM_29_q0,
        DataRAM_29_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_address1,
        DataRAM_29_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_ce1,
        DataRAM_29_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_we1,
        DataRAM_29_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_d1,
        DataRAM_29_q1 => DataRAM_29_q1,
        DataRAM_30_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_ce0,
        DataRAM_30_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_we0,
        DataRAM_30_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_d0,
        DataRAM_30_q0 => DataRAM_30_q0,
        DataRAM_30_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_address1,
        DataRAM_30_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_ce1,
        DataRAM_30_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_we1,
        DataRAM_30_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_d1,
        DataRAM_30_q1 => DataRAM_30_q1,
        DataRAM_31_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_ce0,
        DataRAM_31_we0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_we0,
        DataRAM_31_d0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_d0,
        DataRAM_31_q0 => DataRAM_31_q0,
        DataRAM_31_address1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_address1,
        DataRAM_31_ce1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_ce1,
        DataRAM_31_we1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_we1,
        DataRAM_31_d1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_d1,
        DataRAM_31_q1 => DataRAM_31_q1,
        trunc_ln153_1 => trunc_ln153_1_reg_1774,
        trunc_ln17 => trunc_ln159_reg_1784,
        trunc_ln16 => trunc_ln153_reg_1769,
        INTTTWiddleRAM_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_address0,
        INTTTWiddleRAM_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_ce0,
        INTTTWiddleRAM_q0 => INTTTWiddleRAM_q0,
        INTTTWiddleRAM_1_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_1_address0,
        INTTTWiddleRAM_1_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_1_ce0,
        INTTTWiddleRAM_1_q0 => INTTTWiddleRAM_1_q0,
        INTTTWiddleRAM_2_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_2_address0,
        INTTTWiddleRAM_2_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_2_ce0,
        INTTTWiddleRAM_2_q0 => INTTTWiddleRAM_2_q0,
        INTTTWiddleRAM_3_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_3_address0,
        INTTTWiddleRAM_3_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_3_ce0,
        INTTTWiddleRAM_3_q0 => INTTTWiddleRAM_3_q0,
        INTTTWiddleRAM_4_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_4_address0,
        INTTTWiddleRAM_4_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_4_ce0,
        INTTTWiddleRAM_4_q0 => INTTTWiddleRAM_4_q0,
        INTTTWiddleRAM_5_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_5_address0,
        INTTTWiddleRAM_5_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_5_ce0,
        INTTTWiddleRAM_5_q0 => INTTTWiddleRAM_5_q0,
        INTTTWiddleRAM_6_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_6_address0,
        INTTTWiddleRAM_6_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_6_ce0,
        INTTTWiddleRAM_6_q0 => INTTTWiddleRAM_6_q0,
        INTTTWiddleRAM_7_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_7_address0,
        INTTTWiddleRAM_7_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_7_ce0,
        INTTTWiddleRAM_7_q0 => INTTTWiddleRAM_7_q0,
        INTTTWiddleRAM_8_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_8_address0,
        INTTTWiddleRAM_8_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_8_ce0,
        INTTTWiddleRAM_8_q0 => INTTTWiddleRAM_8_q0,
        INTTTWiddleRAM_9_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_9_address0,
        INTTTWiddleRAM_9_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_9_ce0,
        INTTTWiddleRAM_9_q0 => INTTTWiddleRAM_9_q0,
        INTTTWiddleRAM_10_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_10_address0,
        INTTTWiddleRAM_10_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_10_ce0,
        INTTTWiddleRAM_10_q0 => INTTTWiddleRAM_10_q0,
        INTTTWiddleRAM_11_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_11_address0,
        INTTTWiddleRAM_11_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_11_ce0,
        INTTTWiddleRAM_11_q0 => INTTTWiddleRAM_11_q0,
        INTTTWiddleRAM_12_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_12_address0,
        INTTTWiddleRAM_12_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_12_ce0,
        INTTTWiddleRAM_12_q0 => INTTTWiddleRAM_12_q0,
        INTTTWiddleRAM_13_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_13_address0,
        INTTTWiddleRAM_13_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_13_ce0,
        INTTTWiddleRAM_13_q0 => INTTTWiddleRAM_13_q0,
        INTTTWiddleRAM_14_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_14_address0,
        INTTTWiddleRAM_14_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_14_ce0,
        INTTTWiddleRAM_14_q0 => INTTTWiddleRAM_14_q0,
        INTTTWiddleRAM_15_address0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_15_address0,
        INTTTWiddleRAM_15_ce0 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_15_ce0,
        INTTTWiddleRAM_15_q0 => INTTTWiddleRAM_15_q0,
        trunc_ln => trunc_ln11_reg_1711,
        grp_MUL_MOD_2_fu_1861_p_din1 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din1,
        grp_MUL_MOD_2_fu_1861_p_din2 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din2,
        grp_MUL_MOD_2_fu_1861_p_din3 => grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din3,
        grp_MUL_MOD_2_fu_1861_p_dout0 => grp_MUL_MOD_2_fu_1861_ap_return);

    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343 : component Crypto_Crypto_Pipeline_NTT_PE_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_start,
        ap_done => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_done,
        ap_idle => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_idle,
        ap_ready => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_ready,
        hf => hf_reg_1818,
        RAMSel_cast => empty_reg_1721,
        zext_ln114 => reg_1417,
        trunc_ln119_2 => trunc_ln119_2_reg_1846,
        trunc_ln18 => trunc_ln124_reg_1851,
        DataRAM_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_address0,
        DataRAM_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_ce0,
        DataRAM_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_we0,
        DataRAM_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_d0,
        DataRAM_q0 => DataRAM_q0,
        DataRAM_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_address1,
        DataRAM_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_ce1,
        DataRAM_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_we1,
        DataRAM_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_d1,
        DataRAM_q1 => DataRAM_q1,
        DataRAM_1_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_address0,
        DataRAM_1_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_ce0,
        DataRAM_1_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_we0,
        DataRAM_1_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_d0,
        DataRAM_1_q0 => DataRAM_1_q0,
        DataRAM_1_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_address1,
        DataRAM_1_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_ce1,
        DataRAM_1_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_we1,
        DataRAM_1_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_d1,
        DataRAM_1_q1 => DataRAM_1_q1,
        DataRAM_2_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_address0,
        DataRAM_2_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_ce0,
        DataRAM_2_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_we0,
        DataRAM_2_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_d0,
        DataRAM_2_q0 => DataRAM_2_q0,
        DataRAM_2_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_address1,
        DataRAM_2_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_ce1,
        DataRAM_2_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_we1,
        DataRAM_2_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_d1,
        DataRAM_2_q1 => DataRAM_2_q1,
        DataRAM_3_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_address0,
        DataRAM_3_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_ce0,
        DataRAM_3_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_we0,
        DataRAM_3_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_d0,
        DataRAM_3_q0 => DataRAM_3_q0,
        DataRAM_3_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_address1,
        DataRAM_3_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_ce1,
        DataRAM_3_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_we1,
        DataRAM_3_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_d1,
        DataRAM_3_q1 => DataRAM_3_q1,
        DataRAM_4_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_address0,
        DataRAM_4_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_ce0,
        DataRAM_4_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_we0,
        DataRAM_4_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_d0,
        DataRAM_4_q0 => DataRAM_4_q0,
        DataRAM_4_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_address1,
        DataRAM_4_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_ce1,
        DataRAM_4_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_we1,
        DataRAM_4_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_d1,
        DataRAM_4_q1 => DataRAM_4_q1,
        DataRAM_5_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_address0,
        DataRAM_5_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_ce0,
        DataRAM_5_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_we0,
        DataRAM_5_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_d0,
        DataRAM_5_q0 => DataRAM_5_q0,
        DataRAM_5_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_address1,
        DataRAM_5_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_ce1,
        DataRAM_5_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_we1,
        DataRAM_5_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_d1,
        DataRAM_5_q1 => DataRAM_5_q1,
        DataRAM_6_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_address0,
        DataRAM_6_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_ce0,
        DataRAM_6_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_we0,
        DataRAM_6_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_d0,
        DataRAM_6_q0 => DataRAM_6_q0,
        DataRAM_6_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_address1,
        DataRAM_6_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_ce1,
        DataRAM_6_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_we1,
        DataRAM_6_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_d1,
        DataRAM_6_q1 => DataRAM_6_q1,
        DataRAM_7_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_address0,
        DataRAM_7_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_ce0,
        DataRAM_7_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_we0,
        DataRAM_7_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_d0,
        DataRAM_7_q0 => DataRAM_7_q0,
        DataRAM_7_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_address1,
        DataRAM_7_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_ce1,
        DataRAM_7_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_we1,
        DataRAM_7_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_d1,
        DataRAM_7_q1 => DataRAM_7_q1,
        DataRAM_8_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_address0,
        DataRAM_8_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_ce0,
        DataRAM_8_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_we0,
        DataRAM_8_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_d0,
        DataRAM_8_q0 => DataRAM_8_q0,
        DataRAM_8_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_address1,
        DataRAM_8_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_ce1,
        DataRAM_8_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_we1,
        DataRAM_8_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_d1,
        DataRAM_8_q1 => DataRAM_8_q1,
        DataRAM_9_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_address0,
        DataRAM_9_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_ce0,
        DataRAM_9_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_we0,
        DataRAM_9_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_d0,
        DataRAM_9_q0 => DataRAM_9_q0,
        DataRAM_9_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_address1,
        DataRAM_9_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_ce1,
        DataRAM_9_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_we1,
        DataRAM_9_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_d1,
        DataRAM_9_q1 => DataRAM_9_q1,
        DataRAM_10_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_address0,
        DataRAM_10_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_ce0,
        DataRAM_10_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_we0,
        DataRAM_10_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_d0,
        DataRAM_10_q0 => DataRAM_10_q0,
        DataRAM_10_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_address1,
        DataRAM_10_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_ce1,
        DataRAM_10_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_we1,
        DataRAM_10_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_d1,
        DataRAM_10_q1 => DataRAM_10_q1,
        DataRAM_11_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_address0,
        DataRAM_11_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_ce0,
        DataRAM_11_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_we0,
        DataRAM_11_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_d0,
        DataRAM_11_q0 => DataRAM_11_q0,
        DataRAM_11_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_address1,
        DataRAM_11_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_ce1,
        DataRAM_11_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_we1,
        DataRAM_11_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_d1,
        DataRAM_11_q1 => DataRAM_11_q1,
        DataRAM_12_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_address0,
        DataRAM_12_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_ce0,
        DataRAM_12_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_we0,
        DataRAM_12_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_d0,
        DataRAM_12_q0 => DataRAM_12_q0,
        DataRAM_12_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_address1,
        DataRAM_12_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_ce1,
        DataRAM_12_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_we1,
        DataRAM_12_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_d1,
        DataRAM_12_q1 => DataRAM_12_q1,
        DataRAM_13_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_address0,
        DataRAM_13_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_ce0,
        DataRAM_13_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_we0,
        DataRAM_13_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_d0,
        DataRAM_13_q0 => DataRAM_13_q0,
        DataRAM_13_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_address1,
        DataRAM_13_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_ce1,
        DataRAM_13_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_we1,
        DataRAM_13_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_d1,
        DataRAM_13_q1 => DataRAM_13_q1,
        DataRAM_14_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_address0,
        DataRAM_14_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_ce0,
        DataRAM_14_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_we0,
        DataRAM_14_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_d0,
        DataRAM_14_q0 => DataRAM_14_q0,
        DataRAM_14_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_address1,
        DataRAM_14_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_ce1,
        DataRAM_14_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_we1,
        DataRAM_14_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_d1,
        DataRAM_14_q1 => DataRAM_14_q1,
        DataRAM_15_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_address0,
        DataRAM_15_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_ce0,
        DataRAM_15_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_we0,
        DataRAM_15_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_d0,
        DataRAM_15_q0 => DataRAM_15_q0,
        DataRAM_15_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_address1,
        DataRAM_15_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_ce1,
        DataRAM_15_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_we1,
        DataRAM_15_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_d1,
        DataRAM_15_q1 => DataRAM_15_q1,
        DataRAM_16_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_address0,
        DataRAM_16_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_ce0,
        DataRAM_16_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_we0,
        DataRAM_16_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_d0,
        DataRAM_16_q0 => DataRAM_16_q0,
        DataRAM_16_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_address1,
        DataRAM_16_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_ce1,
        DataRAM_16_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_we1,
        DataRAM_16_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_d1,
        DataRAM_16_q1 => DataRAM_16_q1,
        DataRAM_17_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_address0,
        DataRAM_17_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_ce0,
        DataRAM_17_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_we0,
        DataRAM_17_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_d0,
        DataRAM_17_q0 => DataRAM_17_q0,
        DataRAM_17_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_address1,
        DataRAM_17_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_ce1,
        DataRAM_17_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_we1,
        DataRAM_17_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_d1,
        DataRAM_17_q1 => DataRAM_17_q1,
        DataRAM_18_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_address0,
        DataRAM_18_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_ce0,
        DataRAM_18_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_we0,
        DataRAM_18_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_d0,
        DataRAM_18_q0 => DataRAM_18_q0,
        DataRAM_18_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_address1,
        DataRAM_18_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_ce1,
        DataRAM_18_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_we1,
        DataRAM_18_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_d1,
        DataRAM_18_q1 => DataRAM_18_q1,
        DataRAM_19_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_address0,
        DataRAM_19_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_ce0,
        DataRAM_19_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_we0,
        DataRAM_19_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_d0,
        DataRAM_19_q0 => DataRAM_19_q0,
        DataRAM_19_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_address1,
        DataRAM_19_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_ce1,
        DataRAM_19_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_we1,
        DataRAM_19_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_d1,
        DataRAM_19_q1 => DataRAM_19_q1,
        DataRAM_20_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_address0,
        DataRAM_20_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_ce0,
        DataRAM_20_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_we0,
        DataRAM_20_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_d0,
        DataRAM_20_q0 => DataRAM_20_q0,
        DataRAM_20_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_address1,
        DataRAM_20_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_ce1,
        DataRAM_20_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_we1,
        DataRAM_20_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_d1,
        DataRAM_20_q1 => DataRAM_20_q1,
        DataRAM_21_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_address0,
        DataRAM_21_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_ce0,
        DataRAM_21_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_we0,
        DataRAM_21_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_d0,
        DataRAM_21_q0 => DataRAM_21_q0,
        DataRAM_21_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_address1,
        DataRAM_21_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_ce1,
        DataRAM_21_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_we1,
        DataRAM_21_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_d1,
        DataRAM_21_q1 => DataRAM_21_q1,
        DataRAM_22_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_address0,
        DataRAM_22_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_ce0,
        DataRAM_22_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_we0,
        DataRAM_22_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_d0,
        DataRAM_22_q0 => DataRAM_22_q0,
        DataRAM_22_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_address1,
        DataRAM_22_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_ce1,
        DataRAM_22_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_we1,
        DataRAM_22_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_d1,
        DataRAM_22_q1 => DataRAM_22_q1,
        DataRAM_23_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_address0,
        DataRAM_23_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_ce0,
        DataRAM_23_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_we0,
        DataRAM_23_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_d0,
        DataRAM_23_q0 => DataRAM_23_q0,
        DataRAM_23_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_address1,
        DataRAM_23_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_ce1,
        DataRAM_23_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_we1,
        DataRAM_23_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_d1,
        DataRAM_23_q1 => DataRAM_23_q1,
        DataRAM_24_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_address0,
        DataRAM_24_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_ce0,
        DataRAM_24_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_we0,
        DataRAM_24_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_d0,
        DataRAM_24_q0 => DataRAM_24_q0,
        DataRAM_24_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_address1,
        DataRAM_24_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_ce1,
        DataRAM_24_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_we1,
        DataRAM_24_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_d1,
        DataRAM_24_q1 => DataRAM_24_q1,
        DataRAM_25_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_address0,
        DataRAM_25_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_ce0,
        DataRAM_25_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_we0,
        DataRAM_25_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_d0,
        DataRAM_25_q0 => DataRAM_25_q0,
        DataRAM_25_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_address1,
        DataRAM_25_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_ce1,
        DataRAM_25_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_we1,
        DataRAM_25_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_d1,
        DataRAM_25_q1 => DataRAM_25_q1,
        DataRAM_26_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_address0,
        DataRAM_26_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_ce0,
        DataRAM_26_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_we0,
        DataRAM_26_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_d0,
        DataRAM_26_q0 => DataRAM_26_q0,
        DataRAM_26_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_address1,
        DataRAM_26_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_ce1,
        DataRAM_26_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_we1,
        DataRAM_26_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_d1,
        DataRAM_26_q1 => DataRAM_26_q1,
        DataRAM_27_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_address0,
        DataRAM_27_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_ce0,
        DataRAM_27_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_we0,
        DataRAM_27_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_d0,
        DataRAM_27_q0 => DataRAM_27_q0,
        DataRAM_27_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_address1,
        DataRAM_27_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_ce1,
        DataRAM_27_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_we1,
        DataRAM_27_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_d1,
        DataRAM_27_q1 => DataRAM_27_q1,
        DataRAM_28_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_address0,
        DataRAM_28_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_ce0,
        DataRAM_28_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_we0,
        DataRAM_28_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_d0,
        DataRAM_28_q0 => DataRAM_28_q0,
        DataRAM_28_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_address1,
        DataRAM_28_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_ce1,
        DataRAM_28_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_we1,
        DataRAM_28_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_d1,
        DataRAM_28_q1 => DataRAM_28_q1,
        DataRAM_29_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_address0,
        DataRAM_29_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_ce0,
        DataRAM_29_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_we0,
        DataRAM_29_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_d0,
        DataRAM_29_q0 => DataRAM_29_q0,
        DataRAM_29_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_address1,
        DataRAM_29_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_ce1,
        DataRAM_29_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_we1,
        DataRAM_29_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_d1,
        DataRAM_29_q1 => DataRAM_29_q1,
        DataRAM_30_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_address0,
        DataRAM_30_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_ce0,
        DataRAM_30_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_we0,
        DataRAM_30_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_d0,
        DataRAM_30_q0 => DataRAM_30_q0,
        DataRAM_30_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_address1,
        DataRAM_30_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_ce1,
        DataRAM_30_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_we1,
        DataRAM_30_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_d1,
        DataRAM_30_q1 => DataRAM_30_q1,
        DataRAM_31_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_address0,
        DataRAM_31_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_ce0,
        DataRAM_31_we0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_we0,
        DataRAM_31_d0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_d0,
        DataRAM_31_q0 => DataRAM_31_q0,
        DataRAM_31_address1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_address1,
        DataRAM_31_ce1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_ce1,
        DataRAM_31_we1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_we1,
        DataRAM_31_d1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_d1,
        DataRAM_31_q1 => DataRAM_31_q1,
        trunc_ln119_1 => trunc_ln119_1_reg_1828,
        trunc_ln14 => trunc_ln125_reg_1838,
        trunc_ln13 => trunc_ln119_reg_1823,
        NTTTWiddleRAM_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_address0,
        NTTTWiddleRAM_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_ce0,
        NTTTWiddleRAM_q0 => NTTTWiddleRAM_q0,
        NTTTWiddleRAM_1_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_1_address0,
        NTTTWiddleRAM_1_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_1_ce0,
        NTTTWiddleRAM_1_q0 => NTTTWiddleRAM_1_q0,
        NTTTWiddleRAM_2_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_2_address0,
        NTTTWiddleRAM_2_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_2_ce0,
        NTTTWiddleRAM_2_q0 => NTTTWiddleRAM_2_q0,
        NTTTWiddleRAM_3_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_3_address0,
        NTTTWiddleRAM_3_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_3_ce0,
        NTTTWiddleRAM_3_q0 => NTTTWiddleRAM_3_q0,
        NTTTWiddleRAM_4_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_4_address0,
        NTTTWiddleRAM_4_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_4_ce0,
        NTTTWiddleRAM_4_q0 => NTTTWiddleRAM_4_q0,
        NTTTWiddleRAM_5_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_5_address0,
        NTTTWiddleRAM_5_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_5_ce0,
        NTTTWiddleRAM_5_q0 => NTTTWiddleRAM_5_q0,
        NTTTWiddleRAM_6_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_6_address0,
        NTTTWiddleRAM_6_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_6_ce0,
        NTTTWiddleRAM_6_q0 => NTTTWiddleRAM_6_q0,
        NTTTWiddleRAM_7_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_7_address0,
        NTTTWiddleRAM_7_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_7_ce0,
        NTTTWiddleRAM_7_q0 => NTTTWiddleRAM_7_q0,
        NTTTWiddleRAM_8_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_8_address0,
        NTTTWiddleRAM_8_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_8_ce0,
        NTTTWiddleRAM_8_q0 => NTTTWiddleRAM_8_q0,
        NTTTWiddleRAM_9_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_9_address0,
        NTTTWiddleRAM_9_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_9_ce0,
        NTTTWiddleRAM_9_q0 => NTTTWiddleRAM_9_q0,
        NTTTWiddleRAM_10_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_10_address0,
        NTTTWiddleRAM_10_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_10_ce0,
        NTTTWiddleRAM_10_q0 => NTTTWiddleRAM_10_q0,
        NTTTWiddleRAM_11_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_11_address0,
        NTTTWiddleRAM_11_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_11_ce0,
        NTTTWiddleRAM_11_q0 => NTTTWiddleRAM_11_q0,
        NTTTWiddleRAM_12_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_12_address0,
        NTTTWiddleRAM_12_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_12_ce0,
        NTTTWiddleRAM_12_q0 => NTTTWiddleRAM_12_q0,
        NTTTWiddleRAM_13_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_13_address0,
        NTTTWiddleRAM_13_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_13_ce0,
        NTTTWiddleRAM_13_q0 => NTTTWiddleRAM_13_q0,
        NTTTWiddleRAM_14_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_14_address0,
        NTTTWiddleRAM_14_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_14_ce0,
        NTTTWiddleRAM_14_q0 => NTTTWiddleRAM_14_q0,
        NTTTWiddleRAM_15_address0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_15_address0,
        NTTTWiddleRAM_15_ce0 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_15_ce0,
        NTTTWiddleRAM_15_q0 => NTTTWiddleRAM_15_q0,
        trunc_ln => trunc_ln11_reg_1711,
        grp_MUL_MOD_2_fu_1861_p_din1 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din1,
        grp_MUL_MOD_2_fu_1861_p_din2 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din2,
        grp_MUL_MOD_2_fu_1861_p_din3 => grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din3,
        grp_MUL_MOD_2_fu_1861_p_dout0 => grp_MUL_MOD_2_fu_1861_ap_return);

    grp_MUL_MOD_2_fu_1861 : component Crypto_MUL_MOD_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        input1_val => grp_MUL_MOD_2_fu_1861_input1_val,
        input2_val => grp_MUL_MOD_2_fu_1861_input2_val,
        MOD_INDEX => grp_MUL_MOD_2_fu_1861_MOD_INDEX,
        ap_return => grp_MUL_MOD_2_fu_1861_ap_return);

    control_s_axi_U : component Crypto_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        RAMSel => RAMSel,
        OP => OP,
        ModIndex => ModIndex,
        NTTTwiddleIn_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTwiddleIn_address0,
        NTTTwiddleIn_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTwiddleIn_ce0,
        NTTTwiddleIn_q0 => NTTTwiddleIn_q0,
        DataIn_address0 => DataIn_address0,
        DataIn_ce0 => DataIn_ce0,
        DataIn_we0 => DataIn_we0,
        DataIn_d0 => grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_d0,
        DataIn_q0 => DataIn_q0,
        INTTTwiddleIn_address0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTwiddleIn_address0,
        INTTTwiddleIn_ce0 => grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTwiddleIn_ce0,
        INTTTwiddleIn_q0 => INTTTwiddleIn_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mux_3_2_31_1_1_U637 : component Crypto_mux_3_2_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => ap_const_lv31_40002001,
        din1 => ap_const_lv31_40012001,
        din2 => ap_const_lv31_40020001,
        din3 => grp_fu_1404_p4,
        dout => grp_fu_1404_p5);

    sdiv_15ns_32s_11_19_seq_1_U638 : component Crypto_sdiv_15ns_32s_11_19_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 19,
        din0_WIDTH => 15,
        din1_WIDTH => 32,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1458_ap_start,
        done => grp_fu_1458_ap_done,
        din0 => grp_fu_1458_p0,
        din1 => h_1_fu_466,
        ce => ap_const_logic_1,
        dout => grp_fu_1458_p2);

    mux_3_2_19_1_1_U639 : component Crypto_mux_3_2_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        din2_WIDTH => 19,
        din3_WIDTH => 2,
        dout_WIDTH => 19)
    port map (
        din0 => ap_const_lv19_41FFF,
        din1 => ap_const_lv19_51FEF,
        din2 => ap_const_lv19_5FFE1,
        din3 => trunc_ln11_reg_1711,
        dout => n_inv_fu_1464_p5);

    sdiv_15ns_32s_11_19_seq_1_U640 : component Crypto_sdiv_15ns_32s_11_19_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 19,
        din0_WIDTH => 15,
        din1_WIDTH => 32,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1593_ap_start,
        done => grp_fu_1593_ap_done,
        din0 => grp_fu_1593_p0,
        din1 => h_fu_470,
        ce => ap_const_logic_1,
        dout => grp_fu_1593_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
                    grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (icmp_ln153_fu_1553_p2 = ap_const_lv1_1))) then 
                    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln148_fu_1452_p2 = ap_const_lv1_0))) then 
                    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
                    grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln119_fu_1676_p2 = ap_const_lv1_1))) then 
                    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_4 = OP_read_read_fu_480_p2))) then 
                    grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_3 = OP_read_read_fu_480_p2))) then 
                    grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_lv32_2 = OP_read_read_fu_480_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_1 = OP_read_read_fu_480_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_lv32_6 = OP_read_read_fu_480_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv32_0 = OP_read_read_fu_480_p2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_lv32_5 = OP_read_read_fu_480_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_lv32_7 = OP_read_read_fu_480_p2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_ready = ap_const_logic_1)) then 
                    grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    h_1_fu_466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_4 = OP_read_read_fu_480_p2))) then 
                h_1_fu_466(1) <= '1';
                h_1_fu_466(2) <= '0';
                h_1_fu_466(3) <= '0';
                h_1_fu_466(4) <= '0';
                h_1_fu_466(5) <= '0';
                h_1_fu_466(6) <= '0';
                h_1_fu_466(7) <= '0';
                h_1_fu_466(8) <= '0';
                h_1_fu_466(9) <= '0';
                h_1_fu_466(10) <= '0';
                h_1_fu_466(11) <= '0';
                h_1_fu_466(12) <= '0';
                h_1_fu_466(13) <= '0';
                h_1_fu_466(14) <= '0';
                h_1_fu_466(15) <= '0';
                h_1_fu_466(16) <= '0';
                h_1_fu_466(17) <= '0';
                h_1_fu_466(18) <= '0';
                h_1_fu_466(19) <= '0';
                h_1_fu_466(20) <= '0';
                h_1_fu_466(21) <= '0';
                h_1_fu_466(22) <= '0';
                h_1_fu_466(23) <= '0';
                h_1_fu_466(24) <= '0';
                h_1_fu_466(25) <= '0';
                h_1_fu_466(26) <= '0';
                h_1_fu_466(27) <= '0';
                h_1_fu_466(28) <= '0';
                h_1_fu_466(29) <= '0';
                h_1_fu_466(30) <= '0';
                h_1_fu_466(31) <= '0';
            elsif (((ap_const_logic_1 = ap_CS_fsm_state24) and (icmp_ln153_fu_1553_p2 = ap_const_lv1_0))) then 
                                h_1_fu_466(31 downto 1) <= h_5_fu_1574_p2(31 downto 1);
            end if; 
        end if;
    end process;

    h_fu_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv32_3 = OP_read_read_fu_480_p2))) then 
                h_fu_470(1) <= '1';
                h_fu_470(2) <= '0';
                h_fu_470(3) <= '0';
                h_fu_470(4) <= '0';
                h_fu_470(5) <= '0';
                h_fu_470(6) <= '0';
                h_fu_470(7) <= '0';
                h_fu_470(8) <= '0';
                h_fu_470(9) <= '0';
                h_fu_470(10) <= '0';
                h_fu_470(11) <= '0';
                h_fu_470(12) <= '0';
                h_fu_470(13) <= '0';
                h_fu_470(14) <= '0';
                h_fu_470(15) <= '0';
                h_fu_470(16) <= '0';
                h_fu_470(17) <= '0';
                h_fu_470(18) <= '0';
                h_fu_470(19) <= '0';
                h_fu_470(20) <= '0';
                h_fu_470(21) <= '0';
                h_fu_470(22) <= '0';
                h_fu_470(23) <= '0';
                h_fu_470(24) <= '0';
                h_fu_470(25) <= '0';
                h_fu_470(26) <= '0';
                h_fu_470(27) <= '0';
                h_fu_470(28) <= '0';
                h_fu_470(29) <= '0';
                h_fu_470(30) <= '0';
                h_fu_470(31) <= '0';
            elsif (((ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln119_fu_1676_p2 = ap_const_lv1_0))) then 
                                h_fu_470(31 downto 1) <= h_4_fu_1697_p2(31 downto 1);
            end if; 
        end if;
    end process;

    i_9_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                i_9_reg_492 <= add_ln153_reg_1802;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                i_9_reg_492 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    i_reg_503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                i_reg_503 <= add_ln119_reg_1856;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                i_reg_503 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                OP_read_reg_1707 <= OP;
                empty_reg_1721 <= empty_fu_1431_p1;
                trunc_ln11_reg_1711 <= trunc_ln11_fu_1425_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln119_fu_1676_p2 = ap_const_lv1_1))) then
                add_ln119_reg_1856 <= add_ln119_fu_1692_p2;
                trunc_ln119_2_reg_1846 <= trunc_ln119_2_fu_1682_p1;
                trunc_ln124_reg_1851 <= trunc_ln124_fu_1687_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (icmp_ln153_fu_1553_p2 = ap_const_lv1_1))) then
                add_ln153_reg_1802 <= add_ln153_fu_1569_p2;
                trunc_ln153_2_reg_1792 <= trunc_ln153_2_fu_1559_p1;
                trunc_ln158_reg_1797 <= trunc_ln158_fu_1564_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                hf_1_reg_1764 <= hf_1_fu_1520_p3;
                    sext_ln153_reg_1779(63 downto 1) <= sext_ln153_fu_1536_p1(63 downto 1);
                trunc_ln153_1_reg_1774 <= trunc_ln153_1_fu_1532_p1;
                trunc_ln153_reg_1769 <= trunc_ln153_fu_1528_p1;
                trunc_ln159_reg_1784 <= trunc_ln159_fu_1539_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                hf_reg_1818 <= hf_fu_1643_p3;
                    sext_ln119_reg_1833(63 downto 1) <= sext_ln119_fu_1659_p1(63 downto 1);
                trunc_ln119_1_reg_1828 <= trunc_ln119_1_fu_1655_p1;
                trunc_ln119_reg_1823 <= trunc_ln119_fu_1651_p1;
                trunc_ln125_reg_1838 <= trunc_ln125_fu_1662_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                lshr_ln115_1_reg_1813 <= sub_ln115_fu_1599_p2(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                lshr_ln149_1_reg_1759 <= sub_ln149_fu_1476_p2(31 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln148_fu_1452_p2 = ap_const_lv1_0))) then
                n_inv_reg_1754 <= n_inv_fu_1464_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv32_0 = OP_read_read_fu_480_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv32_1 = OP_read_read_fu_480_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707)))) then
                reg_1417 <= grp_fu_1404_p5;
            end if;
        end if;
    end process;
    sext_ln153_reg_1779(0) <= '0';
    sext_ln119_reg_1833(0) <= '0';
    h_1_fu_466(0) <= '0';
    h_fu_470(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, OP_read_read_fu_480_p2, ap_CS_fsm_state4, OP_read_reg_1707, ap_CS_fsm_state5, icmp_ln148_fu_1452_p2, ap_CS_fsm_state24, icmp_ln153_fu_1553_p2, ap_CS_fsm_state46, icmp_ln119_fu_1676_p2, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_done, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_done, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_done, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26, ap_CS_fsm_state27, icmp_ln114_fu_1587_p2, ap_block_state2_on_subcall_done, ap_block_state4_on_subcall_done, ap_block_state48_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not((ap_const_lv32_0 = OP_read_read_fu_480_p2)) and not((ap_const_lv32_1 = OP_read_read_fu_480_p2)) and not((ap_const_lv32_5 = OP_read_read_fu_480_p2)) and not((ap_const_lv32_6 = OP_read_read_fu_480_p2)) and not((ap_const_lv32_7 = OP_read_read_fu_480_p2)) and not((ap_const_lv32_2 = OP_read_read_fu_480_p2)) and not((ap_const_lv32_3 = OP_read_read_fu_480_p2)) and not((ap_const_lv32_4 = OP_read_read_fu_480_p2)) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv32_5 = OP_read_read_fu_480_p2) or ((ap_const_lv32_6 = OP_read_read_fu_480_p2) or ((ap_const_lv32_7 = OP_read_read_fu_480_p2) or ((ap_const_lv32_0 = OP_read_read_fu_480_p2) or ((ap_const_lv32_1 = OP_read_read_fu_480_p2) or (ap_const_lv32_2 = OP_read_read_fu_480_p2)))))))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv32_4 = OP_read_read_fu_480_p2) or (ap_const_lv32_3 = OP_read_read_fu_480_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((ap_const_lv32_4 = OP_read_reg_1707) or (ap_const_lv32_3 = OP_read_reg_1707)))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                elsif (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln148_fu_1452_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (icmp_ln153_fu_1553_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state25 => 
                if (((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if (((icmp_ln114_fu_1587_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (icmp_ln119_fu_1676_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state47 => 
                if (((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                if (((ap_const_boolean_0 = ap_block_state48_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state48) and ((ap_const_lv32_5 = OP_read_reg_1707) or ((ap_const_lv32_6 = OP_read_reg_1707) or ((ap_const_lv32_7 = OP_read_reg_1707) or ((ap_const_lv32_0 = OP_read_reg_1707) or ((ap_const_lv32_1 = OP_read_reg_1707) or (ap_const_lv32_2 = OP_read_reg_1707)))))))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    BitReverseData_10_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_10_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_10_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_10_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_10_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_10_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_10_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_address0;
        else 
            BitReverseData_10_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_10_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_10_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_10_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_10_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_10_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_10_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_10_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_ce0;
        else 
            BitReverseData_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_10_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_10_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_10_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_d0;
            else 
                BitReverseData_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_10_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_10_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_10_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_10_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_10_we0;
            else 
                BitReverseData_10_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_11_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_11_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_11_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_11_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_11_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_11_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_11_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_address0;
        else 
            BitReverseData_11_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_11_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_11_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_11_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_11_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_11_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_11_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_11_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_ce0;
        else 
            BitReverseData_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_11_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_11_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_11_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_d0;
            else 
                BitReverseData_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_11_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_11_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_11_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_11_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_11_we0;
            else 
                BitReverseData_11_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_12_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_12_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_12_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_12_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_12_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_12_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_12_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_address0;
        else 
            BitReverseData_12_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_12_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_12_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_12_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_12_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_12_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_12_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_12_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_ce0;
        else 
            BitReverseData_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_12_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_12_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_12_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_d0;
            else 
                BitReverseData_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_12_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_12_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_12_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_12_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_12_we0;
            else 
                BitReverseData_12_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_13_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_13_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_13_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_13_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_13_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_13_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_13_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_address0;
        else 
            BitReverseData_13_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_13_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_13_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_13_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_13_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_13_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_13_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_13_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_ce0;
        else 
            BitReverseData_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_13_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_13_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_13_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_d0;
            else 
                BitReverseData_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_13_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_13_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_13_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_13_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_13_we0;
            else 
                BitReverseData_13_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_14_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_14_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_14_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_14_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_14_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_14_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_14_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_address0;
        else 
            BitReverseData_14_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_14_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_14_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_14_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_14_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_14_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_14_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_14_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_ce0;
        else 
            BitReverseData_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_14_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_14_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_14_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_d0;
            else 
                BitReverseData_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_14_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_14_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_14_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_14_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_14_we0;
            else 
                BitReverseData_14_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_15_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_15_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_15_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_15_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_15_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_15_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_15_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_address0;
        else 
            BitReverseData_15_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_15_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_15_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_15_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_15_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_15_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_15_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_15_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_ce0;
        else 
            BitReverseData_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_15_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_15_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_15_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_d0;
            else 
                BitReverseData_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_15_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_15_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_15_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_15_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_15_we0;
            else 
                BitReverseData_15_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_1_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_1_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_1_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_1_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_1_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_1_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_1_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_address0;
        else 
            BitReverseData_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_1_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_1_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_1_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_1_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_1_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_1_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_1_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_ce0;
        else 
            BitReverseData_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_1_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_1_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_1_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_d0;
            else 
                BitReverseData_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_1_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_1_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_1_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_1_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_1_we0;
            else 
                BitReverseData_1_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_2_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_2_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_2_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_2_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_2_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_2_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_2_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_address0;
        else 
            BitReverseData_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_2_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_2_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_2_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_2_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_2_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_2_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_2_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_ce0;
        else 
            BitReverseData_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_2_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_2_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_2_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_d0;
            else 
                BitReverseData_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_2_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_2_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_2_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_2_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_2_we0;
            else 
                BitReverseData_2_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_3_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_3_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_3_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_3_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_3_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_3_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_3_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_address0;
        else 
            BitReverseData_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_3_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_3_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_3_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_3_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_3_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_3_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_3_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_ce0;
        else 
            BitReverseData_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_3_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_3_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_3_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_d0;
            else 
                BitReverseData_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_3_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_3_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_3_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_3_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_3_we0;
            else 
                BitReverseData_3_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_4_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_4_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_4_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_4_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_4_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_4_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_4_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_address0;
        else 
            BitReverseData_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_4_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_4_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_4_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_4_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_4_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_4_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_4_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_ce0;
        else 
            BitReverseData_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_4_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_4_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_4_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_d0;
            else 
                BitReverseData_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_4_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_4_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_4_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_4_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_4_we0;
            else 
                BitReverseData_4_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_5_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_5_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_5_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_5_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_5_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_5_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_5_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_address0;
        else 
            BitReverseData_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_5_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_5_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_5_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_5_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_5_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_5_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_5_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_ce0;
        else 
            BitReverseData_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_5_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_5_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_5_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_d0;
            else 
                BitReverseData_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_5_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_5_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_5_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_5_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_5_we0;
            else 
                BitReverseData_5_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_6_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_6_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_6_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_6_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_6_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_6_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_6_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_address0;
        else 
            BitReverseData_6_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_6_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_6_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_6_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_6_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_6_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_6_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_6_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_ce0;
        else 
            BitReverseData_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_6_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_6_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_6_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_d0;
            else 
                BitReverseData_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_6_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_6_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_6_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_6_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_6_we0;
            else 
                BitReverseData_6_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_7_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_7_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_7_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_7_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_7_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_7_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_7_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_address0;
        else 
            BitReverseData_7_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_7_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_7_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_7_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_7_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_7_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_7_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_7_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_ce0;
        else 
            BitReverseData_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_7_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_7_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_7_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_d0;
            else 
                BitReverseData_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_7_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_7_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_7_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_7_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_7_we0;
            else 
                BitReverseData_7_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_8_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_8_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_8_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_8_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_8_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_8_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_8_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_address0;
        else 
            BitReverseData_8_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_8_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_8_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_8_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_8_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_8_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_8_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_8_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_ce0;
        else 
            BitReverseData_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_8_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_8_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_8_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_d0;
            else 
                BitReverseData_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_8_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_8_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_8_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_8_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_8_we0;
            else 
                BitReverseData_8_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_9_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_9_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_9_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_9_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_9_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_9_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_9_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_address0;
        else 
            BitReverseData_9_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_9_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_9_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_9_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_9_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_9_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_9_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_9_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_ce0;
        else 
            BitReverseData_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_9_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_9_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_9_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_d0;
            else 
                BitReverseData_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_9_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_9_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_9_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_9_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_9_we0;
            else 
                BitReverseData_9_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_address0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_address0;
        else 
            BitReverseData_address0 <= "XXXXXXXX";
        end if; 
    end process;


    BitReverseData_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_BitReverseData_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_BitReverseData_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            BitReverseData_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            BitReverseData_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_ce0;
        else 
            BitReverseData_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    BitReverseData_d0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_d0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_d0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_d0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_d0;
            else 
                BitReverseData_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            BitReverseData_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    BitReverseData_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_we0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if ((ap_const_lv32_3 = OP_read_reg_1707)) then 
                BitReverseData_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_BitReverseData_we0;
            elsif ((ap_const_lv32_4 = OP_read_reg_1707)) then 
                BitReverseData_we0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_BitReverseData_we0;
            else 
                BitReverseData_we0 <= ap_const_logic_0;
            end if;
        else 
            BitReverseData_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataIn_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataIn_address0, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
            if ((ap_const_lv32_5 = OP_read_reg_1707)) then 
                DataIn_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataIn_address0;
            elsif ((ap_const_lv32_6 = OP_read_reg_1707)) then 
                DataIn_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_address0;
            else 
                DataIn_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            DataIn_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    DataIn_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataIn_ce0, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
            if ((ap_const_lv32_5 = OP_read_reg_1707)) then 
                DataIn_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataIn_ce0;
            elsif ((ap_const_lv32_6 = OP_read_reg_1707)) then 
                DataIn_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_ce0;
            else 
                DataIn_ce0 <= ap_const_logic_0;
            end if;
        else 
            DataIn_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataIn_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataIn_we0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataIn_we0;
        else 
            DataIn_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_10_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_10_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_10_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_10_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_10_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_10_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_10_address0;
        else 
            DataRAM_10_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_10_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_10_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_10_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_address1;
        else 
            DataRAM_10_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_10_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_10_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_10_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_10_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_10_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_10_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_10_ce0;
        else 
            DataRAM_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_10_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_10_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_10_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_ce1;
        else 
            DataRAM_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_10_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_d0;
        else 
            DataRAM_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_10_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_10_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_10_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_d1;
        else 
            DataRAM_10_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_10_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_10_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_10_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_10_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_10_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_10_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_10_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_10_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_10_we0;
        else 
            DataRAM_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_10_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_10_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_10_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_10_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_10_we1;
        else 
            DataRAM_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_11_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_11_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_11_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_11_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_11_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_11_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_11_address0;
        else 
            DataRAM_11_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_11_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_11_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_11_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_address1;
        else 
            DataRAM_11_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_11_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_11_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_11_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_11_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_11_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_11_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_11_ce0;
        else 
            DataRAM_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_11_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_11_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_11_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_ce1;
        else 
            DataRAM_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_11_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_d0;
        else 
            DataRAM_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_11_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_11_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_11_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_d1;
        else 
            DataRAM_11_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_11_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_11_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_11_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_11_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_11_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_11_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_11_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_11_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_11_we0;
        else 
            DataRAM_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_11_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_11_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_11_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_11_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_11_we1;
        else 
            DataRAM_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_12_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_12_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_12_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_12_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_12_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_12_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_12_address0;
        else 
            DataRAM_12_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_12_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_12_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_12_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_address1;
        else 
            DataRAM_12_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_12_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_12_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_12_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_12_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_12_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_12_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_12_ce0;
        else 
            DataRAM_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_12_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_12_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_12_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_ce1;
        else 
            DataRAM_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_12_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_12_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_12_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_12_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_12_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_12_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_d0;
        else 
            DataRAM_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_12_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_12_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_12_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_d1;
        else 
            DataRAM_12_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_12_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_12_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_12_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_12_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_12_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_12_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_12_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_12_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_12_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_12_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_12_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_12_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_12_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_12_we0;
        else 
            DataRAM_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_12_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_12_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_12_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_12_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_12_we1;
        else 
            DataRAM_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_13_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_13_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_13_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_13_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_13_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_13_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_13_address0;
        else 
            DataRAM_13_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_13_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_13_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_13_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_address1;
        else 
            DataRAM_13_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_13_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_13_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_13_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_13_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_13_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_13_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_13_ce0;
        else 
            DataRAM_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_13_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_13_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_13_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_ce1;
        else 
            DataRAM_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_13_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_13_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_13_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_13_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_13_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_13_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_d0;
        else 
            DataRAM_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_13_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_13_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_13_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_d1;
        else 
            DataRAM_13_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_13_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_13_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_13_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_13_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_13_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_13_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_13_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_13_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_13_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_13_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_13_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_13_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_13_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_13_we0;
        else 
            DataRAM_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_13_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_13_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_13_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_13_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_13_we1;
        else 
            DataRAM_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_14_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_14_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_14_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_14_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_14_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_14_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_14_address0;
        else 
            DataRAM_14_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_14_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_14_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_14_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_address1;
        else 
            DataRAM_14_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_14_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_14_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_14_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_14_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_14_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_14_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_14_ce0;
        else 
            DataRAM_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_14_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_14_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_14_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_ce1;
        else 
            DataRAM_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_14_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_14_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_14_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_14_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_14_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_14_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_d0;
        else 
            DataRAM_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_14_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_14_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_14_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_d1;
        else 
            DataRAM_14_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_14_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_14_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_14_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_14_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_14_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_14_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_14_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_14_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_14_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_14_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_14_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_14_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_14_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_14_we0;
        else 
            DataRAM_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_14_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_14_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_14_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_14_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_14_we1;
        else 
            DataRAM_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_15_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_15_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_15_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_15_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_15_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_15_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_15_address0;
        else 
            DataRAM_15_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_15_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_15_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_15_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_address1;
        else 
            DataRAM_15_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_15_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_15_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_15_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_15_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_15_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_15_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_15_ce0;
        else 
            DataRAM_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_15_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_15_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_15_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_ce1;
        else 
            DataRAM_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_15_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_15_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_15_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_15_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_15_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_15_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_d0;
        else 
            DataRAM_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_15_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_15_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_15_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_d1;
        else 
            DataRAM_15_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_15_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_15_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_15_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_15_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_15_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_15_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_15_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_15_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_15_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_15_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_15_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_15_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_15_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_15_we0;
        else 
            DataRAM_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_15_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_15_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_15_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_15_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_15_we1;
        else 
            DataRAM_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_16_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_16_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_16_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_16_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_16_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_16_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_16_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_16_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_16_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_16_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_16_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_16_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_16_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_16_address0;
        else 
            DataRAM_16_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_16_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_16_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_16_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_address1;
        else 
            DataRAM_16_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_16_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_16_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_16_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_16_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_16_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_16_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_16_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_16_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_16_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_16_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_16_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_16_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_16_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_16_ce0;
        else 
            DataRAM_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_16_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_16_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_16_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_ce1;
        else 
            DataRAM_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_16_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_16_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_16_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_16_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_16_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_16_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_d0;
        else 
            DataRAM_16_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_16_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_16_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_16_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_d1;
        else 
            DataRAM_16_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_16_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_16_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_16_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_16_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_16_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_16_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_16_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_16_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_16_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_16_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_16_we0;
        else 
            DataRAM_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_16_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_16_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_16_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_16_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_16_we1;
        else 
            DataRAM_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_17_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_17_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_17_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_17_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_17_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_17_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_17_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_17_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_17_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_17_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_17_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_17_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_17_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_17_address0;
        else 
            DataRAM_17_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_17_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_17_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_17_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_address1;
        else 
            DataRAM_17_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_17_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_17_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_17_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_17_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_17_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_17_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_17_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_17_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_17_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_17_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_17_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_17_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_17_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_17_ce0;
        else 
            DataRAM_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_17_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_17_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_17_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_ce1;
        else 
            DataRAM_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_17_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_17_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_17_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_17_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_17_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_17_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_d0;
        else 
            DataRAM_17_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_17_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_17_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_17_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_d1;
        else 
            DataRAM_17_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_17_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_17_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_17_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_17_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_17_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_17_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_17_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_17_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_17_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_17_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_17_we0;
        else 
            DataRAM_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_17_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_17_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_17_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_17_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_17_we1;
        else 
            DataRAM_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_18_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_18_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_18_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_18_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_18_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_18_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_18_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_18_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_18_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_18_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_18_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_18_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_18_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_18_address0;
        else 
            DataRAM_18_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_18_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_18_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_18_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_address1;
        else 
            DataRAM_18_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_18_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_18_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_18_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_18_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_18_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_18_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_18_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_18_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_18_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_18_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_18_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_18_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_18_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_18_ce0;
        else 
            DataRAM_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_18_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_18_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_18_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_ce1;
        else 
            DataRAM_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_18_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_18_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_18_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_18_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_18_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_18_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_d0;
        else 
            DataRAM_18_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_18_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_18_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_18_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_d1;
        else 
            DataRAM_18_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_18_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_18_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_18_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_18_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_18_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_18_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_18_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_18_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_18_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_18_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_18_we0;
        else 
            DataRAM_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_18_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_18_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_18_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_18_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_18_we1;
        else 
            DataRAM_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_19_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_19_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_19_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_19_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_19_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_19_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_19_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_19_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_19_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_19_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_19_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_19_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_19_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_19_address0;
        else 
            DataRAM_19_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_19_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_19_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_19_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_address1;
        else 
            DataRAM_19_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_19_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_19_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_19_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_19_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_19_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_19_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_19_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_19_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_19_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_19_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_19_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_19_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_19_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_19_ce0;
        else 
            DataRAM_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_19_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_19_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_19_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_ce1;
        else 
            DataRAM_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_19_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_19_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_19_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_19_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_19_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_19_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_d0;
        else 
            DataRAM_19_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_19_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_19_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_19_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_d1;
        else 
            DataRAM_19_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_19_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_19_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_19_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_19_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_19_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_19_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_19_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_19_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_19_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_19_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_19_we0;
        else 
            DataRAM_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_19_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_19_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_19_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_19_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_19_we1;
        else 
            DataRAM_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_1_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_1_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_1_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_1_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_1_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_1_address0;
        else 
            DataRAM_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_1_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_1_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_1_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_address1;
        else 
            DataRAM_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_1_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_1_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_1_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_1_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_1_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_1_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_1_ce0;
        else 
            DataRAM_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_1_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_1_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_ce1;
        else 
            DataRAM_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_d0;
        else 
            DataRAM_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_1_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_1_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_1_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_d1;
        else 
            DataRAM_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_1_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_1_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_1_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_1_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_1_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_1_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_1_we0;
        else 
            DataRAM_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_1_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_1_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_1_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_1_we1;
        else 
            DataRAM_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_20_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_20_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_20_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_20_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_20_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_20_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_20_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_20_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_20_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_20_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_20_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_20_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_20_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_20_address0;
        else 
            DataRAM_20_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_20_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_20_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_20_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_address1;
        else 
            DataRAM_20_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_20_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_20_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_20_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_20_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_20_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_20_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_20_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_20_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_20_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_20_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_20_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_20_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_20_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_20_ce0;
        else 
            DataRAM_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_20_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_20_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_20_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_ce1;
        else 
            DataRAM_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_20_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_20_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_20_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_20_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_20_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_20_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_d0;
        else 
            DataRAM_20_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_20_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_20_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_20_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_d1;
        else 
            DataRAM_20_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_20_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_20_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_20_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_20_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_20_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_20_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_20_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_20_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_20_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_20_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_20_we0;
        else 
            DataRAM_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_20_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_20_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_20_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_20_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_20_we1;
        else 
            DataRAM_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_21_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_21_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_21_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_21_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_21_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_21_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_21_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_21_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_21_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_21_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_21_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_21_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_21_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_21_address0;
        else 
            DataRAM_21_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_21_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_21_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_21_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_address1;
        else 
            DataRAM_21_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_21_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_21_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_21_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_21_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_21_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_21_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_21_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_21_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_21_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_21_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_21_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_21_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_21_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_21_ce0;
        else 
            DataRAM_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_21_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_21_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_21_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_ce1;
        else 
            DataRAM_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_21_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_21_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_21_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_21_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_21_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_21_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_d0;
        else 
            DataRAM_21_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_21_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_21_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_21_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_d1;
        else 
            DataRAM_21_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_21_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_21_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_21_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_21_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_21_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_21_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_21_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_21_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_21_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_21_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_21_we0;
        else 
            DataRAM_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_21_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_21_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_21_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_21_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_21_we1;
        else 
            DataRAM_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_22_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_22_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_22_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_22_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_22_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_22_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_22_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_22_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_22_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_22_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_22_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_22_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_22_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_22_address0;
        else 
            DataRAM_22_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_22_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_22_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_22_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_address1;
        else 
            DataRAM_22_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_22_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_22_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_22_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_22_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_22_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_22_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_22_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_22_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_22_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_22_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_22_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_22_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_22_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_22_ce0;
        else 
            DataRAM_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_22_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_22_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_22_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_ce1;
        else 
            DataRAM_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_22_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_22_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_22_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_22_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_22_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_22_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_d0;
        else 
            DataRAM_22_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_22_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_22_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_22_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_d1;
        else 
            DataRAM_22_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_22_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_22_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_22_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_22_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_22_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_22_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_22_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_22_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_22_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_22_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_22_we0;
        else 
            DataRAM_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_22_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_22_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_22_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_22_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_22_we1;
        else 
            DataRAM_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_23_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_23_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_23_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_23_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_23_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_23_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_23_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_23_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_23_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_23_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_23_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_23_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_23_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_23_address0;
        else 
            DataRAM_23_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_23_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_23_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_23_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_address1;
        else 
            DataRAM_23_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_23_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_23_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_23_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_23_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_23_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_23_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_23_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_23_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_23_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_23_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_23_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_23_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_23_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_23_ce0;
        else 
            DataRAM_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_23_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_23_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_23_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_ce1;
        else 
            DataRAM_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_23_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_23_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_23_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_23_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_23_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_23_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_d0;
        else 
            DataRAM_23_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_23_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_23_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_23_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_d1;
        else 
            DataRAM_23_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_23_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_23_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_23_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_23_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_23_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_23_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_23_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_23_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_23_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_23_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_23_we0;
        else 
            DataRAM_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_23_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_23_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_23_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_23_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_23_we1;
        else 
            DataRAM_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_24_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_24_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_24_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_24_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_24_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_24_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_24_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_24_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_24_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_24_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_24_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_24_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_24_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_24_address0;
        else 
            DataRAM_24_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_24_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_24_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_24_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_address1;
        else 
            DataRAM_24_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_24_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_24_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_24_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_24_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_24_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_24_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_24_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_24_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_24_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_24_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_24_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_24_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_24_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_24_ce0;
        else 
            DataRAM_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_24_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_24_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_24_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_ce1;
        else 
            DataRAM_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_24_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_24_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_24_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_24_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_24_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_24_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_d0;
        else 
            DataRAM_24_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_24_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_24_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_24_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_d1;
        else 
            DataRAM_24_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_24_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_24_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_24_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_24_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_24_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_24_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_24_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_24_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_24_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_24_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_24_we0;
        else 
            DataRAM_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_24_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_24_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_24_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_24_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_24_we1;
        else 
            DataRAM_24_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_25_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_25_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_25_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_25_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_25_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_25_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_25_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_25_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_25_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_25_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_25_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_25_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_25_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_25_address0;
        else 
            DataRAM_25_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_25_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_25_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_25_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_address1;
        else 
            DataRAM_25_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_25_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_25_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_25_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_25_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_25_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_25_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_25_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_25_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_25_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_25_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_25_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_25_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_25_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_25_ce0;
        else 
            DataRAM_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_25_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_25_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_25_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_ce1;
        else 
            DataRAM_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_25_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_25_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_25_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_25_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_25_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_25_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_d0;
        else 
            DataRAM_25_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_25_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_25_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_25_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_d1;
        else 
            DataRAM_25_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_25_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_25_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_25_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_25_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_25_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_25_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_25_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_25_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_25_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_25_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_25_we0;
        else 
            DataRAM_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_25_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_25_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_25_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_25_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_25_we1;
        else 
            DataRAM_25_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_26_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_26_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_26_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_26_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_26_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_26_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_26_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_26_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_26_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_26_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_26_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_26_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_26_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_26_address0;
        else 
            DataRAM_26_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_26_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_26_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_26_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_address1;
        else 
            DataRAM_26_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_26_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_26_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_26_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_26_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_26_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_26_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_26_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_26_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_26_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_26_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_26_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_26_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_26_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_26_ce0;
        else 
            DataRAM_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_26_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_26_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_26_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_ce1;
        else 
            DataRAM_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_26_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_26_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_26_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_26_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_26_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_26_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_d0;
        else 
            DataRAM_26_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_26_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_26_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_26_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_d1;
        else 
            DataRAM_26_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_26_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_26_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_26_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_26_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_26_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_26_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_26_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_26_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_26_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_26_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_26_we0;
        else 
            DataRAM_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_26_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_26_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_26_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_26_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_26_we1;
        else 
            DataRAM_26_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_27_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_27_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_27_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_27_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_27_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_27_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_27_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_27_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_27_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_27_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_27_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_27_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_27_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_27_address0;
        else 
            DataRAM_27_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_27_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_27_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_27_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_address1;
        else 
            DataRAM_27_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_27_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_27_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_27_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_27_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_27_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_27_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_27_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_27_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_27_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_27_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_27_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_27_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_27_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_27_ce0;
        else 
            DataRAM_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_27_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_27_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_27_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_ce1;
        else 
            DataRAM_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_27_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_27_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_27_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_27_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_27_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_27_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_d0;
        else 
            DataRAM_27_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_27_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_27_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_27_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_d1;
        else 
            DataRAM_27_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_27_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_27_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_27_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_27_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_27_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_27_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_27_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_27_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_27_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_27_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_27_we0;
        else 
            DataRAM_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_27_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_27_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_27_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_27_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_27_we1;
        else 
            DataRAM_27_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_28_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_28_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_28_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_28_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_28_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_28_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_28_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_28_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_28_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_28_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_28_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_28_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_28_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_28_address0;
        else 
            DataRAM_28_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_28_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_28_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_28_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_address1;
        else 
            DataRAM_28_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_28_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_28_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_28_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_28_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_28_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_28_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_28_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_28_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_28_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_28_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_28_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_28_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_28_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_28_ce0;
        else 
            DataRAM_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_28_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_28_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_28_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_ce1;
        else 
            DataRAM_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_28_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_28_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_28_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_28_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_28_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_28_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_d0;
        else 
            DataRAM_28_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_28_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_28_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_28_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_d1;
        else 
            DataRAM_28_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_28_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_28_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_28_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_28_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_28_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_28_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_28_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_28_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_28_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_28_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_28_we0;
        else 
            DataRAM_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_28_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_28_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_28_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_28_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_28_we1;
        else 
            DataRAM_28_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_29_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_29_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_29_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_29_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_29_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_29_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_29_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_29_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_29_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_29_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_29_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_29_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_29_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_29_address0;
        else 
            DataRAM_29_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_29_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_29_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_29_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_address1;
        else 
            DataRAM_29_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_29_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_29_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_29_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_29_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_29_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_29_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_29_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_29_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_29_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_29_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_29_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_29_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_29_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_29_ce0;
        else 
            DataRAM_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_29_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_29_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_29_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_ce1;
        else 
            DataRAM_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_29_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_29_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_29_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_29_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_29_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_29_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_d0;
        else 
            DataRAM_29_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_29_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_29_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_29_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_d1;
        else 
            DataRAM_29_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_29_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_29_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_29_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_29_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_29_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_29_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_29_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_29_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_29_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_29_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_29_we0;
        else 
            DataRAM_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_29_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_29_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_29_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_29_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_29_we1;
        else 
            DataRAM_29_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_2_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_2_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_2_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_2_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_2_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_2_address0;
        else 
            DataRAM_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_2_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_2_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_2_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_address1;
        else 
            DataRAM_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_2_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_2_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_2_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_2_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_2_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_2_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_2_ce0;
        else 
            DataRAM_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_2_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_2_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_ce1;
        else 
            DataRAM_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_d0;
        else 
            DataRAM_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_2_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_2_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_2_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_d1;
        else 
            DataRAM_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_2_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_2_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_2_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_2_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_2_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_2_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_2_we0;
        else 
            DataRAM_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_2_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_2_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_2_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_2_we1;
        else 
            DataRAM_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_30_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_30_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_30_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_30_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_30_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_30_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_30_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_30_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_30_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_30_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_30_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_30_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_30_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_30_address0;
        else 
            DataRAM_30_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_30_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_30_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_30_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_address1;
        else 
            DataRAM_30_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_30_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_30_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_30_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_30_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_30_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_30_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_30_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_30_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_30_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_30_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_30_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_30_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_30_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_30_ce0;
        else 
            DataRAM_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_30_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_30_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_30_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_ce1;
        else 
            DataRAM_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_30_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_30_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_30_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_30_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_30_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_30_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_d0;
        else 
            DataRAM_30_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_30_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_30_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_30_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_d1;
        else 
            DataRAM_30_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_30_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_30_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_30_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_30_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_30_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_30_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_30_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_30_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_30_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_30_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_30_we0;
        else 
            DataRAM_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_30_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_30_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_30_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_30_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_30_we1;
        else 
            DataRAM_30_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_31_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_31_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_31_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_31_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_31_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_31_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_31_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_31_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_31_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_31_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_31_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_31_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_31_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_31_address0;
        else 
            DataRAM_31_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_31_address1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_address1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_31_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_31_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_address1;
        else 
            DataRAM_31_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_31_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_31_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_31_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_31_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_31_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_31_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_31_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_31_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_31_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_31_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_31_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_31_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_31_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_31_ce0;
        else 
            DataRAM_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_31_ce1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_31_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_31_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_ce1;
        else 
            DataRAM_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_31_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_31_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_31_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_31_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_31_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_31_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_d0;
        else 
            DataRAM_31_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_31_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_31_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_31_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_d1;
        else 
            DataRAM_31_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_31_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_31_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_31_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_31_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_31_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_31_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_31_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_31_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_31_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_31_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_31_we0;
        else 
            DataRAM_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_31_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_31_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_31_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_31_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_31_we1;
        else 
            DataRAM_31_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_3_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_3_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_3_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_3_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_3_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_3_address0;
        else 
            DataRAM_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_3_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_3_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_3_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_address1;
        else 
            DataRAM_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_3_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_3_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_3_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_3_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_3_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_3_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_3_ce0;
        else 
            DataRAM_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_3_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_3_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_ce1;
        else 
            DataRAM_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_d0;
        else 
            DataRAM_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_3_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_3_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_3_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_d1;
        else 
            DataRAM_3_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_3_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_3_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_3_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_3_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_3_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_3_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_3_we0;
        else 
            DataRAM_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_3_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_3_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_3_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_3_we1;
        else 
            DataRAM_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_4_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_4_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_4_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_4_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_4_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_4_address0;
        else 
            DataRAM_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_4_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_4_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_4_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_address1;
        else 
            DataRAM_4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_4_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_4_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_4_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_4_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_4_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_4_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_4_ce0;
        else 
            DataRAM_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_4_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_4_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_ce1;
        else 
            DataRAM_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_d0;
        else 
            DataRAM_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_4_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_4_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_4_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_d1;
        else 
            DataRAM_4_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_4_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_4_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_4_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_4_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_4_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_4_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_4_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_4_we0;
        else 
            DataRAM_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_4_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_4_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_4_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_4_we1;
        else 
            DataRAM_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_5_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_5_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_5_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_5_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_5_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_5_address0;
        else 
            DataRAM_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_5_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_5_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_5_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_address1;
        else 
            DataRAM_5_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_5_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_5_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_5_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_5_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_5_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_5_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_5_ce0;
        else 
            DataRAM_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_5_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_5_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_ce1;
        else 
            DataRAM_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_d0;
        else 
            DataRAM_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_5_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_5_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_5_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_d1;
        else 
            DataRAM_5_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_5_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_5_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_5_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_5_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_5_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_5_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_5_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_5_we0;
        else 
            DataRAM_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_5_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_5_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_5_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_5_we1;
        else 
            DataRAM_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_6_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_6_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_6_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_6_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_6_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_6_address0;
        else 
            DataRAM_6_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_6_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_6_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_6_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_address1;
        else 
            DataRAM_6_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_6_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_6_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_6_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_6_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_6_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_6_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_6_ce0;
        else 
            DataRAM_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_6_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_6_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_ce1;
        else 
            DataRAM_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_d0;
        else 
            DataRAM_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_6_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_6_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_6_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_d1;
        else 
            DataRAM_6_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_6_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_6_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_6_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_6_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_6_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_6_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_6_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_6_we0;
        else 
            DataRAM_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_6_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_6_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_6_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_6_we1;
        else 
            DataRAM_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_7_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_7_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_7_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_7_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_7_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_7_address0;
        else 
            DataRAM_7_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_7_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_7_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_7_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_address1;
        else 
            DataRAM_7_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_7_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_7_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_7_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_7_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_7_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_7_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_7_ce0;
        else 
            DataRAM_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_7_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_7_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_ce1;
        else 
            DataRAM_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_d0;
        else 
            DataRAM_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_7_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_7_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_7_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_d1;
        else 
            DataRAM_7_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_7_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_7_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_7_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_7_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_7_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_7_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_7_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_7_we0;
        else 
            DataRAM_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_7_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_7_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_7_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_7_we1;
        else 
            DataRAM_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_8_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_8_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_8_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_8_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_8_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_8_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_8_address0;
        else 
            DataRAM_8_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_8_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_8_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_8_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_address1;
        else 
            DataRAM_8_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_8_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_8_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_8_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_8_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_8_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_8_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_8_ce0;
        else 
            DataRAM_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_8_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_8_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_8_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_ce1;
        else 
            DataRAM_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_8_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_d0;
        else 
            DataRAM_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_8_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_8_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_8_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_d1;
        else 
            DataRAM_8_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_8_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_8_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_8_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_8_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_8_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_8_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_8_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_8_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_8_we0;
        else 
            DataRAM_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_8_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_8_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_8_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_8_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_8_we1;
        else 
            DataRAM_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_9_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_9_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_9_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_9_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_9_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_9_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_9_address0;
        else 
            DataRAM_9_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_9_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_9_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_9_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_address1;
        else 
            DataRAM_9_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_9_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_9_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_9_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_9_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_9_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_9_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_9_ce0;
        else 
            DataRAM_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_9_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_9_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_9_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_ce1;
        else 
            DataRAM_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_9_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_d0;
        else 
            DataRAM_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_9_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_9_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_9_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_d1;
        else 
            DataRAM_9_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_9_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_9_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_9_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_9_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_9_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_9_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_9_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_9_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_9_we0;
        else 
            DataRAM_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_9_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_9_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_9_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_9_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_9_we1;
        else 
            DataRAM_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_address0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_address0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_address0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_address0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_address0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_address0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_address0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_address0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_address0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_address0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_address0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_address0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_address0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_address0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_address0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_address0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_address0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_address0;
        else 
            DataRAM_address0 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_address1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_address1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_address1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_address1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_address1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_address1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_address1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_address1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_address1;
        else 
            DataRAM_address1 <= "XXXXXXXX";
        end if; 
    end process;


    DataRAM_ce0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_ce0, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_ce0, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_ce0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_ce0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_ce0, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_ce0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_ce0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_ce0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_ce0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_ce0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state2, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_ce0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_ce0;
        elsif (((ap_const_lv32_6 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_DataRAM_ce0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_ce0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_ce0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_DataRAM_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_ce0 <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_DataRAM_ce0;
        else 
            DataRAM_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_ce1_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_ce1, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_ce1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_ce1, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_ce1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_ce1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_ce1;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_ce1 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_ce1;
        else 
            DataRAM_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_d0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_d0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_d0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_d0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_d0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_d0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_d0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_d0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_d0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_d0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_d0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_d0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_d0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_d0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_d0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_d0;
        else 
            DataRAM_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_d1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_d1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_d1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_d1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_d1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_d1;
        else 
            DataRAM_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DataRAM_we0_assign_proc : process(ap_CS_fsm_state4, OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_we0, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_we0, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_we0, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_we0, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_we0, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_we0, grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_we0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_we0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_we0, ap_CS_fsm_state25, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_DataRAM_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_DataRAM_we0;
        elsif (((ap_const_lv32_5 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_DataRAM_we0;
        elsif (((ap_const_lv32_0 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_DataRAM_we0;
        elsif (((ap_const_lv32_1 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_DataRAM_we0;
        elsif (((ap_const_lv32_2 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            DataRAM_we0 <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_DataRAM_we0;
        else 
            DataRAM_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DataRAM_we1_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_we1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_we1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            DataRAM_we1 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_DataRAM_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            DataRAM_we1 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_DataRAM_we1;
        else 
            DataRAM_we1 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_10_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_10_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_10_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_10_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_10_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_address0;
        else 
            INTTTWiddleRAM_10_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_10_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_10_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_10_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_10_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_10_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_ce0;
        else 
            INTTTWiddleRAM_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_10_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_10_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_10_we0;
        else 
            INTTTWiddleRAM_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_11_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_11_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_11_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_11_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_11_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_address0;
        else 
            INTTTWiddleRAM_11_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_11_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_11_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_11_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_11_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_11_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_ce0;
        else 
            INTTTWiddleRAM_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_11_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_11_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_11_we0;
        else 
            INTTTWiddleRAM_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_12_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_12_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_12_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_12_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_12_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_address0;
        else 
            INTTTWiddleRAM_12_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_12_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_12_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_12_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_12_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_12_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_ce0;
        else 
            INTTTWiddleRAM_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_12_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_12_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_12_we0;
        else 
            INTTTWiddleRAM_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_13_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_13_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_13_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_13_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_13_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_address0;
        else 
            INTTTWiddleRAM_13_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_13_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_13_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_13_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_13_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_13_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_ce0;
        else 
            INTTTWiddleRAM_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_13_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_13_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_13_we0;
        else 
            INTTTWiddleRAM_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_14_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_14_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_14_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_14_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_14_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_address0;
        else 
            INTTTWiddleRAM_14_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_14_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_14_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_14_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_14_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_14_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_ce0;
        else 
            INTTTWiddleRAM_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_14_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_14_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_14_we0;
        else 
            INTTTWiddleRAM_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_15_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_15_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_15_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_15_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_15_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_address0;
        else 
            INTTTWiddleRAM_15_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_15_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_15_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_15_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_15_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_15_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_ce0;
        else 
            INTTTWiddleRAM_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_15_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_15_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_15_we0;
        else 
            INTTTWiddleRAM_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_1_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_1_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_1_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_1_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_1_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_address0;
        else 
            INTTTWiddleRAM_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_1_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_1_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_1_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_1_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_1_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_ce0;
        else 
            INTTTWiddleRAM_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_1_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_1_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_1_we0;
        else 
            INTTTWiddleRAM_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_2_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_2_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_2_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_2_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_2_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_address0;
        else 
            INTTTWiddleRAM_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_2_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_2_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_2_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_2_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_2_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_ce0;
        else 
            INTTTWiddleRAM_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_2_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_2_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_2_we0;
        else 
            INTTTWiddleRAM_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_3_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_3_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_3_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_3_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_3_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_address0;
        else 
            INTTTWiddleRAM_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_3_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_3_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_3_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_3_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_3_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_ce0;
        else 
            INTTTWiddleRAM_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_3_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_3_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_3_we0;
        else 
            INTTTWiddleRAM_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_4_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_4_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_4_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_4_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_4_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_address0;
        else 
            INTTTWiddleRAM_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_4_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_4_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_4_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_4_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_4_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_ce0;
        else 
            INTTTWiddleRAM_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_4_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_4_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_4_we0;
        else 
            INTTTWiddleRAM_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_5_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_5_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_5_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_5_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_5_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_address0;
        else 
            INTTTWiddleRAM_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_5_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_5_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_5_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_5_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_5_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_ce0;
        else 
            INTTTWiddleRAM_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_5_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_5_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_5_we0;
        else 
            INTTTWiddleRAM_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_6_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_6_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_6_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_6_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_6_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_address0;
        else 
            INTTTWiddleRAM_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_6_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_6_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_6_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_6_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_6_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_ce0;
        else 
            INTTTWiddleRAM_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_6_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_6_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_6_we0;
        else 
            INTTTWiddleRAM_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_7_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_7_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_7_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_7_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_7_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_address0;
        else 
            INTTTWiddleRAM_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_7_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_7_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_7_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_7_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_7_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_ce0;
        else 
            INTTTWiddleRAM_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_7_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_7_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_7_we0;
        else 
            INTTTWiddleRAM_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_8_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_8_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_8_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_8_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_8_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_address0;
        else 
            INTTTWiddleRAM_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_8_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_8_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_8_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_8_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_8_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_ce0;
        else 
            INTTTWiddleRAM_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_8_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_8_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_8_we0;
        else 
            INTTTWiddleRAM_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_9_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_9_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_9_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_9_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_9_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_address0;
        else 
            INTTTWiddleRAM_9_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_9_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_9_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_9_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_9_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_9_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_ce0;
        else 
            INTTTWiddleRAM_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_9_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_9_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_9_we0;
        else 
            INTTTWiddleRAM_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_address0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_address0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_address0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_address0;
        else 
            INTTTWiddleRAM_address0 <= "XXXXXXX";
        end if; 
    end process;


    INTTTWiddleRAM_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_ce0, grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_ce0, ap_CS_fsm_state25, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            INTTTWiddleRAM_ce0 <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_INTTTWiddleRAM_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_ce0;
        else 
            INTTTWiddleRAM_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    INTTTWiddleRAM_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            INTTTWiddleRAM_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_INTTTWiddleRAM_we0;
        else 
            INTTTWiddleRAM_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_10_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_10_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_10_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_10_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_10_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_address0;
        else 
            NTTTWiddleRAM_10_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_10_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_10_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_10_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_10_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_10_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_ce0;
        else 
            NTTTWiddleRAM_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_10_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_10_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_10_we0;
        else 
            NTTTWiddleRAM_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_11_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_11_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_11_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_11_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_11_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_address0;
        else 
            NTTTWiddleRAM_11_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_11_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_11_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_11_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_11_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_11_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_ce0;
        else 
            NTTTWiddleRAM_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_11_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_11_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_11_we0;
        else 
            NTTTWiddleRAM_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_12_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_12_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_12_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_12_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_12_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_address0;
        else 
            NTTTWiddleRAM_12_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_12_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_12_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_12_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_12_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_12_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_ce0;
        else 
            NTTTWiddleRAM_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_12_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_12_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_12_we0;
        else 
            NTTTWiddleRAM_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_13_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_13_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_13_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_13_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_13_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_address0;
        else 
            NTTTWiddleRAM_13_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_13_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_13_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_13_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_13_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_13_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_ce0;
        else 
            NTTTWiddleRAM_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_13_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_13_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_13_we0;
        else 
            NTTTWiddleRAM_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_14_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_14_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_14_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_14_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_14_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_address0;
        else 
            NTTTWiddleRAM_14_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_14_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_14_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_14_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_14_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_14_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_ce0;
        else 
            NTTTWiddleRAM_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_14_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_14_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_14_we0;
        else 
            NTTTWiddleRAM_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_15_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_15_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_15_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_15_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_15_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_address0;
        else 
            NTTTWiddleRAM_15_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_15_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_15_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_15_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_15_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_15_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_ce0;
        else 
            NTTTWiddleRAM_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_15_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_15_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_15_we0;
        else 
            NTTTWiddleRAM_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_1_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_1_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_1_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_1_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_1_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_address0;
        else 
            NTTTWiddleRAM_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_1_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_1_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_1_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_1_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_1_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_ce0;
        else 
            NTTTWiddleRAM_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_1_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_1_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_1_we0;
        else 
            NTTTWiddleRAM_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_2_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_2_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_2_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_2_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_2_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_address0;
        else 
            NTTTWiddleRAM_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_2_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_2_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_2_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_2_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_2_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_ce0;
        else 
            NTTTWiddleRAM_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_2_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_2_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_2_we0;
        else 
            NTTTWiddleRAM_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_3_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_3_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_3_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_3_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_3_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_address0;
        else 
            NTTTWiddleRAM_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_3_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_3_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_3_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_3_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_3_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_ce0;
        else 
            NTTTWiddleRAM_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_3_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_3_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_3_we0;
        else 
            NTTTWiddleRAM_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_4_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_4_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_4_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_4_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_4_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_address0;
        else 
            NTTTWiddleRAM_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_4_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_4_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_4_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_4_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_4_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_ce0;
        else 
            NTTTWiddleRAM_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_4_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_4_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_4_we0;
        else 
            NTTTWiddleRAM_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_5_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_5_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_5_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_5_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_5_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_address0;
        else 
            NTTTWiddleRAM_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_5_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_5_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_5_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_5_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_5_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_ce0;
        else 
            NTTTWiddleRAM_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_5_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_5_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_5_we0;
        else 
            NTTTWiddleRAM_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_6_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_6_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_6_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_6_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_6_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_address0;
        else 
            NTTTWiddleRAM_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_6_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_6_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_6_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_6_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_6_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_ce0;
        else 
            NTTTWiddleRAM_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_6_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_6_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_6_we0;
        else 
            NTTTWiddleRAM_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_7_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_7_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_7_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_7_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_7_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_address0;
        else 
            NTTTWiddleRAM_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_7_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_7_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_7_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_7_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_7_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_ce0;
        else 
            NTTTWiddleRAM_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_7_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_7_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_7_we0;
        else 
            NTTTWiddleRAM_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_8_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_8_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_8_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_8_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_8_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_address0;
        else 
            NTTTWiddleRAM_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_8_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_8_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_8_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_8_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_8_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_ce0;
        else 
            NTTTWiddleRAM_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_8_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_8_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_8_we0;
        else 
            NTTTWiddleRAM_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_9_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_9_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_9_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_9_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_9_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_address0;
        else 
            NTTTWiddleRAM_9_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_9_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_9_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_9_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_9_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_9_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_ce0;
        else 
            NTTTWiddleRAM_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_9_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_9_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_9_we0;
        else 
            NTTTWiddleRAM_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_address0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_address0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_address0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_address0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_address0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_address0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_address0;
        else 
            NTTTWiddleRAM_address0 <= "XXXXXXX";
        end if; 
    end process;


    NTTTWiddleRAM_ce0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_ce0, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_ce0, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            NTTTWiddleRAM_ce0 <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_NTTTWiddleRAM_ce0;
        elsif (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_ce0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_ce0;
        else 
            NTTTWiddleRAM_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NTTTWiddleRAM_we0_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_we0, ap_CS_fsm_state48)
    begin
        if (((ap_const_lv32_7 = OP_read_reg_1707) and (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            NTTTWiddleRAM_we0 <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_NTTTWiddleRAM_we0;
        else 
            NTTTWiddleRAM_we0 <= ap_const_logic_0;
        end if; 
    end process;

    OP_read_read_fu_480_p2 <= OP;
    add_ln119_fu_1692_p2 <= std_logic_vector(signed(sext_ln119_reg_1833) + signed(i_reg_503));
    add_ln153_fu_1569_p2 <= std_logic_vector(signed(sext_ln153_reg_1779) + signed(i_9_reg_492));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_done)
    begin
        if ((grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state26_blk_assign_proc : process(grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_done)
    begin
        if ((grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_done)
    begin
        if ((grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state48_blk_assign_proc : process(ap_block_state48_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state48_on_subcall_done)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state49_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_done, grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_done)
    begin
                ap_block_state2_on_subcall_done <= (((grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_done = ap_const_logic_0) and (ap_const_lv32_3 = OP_read_reg_1707)) or ((grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_done = ap_const_logic_0) and (ap_const_lv32_4 = OP_read_reg_1707)));
    end process;


    ap_block_state48_on_subcall_done_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_done, grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_done, grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_done, grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_done, grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_done, grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_done)
    begin
                ap_block_state48_on_subcall_done <= (((ap_const_lv32_5 = OP_read_reg_1707) and (grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_done = ap_const_logic_0)) or ((ap_const_lv32_6 = OP_read_reg_1707) and (grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_done = ap_const_logic_0)) or ((ap_const_lv32_7 = OP_read_reg_1707) and (grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_done = ap_const_logic_0)) or ((ap_const_lv32_0 = OP_read_reg_1707) and (grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_done = ap_const_logic_0)) or ((ap_const_lv32_1 = OP_read_reg_1707) and (grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_done = ap_const_logic_0)) or ((ap_const_lv32_2 = OP_read_reg_1707) and (grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(OP_read_reg_1707, grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_done, grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_done)
    begin
                ap_block_state4_on_subcall_done <= (((grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_done = ap_const_logic_0) and (ap_const_lv32_3 = OP_read_reg_1707)) or ((grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_done = ap_const_logic_0) and (ap_const_lv32_4 = OP_read_reg_1707)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    empty_fu_1431_p1 <= RAMSel(1 - 1 downto 0);
    grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_start <= grp_Crypto_Pipeline_INTT_PERMUTE_LOOP_fu_1137_ap_start_reg;
    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_start <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_ap_start_reg;
    grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_start <= grp_Crypto_Pipeline_MUL_INV_LOOP_fu_1243_ap_start_reg;
    grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_start <= grp_Crypto_Pipeline_NTT_PERMUTE_LOOP_fu_1190_ap_start_reg;
    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_start <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_ap_start_reg;
    grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_start <= grp_Crypto_Pipeline_PERMUTE_LOOP1_fu_514_ap_start_reg;
    grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_start <= grp_Crypto_Pipeline_PERMUTE_LOOP_fu_615_ap_start_reg;
    grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_start <= grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_716_ap_start_reg;
    grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_start <= grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_785_ap_start_reg;
    grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_start <= grp_Crypto_Pipeline_READ_DATA_LOOP_fu_995_ap_start_reg;
    grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_start <= grp_Crypto_Pipeline_VITIS_LOOP_79_1_fu_854_ap_start_reg;
    grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_start <= grp_Crypto_Pipeline_WRITE_DATA_LOOP_fu_1066_ap_start_reg;
    grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_start <= grp_Crypto_Pipeline_WRITE_TWIDDLE_LOOP_fu_923_ap_start_reg;

    grp_MUL_MOD_2_fu_1861_MOD_INDEX_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din3, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din3, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_MUL_MOD_2_fu_1861_MOD_INDEX <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_MUL_MOD_2_fu_1861_MOD_INDEX <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din3;
        else 
            grp_MUL_MOD_2_fu_1861_MOD_INDEX <= "XX";
        end if; 
    end process;


    grp_MUL_MOD_2_fu_1861_input1_val_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din1, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_MUL_MOD_2_fu_1861_input1_val <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_MUL_MOD_2_fu_1861_input1_val <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din1;
        else 
            grp_MUL_MOD_2_fu_1861_input1_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_MUL_MOD_2_fu_1861_input2_val_assign_proc : process(grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din2, grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din2, ap_CS_fsm_state25, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_MUL_MOD_2_fu_1861_input2_val <= grp_Crypto_Pipeline_NTT_PE_LOOP_fu_1343_grp_MUL_MOD_2_fu_1861_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_MUL_MOD_2_fu_1861_input2_val <= grp_Crypto_Pipeline_INTT_PE_LOOP_fu_1282_grp_MUL_MOD_2_fu_1861_p_din2;
        else 
            grp_MUL_MOD_2_fu_1861_input2_val <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1404_p4_assign_proc : process(ap_CS_fsm_state1, OP_read_read_fu_480_p2, ap_CS_fsm_state4, OP_read_reg_1707, trunc_ln11_fu_1425_p1, trunc_ln11_reg_1711)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_3 = OP_read_reg_1707)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv32_4 = OP_read_reg_1707)))) then 
            grp_fu_1404_p4 <= trunc_ln11_reg_1711;
        elsif ((((ap_const_lv32_0 = OP_read_read_fu_480_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_lv32_1 = OP_read_read_fu_480_p2) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_1404_p4 <= trunc_ln11_fu_1425_p1;
        else 
            grp_fu_1404_p4 <= "XX";
        end if; 
    end process;


    grp_fu_1458_ap_start_assign_proc : process(ap_CS_fsm_state5, icmp_ln148_fu_1452_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln148_fu_1452_p2 = ap_const_lv1_1))) then 
            grp_fu_1458_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1458_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1458_p0 <= ap_const_lv32_1000(15 - 1 downto 0);

    grp_fu_1593_ap_start_assign_proc : process(ap_CS_fsm_state27, icmp_ln114_fu_1587_p2)
    begin
        if (((icmp_ln114_fu_1587_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1593_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1593_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1593_p0 <= ap_const_lv32_1000(15 - 1 downto 0);
    h_4_fu_1697_p0 <= h_fu_470;
    h_4_fu_1697_p2 <= std_logic_vector(shift_left(unsigned(h_4_fu_1697_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    h_5_fu_1574_p0 <= h_1_fu_466;
    h_5_fu_1574_p2 <= std_logic_vector(shift_left(unsigned(h_5_fu_1574_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    hf_1_fu_1520_p3 <= 
        sub_ln149_1_fu_1501_p2 when (tmp_7_fu_1491_p3(0) = '1') else 
        zext_ln149_1_fu_1516_p1;
    hf_fu_1643_p3 <= 
        sub_ln115_1_fu_1624_p2 when (tmp_fu_1614_p3(0) = '1') else 
        zext_ln115_1_fu_1639_p1;
    icmp_ln114_fu_1587_p0 <= h_fu_470;
    icmp_ln114_fu_1587_p2 <= "1" when (signed(icmp_ln114_fu_1587_p0) < signed(ap_const_lv32_1001)) else "0";
    icmp_ln119_fu_1676_p2 <= "1" when (signed(tmp_8_fu_1666_p4) < signed(ap_const_lv52_1)) else "0";
    icmp_ln148_fu_1452_p0 <= h_1_fu_466;
    icmp_ln148_fu_1452_p2 <= "1" when (signed(icmp_ln148_fu_1452_p0) < signed(ap_const_lv32_1001)) else "0";
    icmp_ln153_fu_1553_p2 <= "1" when (signed(tmp_9_fu_1543_p4) < signed(ap_const_lv52_1)) else "0";
    lshr_ln115_2_fu_1630_p1 <= h_fu_470;
    lshr_ln115_2_fu_1630_p4 <= lshr_ln115_2_fu_1630_p1(31 downto 1);
    lshr_ln149_2_fu_1507_p1 <= h_1_fu_466;
    lshr_ln149_2_fu_1507_p4 <= lshr_ln149_2_fu_1507_p1(31 downto 1);
    sext_ln119_fu_1659_p0 <= h_fu_470;
        sext_ln119_fu_1659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln119_fu_1659_p0),64));

    sext_ln153_fu_1536_p0 <= h_1_fu_466;
        sext_ln153_fu_1536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln153_fu_1536_p0),64));

    sub_ln115_1_fu_1624_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(zext_ln115_fu_1621_p1));
    sub_ln115_fu_1599_p1 <= h_fu_470;
    sub_ln115_fu_1599_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sub_ln115_fu_1599_p1));
    sub_ln149_1_fu_1501_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(zext_ln149_fu_1498_p1));
    sub_ln149_fu_1476_p1 <= h_1_fu_466;
    sub_ln149_fu_1476_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sub_ln149_fu_1476_p1));
    tmp_7_fu_1491_p1 <= h_1_fu_466;
    tmp_7_fu_1491_p3 <= tmp_7_fu_1491_p1(31 downto 31);
    tmp_8_fu_1666_p4 <= i_reg_503(63 downto 12);
    tmp_9_fu_1543_p4 <= i_9_reg_492(63 downto 12);
    tmp_fu_1614_p1 <= h_fu_470;
    tmp_fu_1614_p3 <= tmp_fu_1614_p1(31 downto 31);
    trunc_ln119_1_fu_1655_p1 <= hf_fu_1643_p3(12 - 1 downto 0);
    trunc_ln119_2_fu_1682_p1 <= i_reg_503(12 - 1 downto 0);
    trunc_ln119_fu_1651_p1 <= grp_fu_1593_p2(11 - 1 downto 0);
    trunc_ln11_fu_1425_p1 <= ModIndex(2 - 1 downto 0);
    trunc_ln124_fu_1687_p1 <= i_reg_503(4 - 1 downto 0);
    trunc_ln125_fu_1662_p1 <= hf_fu_1643_p3(4 - 1 downto 0);
    trunc_ln153_1_fu_1532_p1 <= hf_1_fu_1520_p3(12 - 1 downto 0);
    trunc_ln153_2_fu_1559_p1 <= i_9_reg_492(12 - 1 downto 0);
    trunc_ln153_fu_1528_p1 <= grp_fu_1458_p2(11 - 1 downto 0);
    trunc_ln158_fu_1564_p1 <= i_9_reg_492(4 - 1 downto 0);
    trunc_ln159_fu_1539_p1 <= hf_1_fu_1520_p3(4 - 1 downto 0);
    zext_ln115_1_fu_1639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln115_2_fu_1630_p4),32));
    zext_ln115_fu_1621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln115_1_reg_1813),32));
    zext_ln149_1_fu_1516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln149_2_fu_1507_p4),32));
    zext_ln149_fu_1498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln149_1_reg_1759),32));
end behav;
