Classic Timing Analyzer report for VendSoft
Wed Mar 13 21:00:00 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
  7. Clock Setup: 'CLOCK_50'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
 10. Clock Hold: 'CLOCK_50'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Ignored Timing Assignments
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                  ; To                                                                                                         ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 8.926 ns                         ; KEY[0]                                                                                                ; key_test:sw|key_scan[5]                                                                                    ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 7.572 ns                         ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]                                ; HEX1[4]                                                                                                    ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 2.612 ns                         ; altera_internal_jtag~TDO                                                                              ; altera_reserved_tdo                                                                                        ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 1.400 ns                         ; DRAM_DQ[15]                                                                                           ; system0:u0|sdram:the_sdram|za_data[15]                                                                     ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1' ; -4.198 ns ; 100.00 MHz ( period = 10.000 ns ) ; 54.36 MHz ( period = 18.396 ns ) ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2]                                                    ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 131          ;
; Clock Setup: 'CLOCK_50'                                     ; 0.974 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                 ; N/A       ; None                              ; 135.91 MHz ( period = 7.358 ns ) ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                      ; sld_hub:sld_hub_inst|tdo                                                                                   ; altera_internal_jtag~TCKUTAP                 ; altera_internal_jtag~TCKUTAP                 ; 0            ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'  ; -0.643 ns ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5]                                               ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 13           ;
; Clock Hold: 'CLOCK_50'                                      ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                   ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                        ; CLOCK_50                                     ; CLOCK_50                                     ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                  ;                                                                                                       ;                                                                                                            ;                                              ;                                              ; 144          ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                      ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+
; Option                                                              ; Setting            ; From                   ; To                      ; Entity Name     ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+
; Device Name                                                         ; EP2C35F672C6       ;                        ;                         ;                 ;
; Timing Models                                                       ; Final              ;                        ;                         ;                 ;
; Default hold multicycle                                             ; Same as Multicycle ;                        ;                         ;                 ;
; Cut paths between unrelated clock domains                           ; On                 ;                        ;                         ;                 ;
; Cut off read during write signal paths                              ; On                 ;                        ;                         ;                 ;
; Cut off feedback from I/O pins                                      ; On                 ;                        ;                         ;                 ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                        ;                         ;                 ;
; Ignore Clock Settings                                               ; Off                ;                        ;                         ;                 ;
; Analyze latches as synchronous elements                             ; On                 ;                        ;                         ;                 ;
; Enable Recovery/Removal analysis                                    ; Off                ;                        ;                         ;                 ;
; Enable Clock Latency                                                ; Off                ;                        ;                         ;                 ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                        ;                         ;                 ;
; Minimum Core Junction Temperature                                   ; 0                  ;                        ;                         ;                 ;
; Maximum Core Junction Temperature                                   ; 85                 ;                        ;                         ;                 ;
; Number of source nodes to report per destination node               ; 10                 ;                        ;                         ;                 ;
; Number of destination nodes to report                               ; 10                 ;                        ;                         ;                 ;
; Number of paths to report                                           ; 200                ;                        ;                         ;                 ;
; Report Minimum Timing Checks                                        ; Off                ;                        ;                         ;                 ;
; Use Fast Timing Models                                              ; Off                ;                        ;                         ;                 ;
; Report IO Paths Separately                                          ; Off                ;                        ;                         ;                 ;
; Perform Multicorner Analysis                                        ; On                 ;                        ;                         ;                 ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                        ;                         ;                 ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                        ;                         ;                 ;
; Output I/O Timing Endpoint                                          ; Near End           ;                        ;                         ;                 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[10]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[11]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[12]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[13]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[14]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[15]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[16]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[17]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[18]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[19]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[1]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[20]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[21]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[22]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[2]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[3]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[4]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[5]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[6]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[7]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[8]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[9]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[0] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[1] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[0]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[10] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[11] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[12] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[13] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[14] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[15] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[1]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[2]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[3]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[4]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[5]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[6]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[7]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[8]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[9]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[10]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[11]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[12]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[13]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[14]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[15]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[16]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[17]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[18]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[19]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[1]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[20]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[21]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[22]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[2]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[3]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[4]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[5]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[6]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[7]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[8]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[9]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[0] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[1] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[0]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[10] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[11] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[12] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[13] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[14] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[15] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[1]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[2]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[3]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[4]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[5]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[6]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[7]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[8]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[9]  ; *                       ; system0_clock_1 ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                               ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 1                   ; -5.358 ns ;              ;
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.358 ns ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                 ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                        ; To                                                                                                                                ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -4.198 ns                               ; 54.36 MHz ( period = 18.396 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2]                                                                                          ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.928 ns                 ; 2.270 ns                ;
; -4.087 ns                               ; 55.02 MHz ( period = 18.174 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[26]                                                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[26]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.939 ns                 ; 2.148 ns                ;
; -4.033 ns                               ; 55.35 MHz ( period = 18.066 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[19]                                                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[19]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -2.030 ns                 ; 2.003 ns                ;
; -3.931 ns                               ; 55.98 MHz ( period = 17.862 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[18]                                                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[18]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.890 ns                 ; 2.041 ns                ;
; -3.885 ns                               ; 56.27 MHz ( period = 17.770 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[25]                                                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[25]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.913 ns                 ; 1.972 ns                ;
; -3.884 ns                               ; 56.28 MHz ( period = 17.768 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[16]                                                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[16]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.913 ns                 ; 1.971 ns                ;
; -3.764 ns                               ; 57.05 MHz ( period = 17.528 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[1]                                                                                          ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.931 ns                 ; 1.833 ns                ;
; -3.738 ns                               ; 57.22 MHz ( period = 17.476 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[20]                                                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[20]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.922 ns                 ; 1.816 ns                ;
; -3.734 ns                               ; 57.25 MHz ( period = 17.468 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[9]                                                                                          ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.918 ns                 ; 1.816 ns                ;
; -3.732 ns                               ; 57.26 MHz ( period = 17.464 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[8]                                                                                          ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.919 ns                 ; 1.813 ns                ;
; -3.724 ns                               ; 57.31 MHz ( period = 17.448 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[21]                                                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[21]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.912 ns                 ; 1.812 ns                ;
; -3.714 ns                               ; 57.38 MHz ( period = 17.428 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[17]                                                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[17]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.907 ns                 ; 1.807 ns                ;
; -3.711 ns                               ; 57.40 MHz ( period = 17.422 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[28]                                                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[28]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.899 ns                 ; 1.812 ns                ;
; -3.709 ns                               ; 57.41 MHz ( period = 17.418 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[29]                                                                                         ; system0:u0|cpu:the_cpu|A_slow_inst_result[29]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.908 ns                 ; 1.801 ns                ;
; -3.624 ns                               ; 57.98 MHz ( period = 17.248 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[0]                                                                                          ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.930 ns                 ; 1.694 ns                ;
; -3.618 ns                               ; 58.02 MHz ( period = 17.236 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2]                                                                                          ; system0:u0|cpu:the_cpu|d_readdata_d1[2]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.927 ns                 ; 1.691 ns                ;
; -3.605 ns                               ; 58.11 MHz ( period = 17.210 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[4]                                                                                          ; system0:u0|cpu:the_cpu|A_slow_inst_result[4]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.921 ns                 ; 1.684 ns                ;
; -3.593 ns                               ; 58.19 MHz ( period = 17.186 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5]                                                                                          ; system0:u0|cpu:the_cpu|A_slow_inst_result[5]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.913 ns                 ; 1.680 ns                ;
; -3.553 ns                               ; 58.46 MHz ( period = 17.106 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[26]                                                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[26]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.939 ns                 ; 1.614 ns                ;
; -3.396 ns                               ; 59.55 MHz ( period = 16.792 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[18]                                                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[18]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.890 ns                 ; 1.506 ns                ;
; -3.358 ns                               ; 59.82 MHz ( period = 16.716 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[1]                                                                                          ; system0:u0|cpu:the_cpu|d_readdata_d1[1]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.931 ns                 ; 1.427 ns                ;
; -3.354 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[25]                                                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[25]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.913 ns                 ; 1.441 ns                ;
; -3.354 ns                               ; 59.85 MHz ( period = 16.708 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[16]                                                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[16]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.913 ns                 ; 1.441 ns                ;
; -3.312 ns                               ; 60.15 MHz ( period = 16.624 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[19]                                                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[19]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -2.030 ns                 ; 1.282 ns                ;
; -3.231 ns                               ; 60.75 MHz ( period = 16.462 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[0]                                                                                          ; system0:u0|cpu:the_cpu|d_readdata_d1[0]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.930 ns                 ; 1.301 ns                ;
; -3.204 ns                               ; 60.95 MHz ( period = 16.408 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[4]                                                                                          ; system0:u0|cpu:the_cpu|d_readdata_d1[4]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.921 ns                 ; 1.283 ns                ;
; -3.203 ns                               ; 60.95 MHz ( period = 16.406 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[9]                                                                                          ; system0:u0|cpu:the_cpu|d_readdata_d1[9]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.918 ns                 ; 1.285 ns                ;
; -3.202 ns                               ; 60.96 MHz ( period = 16.404 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[20]                                                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[20]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.922 ns                 ; 1.280 ns                ;
; -3.201 ns                               ; 60.97 MHz ( period = 16.402 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[8]                                                                                          ; system0:u0|cpu:the_cpu|d_readdata_d1[8]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.919 ns                 ; 1.282 ns                ;
; -3.195 ns                               ; 61.01 MHz ( period = 16.390 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5]                                                                                          ; system0:u0|cpu:the_cpu|d_readdata_d1[5]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.913 ns                 ; 1.282 ns                ;
; -3.195 ns                               ; 61.01 MHz ( period = 16.390 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[21]                                                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[21]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.912 ns                 ; 1.283 ns                ;
; -3.182 ns                               ; 61.11 MHz ( period = 16.364 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[28]                                                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[28]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.899 ns                 ; 1.283 ns                ;
; -3.180 ns                               ; 61.12 MHz ( period = 16.360 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[17]                                                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[17]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.907 ns                 ; 1.273 ns                ;
; -3.176 ns                               ; 61.15 MHz ( period = 16.352 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[29]                                                                                         ; system0:u0|cpu:the_cpu|d_readdata_d1[29]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.908 ns                 ; 1.268 ns                ;
; -1.316 ns                               ; 88.37 MHz ( period = 11.316 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[1]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[2]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 11.102 ns               ;
; -1.263 ns                               ; 88.79 MHz ( period = 11.263 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[1]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[0]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 11.050 ns               ;
; -1.254 ns                               ; 88.86 MHz ( period = 11.254 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[2]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[2]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 11.041 ns               ;
; -1.201 ns                               ; 89.28 MHz ( period = 11.201 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[2]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[0]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 10.989 ns               ;
; -1.171 ns                               ; 89.52 MHz ( period = 11.171 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[3]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[2]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 10.958 ns               ;
; -1.118 ns                               ; 89.94 MHz ( period = 11.118 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[3]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[0]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 10.906 ns               ;
; -1.027 ns                               ; 90.69 MHz ( period = 11.027 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[1]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[1]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.791 ns                  ; 10.818 ns               ;
; -0.965 ns                               ; 91.20 MHz ( period = 10.965 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[2]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[1]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 10.757 ns               ;
; -0.882 ns                               ; 91.89 MHz ( period = 10.882 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[3]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[1]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 10.674 ns               ;
; -0.880 ns                               ; 91.91 MHz ( period = 10.880 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[1]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[2]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.782 ns                  ; 10.662 ns               ;
; -0.827 ns                               ; 92.36 MHz ( period = 10.827 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[1]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[0]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.610 ns               ;
; -0.779 ns                               ; 92.77 MHz ( period = 10.779 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[2]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[2]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.782 ns                  ; 10.561 ns               ;
; -0.733 ns                               ; 93.17 MHz ( period = 10.733 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[1]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[3]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 10.520 ns               ;
; -0.726 ns                               ; 93.23 MHz ( period = 10.726 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[2]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[0]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.509 ns               ;
; -0.725 ns                               ; 93.24 MHz ( period = 10.725 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[4]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[2]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 10.512 ns               ;
; -0.672 ns                               ; 93.70 MHz ( period = 10.672 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[4]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[0]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 10.460 ns               ;
; -0.671 ns                               ; 93.71 MHz ( period = 10.671 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[2]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[3]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 10.459 ns               ;
; -0.591 ns                               ; 94.42 MHz ( period = 10.591 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[1]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[1]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 10.378 ns               ;
; -0.588 ns                               ; 94.45 MHz ( period = 10.588 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[3]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[3]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 10.376 ns               ;
; -0.551 ns                               ; 94.78 MHz ( period = 10.551 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 10.344 ns               ;
; -0.518 ns                               ; 95.08 MHz ( period = 10.518 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 10.311 ns               ;
; -0.490 ns                               ; 95.33 MHz ( period = 10.490 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[2]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[1]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 10.277 ns               ;
; -0.436 ns                               ; 95.82 MHz ( period = 10.436 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[4]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[1]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 10.228 ns               ;
; -0.417 ns                               ; 96.00 MHz ( period = 10.417 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 10.210 ns               ;
; -0.390 ns                               ; 96.25 MHz ( period = 10.390 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 10.184 ns               ;
; -0.382 ns                               ; 96.32 MHz ( period = 10.382 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[24]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 10.174 ns               ;
; -0.357 ns                               ; 96.55 MHz ( period = 10.357 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 10.151 ns               ;
; -0.343 ns                               ; 96.68 MHz ( period = 10.343 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 10.135 ns               ;
; -0.306 ns                               ; 97.03 MHz ( period = 10.306 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 10.102 ns               ;
; -0.297 ns                               ; 97.12 MHz ( period = 10.297 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[1]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[3]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.080 ns               ;
; -0.291 ns                               ; 97.17 MHz ( period = 10.291 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 10.084 ns               ;
; -0.270 ns                               ; 97.37 MHz ( period = 10.270 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 10.066 ns               ;
; -0.264 ns                               ; 97.43 MHz ( period = 10.264 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 10.078 ns               ;
; -0.256 ns                               ; 97.50 MHz ( period = 10.256 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 10.050 ns               ;
; -0.253 ns                               ; 97.53 MHz ( period = 10.253 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 10.047 ns               ;
; -0.235 ns                               ; 97.70 MHz ( period = 10.235 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[7]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 10.031 ns               ;
; -0.229 ns                               ; 97.76 MHz ( period = 10.229 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 10.021 ns               ;
; -0.228 ns                               ; 97.77 MHz ( period = 10.228 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 10.042 ns               ;
; -0.224 ns                               ; 97.81 MHz ( period = 10.224 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 10.010 ns               ;
; -0.221 ns                               ; 97.84 MHz ( period = 10.221 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[24]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 10.014 ns               ;
; -0.220 ns                               ; 97.85 MHz ( period = 10.220 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 10.014 ns               ;
; -0.196 ns                               ; 98.08 MHz ( period = 10.196 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[2]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[3]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.979 ns                ;
; -0.193 ns                               ; 98.11 MHz ( period = 10.193 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[7]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 10.007 ns               ;
; -0.191 ns                               ; 98.13 MHz ( period = 10.191 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 9.977 ns                ;
; -0.182 ns                               ; 98.21 MHz ( period = 10.182 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.804 ns                  ; 9.986 ns                ;
; -0.182 ns                               ; 98.21 MHz ( period = 10.182 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 9.975 ns                ;
; -0.181 ns                               ; 98.22 MHz ( period = 10.181 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[11]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.790 ns                  ; 9.971 ns                ;
; -0.171 ns                               ; 98.32 MHz ( period = 10.171 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 9.967 ns                ;
; -0.162 ns                               ; 98.41 MHz ( period = 10.162 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.791 ns                  ; 9.953 ns                ;
; -0.149 ns                               ; 98.53 MHz ( period = 10.149 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.804 ns                  ; 9.953 ns                ;
; -0.142 ns                               ; 98.60 MHz ( period = 10.142 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[4]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[3]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 9.930 ns                ;
; -0.137 ns                               ; 98.65 MHz ( period = 10.137 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[5]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.803 ns                  ; 9.940 ns                ;
; -0.137 ns                               ; 98.65 MHz ( period = 10.137 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[4]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.803 ns                  ; 9.940 ns                ;
; -0.137 ns                               ; 98.65 MHz ( period = 10.137 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[2]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.803 ns                  ; 9.940 ns                ;
; -0.130 ns                               ; 98.72 MHz ( period = 10.130 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.924 ns                ;
; -0.129 ns                               ; 98.73 MHz ( period = 10.129 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.814 ns                  ; 9.943 ns                ;
; -0.123 ns                               ; 98.78 MHz ( period = 10.123 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 9.915 ns                ;
; -0.122 ns                               ; 98.79 MHz ( period = 10.122 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[7]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 9.914 ns                ;
; -0.122 ns                               ; 98.79 MHz ( period = 10.122 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[2]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 9.914 ns                ;
; -0.122 ns                               ; 98.79 MHz ( period = 10.122 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[1]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 9.914 ns                ;
; -0.119 ns                               ; 98.82 MHz ( period = 10.119 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.913 ns                ;
; -0.117 ns                               ; 98.84 MHz ( period = 10.117 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[15]                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.883 ns                ;
; -0.117 ns                               ; 98.84 MHz ( period = 10.117 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[14]                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.883 ns                ;
; -0.117 ns                               ; 98.84 MHz ( period = 10.117 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[11]                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.883 ns                ;
; -0.117 ns                               ; 98.84 MHz ( period = 10.117 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[7]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.883 ns                ;
; -0.117 ns                               ; 98.84 MHz ( period = 10.117 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[1]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.883 ns                ;
; -0.117 ns                               ; 98.84 MHz ( period = 10.117 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[9]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.883 ns                ;
; -0.117 ns                               ; 98.84 MHz ( period = 10.117 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[8]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.883 ns                ;
; -0.117 ns                               ; 98.84 MHz ( period = 10.117 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[2]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.883 ns                ;
; -0.109 ns                               ; 98.92 MHz ( period = 10.109 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[4]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.894 ns                ;
; -0.109 ns                               ; 98.92 MHz ( period = 10.109 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[3]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.894 ns                ;
; -0.109 ns                               ; 98.92 MHz ( period = 10.109 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[5]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.894 ns                ;
; -0.109 ns                               ; 98.92 MHz ( period = 10.109 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[3]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.894 ns                ;
; -0.109 ns                               ; 98.92 MHz ( period = 10.109 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.894 ns                ;
; -0.109 ns                               ; 98.92 MHz ( period = 10.109 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[7]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.894 ns                ;
; -0.106 ns                               ; 98.95 MHz ( period = 10.106 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[12]                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 9.908 ns                ;
; -0.106 ns                               ; 98.95 MHz ( period = 10.106 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[10]                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 9.908 ns                ;
; -0.106 ns                               ; 98.95 MHz ( period = 10.106 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[5]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 9.908 ns                ;
; -0.106 ns                               ; 98.95 MHz ( period = 10.106 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[4]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 9.908 ns                ;
; -0.106 ns                               ; 98.95 MHz ( period = 10.106 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[3]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 9.908 ns                ;
; -0.106 ns                               ; 98.95 MHz ( period = 10.106 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[0]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 9.908 ns                ;
; -0.106 ns                               ; 98.95 MHz ( period = 10.106 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[13]                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.802 ns                  ; 9.908 ns                ;
; -0.104 ns                               ; 98.97 MHz ( period = 10.104 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 9.896 ns                ;
; -0.090 ns                               ; 99.11 MHz ( period = 10.090 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 9.876 ns                ;
; -0.084 ns                               ; 99.17 MHz ( period = 10.084 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[24]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 9.877 ns                ;
; -0.079 ns                               ; 99.22 MHz ( period = 10.079 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 9.871 ns                ;
; -0.068 ns                               ; 99.32 MHz ( period = 10.068 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.863 ns                ;
; -0.068 ns                               ; 99.32 MHz ( period = 10.068 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 9.861 ns                ;
; -0.055 ns                               ; 99.45 MHz ( period = 10.055 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[24]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.840 ns                ;
; -0.055 ns                               ; 99.45 MHz ( period = 10.055 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[1]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.788 ns                  ; 9.843 ns                ;
; -0.049 ns                               ; 99.51 MHz ( period = 10.049 ns )                    ; system0:u0|cpu:the_cpu|d_write                                                                                                              ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 9.845 ns                ;
; -0.048 ns                               ; 99.52 MHz ( period = 10.048 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.804 ns                  ; 9.852 ns                ;
; -0.045 ns                               ; 99.55 MHz ( period = 10.045 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 9.838 ns                ;
; -0.032 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.827 ns                ;
; -0.032 ns                               ; 99.68 MHz ( period = 10.032 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_line[6]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.815 ns                ;
; -0.016 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.801 ns                ;
; -0.013 ns                               ; 99.87 MHz ( period = 10.013 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[24]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.803 ns                  ; 9.816 ns                ;
; 0.003 ns                                ; 100.03 MHz ( period = 9.997 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[7]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.792 ns                ;
; 0.007 ns                                ; 100.07 MHz ( period = 9.993 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.787 ns                ;
; 0.008 ns                                ; 100.08 MHz ( period = 9.992 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[4]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[2]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.782 ns                  ; 9.774 ns                ;
; 0.009 ns                                ; 100.09 MHz ( period = 9.991 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.820 ns                  ; 9.811 ns                ;
; 0.014 ns                                ; 100.14 MHz ( period = 9.986 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.771 ns                ;
; 0.017 ns                                ; 100.17 MHz ( period = 9.983 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|d_readdata_d1[1]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.777 ns                ;
; 0.026 ns                                ; 100.26 MHz ( period = 9.974 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[23]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.803 ns                  ; 9.777 ns                ;
; 0.029 ns                                ; 100.29 MHz ( period = 9.971 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|d_readdata_d1[2]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.765 ns                ;
; 0.036 ns                                ; 100.36 MHz ( period = 9.964 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 9.750 ns                ;
; 0.038 ns                                ; 100.38 MHz ( period = 9.962 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 9.755 ns                ;
; 0.040 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.744 ns                ;
; 0.040 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.744 ns                ;
; 0.040 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.744 ns                ;
; 0.040 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.744 ns                ;
; 0.040 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.744 ns                ;
; 0.040 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.744 ns                ;
; 0.040 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.744 ns                ;
; 0.045 ns                                ; 100.45 MHz ( period = 9.955 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.820 ns                  ; 9.775 ns                ;
; 0.047 ns                                ; 100.47 MHz ( period = 9.953 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.738 ns                ;
; 0.050 ns                                ; 100.50 MHz ( period = 9.950 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|cpu:the_cpu|d_readdata_d1[1]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.744 ns                ;
; 0.057 ns                                ; 100.57 MHz ( period = 9.943 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[21]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 9.736 ns                ;
; 0.061 ns                                ; 100.61 MHz ( period = 9.939 ns )                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[4]                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[0]                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.722 ns                ;
; 0.062 ns                                ; 100.62 MHz ( period = 9.938 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|cpu:the_cpu|d_readdata_d1[2]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.732 ns                ;
; 0.067 ns                                ; 100.67 MHz ( period = 9.933 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.728 ns                ;
; 0.069 ns                                ; 100.69 MHz ( period = 9.931 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 9.724 ns                ;
; 0.073 ns                                ; 100.74 MHz ( period = 9.927 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[11]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.791 ns                  ; 9.718 ns                ;
; 0.078 ns                                ; 100.79 MHz ( period = 9.922 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.804 ns                  ; 9.726 ns                ;
; 0.080 ns                                ; 100.81 MHz ( period = 9.920 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[7]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.820 ns                  ; 9.740 ns                ;
; 0.082 ns                                ; 100.83 MHz ( period = 9.918 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 9.711 ns                ;
; 0.083 ns                                ; 100.84 MHz ( period = 9.917 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[7]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.712 ns                ;
; 0.091 ns                                ; 100.92 MHz ( period = 9.909 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.820 ns                  ; 9.729 ns                ;
; 0.091 ns                                ; 100.92 MHz ( period = 9.909 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.810 ns                  ; 9.719 ns                ;
; 0.092 ns                                ; 100.93 MHz ( period = 9.908 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 9.700 ns                ;
; 0.098 ns                                ; 100.99 MHz ( period = 9.902 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.687 ns                ;
; 0.113 ns                                ; 101.14 MHz ( period = 9.887 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                                                               ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.815 ns                  ; 9.702 ns                ;
; 0.116 ns                                ; 101.17 MHz ( period = 9.884 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|i_readdata_d1[1]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.776 ns                  ; 9.660 ns                ;
; 0.119 ns                                ; 101.20 MHz ( period = 9.881 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[7]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.676 ns                ;
; 0.124 ns                                ; 101.26 MHz ( period = 9.876 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.810 ns                  ; 9.686 ns                ;
; 0.127 ns                                ; 101.29 MHz ( period = 9.873 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[5]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.820 ns                  ; 9.693 ns                ;
; 0.138 ns                                ; 101.40 MHz ( period = 9.862 ns )                    ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.810 ns                  ; 9.672 ns                ;
; 0.139 ns                                ; 101.41 MHz ( period = 9.861 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|d_readdata_d1[0]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.655 ns                ;
; 0.140 ns                                ; 101.42 MHz ( period = 9.860 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.803 ns                  ; 9.663 ns                ;
; 0.142 ns                                ; 101.44 MHz ( period = 9.858 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[12]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.776 ns                  ; 9.634 ns                ;
; 0.144 ns                                ; 101.46 MHz ( period = 9.856 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.820 ns                  ; 9.676 ns                ;
; 0.148 ns                                ; 101.50 MHz ( period = 9.852 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[15]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.637 ns                ;
; 0.149 ns                                ; 101.51 MHz ( period = 9.851 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|cpu:the_cpu|i_readdata_d1[1]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.776 ns                  ; 9.627 ns                ;
; 0.150 ns                                ; 101.52 MHz ( period = 9.850 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.792 ns                  ; 9.642 ns                ;
; 0.151 ns                                ; 101.53 MHz ( period = 9.849 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                                                                      ; system0:u0|cpu:the_cpu|d_readdata_d1[1]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.643 ns                ;
; 0.154 ns                                ; 101.56 MHz ( period = 9.846 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[7]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[7]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.641 ns                ;
; 0.162 ns                                ; 101.65 MHz ( period = 9.838 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[7]                                                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.820 ns                  ; 9.658 ns                ;
; 0.162 ns                                ; 101.65 MHz ( period = 9.838 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 9.646 ns                ;
; 0.162 ns                                ; 101.65 MHz ( period = 9.838 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 9.646 ns                ;
; 0.162 ns                                ; 101.65 MHz ( period = 9.838 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 9.646 ns                ;
; 0.162 ns                                ; 101.65 MHz ( period = 9.838 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 9.646 ns                ;
; 0.162 ns                                ; 101.65 MHz ( period = 9.838 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 9.646 ns                ;
; 0.162 ns                                ; 101.65 MHz ( period = 9.838 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 9.646 ns                ;
; 0.162 ns                                ; 101.65 MHz ( period = 9.838 ns )                    ; system0:u0|cpu:the_cpu|i_read                                                                                                               ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.808 ns                  ; 9.646 ns                ;
; 0.163 ns                                ; 101.66 MHz ( period = 9.837 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                                                                      ; system0:u0|cpu:the_cpu|d_readdata_d1[2]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.631 ns                ;
; 0.165 ns                                ; 101.68 MHz ( period = 9.835 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[7]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.785 ns                  ; 9.620 ns                ;
; 0.172 ns                                ; 101.75 MHz ( period = 9.828 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|cpu:the_cpu|d_readdata_d1[0]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.794 ns                  ; 9.622 ns                ;
; 0.173 ns                                ; 101.76 MHz ( period = 9.827 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[7]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.622 ns                ;
; 0.173 ns                                ; 101.76 MHz ( period = 9.827 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[3]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.622 ns                ;
; 0.173 ns                                ; 101.76 MHz ( period = 9.827 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[1]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.622 ns                ;
; 0.173 ns                                ; 101.76 MHz ( period = 9.827 ns )                    ; system0:u0|cpu:the_cpu|d_read                                                                                                               ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.795 ns                  ; 9.622 ns                ;
; 0.173 ns                                ; 101.76 MHz ( period = 9.827 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.810 ns                  ; 9.637 ns                ;
; 0.175 ns                                ; 101.78 MHz ( period = 9.825 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[15]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[12]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.776 ns                  ; 9.601 ns                ;
; 0.175 ns                                ; 101.78 MHz ( period = 9.825 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                                                                      ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.793 ns                  ; 9.618 ns                ;
; 0.178 ns                                ; 101.81 MHz ( period = 9.822 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[1]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[11]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.603 ns                ;
; 0.180 ns                                ; 101.83 MHz ( period = 9.820 ns )                    ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                                                                       ; system0:u0|cpu:the_cpu|A_slow_inst_result[10]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 9.616 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                             ;                                                                                                                                   ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                         ; From Clock                                   ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.974 ns                                ; None                                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request  ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.176 ns                  ; 1.202 ns                ;
; 0.997 ns                                ; None                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.176 ns                  ; 1.179 ns                ;
; 1.007 ns                                ; None                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request  ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.175 ns                  ; 1.168 ns                ;
; 9.479 ns                                ; 95.05 MHz ( period = 10.521 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.490 ns                 ; 10.011 ns               ;
; 9.686 ns                                ; 96.96 MHz ( period = 10.314 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.480 ns                 ; 9.794 ns                ;
; 9.956 ns                                ; 99.56 MHz ( period = 10.044 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.491 ns                 ; 9.535 ns                ;
; 9.961 ns                                ; 99.61 MHz ( period = 10.039 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.480 ns                 ; 9.519 ns                ;
; 10.377 ns                               ; 103.92 MHz ( period = 9.623 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 9.137 ns                ;
; 10.500 ns                               ; 105.26 MHz ( period = 9.500 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.997 ns                ;
; 10.504 ns                               ; 105.31 MHz ( period = 9.496 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.993 ns                ;
; 10.506 ns                               ; 105.33 MHz ( period = 9.494 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 9.008 ns                ;
; 10.567 ns                               ; 106.01 MHz ( period = 9.433 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.937 ns                ;
; 10.576 ns                               ; 106.11 MHz ( period = 9.424 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.938 ns                ;
; 10.584 ns                               ; 106.20 MHz ( period = 9.416 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.920 ns                ;
; 10.611 ns                               ; 106.51 MHz ( period = 9.389 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.903 ns                ;
; 10.628 ns                               ; 106.70 MHz ( period = 9.372 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.886 ns                ;
; 10.662 ns                               ; 107.09 MHz ( period = 9.338 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.852 ns                ;
; 10.671 ns                               ; 107.19 MHz ( period = 9.329 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.826 ns                ;
; 10.707 ns                               ; 107.61 MHz ( period = 9.293 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.780 ns                ;
; 10.707 ns                               ; 107.61 MHz ( period = 9.293 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.807 ns                ;
; 10.711 ns                               ; 107.65 MHz ( period = 9.289 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.776 ns                ;
; 10.713 ns                               ; 107.68 MHz ( period = 9.287 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.791 ns                ;
; 10.774 ns                               ; 108.39 MHz ( period = 9.226 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.494 ns                 ; 8.720 ns                ;
; 10.783 ns                               ; 108.50 MHz ( period = 9.217 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.721 ns                ;
; 10.793 ns                               ; 108.61 MHz ( period = 9.207 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.721 ns                ;
; 10.818 ns                               ; 108.91 MHz ( period = 9.182 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.686 ns                ;
; 10.835 ns                               ; 109.11 MHz ( period = 9.165 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.669 ns                ;
; 10.854 ns                               ; 109.34 MHz ( period = 9.146 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.661 ns                ;
; 10.859 ns                               ; 109.40 MHz ( period = 9.141 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.645 ns                ;
; 10.869 ns                               ; 109.52 MHz ( period = 9.131 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.635 ns                ;
; 10.878 ns                               ; 109.63 MHz ( period = 9.122 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.609 ns                ;
; 10.906 ns                               ; 109.96 MHz ( period = 9.094 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.591 ns                ;
; 10.914 ns                               ; 110.06 MHz ( period = 9.086 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.590 ns                ;
; 10.948 ns                               ; 110.47 MHz ( period = 9.052 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[5]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.480 ns                 ; 8.532 ns                ;
; 10.977 ns                               ; 110.83 MHz ( period = 9.023 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 8.521 ns                ;
; 10.981 ns                               ; 110.88 MHz ( period = 9.019 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 8.517 ns                ;
; 10.982 ns                               ; 110.89 MHz ( period = 9.018 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.505 ns                ;
; 10.983 ns                               ; 110.90 MHz ( period = 9.017 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.532 ns                ;
; 10.986 ns                               ; 110.94 MHz ( period = 9.014 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.501 ns                ;
; 10.988 ns                               ; 110.96 MHz ( period = 9.012 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.516 ns                ;
; 11.000 ns                               ; 111.11 MHz ( period = 9.000 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.504 ns                ;
; 11.001 ns                               ; 111.12 MHz ( period = 8.999 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.490 ns                 ; 8.489 ns                ;
; 11.001 ns                               ; 111.12 MHz ( period = 8.999 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.496 ns                ;
; 11.003 ns                               ; 111.15 MHz ( period = 8.997 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[4]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.773 ns                 ; 8.770 ns                ;
; 11.003 ns                               ; 111.15 MHz ( period = 8.997 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[5]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.773 ns                 ; 8.770 ns                ;
; 11.003 ns                               ; 111.15 MHz ( period = 8.997 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[2]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.773 ns                 ; 8.770 ns                ;
; 11.003 ns                               ; 111.15 MHz ( period = 8.997 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[3]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.773 ns                 ; 8.770 ns                ;
; 11.003 ns                               ; 111.15 MHz ( period = 8.997 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.773 ns                 ; 8.770 ns                ;
; 11.003 ns                               ; 111.15 MHz ( period = 8.997 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[0]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.773 ns                 ; 8.770 ns                ;
; 11.004 ns                               ; 111.16 MHz ( period = 8.996 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.490 ns                 ; 8.486 ns                ;
; 11.006 ns                               ; 111.19 MHz ( period = 8.994 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.498 ns                ;
; 11.028 ns                               ; 111.46 MHz ( period = 8.972 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.486 ns                ;
; 11.044 ns                               ; 111.66 MHz ( period = 8.956 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 8.461 ns                ;
; 11.049 ns                               ; 111.72 MHz ( period = 8.951 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.494 ns                 ; 8.445 ns                ;
; 11.053 ns                               ; 111.77 MHz ( period = 8.947 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.462 ns                ;
; 11.058 ns                               ; 111.83 MHz ( period = 8.942 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.446 ns                ;
; 11.058 ns                               ; 111.83 MHz ( period = 8.942 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.439 ns                ;
; 11.088 ns                               ; 112.21 MHz ( period = 8.912 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.427 ns                ;
; 11.093 ns                               ; 112.27 MHz ( period = 8.907 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.411 ns                ;
; 11.096 ns                               ; 112.31 MHz ( period = 8.904 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.418 ns                ;
; 11.100 ns                               ; 112.36 MHz ( period = 8.900 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.397 ns                ;
; 11.105 ns                               ; 112.42 MHz ( period = 8.895 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.410 ns                ;
; 11.110 ns                               ; 112.49 MHz ( period = 8.890 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.394 ns                ;
; 11.113 ns                               ; 112.52 MHz ( period = 8.887 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.374 ns                ;
; 11.127 ns                               ; 112.70 MHz ( period = 8.873 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.370 ns                ;
; 11.139 ns                               ; 112.85 MHz ( period = 8.861 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.376 ns                ;
; 11.144 ns                               ; 112.92 MHz ( period = 8.856 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.360 ns                ;
; 11.148 ns                               ; 112.97 MHz ( period = 8.852 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 8.350 ns                ;
; 11.153 ns                               ; 113.03 MHz ( period = 8.847 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.334 ns                ;
; 11.172 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_dqm[1]                                                                   ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.776 ns                 ; 8.604 ns                ;
; 11.172 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[11]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.776 ns                 ; 8.604 ns                ;
; 11.172 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[6]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.776 ns                 ; 8.604 ns                ;
; 11.172 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[9]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.776 ns                 ; 8.604 ns                ;
; 11.172 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.776 ns                 ; 8.604 ns                ;
; 11.172 ns                               ; 113.28 MHz ( period = 8.828 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[10]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.776 ns                 ; 8.604 ns                ;
; 11.180 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 8.591 ns                ;
; 11.180 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[6]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 8.591 ns                ;
; 11.180 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[3]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 8.591 ns                ;
; 11.180 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 8.591 ns                ;
; 11.180 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[16]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 8.591 ns                ;
; 11.180 ns                               ; 113.38 MHz ( period = 8.820 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[15]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.771 ns                 ; 8.591 ns                ;
; 11.184 ns                               ; 113.43 MHz ( period = 8.816 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.331 ns                ;
; 11.189 ns                               ; 113.49 MHz ( period = 8.811 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.315 ns                ;
; 11.208 ns                               ; 113.74 MHz ( period = 8.792 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.279 ns                ;
; 11.213 ns                               ; 113.80 MHz ( period = 8.787 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.494 ns                 ; 8.281 ns                ;
; 11.226 ns                               ; 113.97 MHz ( period = 8.774 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.288 ns                ;
; 11.230 ns                               ; 114.03 MHz ( period = 8.770 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[21]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.778 ns                 ; 8.548 ns                ;
; 11.230 ns                               ; 114.03 MHz ( period = 8.770 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[11]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.778 ns                 ; 8.548 ns                ;
; 11.230 ns                               ; 114.03 MHz ( period = 8.770 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[9]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.778 ns                 ; 8.548 ns                ;
; 11.230 ns                               ; 114.03 MHz ( period = 8.770 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[8]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.778 ns                 ; 8.548 ns                ;
; 11.231 ns                               ; 114.04 MHz ( period = 8.769 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.266 ns                ;
; 11.235 ns                               ; 114.09 MHz ( period = 8.765 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.269 ns                ;
; 11.236 ns                               ; 114.10 MHz ( period = 8.764 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_dqm[0]                                                                   ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 8.541 ns                ;
; 11.236 ns                               ; 114.10 MHz ( period = 8.764 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[2]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 8.541 ns                ;
; 11.236 ns                               ; 114.10 MHz ( period = 8.764 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[0]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.777 ns                 ; 8.541 ns                ;
; 11.242 ns                               ; 114.18 MHz ( period = 8.758 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[4]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.480 ns                 ; 8.238 ns                ;
; 11.250 ns                               ; 114.29 MHz ( period = 8.750 ns )                    ; system0:u0|sdram:the_sdram|active_addr[15]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 8.255 ns                ;
; 11.250 ns                               ; 114.29 MHz ( period = 8.750 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 8.264 ns                ;
; 11.250 ns                               ; 114.29 MHz ( period = 8.750 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[5]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 8.529 ns                ;
; 11.250 ns                               ; 114.29 MHz ( period = 8.750 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[4]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 8.529 ns                ;
; 11.250 ns                               ; 114.29 MHz ( period = 8.750 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[14]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 8.529 ns                ;
; 11.250 ns                               ; 114.29 MHz ( period = 8.750 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[13]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 8.529 ns                ;
; 11.265 ns                               ; 114.48 MHz ( period = 8.735 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.222 ns                ;
; 11.270 ns                               ; 114.55 MHz ( period = 8.730 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.245 ns                ;
; 11.275 ns                               ; 114.61 MHz ( period = 8.725 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.229 ns                ;
; 11.279 ns                               ; 114.67 MHz ( period = 8.721 ns )                    ; system0:u0|sdram:the_sdram|active_addr[13]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.218 ns                ;
; 11.288 ns                               ; 114.78 MHz ( period = 8.712 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[12]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 8.492 ns                ;
; 11.288 ns                               ; 114.78 MHz ( period = 8.712 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[15]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 8.492 ns                ;
; 11.288 ns                               ; 114.78 MHz ( period = 8.712 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[14]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 8.492 ns                ;
; 11.288 ns                               ; 114.78 MHz ( period = 8.712 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[8]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 8.492 ns                ;
; 11.288 ns                               ; 114.78 MHz ( period = 8.712 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[13]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 8.492 ns                ;
; 11.303 ns                               ; 114.98 MHz ( period = 8.697 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.201 ns                ;
; 11.307 ns                               ; 115.04 MHz ( period = 8.693 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.180 ns                ;
; 11.334 ns                               ; 115.39 MHz ( period = 8.666 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.153 ns                ;
; 11.338 ns                               ; 115.45 MHz ( period = 8.662 ns )                    ; system0:u0|sdram:the_sdram|active_addr[14]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 8.159 ns                ;
; 11.383 ns                               ; 116.05 MHz ( period = 8.617 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 8.115 ns                ;
; 11.388 ns                               ; 116.12 MHz ( period = 8.612 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.099 ns                ;
; 11.423 ns                               ; 116.59 MHz ( period = 8.577 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.092 ns                ;
; 11.433 ns                               ; 116.73 MHz ( period = 8.567 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.071 ns                ;
; 11.438 ns                               ; 116.80 MHz ( period = 8.562 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.049 ns                ;
; 11.457 ns                               ; 117.05 MHz ( period = 8.543 ns )                    ; system0:u0|sdram:the_sdram|active_addr[15]                                                             ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 8.038 ns                ;
; 11.457 ns                               ; 117.05 MHz ( period = 8.543 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 8.047 ns                ;
; 11.464 ns                               ; 117.15 MHz ( period = 8.536 ns )                    ; system0:u0|sdram:the_sdram|active_addr[18]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.490 ns                 ; 8.026 ns                ;
; 11.466 ns                               ; 117.18 MHz ( period = 8.534 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_count[1]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 8.315 ns                ;
; 11.478 ns                               ; 117.34 MHz ( period = 8.522 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 8.020 ns                ;
; 11.483 ns                               ; 117.41 MHz ( period = 8.517 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 8.022 ns                ;
; 11.483 ns                               ; 117.41 MHz ( period = 8.517 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.004 ns                ;
; 11.486 ns                               ; 117.45 MHz ( period = 8.514 ns )                    ; system0:u0|sdram:the_sdram|active_addr[13]                                                             ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 8.001 ns                ;
; 11.488 ns                               ; 117.48 MHz ( period = 8.512 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.494 ns                 ; 8.006 ns                ;
; 11.505 ns                               ; 117.72 MHz ( period = 8.495 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 8.010 ns                ;
; 11.510 ns                               ; 117.79 MHz ( period = 8.490 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.994 ns                ;
; 11.535 ns                               ; 118.13 MHz ( period = 8.465 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 7.963 ns                ;
; 11.537 ns                               ; 118.16 MHz ( period = 8.463 ns )                    ; system0:u0|sdram:the_sdram|active_addr[8]                                                              ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 7.961 ns                ;
; 11.540 ns                               ; 118.20 MHz ( period = 8.460 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 7.947 ns                ;
; 11.543 ns                               ; 118.25 MHz ( period = 8.457 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_dqm[1]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.524 ns                 ; 7.981 ns                ;
; 11.545 ns                               ; 118.27 MHz ( period = 8.455 ns )                    ; system0:u0|sdram:the_sdram|active_addr[14]                                                             ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 7.942 ns                ;
; 11.546 ns                               ; 118.29 MHz ( period = 8.454 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.969 ns                ;
; 11.550 ns                               ; 118.34 MHz ( period = 8.450 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[10]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.965 ns                ;
; 11.573 ns                               ; 118.67 MHz ( period = 8.427 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.942 ns                ;
; 11.577 ns                               ; 118.72 MHz ( period = 8.423 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 7.921 ns                ;
; 11.578 ns                               ; 118.74 MHz ( period = 8.422 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.926 ns                ;
; 11.582 ns                               ; 118.79 MHz ( period = 8.418 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 7.905 ns                ;
; 11.582 ns                               ; 118.79 MHz ( period = 8.418 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.932 ns                ;
; 11.604 ns                               ; 119.10 MHz ( period = 8.396 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 7.894 ns                ;
; 11.609 ns                               ; 119.18 MHz ( period = 8.391 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 7.878 ns                ;
; 11.630 ns                               ; 119.47 MHz ( period = 8.370 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.875 ns                ;
; 11.640 ns                               ; 119.62 MHz ( period = 8.360 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.874 ns                ;
; 11.665 ns                               ; 119.98 MHz ( period = 8.335 ns )                    ; system0:u0|sdram:the_sdram|active_addr[16]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.505 ns                 ; 7.840 ns                ;
; 11.671 ns                               ; 120.06 MHz ( period = 8.329 ns )                    ; system0:u0|sdram:the_sdram|active_addr[18]                                                             ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.480 ns                 ; 7.809 ns                ;
; 11.681 ns                               ; 120.21 MHz ( period = 8.319 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 7.816 ns                ;
; 11.684 ns                               ; 120.25 MHz ( period = 8.316 ns )                    ; system0:u0|sdram:the_sdram|active_addr[11]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 7.814 ns                ;
; 11.686 ns                               ; 120.28 MHz ( period = 8.314 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.828 ns                ;
; 11.703 ns                               ; 120.53 MHz ( period = 8.297 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.812 ns                ;
; 11.708 ns                               ; 120.60 MHz ( period = 8.292 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 7.790 ns                ;
; 11.708 ns                               ; 120.60 MHz ( period = 8.292 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.796 ns                ;
; 11.711 ns                               ; 120.64 MHz ( period = 8.289 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[37]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.803 ns                ;
; 11.713 ns                               ; 120.67 MHz ( period = 8.287 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 7.774 ns                ;
; 11.719 ns                               ; 120.76 MHz ( period = 8.281 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[11]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.520 ns                 ; 7.801 ns                ;
; 11.727 ns                               ; 120.88 MHz ( period = 8.273 ns )                    ; system0:u0|sdram:the_sdram|active_addr[15]                                                             ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 7.779 ns                ;
; 11.727 ns                               ; 120.88 MHz ( period = 8.273 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.515 ns                 ; 7.788 ns                ;
; 11.732 ns                               ; 120.95 MHz ( period = 8.268 ns )                    ; system0:u0|sdram:the_sdram|active_addr[15]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 7.763 ns                ;
; 11.732 ns                               ; 120.95 MHz ( period = 8.268 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.772 ns                ;
; 11.744 ns                               ; 121.12 MHz ( period = 8.256 ns )                    ; system0:u0|sdram:the_sdram|active_addr[8]                                                              ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.488 ns                 ; 7.744 ns                ;
; 11.756 ns                               ; 121.30 MHz ( period = 8.244 ns )                    ; system0:u0|sdram:the_sdram|active_addr[13]                                                             ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 7.742 ns                ;
; 11.761 ns                               ; 121.37 MHz ( period = 8.239 ns )                    ; system0:u0|sdram:the_sdram|active_addr[13]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 7.726 ns                ;
; 11.764 ns                               ; 121.42 MHz ( period = 8.236 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[20]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 8.021 ns                ;
; 11.764 ns                               ; 121.42 MHz ( period = 8.236 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_rnw                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 8.021 ns                ;
; 11.764 ns                               ; 121.42 MHz ( period = 8.236 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[19]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 8.021 ns                ;
; 11.764 ns                               ; 121.42 MHz ( period = 8.236 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[17]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 8.021 ns                ;
; 11.764 ns                               ; 121.42 MHz ( period = 8.236 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[10]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 8.021 ns                ;
; 11.789 ns                               ; 121.79 MHz ( period = 8.211 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.715 ns                ;
; 11.812 ns                               ; 122.13 MHz ( period = 8.188 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 7.697 ns                ;
; 11.812 ns                               ; 122.13 MHz ( period = 8.188 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.689 ns                ;
; 11.815 ns                               ; 122.17 MHz ( period = 8.185 ns )                    ; system0:u0|sdram:the_sdram|active_addr[14]                                                             ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 7.683 ns                ;
; 11.818 ns                               ; 122.22 MHz ( period = 8.182 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.683 ns                ;
; 11.819 ns                               ; 122.23 MHz ( period = 8.181 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 7.682 ns                ;
; 11.820 ns                               ; 122.25 MHz ( period = 8.180 ns )                    ; system0:u0|sdram:the_sdram|active_addr[14]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 7.667 ns                ;
; 11.844 ns                               ; 122.61 MHz ( period = 8.156 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_bank[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.528 ns                 ; 7.684 ns                ;
; 11.846 ns                               ; 122.64 MHz ( period = 8.154 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[5]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.658 ns                ;
; 11.847 ns                               ; 122.65 MHz ( period = 8.153 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.657 ns                ;
; 11.851 ns                               ; 122.71 MHz ( period = 8.149 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_dqm[0]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.524 ns                 ; 7.673 ns                ;
; 11.857 ns                               ; 122.80 MHz ( period = 8.143 ns )                    ; system0:u0|sdram:the_sdram|active_addr[9]                                                              ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 7.641 ns                ;
; 11.861 ns                               ; 122.87 MHz ( period = 8.139 ns )                    ; system0:u0|sdram:the_sdram|active_addr[21]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 7.637 ns                ;
; 11.872 ns                               ; 123.03 MHz ( period = 8.128 ns )                    ; system0:u0|sdram:the_sdram|active_addr[16]                                                             ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 7.623 ns                ;
; 11.877 ns                               ; 123.11 MHz ( period = 8.123 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_bank[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.528 ns                 ; 7.651 ns                ;
; 11.884 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[13]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.520 ns                 ; 7.636 ns                ;
; 11.888 ns                               ; 123.27 MHz ( period = 8.112 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.487 ns                 ; 7.599 ns                ;
; 11.889 ns                               ; 123.29 MHz ( period = 8.111 ns )                    ; system0:u0|sdram:the_sdram|active_addr[12]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.490 ns                 ; 7.601 ns                ;
; 11.891 ns                               ; 123.32 MHz ( period = 8.109 ns )                    ; system0:u0|sdram:the_sdram|active_addr[11]                                                             ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.488 ns                 ; 7.597 ns                ;
; 11.893 ns                               ; 123.35 MHz ( period = 8.107 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.504 ns                 ; 7.611 ns                ;
; 11.899 ns                               ; 123.44 MHz ( period = 8.101 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.615 ns                ;
; 11.899 ns                               ; 123.44 MHz ( period = 8.101 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[12]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.520 ns                 ; 7.621 ns                ;
; 11.900 ns                               ; 123.46 MHz ( period = 8.100 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.516 ns                 ; 7.616 ns                ;
; 11.901 ns                               ; 123.47 MHz ( period = 8.099 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|active_data[4]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 7.896 ns                ;
; 11.901 ns                               ; 123.47 MHz ( period = 8.099 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|active_data[5]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 7.896 ns                ;
; 11.901 ns                               ; 123.47 MHz ( period = 8.099 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|active_data[2]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 7.896 ns                ;
; 11.901 ns                               ; 123.47 MHz ( period = 8.099 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|active_data[3]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 7.896 ns                ;
; 11.901 ns                               ; 123.47 MHz ( period = 8.099 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|active_data[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 7.896 ns                ;
; 11.901 ns                               ; 123.47 MHz ( period = 8.099 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|active_data[0]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 7.896 ns                ;
; 11.902 ns                               ; 123.49 MHz ( period = 8.098 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 7.612 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                            ;                                              ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                         ; To                                                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 135.91 MHz ( period = 7.358 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.470 ns                ;
; N/A                                     ; 141.04 MHz ( period = 7.090 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 145.82 MHz ( period = 6.858 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.870 ns                ;
; N/A                                     ; 174.22 MHz ( period = 5.740 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; 190.19 MHz ( period = 5.258 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.411 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                           ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.656 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.656 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.656 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.656 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.656 ns                ;
; N/A                                     ; 206.27 MHz ( period = 4.848 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.217 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.152 ns                ;
; N/A                                     ; 211.24 MHz ( period = 4.734 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 211.24 MHz ( period = 4.734 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 211.24 MHz ( period = 4.734 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 211.24 MHz ( period = 4.734 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 211.24 MHz ( period = 4.734 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.480 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.480 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.480 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.480 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.480 ns                ;
; N/A                                     ; 216.92 MHz ( period = 4.610 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                        ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 217.49 MHz ( period = 4.598 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 217.49 MHz ( period = 4.598 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 217.49 MHz ( period = 4.598 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 217.49 MHz ( period = 4.598 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 217.49 MHz ( period = 4.598 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 219.20 MHz ( period = 4.562 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; 219.20 MHz ( period = 4.562 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; 219.20 MHz ( period = 4.562 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; 219.20 MHz ( period = 4.562 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; 219.20 MHz ( period = 4.562 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.339 ns                ;
; N/A                                     ; 220.31 MHz ( period = 4.539 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.31 MHz ( period = 4.539 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.31 MHz ( period = 4.539 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.31 MHz ( period = 4.539 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 220.31 MHz ( period = 4.539 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 221.68 MHz ( period = 4.511 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 221.98 MHz ( period = 4.505 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 221.98 MHz ( period = 4.505 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 225.94 MHz ( period = 4.426 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 225.94 MHz ( period = 4.426 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 225.94 MHz ( period = 4.426 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 225.94 MHz ( period = 4.426 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 225.94 MHz ( period = 4.426 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 226.35 MHz ( period = 4.418 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.989 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.158 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.158 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.158 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.158 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.158 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.158 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.094 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.094 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.094 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.094 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.094 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.094 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.094 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.076 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.076 ns                ;
; N/A                                     ; 234.25 MHz ( period = 4.269 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 234.25 MHz ( period = 4.269 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 234.25 MHz ( period = 4.269 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 234.25 MHz ( period = 4.269 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 234.25 MHz ( period = 4.269 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 234.25 MHz ( period = 4.269 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 238.83 MHz ( period = 4.187 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 238.83 MHz ( period = 4.187 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 239.18 MHz ( period = 4.181 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 239.18 MHz ( period = 4.181 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 239.18 MHz ( period = 4.181 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 239.18 MHz ( period = 4.181 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 239.18 MHz ( period = 4.181 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                             ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.887 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; 244.68 MHz ( period = 4.087 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 244.68 MHz ( period = 4.087 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 244.68 MHz ( period = 4.087 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 244.68 MHz ( period = 4.087 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 244.68 MHz ( period = 4.087 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.00 MHz ( period = 4.016 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.769 ns                ;
; N/A                                     ; 251.76 MHz ( period = 3.972 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                      ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 259.20 MHz ( period = 3.858 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                           ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                           ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                           ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 264.48 MHz ( period = 3.781 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[3]                                                             ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 264.48 MHz ( period = 3.781 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[3]                                                             ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 264.48 MHz ( period = 3.781 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[3]                                                             ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 264.48 MHz ( period = 3.781 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[3]                                                             ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 265.25 MHz ( period = 3.770 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.547 ns                ;
; N/A                                     ; 265.25 MHz ( period = 3.770 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                      ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.547 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                           ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.564 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                           ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.465 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                           ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 274.80 MHz ( period = 3.639 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                     ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 275.94 MHz ( period = 3.624 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 275.94 MHz ( period = 3.624 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 275.94 MHz ( period = 3.624 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 275.94 MHz ( period = 3.624 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 275.94 MHz ( period = 3.624 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 275.94 MHz ( period = 3.624 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 277.32 MHz ( period = 3.606 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                             ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.387 ns                ;
; N/A                                     ; 280.82 MHz ( period = 3.561 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 280.82 MHz ( period = 3.561 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 280.82 MHz ( period = 3.561 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 280.82 MHz ( period = 3.561 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 280.82 MHz ( period = 3.561 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 280.82 MHz ( period = 3.561 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 280.82 MHz ( period = 3.561 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 280.90 MHz ( period = 3.560 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                        ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                        ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                        ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                        ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.309 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.309 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                              ;                                                                                                                                                                                       ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                              ; To                                                                                                                                                                                                ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; -0.643 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5]                                                                                                                                           ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5]                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.699 ns                   ; 1.056 ns                 ;
; -0.458 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[0]                                                                                                                                           ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[0]                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.744 ns                   ; 1.286 ns                 ;
; -0.324 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[4]                                                                                                                                           ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[4]                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.684 ns                   ; 1.360 ns                 ;
; -0.320 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[1]                                                                                                                                           ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[1]                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.745 ns                   ; 1.425 ns                 ;
; -0.288 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[2]                                                                                                                                           ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2]                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.742 ns                   ; 1.454 ns                 ;
; -0.242 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[16]                                                                                                                                          ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[16]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.700 ns                   ; 1.458 ns                 ;
; -0.231 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[8]                                                                                                                                           ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[8]                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.732 ns                   ; 1.501 ns                 ;
; -0.198 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|LED[1]                                                                                                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[1]                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.745 ns                   ; 1.547 ns                 ;
; -0.193 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[9]                                                                                                                                           ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[9]                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.731 ns                   ; 1.538 ns                 ;
; -0.136 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|LED[0]                                                                                                                                                  ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[0]                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.742 ns                   ; 1.606 ns                 ;
; -0.112 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[26]                                                                                                                                          ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[26]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.745 ns                   ; 1.633 ns                 ;
; -0.034 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[19]                                                                                                                                          ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[19]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.834 ns                   ; 1.800 ns                 ;
; -0.034 ns                               ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[18]                                                                                                                                          ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[18]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.694 ns                   ; 1.660 ns                 ;
; 0.179 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[28]                                                                                                                                          ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[28]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.695 ns                   ; 1.874 ns                 ;
; 0.203 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[20]                                                                                                                                          ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[20]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.717 ns                   ; 1.920 ns                 ;
; 0.286 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[25]                                                                                                                                          ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[25]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.718 ns                   ; 2.004 ns                 ;
; 0.293 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[17]                                                                                                                                          ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[17]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.725 ns                   ; 2.018 ns                 ;
; 0.345 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[21]                                                                                                                                          ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[21]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.730 ns                   ; 2.075 ns                 ;
; 0.348 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[29]                                                                                                                                          ; system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[29]                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.728 ns                   ; 2.076 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                             ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request                                                                                             ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|purchaseFlag                                                                                                                    ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|purchaseFlag                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.IDEL                                                                                                                      ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.IDEL                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                            ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|rd_strobe                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|rd_strobe                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.PR                                                                                                                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.PR                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.MD                                                                                                                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.MD                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.RR                                                                                                                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.RR                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|OK                                                                                                                              ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|OK                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Full                                                                                                                            ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Full                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|MISO_reg                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|MISO_reg                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|r_val                                                                                                                                                          ; system0:u0|jtag_uart:the_jtag_uart|r_val                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                           ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[4]                                                                                                                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[4]                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[4]                                                                                                                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[4]                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[3]                                                                                                                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[3]                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[2]                                                                                                                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[2]                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[1]                                                                                                                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[1]                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[4]                                                                                                                 ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[4]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[3]                                                                                                                 ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[3]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[2]                                                                                                                 ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[2]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[0]                                                                                                                 ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[0]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|SCLK_reg                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|SCLK_reg                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|slowcount[1]                                                                   ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|slowcount[1]                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|slowcount[0]                                                                   ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|slowcount[0]                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                       ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|wr_strobe                                                                      ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|wr_strobe                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[0]                                                                                                                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Money[0]                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                         ; system0:u0|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                      ; system0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|ac                                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|ac                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[7]                                                                                                                 ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[7]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[6]                                                                                                                 ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|CoinsAmounts[6]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|state[4]                                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|state[4]                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|tx_holding_primed                                                              ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|tx_holding_primed                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|transmitting                                                                   ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|transmitting                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|ROE                                                                            ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|ROE                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|TOE                                                                            ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|TOE                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|RRDY                                                                           ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|RRDY                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP                                                                            ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|EOP                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_reg_firsttransfer                                                             ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_reg_firsttransfer                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[0]                            ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[0]                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_share_counter[0]                                                          ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_share_counter[0]                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_share_counter[1]                                                          ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_share_counter[1]                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                      ; system0:u0|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|timeout_occurred                                                                                                                                       ; system0:u0|sys_clk_timer:the_sys_clk_timer|timeout_occurred                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|control_register                                                                                                                                       ; system0:u0|sys_clk_timer:the_sys_clk_timer|control_register                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                 ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]                                                                                 ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer                               ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[1]                            ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[1]                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state.010                                                                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state.010                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|last_cycle_cpu_instruction_master_granted_slave_cfi_flash_s1                                                ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|last_cycle_cpu_instruction_master_granted_slave_cfi_flash_s1                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                         ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                     ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                                                                     ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|last_cycle_cpu_data_master_granted_slave_cfi_flash_s1                                                       ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|last_cycle_cpu_data_master_granted_slave_cfi_flash_s1                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port        ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state.100                                                                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state.100                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                          ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_slavearbiterlockenable                                                        ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_slavearbiterlockenable                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                                  ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_slavearbiterlockenable                          ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_slavearbiterlockenable                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                          ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_addend[1]                                                                 ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_addend[1]                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_addend[0]                                                                 ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|tri_state_bridge_avalon_slave_arb_addend[0]                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                ; system0:u0|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                  ; system0:u0|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                     ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[0]                                   ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[0]                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[1]                                   ; system0:u0|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[1]                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                  ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                     ; system0:u0|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                            ; system0:u0|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                       ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_active                                                                                                                                                             ; system0:u0|cpu:the_cpu|ic_fill_active                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                            ; system0:u0|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                              ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[0]                                                                                 ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[0]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|i_read                                                                                                                                                                     ; system0:u0|cpu:the_cpu|i_read                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]                                                                                 ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mem_stall                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mem_stall                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                          ; system0:u0|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                         ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]                                                                                         ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_line[3]                                                                                                                                                            ; system0:u0|cpu:the_cpu|ic_fill_line[3]                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|d_write                                                                                                                                                                    ; system0:u0|cpu:the_cpu|d_write                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|hbreak_enabled                                                                                                                                                             ; system0:u0|cpu:the_cpu|hbreak_enabled                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3]                                                                                           ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3]                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.512 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall_d2                                                                                                                                                             ; system0:u0|cpu:the_cpu|A_mul_stall_d3                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.515 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[4]                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[4]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; system0:u0|cpu:the_cpu|M_st_data[11]                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[11]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall_d1                                                                                                                                                             ; system0:u0|cpu:the_cpu|A_mul_stall_d2                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[6]                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[1]                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|M_control_reg_rddata[0]                                                                                                                                                    ; system0:u0|cpu:the_cpu|A_inst_result[0]                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|system0_reset_clk_0_domain_synch_module:system0_reset_clk_0_domain_synch|data_in_d1                                                                                                    ; system0:u0|system0_reset_clk_0_domain_synch_module:system0_reset_clk_0_domain_synch|data_out                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|M_src2[30]                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[30]                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|M_src2[17]                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[17]                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|M_rot_mask[4]                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_rot_mask[4]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|M_st_data[22]                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[22]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[2]       ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[2]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|M_st_data[27]                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[27]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|E_iw[7]                                                                                                                                                                    ; system0:u0|cpu:the_cpu|M_iw[7]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[3]                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[3]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_rot_sel_fill2                                                                                                                                                            ; system0:u0|cpu:the_cpu|A_rot_sel_fill2                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|E_src2_reg[17]                                                                                                                                                             ; system0:u0|cpu:the_cpu|M_st_data[17]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[7]                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_st_data[24]                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[24]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_src2[27]                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[27]                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_src2[24]                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[24]                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[3]                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[3]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[5]                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_st_data[21]                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[21]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_st_data[9]                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[9]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_st_data[8]                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[8]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|F_pc[18]                                                                                                                                                                   ; system0:u0|cpu:the_cpu|D_pc[18]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                                  ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_st_data[31]                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[31]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_st_data[4]                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[4]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[7]                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[7]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|d_readdata_d1[22]                                                                                                                                                          ; system0:u0|cpu:the_cpu|A_slow_inst_result[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[2]                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[2]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[1]                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[1]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|M_src2[28]                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[28]                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|M_rot_pass0                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_rot_pass0                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[12]                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[12]                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|tx_holding_reg[2]                                                              ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|shift_reg[2]                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|M_src2[26]                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[26]                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|M_src2[20]                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[20]                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|D_pc[11]                                                                                                                                                                   ; system0:u0|cpu:the_cpu|E_pc[11]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|E_dst_regnum[2]                                                                                                                                                            ; system0:u0|cpu:the_cpu|M_dst_regnum[2]                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|F_pc[21]                                                                                                                                                                   ; system0:u0|cpu:the_cpu|D_pc[21]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|A_inst_result[23]                                                                                                                                                          ; system0:u0|cpu:the_cpu|W_wr_data[23]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[22]      ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[22]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|d_readdata_d1[30]                                                                                                                                                          ; system0:u0|cpu:the_cpu|A_slow_inst_result[30]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|d_readdata_d1[24]                                                                                                                                                          ; system0:u0|cpu:the_cpu|A_slow_inst_result[24]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|A_st_data[31]                                                                                                                                                              ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[31]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                         ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[6]                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[6]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[0]                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[0]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|M_src2[21]                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[21]                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[1]                                                                                                                                                 ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[2]                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|M_st_data[23]                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[23]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|A_mul_result[31]                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_mul_result[31]                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; system0:u0|cpu:the_cpu|A_st_data[30]                                                                                                                                                              ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[30]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[3]                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[3]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|endofpacketvalue_reg[14]                                                       ; system0:u0|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[14]                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                               ;                                                                                                                                                                                                   ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                   ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|init_done                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                    ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|active_cs_n                                                                                                                        ; system0:u0|sdram:the_sdram|active_cs_n                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[0]                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[3] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[3]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                             ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                              ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                             ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                              ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                        ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:delay1|Cont[0]                                                                                                                                    ; Reset_Delay:delay1|Cont[0]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                    ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                    ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|sdram:the_sdram|rd_valid[2]                                                                                                                        ; system0:u0|sdram:the_sdram|za_valid                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.518 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; system0:u0|sdram:the_sdram|m_cmd[0]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.522 ns                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|system0_reset_clk_1_domain_synch_module:system0_reset_clk_1_domain_synch|data_in_d1                                                                ; system0:u0|system0_reset_clk_1_domain_synch_module:system0_reset_clk_1_domain_synch|data_out                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.010000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                    ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.532 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_5          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.537 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; Reset_Delay:delay1|Cont[23]                                                                                                                                   ; Reset_Delay:delay1|Cont[23]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_0           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.549 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.554 ns                                ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.568 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.584 ns                 ;
; 0.575 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.591 ns                 ;
; 0.579 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.579 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.595 ns                 ;
; 0.580 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.596 ns                 ;
; 0.582 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.598 ns                 ;
; 0.595 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.611 ns                 ;
; 0.597 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.613 ns                 ;
; 0.653 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.663 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_6          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.680 ns                 ;
; 0.669 ns                                ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.671 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_4          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.686 ns                 ;
; 0.672 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.676 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.676 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.680 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.696 ns                 ;
; 0.681 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.000000010                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.697 ns                 ;
; 0.682 ns                                ; system0:u0|sdram:the_sdram|f_pop                                                                                                                              ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.699 ns                 ;
; 0.690 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.690 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.697 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_addr[11]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.713 ns                 ;
; 0.697 ns                                ; system0:u0|sdram:the_sdram|rd_valid[1]                                                                                                                        ; system0:u0|sdram:the_sdram|rd_valid[2]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.714 ns                 ;
; 0.698 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_3          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.713 ns                 ;
; 0.703 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_4          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.718 ns                 ;
; 0.703 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.718 ns                 ;
; 0.710 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_address[18]                                                                                             ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.726 ns                 ;
; 0.716 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                    ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.732 ns                 ;
; 0.726 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.741 ns                 ;
; 0.738 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.754 ns                 ;
; 0.756 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.772 ns                 ;
; 0.757 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.773 ns                 ;
; 0.776 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.792 ns                 ;
; 0.780 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.796 ns                 ;
; 0.780 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.797 ns                 ;
; 0.784 ns                                ; system0:u0|sdram:the_sdram|active_data[14]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[14]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.800 ns                 ;
; 0.785 ns                                ; system0:u0|sdram:the_sdram|active_data[11]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[11]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.787 ns                                ; system0:u0|sdram:the_sdram|m_state.100000000                                                                                                                  ; system0:u0|sdram:the_sdram|m_next.000001000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.802 ns                 ;
; 0.787 ns                                ; system0:u0|sdram:the_sdram|m_state.100000000                                                                                                                  ; system0:u0|sdram:the_sdram|m_next.000010000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.802 ns                 ;
; 0.788 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|master_address[21]                                                                                             ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.790 ns                                ; system0:u0|sdram:the_sdram|active_data[10]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[10]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.793 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.793 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.797 ns                                ; Reset_Delay:delay1|Cont[12]                                                                                                                                   ; Reset_Delay:delay1|Cont[12]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.799 ns                                ; system0:u0|sdram:the_sdram|refresh_counter[0]                                                                                                                 ; system0:u0|sdram:the_sdram|refresh_counter[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.802 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; system0:u0|sdram:the_sdram|m_cmd[1]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.806 ns                                ; Reset_Delay:delay1|Cont[7]                                                                                                                                    ; Reset_Delay:delay1|Cont[7]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Reset_Delay:delay1|Cont[5]                                                                                                                                    ; Reset_Delay:delay1|Cont[5]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Reset_Delay:delay1|Cont[13]                                                                                                                                   ; Reset_Delay:delay1|Cont[13]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:delay1|Cont[3]                                                                                                                                    ; Reset_Delay:delay1|Cont[3]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:delay1|Cont[9]                                                                                                                                    ; Reset_Delay:delay1|Cont[9]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:delay1|Cont[10]                                                                                                                                   ; Reset_Delay:delay1|Cont[10]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; Reset_Delay:delay1|Cont[0]                                                                                                                                    ; Reset_Delay:delay1|Cont[1]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; Reset_Delay:delay1|Cont[21]                                                                                                                                   ; Reset_Delay:delay1|Cont[21]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Reset_Delay:delay1|Cont[14]                                                                                                                                   ; Reset_Delay:delay1|Cont[14]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Reset_Delay:delay1|Cont[11]                                                                                                                                   ; Reset_Delay:delay1|Cont[11]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Reset_Delay:delay1|Cont[16]                                                                                                                                   ; Reset_Delay:delay1|Cont[16]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Reset_Delay:delay1|Cont[19]                                                                                                                                   ; Reset_Delay:delay1|Cont[19]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_0               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.818 ns                                ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.825 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.825 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_5          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.827 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[10]                                                                                           ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[10]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.024 ns                   ; 0.851 ns                 ;
; 0.829 ns                                ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.830 ns                                ; system0:u0|sdram:the_sdram|refresh_counter[2]                                                                                                                 ; system0:u0|sdram:the_sdram|refresh_counter[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.831 ns                                ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|m_state.001000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.831 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.834 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.837 ns                                ; Reset_Delay:delay1|Cont[20]                                                                                                                                   ; Reset_Delay:delay1|Cont[20]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; Reset_Delay:delay1|Cont[8]                                                                                                                                    ; Reset_Delay:delay1|Cont[8]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:delay1|Cont[22]                                                                                                                                   ; Reset_Delay:delay1|Cont[22]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.841 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; Reset_Delay:delay1|Cont[4]                                                                                                                                    ; Reset_Delay:delay1|Cont[4]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; Reset_Delay:delay1|Cont[6]                                                                                                                                    ; Reset_Delay:delay1|Cont[6]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|master_address[18]                                                                                             ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; Reset_Delay:delay1|Cont[15]                                                                                                                                   ; Reset_Delay:delay1|Cont[15]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; system0:u0|sdram:the_sdram|m_cmd[2]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.864 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[2]                                                                                                                                    ; Reset_Delay:delay1|Cont[2]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[1]                                                                                                                                    ; Reset_Delay:delay1|Cont[1]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[17]                                                                                                                                   ; Reset_Delay:delay1|Cont[17]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[18]                                                                                                                                   ; Reset_Delay:delay1|Cont[18]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.848 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; system0:u0|sdram:the_sdram|m_next.000010000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.000010000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.864 ns                 ;
; 0.855 ns                                ; system0:u0|sdram:the_sdram|active_rnw                                                                                                                         ; system0:u0|sdram:the_sdram|m_next.000001000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.870 ns                 ;
; 0.855 ns                                ; system0:u0|sdram:the_sdram|active_rnw                                                                                                                         ; system0:u0|sdram:the_sdram|m_next.000010000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.870 ns                 ;
; 0.856 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.857 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.874 ns                 ;
; 0.860 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.877 ns                 ;
; 0.860 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.861 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.863 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.864 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.878 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.894 ns                 ;
; 0.884 ns                                ; system0:u0|sdram:the_sdram|m_state.000000100                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.010000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.902 ns                 ;
; 0.894 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[3] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|fifo_contains_ones_n ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.910 ns                 ;
; 0.913 ns                                ; system0:u0|sdram:the_sdram|m_data[14]~_Duplicate_1                                                                                                            ; system0:u0|sdram:the_sdram|m_data[14]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.929 ns                 ;
; 0.920 ns                                ; system0:u0|sdram:the_sdram|active_data[5]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[5]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.936 ns                 ;
; 0.920 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_1          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_0              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.937 ns                 ;
; 0.921 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[0]                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.937 ns                 ;
; 0.923 ns                                ; system0:u0|sdram:the_sdram|active_data[3]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[3]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.939 ns                 ;
; 0.923 ns                                ; system0:u0|sdram:the_sdram|active_data[7]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[7]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.939 ns                 ;
; 0.930 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[16]                                                                  ; system0:u0|sdram:the_sdram|active_dqm[0]                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.946 ns                 ;
; 0.931 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.947 ns                 ;
; 0.935 ns                                ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                        ; system0:u0|sdram:the_sdram|rd_valid[1]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.953 ns                 ;
; 0.939 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[13]                                                                                           ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[13]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.955 ns                 ;
; 0.940 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.955 ns                 ;
; 0.957 ns                                ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|m_state.010000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.975 ns                 ;
; 0.958 ns                                ; system0:u0|sdram:the_sdram|m_state.000100000                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.001000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.011 ns                   ; 0.969 ns                 ;
; 0.961 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[1] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[1]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.977 ns                 ;
; 0.962 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.978 ns                 ;
; 0.967 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.983 ns                 ;
; 0.971 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.986 ns                 ;
; 0.973 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|init_done                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.012 ns                   ; 0.985 ns                 ;
; 0.973 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.988 ns                 ;
; 0.974 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.989 ns                 ;
; 0.978 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.995 ns                 ;
; 0.986 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.002 ns                 ;
; 0.986 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_address[10]                                                                                             ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.001 ns                 ;
; 0.986 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]                                                                  ; system0:u0|sdram:the_sdram|active_addr[14]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.002 ns                 ;
; 0.989 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_address[12]                                                                                             ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.004 ns                 ;
; 0.991 ns                                ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                    ; system0:u0|sdram:the_sdram|active_cs_n                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.007 ns                 ;
; 0.996 ns                                ; system0:u0|sdram:the_sdram|m_next.000001000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.000001000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.011 ns                 ;
; 0.997 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_6          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.014 ns                 ;
; 1.001 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.017 ns                 ;
; 1.006 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.023 ns                 ;
; 1.006 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 1.046 ns                 ;
; 1.007 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]                                                                  ; system0:u0|sdram:the_sdram|active_addr[9]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.022 ns                 ;
; 1.008 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|m_next.000000001                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.023 ns                 ;
; 1.008 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.024 ns                 ;
; 1.010 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.026 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                   ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                     ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                    ; To Clock                     ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 8.926 ns   ; KEY[0]                       ; key_test:sw|key_scan[4]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 8.926 ns   ; KEY[0]                       ; key_test:sw|key_scan[5]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 8.718 ns   ; KEY[0]                       ; key_test:sw|key_scan[1]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 8.718 ns   ; KEY[0]                       ; key_test:sw|key_scan[0]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 8.718 ns   ; KEY[0]                       ; key_test:sw|key_scan[2]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 7.983 ns   ; KEY[0]                       ; key_test:sw|key_scan[3]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 6.566 ns   ; SW[17]                       ; key_test:sw|key_scan[5]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 6.398 ns   ; SW[15]                       ; key_test:sw|key_scan[3]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 6.359 ns   ; SW[16]                       ; key_test:sw|key_scan[4]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 4.315 ns   ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[4]                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 4.179 ns   ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[4]                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 4.087 ns   ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[4]                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.751 ns   ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.MD                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.750 ns   ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.IDEL                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 3.536 ns   ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.MD                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.535 ns   ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.IDEL                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 3.491 ns   ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[2]                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.452 ns   ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[1]                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.448 ns   ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.PR                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.431 ns   ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.MD                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.430 ns   ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.IDEL                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 3.233 ns   ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.PR                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.128 ns   ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.PR                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 3.122 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.122 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.122 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.122 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.122 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.992 ns   ; SW[8]                        ; key_test:sw|key_scan[0]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 2.950 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.950 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.950 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.950 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.950 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.917 ns   ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[2]                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 2.917 ns   ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[1]                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 2.867 ns   ; SW[10]                       ; key_test:sw|key_scan[2]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 2.850 ns   ; SW[9]                        ; key_test:sw|key_scan[1]                                                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 2.815 ns   ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[2]                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 2.813 ns   ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[1]                                                                                                            ; CLOCK_50                     ;
; N/A   ; None         ; 2.681 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.681 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.681 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.681 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.681 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.670 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.670 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.670 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.670 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.670 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.898 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.898 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.190 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.132 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.126 ns   ; FL_DQ[3]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[3]                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 1.126 ns   ; FL_DQ[2]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[2]                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 1.124 ns   ; FL_DQ[4]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[4]                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 1.124 ns   ; FL_DQ[7]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[7]                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 1.124 ns   ; FL_DQ[6]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[6]                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 1.124 ns   ; FL_DQ[5]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[5]                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 1.106 ns   ; FL_DQ[1]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[1]                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 1.106 ns   ; FL_DQ[0]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[0]                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 1.035 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.815 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.722 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.636 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.626 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.626 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.578 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.576 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.421 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.383 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.377 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.361 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.354 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.352 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.341 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.146 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.113 ns   ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.059 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.059 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.138 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.410 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.413 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.468 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.479 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.479 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.493 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.636 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.687 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.687 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.687 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.728 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.728 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.759 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.808 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.808 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.812 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.813 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.816 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.985 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.193 ns  ; DRAM_DQ[2]                   ; system0:u0|sdram:the_sdram|za_data[2]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; -1.193 ns  ; DRAM_DQ[1]                   ; system0:u0|sdram:the_sdram|za_data[1]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; -1.197 ns  ; DRAM_DQ[9]                   ; system0:u0|sdram:the_sdram|za_data[9]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; -1.197 ns  ; DRAM_DQ[7]                   ; system0:u0|sdram:the_sdram|za_data[7]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; -1.197 ns  ; DRAM_DQ[10]                  ; system0:u0|sdram:the_sdram|za_data[10]                                                                                                                                                ; CLOCK_50                     ;
; N/A   ; None         ; -1.202 ns  ; DRAM_DQ[14]                  ; system0:u0|sdram:the_sdram|za_data[14]                                                                                                                                                ; CLOCK_50                     ;
; N/A   ; None         ; -1.202 ns  ; DRAM_DQ[13]                  ; system0:u0|sdram:the_sdram|za_data[13]                                                                                                                                                ; CLOCK_50                     ;
; N/A   ; None         ; -1.212 ns  ; DRAM_DQ[12]                  ; system0:u0|sdram:the_sdram|za_data[12]                                                                                                                                                ; CLOCK_50                     ;
; N/A   ; None         ; -1.212 ns  ; DRAM_DQ[11]                  ; system0:u0|sdram:the_sdram|za_data[11]                                                                                                                                                ; CLOCK_50                     ;
; N/A   ; None         ; -1.221 ns  ; DRAM_DQ[4]                   ; system0:u0|sdram:the_sdram|za_data[4]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; -1.221 ns  ; DRAM_DQ[5]                   ; system0:u0|sdram:the_sdram|za_data[5]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; -1.221 ns  ; DRAM_DQ[3]                   ; system0:u0|sdram:the_sdram|za_data[3]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; -1.221 ns  ; DRAM_DQ[6]                   ; system0:u0|sdram:the_sdram|za_data[6]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; -1.223 ns  ; DRAM_DQ[0]                   ; system0:u0|sdram:the_sdram|za_data[0]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; -1.227 ns  ; DRAM_DQ[8]                   ; system0:u0|sdram:the_sdram|za_data[8]                                                                                                                                                 ; CLOCK_50                     ;
; N/A   ; None         ; -1.236 ns  ; DRAM_DQ[15]                  ; system0:u0|sdram:the_sdram|za_data[15]                                                                                                                                                ; CLOCK_50                     ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                    ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 7.572 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]  ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.433 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[9]  ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.405 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[6]  ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.389 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[5]  ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.378 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[11] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.336 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]  ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.289 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[15] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.265 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[13] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.263 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[8]  ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.204 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[9]  ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.163 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[11] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.148 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[12] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.128 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[10] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.119 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[14] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.114 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[6]  ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.098 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[4]  ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.053 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[28] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.023 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[8]  ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.008 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[28] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 7.003 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[29] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.974 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[31] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.966 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[28] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.958 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[29] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.946 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[27] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.938 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[5]  ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.919 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[4]  ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.915 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[24] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.913 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[29] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.907 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[31] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.900 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[10] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.893 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[28] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.891 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[31] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.883 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[25] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.849 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[28] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.841 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[29] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.821 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[31] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.819 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[28] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.814 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[28] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.797 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[29] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.795 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[15] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.785 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[9]  ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.778 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[27] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.775 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[31] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.774 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[26] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.773 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[9]  ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.766 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[29] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.763 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[14] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.762 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[29] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.749 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[11] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.746 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[24] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.744 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[22] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.743 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[14] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.741 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[12] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.740 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[31] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.737 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[11] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.736 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[13] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.721 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[15] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.718 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[23] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.715 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[31] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.711 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[25] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.703 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[30] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.702 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[12] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.696 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[13] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.691 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[15] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.658 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[14] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.654 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[30] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.644 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[12] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.621 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[20] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.614 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[18] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.613 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[30] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.609 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[12] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.608 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[8]  ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.607 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[26] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.592 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[8]  ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.581 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[14] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.579 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[18] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.576 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[16] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.571 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[21] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.552 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[27] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.549 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[17] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.542 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[9]  ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.540 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[30] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.528 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[5]  ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.506 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[11] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.499 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[24] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.497 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[30] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.493 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[25] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.487 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[5]  ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.483 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[22] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.482 ns   ; system0:u0|pio_led:the_pio_led|data_out[1]                              ; LEDG[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.482 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[10] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.478 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[13] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.468 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[10] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.465 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[30] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.465 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]  ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.464 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[18] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.464 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[15] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.463 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[30] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.457 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[22] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.438 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[17] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.436 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[6]  ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.413 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[16] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.407 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[23] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.385 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[23] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.384 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[26] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.379 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[13] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.362 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[8]  ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.355 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[20] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.339 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[9]  ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.326 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[20] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.315 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[17] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.310 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[21] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.299 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[13] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.292 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[16] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.286 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[15] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.284 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[21] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.283 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[11] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.276 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[14] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.274 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[19] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.249 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]  ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.239 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[10] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.214 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[4]  ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.210 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]  ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.193 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[12] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.189 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]  ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.182 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[22] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.173 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[4]  ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.172 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[8]  ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.153 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[19] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.146 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[21] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.136 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[19] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.105 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[18] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.103 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[19] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.100 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[18] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.098 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[20] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.082 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[9]  ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.081 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[17] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.077 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[17] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.066 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[20] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.057 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[6]  ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.052 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[20] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.052 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[6]  ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.050 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[16] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.048 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[11] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.030 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[10] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.021 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[15] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.014 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[6]  ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.012 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[6]  ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.011 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]  ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 6.002 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[13] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.999 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[27] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.988 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[27] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.974 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[24] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.955 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[24] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.944 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[25] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.923 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[16] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.922 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[16] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.920 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[25] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.903 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[21] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.903 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[8]  ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.891 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[12] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.884 ns   ; system0:u0|pio_led:the_pio_led|data_out[0]                              ; LEDG[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.877 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[5]  ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.871 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[14] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.858 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[23] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.852 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[5]  ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.851 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[5]  ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.831 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[26] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.817 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[26] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.799 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[17] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.790 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[19] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.786 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[19] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.780 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[10] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.745 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[4]  ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.730 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[27] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.714 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[22] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.714 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[4]  ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.713 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[4]  ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.705 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[24] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.684 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[23] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.675 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[25] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.675 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[23] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.659 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[27] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.644 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[23] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.627 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[18] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.625 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[24] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.611 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[20] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.588 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[25] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.574 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[22] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.564 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[21] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.563 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[26] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.487 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[26] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.451 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[22] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.404 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[18] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.392 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[21] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.347 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[17] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.329 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[0]  ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.316 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[2]  ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.311 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[0]  ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 5.305 ns   ; system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[2]  ; HEX0[2] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                         ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+---------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                            ;
+---------------+-------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                                    ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 1.400 ns  ; DRAM_DQ[15]                  ; system0:u0|sdram:the_sdram|za_data[15]                                                                                                                                                ; CLOCK_50                     ;
; N/A           ; None        ; 1.391 ns  ; DRAM_DQ[8]                   ; system0:u0|sdram:the_sdram|za_data[8]                                                                                                                                                 ; CLOCK_50                     ;
; N/A           ; None        ; 1.387 ns  ; DRAM_DQ[0]                   ; system0:u0|sdram:the_sdram|za_data[0]                                                                                                                                                 ; CLOCK_50                     ;
; N/A           ; None        ; 1.385 ns  ; DRAM_DQ[4]                   ; system0:u0|sdram:the_sdram|za_data[4]                                                                                                                                                 ; CLOCK_50                     ;
; N/A           ; None        ; 1.385 ns  ; DRAM_DQ[5]                   ; system0:u0|sdram:the_sdram|za_data[5]                                                                                                                                                 ; CLOCK_50                     ;
; N/A           ; None        ; 1.385 ns  ; DRAM_DQ[3]                   ; system0:u0|sdram:the_sdram|za_data[3]                                                                                                                                                 ; CLOCK_50                     ;
; N/A           ; None        ; 1.385 ns  ; DRAM_DQ[6]                   ; system0:u0|sdram:the_sdram|za_data[6]                                                                                                                                                 ; CLOCK_50                     ;
; N/A           ; None        ; 1.376 ns  ; DRAM_DQ[12]                  ; system0:u0|sdram:the_sdram|za_data[12]                                                                                                                                                ; CLOCK_50                     ;
; N/A           ; None        ; 1.376 ns  ; DRAM_DQ[11]                  ; system0:u0|sdram:the_sdram|za_data[11]                                                                                                                                                ; CLOCK_50                     ;
; N/A           ; None        ; 1.366 ns  ; DRAM_DQ[14]                  ; system0:u0|sdram:the_sdram|za_data[14]                                                                                                                                                ; CLOCK_50                     ;
; N/A           ; None        ; 1.366 ns  ; DRAM_DQ[13]                  ; system0:u0|sdram:the_sdram|za_data[13]                                                                                                                                                ; CLOCK_50                     ;
; N/A           ; None        ; 1.361 ns  ; DRAM_DQ[9]                   ; system0:u0|sdram:the_sdram|za_data[9]                                                                                                                                                 ; CLOCK_50                     ;
; N/A           ; None        ; 1.361 ns  ; DRAM_DQ[7]                   ; system0:u0|sdram:the_sdram|za_data[7]                                                                                                                                                 ; CLOCK_50                     ;
; N/A           ; None        ; 1.361 ns  ; DRAM_DQ[10]                  ; system0:u0|sdram:the_sdram|za_data[10]                                                                                                                                                ; CLOCK_50                     ;
; N/A           ; None        ; 1.357 ns  ; DRAM_DQ[2]                   ; system0:u0|sdram:the_sdram|za_data[2]                                                                                                                                                 ; CLOCK_50                     ;
; N/A           ; None        ; 1.357 ns  ; DRAM_DQ[1]                   ; system0:u0|sdram:the_sdram|za_data[1]                                                                                                                                                 ; CLOCK_50                     ;
; N/A           ; None        ; 1.215 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.046 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.043 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.042 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.038 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.038 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.989 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.958 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.958 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.917 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.917 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.917 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.866 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.723 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.709 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.709 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.698 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.643 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.640 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.368 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.289 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.171 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.117 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.084 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.025 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.111 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.122 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.124 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.131 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.147 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.153 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.164 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.191 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.346 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.348 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.396 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.396 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.406 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.492 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.585 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.805 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.902 ns ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.925 ns ; FL_DQ[1]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[1]                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -0.925 ns ; FL_DQ[0]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[0]                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -0.943 ns ; FL_DQ[4]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[4]                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -0.943 ns ; FL_DQ[7]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[7]                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -0.943 ns ; FL_DQ[6]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[6]                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -0.943 ns ; FL_DQ[5]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[5]                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -0.945 ns ; FL_DQ[3]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[3]                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -0.945 ns ; FL_DQ[2]                     ; system0:u0|tri_state_bridge_avalon_slave_arbitrator:the_tri_state_bridge_avalon_slave|incoming_tri_state_bridge_data[2]                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -0.960 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.440 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.440 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.440 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.440 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.440 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.451 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.451 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.451 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.451 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.451 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.583 ns ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[1]                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -2.585 ns ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[2]                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -2.620 ns ; SW[9]                        ; key_test:sw|key_scan[1]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -2.637 ns ; SW[10]                       ; key_test:sw|key_scan[2]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -2.687 ns ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[2]                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -2.687 ns ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[1]                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -2.720 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.720 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.720 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.720 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.720 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.762 ns ; SW[8]                        ; key_test:sw|key_scan[0]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -2.892 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.892 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.892 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.892 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.892 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.898 ns ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.PR                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.003 ns ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.PR                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.200 ns ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.IDEL                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -3.201 ns ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.MD                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.218 ns ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.PR                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.222 ns ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[1]                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.261 ns ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[2]                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.305 ns ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.IDEL                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -3.306 ns ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.MD                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.520 ns ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.IDEL                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -3.521 ns ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|state.MD                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.857 ns ; SW[1]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[4]                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -3.949 ns ; SW[0]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[4]                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -4.085 ns ; SW[2]                        ; system0:u0|Vend:the_Vend|VendMachine:vend|BasicVendingMachine:BVM|Price[4]                                                                                                            ; CLOCK_50                     ;
; N/A           ; None        ; -6.129 ns ; SW[16]                       ; key_test:sw|key_scan[4]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -6.168 ns ; SW[15]                       ; key_test:sw|key_scan[3]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -6.336 ns ; SW[17]                       ; key_test:sw|key_scan[5]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -7.753 ns ; KEY[0]                       ; key_test:sw|key_scan[3]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -8.488 ns ; KEY[0]                       ; key_test:sw|key_scan[1]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -8.488 ns ; KEY[0]                       ; key_test:sw|key_scan[0]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -8.488 ns ; KEY[0]                       ; key_test:sw|key_scan[2]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -8.696 ns ; KEY[0]                       ; key_test:sw|key_scan[4]                                                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -8.696 ns ; KEY[0]                       ; key_test:sw|key_scan[5]                                                                                                                                                               ; CLOCK_50                     ;
+---------------+-------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                     ;
+-----------------+---------+----------------------------+------------+-----------------------------------------+----------------------------------------------------------------+
; Option          ; Setting ; From                       ; To         ; Entity Name                             ; Help                                                           ;
+-----------------+---------+----------------------------+------------+-----------------------------------------+----------------------------------------------------------------+
; Cut Timing Path ; On      ; slave_address_d1[0]        ; *          ; system0_clock_0                         ; Node named slave_address_d1[0] removed during synthesis        ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[0]  ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[0] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[10] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[10] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[11] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[11] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[12] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[12] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[13] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[13] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[14] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[14] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[15] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[15] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[16] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[16] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[17] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[17] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[18] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[18] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[19] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[19] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[1]  ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[1] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[20] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[20] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[21] ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[21] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[2]  ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[2] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[3]  ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[3] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[4]  ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[4] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[5]  ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[5] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[6]  ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[6] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[7]  ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[7] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[8]  ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[8] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[9]  ; *          ; system0_clock_0                         ; Node named slave_nativeaddress_d1[9] removed during synthesis  ;
; Cut Timing Path ; On      ; data_in_d1                 ; *          ; system0_clock_0_bit_pipe                ; Node named data_in_d1 removed during synthesis                 ;
; Cut Timing Path ; On      ; slave_address_d1[0]        ; *          ; system0_clock_1                         ; Node named slave_address_d1[0] removed during synthesis        ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[0]  ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[0] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[10] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[10] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[11] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[11] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[12] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[12] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[13] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[13] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[14] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[14] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[15] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[15] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[16] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[16] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[17] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[17] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[18] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[18] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[19] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[19] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[1]  ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[1] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[20] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[20] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[21] ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[21] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[2]  ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[2] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[3]  ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[3] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[4]  ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[4] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[5]  ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[5] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[6]  ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[6] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[7]  ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[7] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[8]  ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[8] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[9]  ; *          ; system0_clock_1                         ; Node named slave_nativeaddress_d1[9] removed during synthesis  ;
; Cut Timing Path ; On      ; data_in_d1                 ; *          ; system0_clock_1_bit_pipe                ; Node named data_in_d1 removed during synthesis                 ;
; Cut Timing Path ; On      ; *                          ; data_in_d1 ; system0_reset_clk_0_domain_synch_module ; No timing path applicable to specified source and destination  ;
; Cut Timing Path ; On      ; *                          ; data_in_d1 ; system0_reset_clk_1_domain_synch_module ; No timing path applicable to specified source and destination  ;
+-----------------+---------+----------------------------+------------+-----------------------------------------+----------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Mar 13 20:59:53 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendSoft -c VendSoft --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[8]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[9]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[16]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[17]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[18]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[19]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[20]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[21]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[25]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[26]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[28]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[29]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[0]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[1]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[4]" is a latch
    Warning: Node "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~4" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[17]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[20]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[18]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[19]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[21]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[22]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[23]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[24]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[14]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[13]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[15]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[16]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[11]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|d_read" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~0" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[12]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[10]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[9]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[8]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[7]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[6]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[5]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[4]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[3]" as buffer
Info: Found timing assignments -- calculating delays
Info: No valid register-to-register data paths exist for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0"
Info: Slack time is -4.198 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2]" and destination register "system0:u0|cpu:the_cpu|A_slow_inst_result[2]"
    Info: Fmax is 54.36 MHz (period= 18.396 ns)
    Info: + Largest register to register requirement is -1.928 ns
        Info: + Setup relationship between source and destination is 5.000 ns
            Info: + Latch edge is 7.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 2.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -6.964 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.648 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X29_Y12_N5; Fanout = 1; REG Node = 'system0:u0|cpu:the_cpu|A_slow_inst_result[2]'
                Info: Total cell delay = 0.537 ns ( 20.28 % )
                Info: Total interconnect delay = 2.111 ns ( 79.72 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 9.612 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X22_Y12_N11; Fanout = 3; REG Node = 'system0:u0|cpu:the_cpu|A_mem_baddr[16]'
                Info: 4: + IC(0.326 ns) + CELL(0.398 ns) = 3.615 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 1; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2'
                Info: 5: + IC(0.419 ns) + CELL(0.410 ns) = 4.444 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 7; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3'
                Info: 6: + IC(0.439 ns) + CELL(0.436 ns) = 5.319 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 3; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5'
                Info: 7: + IC(0.270 ns) + CELL(0.150 ns) = 5.739 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 3; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6'
                Info: 8: + IC(0.266 ns) + CELL(0.150 ns) = 6.155 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 25; COMB Node = 'system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect'
                Info: 9: + IC(1.929 ns) + CELL(0.000 ns) = 8.084 ns; Loc. = CLKCTRL_G14; Fanout = 17; COMB Node = 'system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl'
                Info: 10: + IC(1.378 ns) + CELL(0.150 ns) = 9.612 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 2; REG Node = 'system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2]'
                Info: Total cell delay = 2.481 ns ( 25.81 % )
                Info: Total interconnect delay = 7.131 ns ( 74.19 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 2.270 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 2; REG Node = 'system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[2]'
        Info: 2: + IC(0.261 ns) + CELL(0.150 ns) = 0.411 ns; Loc. = LCCOMB_X30_Y12_N28; Fanout = 1; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~529'
        Info: 3: + IC(0.254 ns) + CELL(0.149 ns) = 0.814 ns; Loc. = LCCOMB_X30_Y12_N22; Fanout = 1; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~530'
        Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 1.210 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 1; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~531'
        Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 1.607 ns; Loc. = LCCOMB_X30_Y12_N4; Fanout = 2; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]'
        Info: 6: + IC(0.429 ns) + CELL(0.150 ns) = 2.186 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 1; COMB Node = 'system0:u0|cpu:the_cpu|A_slow_inst_result_nxt[2]~12'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.270 ns; Loc. = LCFF_X29_Y12_N5; Fanout = 1; REG Node = 'system0:u0|cpu:the_cpu|A_slow_inst_result[2]'
        Info: Total cell delay = 0.833 ns ( 36.70 % )
        Info: Total interconnect delay = 1.437 ns ( 63.30 % )
Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1' along 131 path(s). See Report window for details.
Info: Slack time is 974 ps for clock "CLOCK_50" between source register "system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request" and destination register "system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1"
    Info: + Largest register to register requirement is 2.176 ns
        Info: + Setup relationship between source and destination is 2.358 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.032 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 470; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 1; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1'
                Info: Total cell delay = 1.536 ns ( 57.66 % )
                Info: Total interconnect delay = 1.128 ns ( 42.34 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.632 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X20_Y9_N21; Fanout = 2; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request'
                Info: Total cell delay = 0.537 ns ( 20.40 % )
                Info: Total interconnect delay = 2.095 ns ( 79.60 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 1.202 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N21; Fanout = 2; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request'
        Info: 2: + IC(0.969 ns) + CELL(0.149 ns) = 1.118 ns; Loc. = LCCOMB_X12_Y9_N12; Fanout = 1; COMB Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.202 ns; Loc. = LCFF_X12_Y9_N13; Fanout = 1; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1'
        Info: Total cell delay = 0.233 ns ( 19.38 % )
        Info: Total interconnect delay = 0.969 ns ( 80.62 % )
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 135.91 MHz between source register "sld_hub:sld_hub_inst|irsr_reg[2]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 7.358 ns)
    Info: + Longest register to register delay is 3.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y9_N9; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[2]'
        Info: 2: + IC(0.797 ns) + CELL(0.398 ns) = 1.195 ns; Loc. = LCCOMB_X38_Y9_N26; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst|Equal3~0'
        Info: 3: + IC(0.724 ns) + CELL(0.271 ns) = 2.190 ns; Loc. = LCCOMB_X38_Y8_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~4'
        Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 2.721 ns; Loc. = LCCOMB_X38_Y8_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 5: + IC(0.267 ns) + CELL(0.398 ns) = 3.386 ns; Loc. = LCCOMB_X38_Y8_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~10'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.470 ns; Loc. = LCFF_X38_Y8_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.426 ns ( 41.10 % )
        Info: Total interconnect delay = 2.044 ns ( 58.90 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.417 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X38_Y8_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.537 ns ( 12.16 % )
            Info: Total interconnect delay = 3.880 ns ( 87.84 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 4.412 ns; Loc. = LCFF_X40_Y9_N9; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[2]'
            Info: Total cell delay = 0.537 ns ( 12.17 % )
            Info: Total interconnect delay = 3.875 ns ( 87.83 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is -643 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5]" and destination register "system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5]"
    Info: + Shortest register to register delay is 1.056 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y13_N9; Fanout = 1; REG Node = 'system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X32_Y13_N8; Fanout = 1; COMB Node = 'system0:u0|Vend:the_Vend|VendMachine:vend|oDATA~33'
        Info: 3: + IC(0.462 ns) + CELL(0.271 ns) = 1.056 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 1; REG Node = 'system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5]'
        Info: Total cell delay = 0.594 ns ( 56.25 % )
        Info: Total interconnect delay = 0.462 ns ( 43.75 % )
    Info: - Smallest register to register requirement is 1.699 ns
        Info: + Hold relationship between source and destination is -5.000 ns
            Info: + Latch edge is -7.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.949 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 9.604 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X22_Y12_N11; Fanout = 3; REG Node = 'system0:u0|cpu:the_cpu|A_mem_baddr[16]'
                Info: 4: + IC(0.326 ns) + CELL(0.398 ns) = 3.615 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 1; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2'
                Info: 5: + IC(0.419 ns) + CELL(0.410 ns) = 4.444 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 7; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~3'
                Info: 6: + IC(0.439 ns) + CELL(0.436 ns) = 5.319 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 3; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~5'
                Info: 7: + IC(0.270 ns) + CELL(0.150 ns) = 5.739 ns; Loc. = LCCOMB_X24_Y12_N22; Fanout = 3; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~6'
                Info: 8: + IC(0.266 ns) + CELL(0.150 ns) = 6.155 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 25; COMB Node = 'system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect'
                Info: 9: + IC(1.929 ns) + CELL(0.000 ns) = 8.084 ns; Loc. = CLKCTRL_G14; Fanout = 17; COMB Node = 'system0:u0|Vend_avalon_slave_0_arbitrator:the_Vend_avalon_slave_0|Vend_avalon_slave_0_chipselect~clkctrl'
                Info: 10: + IC(1.370 ns) + CELL(0.150 ns) = 9.604 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 1; REG Node = 'system0:u0|Vend:the_Vend|VendMachine:vend|oDATA[5]'
                Info: Total cell delay = 2.481 ns ( 25.83 % )
                Info: Total interconnect delay = 7.123 ns ( 74.17 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.655 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X32_Y13_N9; Fanout = 1; REG Node = 'system0:u0|Vend:the_Vend|VendMachine:vend|SEG_Number[5]'
                Info: Total cell delay = 0.537 ns ( 20.23 % )
                Info: Total interconnect delay = 2.118 ns ( 79.77 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.000 ns
Warning: Can't achieve minimum setup and hold requirement SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 along 13 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "system0:u0|sdram:the_sdram|i_cmd[3]" and destination register "system0:u0|sdram:the_sdram|i_cmd[3]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y6_N13; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X15_Y6_N12; Fanout = 1; COMB Node = 'system0:u0|sdram:the_sdram|Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X15_Y6_N13; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.690 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 470; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X15_Y6_N13; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
                Info: Total cell delay = 1.536 ns ( 57.10 % )
                Info: Total interconnect delay = 1.154 ns ( 42.90 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.690 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 470; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X15_Y6_N13; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
                Info: Total cell delay = 1.536 ns ( 57.10 % )
                Info: Total interconnect delay = 1.154 ns ( 42.90 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "key_test:sw|key_scan[4]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 8.926 ns
    Info: + Longest pin to register delay is 9.237 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 46; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.123 ns) + CELL(0.413 ns) = 7.398 ns; Loc. = LCCOMB_X36_Y13_N28; Fanout = 6; COMB Node = 'key_test:sw|key_scan[5]~6'
        Info: 3: + IC(1.179 ns) + CELL(0.660 ns) = 9.237 ns; Loc. = LCFF_X41_Y12_N27; Fanout = 7; REG Node = 'key_test:sw|key_scan[4]'
        Info: Total cell delay = 1.935 ns ( 20.95 % )
        Info: Total interconnect delay = 7.302 ns ( 79.05 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.633 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X41_Y12_N27; Fanout = 7; REG Node = 'key_test:sw|key_scan[4]'
        Info: Total cell delay = 0.537 ns ( 20.39 % )
        Info: Total interconnect delay = 2.096 ns ( 79.61 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX1[4]" through register "system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]" is 7.572 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is -2.358 ns
    Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2837; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X29_Y5_N1; Fanout = 7; REG Node = 'system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]'
        Info: Total cell delay = 0.537 ns ( 20.10 % )
        Info: Total interconnect delay = 2.134 ns ( 79.90 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.009 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N1; Fanout = 7; REG Node = 'system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|rDIG[7]'
        Info: 2: + IC(0.549 ns) + CELL(0.408 ns) = 0.957 ns; Loc. = LCCOMB_X29_Y5_N20; Fanout = 1; COMB Node = 'system0:u0|seg7_lut_8:the_seg7_lut_8|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u1|WideOr2~0'
        Info: 3: + IC(3.410 ns) + CELL(2.642 ns) = 7.009 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'HEX1[4]'
        Info: Total cell delay = 3.050 ns ( 43.52 % )
        Info: Total interconnect delay = 3.959 ns ( 56.48 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "system0:u0|sdram:the_sdram|za_data[15]" (data pin = "DRAM_DQ[15]", clock pin = "CLOCK_50") is 1.400 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 470; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.136 ns) + CELL(0.268 ns) = 2.521 ns; Loc. = IOC_X0_Y4_N0; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|za_data[15]'
        Info: Total cell delay = 1.267 ns ( 50.26 % )
        Info: Total interconnect delay = 1.254 ns ( 49.74 % )
    Info: + Micro hold delay of destination is 0.088 ns
    Info: - Shortest pin to register delay is 1.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA5; Fanout = 1; PIN Node = 'DRAM_DQ[15]'
        Info: 2: + IC(0.000 ns) + CELL(1.209 ns) = 1.209 ns; Loc. = IOC_X0_Y4_N0; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|za_data[15]'
        Info: Total cell delay = 1.209 ns ( 100.00 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Wed Mar 13 21:00:01 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


