#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Feb  9 02:03:53 2024
# Process ID: 21416
# Current directory: E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26588 E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.xpr
# Log file: E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/vivado.log
# Journal file: E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence\vivado.jou
# Running On: DESKTOP-9MD5LP4, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16778 MB
#-----------------------------------------------------------
start_gui
open_project E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1506.359 ; gain = 412.340
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/grad.data'
INFO: [SIM-utils-43] Exported 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/grad.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
ERROR: [VRFC 10-4982] syntax error near 'end' [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:85]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:85]
ERROR: [VRFC 10-2989] 'CAL_AREA' is not declared [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:168]
ERROR: [VRFC 10-2989] 'IS_INSIDE' is not declared [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:171]
ERROR: [VRFC 10-2989] 'S9' is not declared [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:174]
ERROR: [VRFC 10-2989] 'BUILD_FENCE0' is not declared [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:177]
ERROR: [VRFC 10-2989] 'BUILD_FENCE1' is not declared [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:180]
ERROR: [VRFC 10-2989] 'BUILD_FENCE2' is not declared [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:183]
ERROR: [VRFC 10-2989] 'BUILD_FENCE3' is not declared [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:186]
ERROR: [VRFC 10-8530] module 'geofence' is ignored due to previous errors [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/grad.data'
INFO: [SIM-utils-43] Exported 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/grad.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1631.184 ; gain = 64.574
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/grad.data'
INFO: [SIM-utils-43] Exported 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/grad.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
run 10 us
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 10 us
current_wave_config {goefence.wcfg}
E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg
add_wave {{/testfixture/u_geofence/polygon_area}} 
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
run 7 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 7 us
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
add_files -norecurse {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
ERROR: [VRFC 10-4982] syntax error near '?' [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:55]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <DW_sqrt_inst> not found while processing module instance <sqrt1> [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <DW_sqrt_inst> not found while processing module instance <sqrt1> [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <DW_sqrt_inst> not found while processing module instance <sqrt1> [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <DW_sqrt_inst> not found while processing module instance <sqrt1> [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <DW_sqrt_inst> not found while processing module instance <sqrt1> [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/grad.data'
INFO: [SIM-utils-43] Exported 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/grad.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2683.285 ; gain = 0.000
run 7 us
current_wave_config {goefence.wcfg}
goefence.wcfg
add_wave {{/testfixture/u_geofence/a}} {{/testfixture/u_geofence/b}} {{/testfixture/u_geofence/c}} {{/testfixture/u_geofence/s}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 7 us
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
current_wave_config {goefence.wcfg}
E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg
add_wave {{/testfixture/u_geofence/sqrt1_in}} {{/testfixture/u_geofence/sqrt2_in}} {{/testfixture/u_geofence/sqrt1_out}} {{/testfixture/u_geofence/sqrt2_out}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 7 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sqrt1_out' is not permitted [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:50]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sqrt2_out' is not permitted [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sqrt1_out' is not permitted [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:50]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sqrt2_out' is not permitted [E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 7 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2683.285 ; gain = 0.000
run 7 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2683.285 ; gain = 0.000
run 7 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2683.285 ; gain = 0.000
run 7 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2683.285 ; gain = 0.000
current_wave_config {goefence.wcfg}
E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg
add_wave {{/testfixture/u_geofence/tri_area}} {{/testfixture/u_geofence/sa}} {{/testfixture/u_geofence/bc}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run 7 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2683.285 ; gain = 0.000
run 7 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.781 ; gain = 0.000
run 7 us
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.781 ; gain = 0.000
run 7 us
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
Object2: Golde/Return => 0/1, FAIL

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/1, FAIL

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/1, FAIL

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/1, FAIL

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/1, FAIL

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/1, FAIL

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.781 ; gain = 0.000
run 7 us
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.754 ; gain = 0.000
run 7 us
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.754 ; gain = 0.000
run 7 us
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.754 ; gain = 0.000
run 7 us
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
run all
Object2: Golde/Return => 0/0, PASS

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/1, FAIL

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/0, PASS

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/1, FAIL

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/1, FAIL

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/1, FAIL

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
          3:  694, 1023,  630
          4:  503,  521,  394
          5:   43, 1003,  322
          6:   10,  664,  146
Object11: Golde/Return => 1/1, PASS

Object12(in):   X     Y     R
          1:  980,  120,  733
          2:  710,  620,  217
          3:  103,  500,  433
          4:  130,  210,  594
          5:  300,  800,  235
          6:  400,   80,  603
Object12: Golde/Return => 1/1, PASS

Object13(out):  X     Y     R
          1:  694, 1023,  392
          2:   10,  664,  622
          3:  503,  521,  172
          4:  694,  768,  146
          5:  302,  423,  392
          6:   43, 1003,  694
Object13: Golde/Return => 0/1, FAIL

Object14(in):   X     Y     R
          1:  321,  870,  378
          2: 1010,  643,  690
          3:  321,  127,  365
          4:  432,  123,  381
          5:  567, 1003,  560
          6:  970,  280,  668
Object14: Golde/Return => 1/1, PASS

Object15(out):  X     Y     R
          1:  755,  510,  390
          2:  103,   50,  732
          3:  103,  340,  487
          4:  298,  560,  193
          5:  982,  280,  707
          6:  710,   50,  720
Object15: Golde/Return => 0/1, FAIL

Object16(out):  X     Y     R
          1:  300,  800,  628
          2:  980,  120,  875
          3:  130,  210, 1096
          4:  400,   80, 1039
          5:  103,  500,  934
          6:  710,  620,  416
Object16: Golde/Return => 0/1, FAIL

Object17(out):  X     Y     R
          1:  103,  500,  784
          2:  130,  210,  753
          3:  400,   80,  540
          4:  710,  620,  320
          5:  980,  120,  247
          6:  300,  800,  732
Object17: Golde/Return => 0/1, FAIL

Object18(in):   X     Y     R
          1:  503,  521,  154
          2:  694,  768,  215
          3:  694, 1023,  398
          4:   43, 1003,  562
          5:   10,  664,  490
          6:  302,  423,  320
Object18: Golde/Return => 1/1, PASS

Object19(in):   X     Y     R
          1:   43, 1003,  595
          2:  302,  423,  550
          3:   10,  664,  646
          4:  694, 1023,  168
          5:  694,  768,  124
          6:  503,  521,  369
Object19: Golde/Return => 1/1, PASS

Object20(in):   X     Y     R
          1:  980,  120,  785
          2:  103,  500,  214
          3:  710,  620,  574
          4:  130,  210,  142
          5:  300,  800,  486
          6:  400,   80,  300
Object20: Golde/Return => 1/1, PASS

Object21(out):  X     Y     R
          1:  432,  123,  834
          2:  321,  127,  833
          3:  567, 1003,  173
          4:  321,  870,  117
          5:  970,  280,  885
          6: 1010,  643,  686
Object21: Golde/Return => 0/1, FAIL

Object22(in):   X     Y     R
          1:  710,   50,  238
          2:  103,  340,  777
          3:  982,  280,  122
          4:  755,  510,  308
          5:  298,  560,  664
          6:  103,   50,  788
Object22: Golde/Return => 1/1, PASS

Object23(in):   X     Y     R
          1:  982,  280,  586
          2:  103,   50,  337
          3:  755,  510,  464
          4:  710,   50,  348
          5:  103,  340,  324
          6:  298,  560,  364
Object23: Golde/Return => 1/1, PASS

Object24(in):   X     Y     R
          1:  503,  521,  205
          2:   43, 1003,  571
          3:  302,  423,   69
          4:   10,  664,  337
          5:  694, 1023,  661
          6:  694,  768,  481
Object24: Golde/Return => 1/1, PASS

Object25(out):  X     Y     R
          1:  321,  127,  922
          2:  567, 1003,  228
          3:  970,  280,  672
          4: 1010,  643,  363
          5:  432,  123,  875
          6:  321,  870,  464
Object25: Golde/Return => 0/1, FAIL

Object26(in):   X     Y     R
          1:  970,  280,  684
          2:  432,  123,  771
          3: 1010,  643,  448
          4:  321,  127,  802
          5:  321,  870,  302
          6:  567, 1003,  144
Object26: Golde/Return => 1/1, PASS

Object27(out):  X     Y     R
          1:  755,  510,  386
          2:  103,   50,  848
          3:  982,  280,  709
          4:  710,   50,  778
          5:  103,  340,  607
          6:  298,  560,  313
Object27: Golde/Return => 0/1, FAIL

Object28(out):  X     Y     R
          1:  503,  521,  494
          2:  302,  423,  346
          3:  694, 1023,  782
          4:   10,  664,   40
          5:   43, 1003,  378
          6:  694,  768,  689
Object28: Golde/Return => 0/1, FAIL

Object29(out):  X     Y     R
          1:  567, 1003,  516
          2:  970,  280,  823
          3:  321,  870,  269
          4:  432,  123,  540
          5: 1010,  643,  790
          6:  321,  127,  503
Object29: Golde/Return => 0/1, FAIL

Object30(in):   X     Y     R
          1:  103,  340,  769
          2:  710,   50,  334
          3:  103,   50,  822
          4:  298,  560,  613
          5:  755,  510,  203
          6:  982,  280,  126
Object30: Golde/Return => 1/1, PASS

Object31(out):  X     Y     R
          1:  503,  521,  582
          2:  694, 1023, 1097
          3:   10,  664,  571
          4:   43, 1003,  904
          5:  694,  768,  893
          6:  302,  423,  380
Object31: Golde/Return => 0/1, FAIL

Object32(out):  X     Y     R
          1:  694, 1023,  377
          2:   10,  664,  968
          3:  503,  521,  530
          4:   43, 1003,  959
          5:  302,  423,  754
          6:  694,  768,  279
Object32: Golde/Return => 0/1, FAIL

Object33(in):   X     Y     R
          1:  321,  870,  389
          2: 1010,  643,  378
          3:  567, 1003,  373
          4:  970,  280,  490
          5:  321,  127,  595
          6:  432,  123,  549
Object33: Golde/Return => 1/1, PASS

Object34(in):   X     Y     R
          1:  103,  500,  307
          2:  400,   80,  430
          3:  130,  210,  410
          4:  710,  620,  319
          5:  980,  120,  690
          6:  300,  800,  310
Object34: Golde/Return => 1/1, PASS

Object35(in):   X     Y     R
          1:  503,  521,  299
          2:   43, 1003,  421
          3:  694, 1023,  622
          4:   10,  664,  214
          5:  694,  768,  496
          6:  302,  423,  213
Object35: Golde/Return => 1/1, PASS

Object36(out):  X     Y     R
          1:  103,   50,  918
          2:  298,  560,  884
          3:  710,   50,  311
          4:  103,  340,  962
          5:  982,  280,  233
          6:  755,  510,  531
Object36: Golde/Return => 0/1, FAIL

Object37(out):  X     Y     R
          1:   10,  664,  815
          2:  694,  768,  180
          3:   43, 1003,  743
          4:  694, 1023,  130
          5:  302,  423,  695
          6:  503,  521,  491
Object37: Golde/Return => 0/1, FAIL

Object38(out):  X     Y     R
          1:  400,   80,  836
          2:  300,  800,  110
          3:  103,  500,  454
          4:  980,  120, 1042
          5:  130,  210,  720
          6:  710,  620,  502
Object38: Golde/Return => 0/1, FAIL

Object39(in):   X     Y     R
          1:  321,  870,  724
          2:  567, 1003,  786
          3:  321,  127,  333
          4:  432,  123,  230
          5:  970,  280,  334
          6: 1010,  643,  561
Object39: Golde/Return => 1/1, PASS

Object40(in):   X     Y     R
          1:  400,   80,  493
          2:  103,  500,  816
          3:  710,  620,  426
          4:  130,  210,  742
          5:  300,  800,  811
          6:  980,  120,  150
Object40: Golde/Return => 1/1, PASS

Object41(out):  X     Y     R
          1:  970,  280,  344
          2:  321,  870,  774
          3:  432,  123,  217
          4:  321,  127,  326
          5: 1010,  643,  600
          6:  567, 1003,  840
Object41: Golde/Return => 0/0, PASS

Object42(out):  X     Y     R
          1:  321,  127,  936
          2:  321,  870,  655
          3:  970,  280,  519
          4:  567, 1003,  454
          5:  432,  123,  865
          6: 1010,  643,  160
Object42: Golde/Return => 0/1, FAIL

Object43(in):   X     Y     R
          1:  567, 1003,  551
          2:  321,  127,  600
          3: 1010,  643,  261
          4:  321,  870,  599
          5:  432,  123,  520
          6:  970,  280,  282
Object43: Golde/Return => 1/1, PASS

Object44(in):   X     Y     R
          1:  710,  620,  514
          2:  130,  210,  270
          3:  300,  800,  598
          4:  103,  500,  415
          5:  400,   80,  130
          6:  980,  120,  586
Object44: Golde/Return => 1/1, PASS

Object45(out):  X     Y     R
          1:   10,  664,  849
          2:  694, 1023,  924
          3:  503,  521,  444
          4:  694,  768,  669
          5:  302,  423,  471
          6:   43, 1003, 1085
Object45: Golde/Return => 0/1, FAIL

Object46(out):  X     Y     R
          1:  980,  120,  968
          2:  710,  620,  500
          3:  300,  800,  113
          4:  103,  500,  249
          5:  130,  210,  517
          6:  400,   80,  664
Object46: Golde/Return => 0/1, FAIL

Object47(out):  X     Y     R
          1:  103,  500,  420
          2:  300,  800,  739
          3:  400,   80,  270
          4:  130,  210,  130
          5:  710,  620,  792
          6:  980,  120,  850
Object47: Golde/Return => 0/1, FAIL

Object48(in):   X     Y     R
          1:  321,  870,  264
          2: 1010,  643,  511
          3:  321,  127,  576
          4:  567, 1003,  334
          5:  432,  123,  556
          6:  970,  280,  613
Object48: Golde/Return => 1/1, PASS

Object49(out):  X     Y     R
          1:  567, 1003, 1016
          2: 1010,  643, 1059
          3:  321,  127,  222
          4:  432,  123,  332
          5:  321,  870,  801
          6:  970,  280,  888
Object49: Golde/Return => 0/1, FAIL

Object50(out):  X     Y     R
          1:  321,  870,  130
          2:  432,  123,  883
          3:  970,  280,  969
          4:  567, 1003,  246
          5:  321,  127,  873
          6: 1010,  643,  775
Object50: Golde/Return => 0/0, PASS

-------------------------------------------------
-- Simulation finish,  Pass = 27 , Fail = 23   --
-------------------------------------------------
$finish called at time : 230250 ns : File "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sim_1/imports/2021_grad_cell/tb.sv" Line 151
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.754 ; gain = 0.000
run all
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
Object2: Golde/Return => 0/0, PASS

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/1, FAIL

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/0, PASS

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/1, FAIL

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/1, FAIL

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/1, FAIL

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
          3:  694, 1023,  630
          4:  503,  521,  394
          5:   43, 1003,  322
          6:   10,  664,  146
Object11: Golde/Return => 1/1, PASS

Object12(in):   X     Y     R
          1:  980,  120,  733
          2:  710,  620,  217
          3:  103,  500,  433
          4:  130,  210,  594
          5:  300,  800,  235
          6:  400,   80,  603
Object12: Golde/Return => 1/1, PASS

Object13(out):  X     Y     R
          1:  694, 1023,  392
          2:   10,  664,  622
          3:  503,  521,  172
          4:  694,  768,  146
          5:  302,  423,  392
          6:   43, 1003,  694
Object13: Golde/Return => 0/1, FAIL

Object14(in):   X     Y     R
          1:  321,  870,  378
          2: 1010,  643,  690
          3:  321,  127,  365
          4:  432,  123,  381
          5:  567, 1003,  560
          6:  970,  280,  668
Object14: Golde/Return => 1/1, PASS

Object15(out):  X     Y     R
          1:  755,  510,  390
          2:  103,   50,  732
          3:  103,  340,  487
          4:  298,  560,  193
          5:  982,  280,  707
          6:  710,   50,  720
Object15: Golde/Return => 0/1, FAIL

Object16(out):  X     Y     R
          1:  300,  800,  628
          2:  980,  120,  875
          3:  130,  210, 1096
          4:  400,   80, 1039
          5:  103,  500,  934
          6:  710,  620,  416
Object16: Golde/Return => 0/1, FAIL

Object17(out):  X     Y     R
          1:  103,  500,  784
          2:  130,  210,  753
          3:  400,   80,  540
          4:  710,  620,  320
          5:  980,  120,  247
          6:  300,  800,  732
Object17: Golde/Return => 0/1, FAIL

Object18(in):   X     Y     R
          1:  503,  521,  154
          2:  694,  768,  215
          3:  694, 1023,  398
          4:   43, 1003,  562
          5:   10,  664,  490
          6:  302,  423,  320
Object18: Golde/Return => 1/1, PASS

Object19(in):   X     Y     R
          1:   43, 1003,  595
          2:  302,  423,  550
          3:   10,  664,  646
          4:  694, 1023,  168
          5:  694,  768,  124
          6:  503,  521,  369
Object19: Golde/Return => 1/1, PASS

Object20(in):   X     Y     R
          1:  980,  120,  785
          2:  103,  500,  214
          3:  710,  620,  574
          4:  130,  210,  142
          5:  300,  800,  486
          6:  400,   80,  300
Object20: Golde/Return => 1/1, PASS

Object21(out):  X     Y     R
          1:  432,  123,  834
          2:  321,  127,  833
          3:  567, 1003,  173
          4:  321,  870,  117
          5:  970,  280,  885
          6: 1010,  643,  686
Object21: Golde/Return => 0/1, FAIL

Object22(in):   X     Y     R
          1:  710,   50,  238
          2:  103,  340,  777
          3:  982,  280,  122
          4:  755,  510,  308
          5:  298,  560,  664
          6:  103,   50,  788
Object22: Golde/Return => 1/1, PASS

Object23(in):   X     Y     R
          1:  982,  280,  586
          2:  103,   50,  337
          3:  755,  510,  464
          4:  710,   50,  348
          5:  103,  340,  324
          6:  298,  560,  364
Object23: Golde/Return => 1/1, PASS

Object24(in):   X     Y     R
          1:  503,  521,  205
          2:   43, 1003,  571
          3:  302,  423,   69
          4:   10,  664,  337
          5:  694, 1023,  661
          6:  694,  768,  481
Object24: Golde/Return => 1/1, PASS

Object25(out):  X     Y     R
          1:  321,  127,  922
          2:  567, 1003,  228
          3:  970,  280,  672
          4: 1010,  643,  363
          5:  432,  123,  875
          6:  321,  870,  464
Object25: Golde/Return => 0/1, FAIL

Object26(in):   X     Y     R
          1:  970,  280,  684
          2:  432,  123,  771
          3: 1010,  643,  448
          4:  321,  127,  802
          5:  321,  870,  302
          6:  567, 1003,  144
Object26: Golde/Return => 1/1, PASS

Object27(out):  X     Y     R
          1:  755,  510,  386
          2:  103,   50,  848
          3:  982,  280,  709
          4:  710,   50,  778
          5:  103,  340,  607
          6:  298,  560,  313
Object27: Golde/Return => 0/1, FAIL

Object28(out):  X     Y     R
          1:  503,  521,  494
          2:  302,  423,  346
          3:  694, 1023,  782
          4:   10,  664,   40
          5:   43, 1003,  378
          6:  694,  768,  689
Object28: Golde/Return => 0/1, FAIL

Object29(out):  X     Y     R
          1:  567, 1003,  516
          2:  970,  280,  823
          3:  321,  870,  269
          4:  432,  123,  540
          5: 1010,  643,  790
          6:  321,  127,  503
Object29: Golde/Return => 0/1, FAIL

Object30(in):   X     Y     R
          1:  103,  340,  769
          2:  710,   50,  334
          3:  103,   50,  822
          4:  298,  560,  613
          5:  755,  510,  203
          6:  982,  280,  126
Object30: Golde/Return => 1/1, PASS

Object31(out):  X     Y     R
          1:  503,  521,  582
          2:  694, 1023, 1097
          3:   10,  664,  571
          4:   43, 1003,  904
          5:  694,  768,  893
          6:  302,  423,  380
Object31: Golde/Return => 0/1, FAIL

Object32(out):  X     Y     R
          1:  694, 1023,  377
          2:   10,  664,  968
          3:  503,  521,  530
          4:   43, 1003,  959
          5:  302,  423,  754
          6:  694,  768,  279
Object32: Golde/Return => 0/1, FAIL

Object33(in):   X     Y     R
          1:  321,  870,  389
          2: 1010,  643,  378
          3:  567, 1003,  373
          4:  970,  280,  490
          5:  321,  127,  595
          6:  432,  123,  549
Object33: Golde/Return => 1/1, PASS

Object34(in):   X     Y     R
          1:  103,  500,  307
          2:  400,   80,  430
          3:  130,  210,  410
          4:  710,  620,  319
          5:  980,  120,  690
          6:  300,  800,  310
Object34: Golde/Return => 1/1, PASS

Object35(in):   X     Y     R
          1:  503,  521,  299
          2:   43, 1003,  421
          3:  694, 1023,  622
          4:   10,  664,  214
          5:  694,  768,  496
          6:  302,  423,  213
Object35: Golde/Return => 1/1, PASS

Object36(out):  X     Y     R
          1:  103,   50,  918
          2:  298,  560,  884
          3:  710,   50,  311
          4:  103,  340,  962
          5:  982,  280,  233
          6:  755,  510,  531
Object36: Golde/Return => 0/1, FAIL

Object37(out):  X     Y     R
          1:   10,  664,  815
          2:  694,  768,  180
          3:   43, 1003,  743
          4:  694, 1023,  130
          5:  302,  423,  695
          6:  503,  521,  491
Object37: Golde/Return => 0/1, FAIL

Object38(out):  X     Y     R
          1:  400,   80,  836
          2:  300,  800,  110
          3:  103,  500,  454
          4:  980,  120, 1042
          5:  130,  210,  720
          6:  710,  620,  502
Object38: Golde/Return => 0/1, FAIL

Object39(in):   X     Y     R
          1:  321,  870,  724
          2:  567, 1003,  786
          3:  321,  127,  333
          4:  432,  123,  230
          5:  970,  280,  334
          6: 1010,  643,  561
Object39: Golde/Return => 1/1, PASS

Object40(in):   X     Y     R
          1:  400,   80,  493
          2:  103,  500,  816
          3:  710,  620,  426
          4:  130,  210,  742
          5:  300,  800,  811
          6:  980,  120,  150
Object40: Golde/Return => 1/1, PASS

Object41(out):  X     Y     R
          1:  970,  280,  344
          2:  321,  870,  774
          3:  432,  123,  217
          4:  321,  127,  326
          5: 1010,  643,  600
          6:  567, 1003,  840
Object41: Golde/Return => 0/0, PASS

Object42(out):  X     Y     R
          1:  321,  127,  936
          2:  321,  870,  655
          3:  970,  280,  519
          4:  567, 1003,  454
          5:  432,  123,  865
          6: 1010,  643,  160
Object42: Golde/Return => 0/1, FAIL

Object43(in):   X     Y     R
          1:  567, 1003,  551
          2:  321,  127,  600
          3: 1010,  643,  261
          4:  321,  870,  599
          5:  432,  123,  520
          6:  970,  280,  282
Object43: Golde/Return => 1/1, PASS

Object44(in):   X     Y     R
          1:  710,  620,  514
          2:  130,  210,  270
          3:  300,  800,  598
          4:  103,  500,  415
          5:  400,   80,  130
          6:  980,  120,  586
Object44: Golde/Return => 1/1, PASS

Object45(out):  X     Y     R
          1:   10,  664,  849
          2:  694, 1023,  924
          3:  503,  521,  444
          4:  694,  768,  669
          5:  302,  423,  471
          6:   43, 1003, 1085
Object45: Golde/Return => 0/1, FAIL

Object46(out):  X     Y     R
          1:  980,  120,  968
          2:  710,  620,  500
          3:  300,  800,  113
          4:  103,  500,  249
          5:  130,  210,  517
          6:  400,   80,  664
Object46: Golde/Return => 0/1, FAIL

Object47(out):  X     Y     R
          1:  103,  500,  420
          2:  300,  800,  739
          3:  400,   80,  270
          4:  130,  210,  130
          5:  710,  620,  792
          6:  980,  120,  850
Object47: Golde/Return => 0/1, FAIL

Object48(in):   X     Y     R
          1:  321,  870,  264
          2: 1010,  643,  511
          3:  321,  127,  576
          4:  567, 1003,  334
          5:  432,  123,  556
          6:  970,  280,  613
Object48: Golde/Return => 1/1, PASS

Object49(out):  X     Y     R
          1:  567, 1003, 1016
          2: 1010,  643, 1059
          3:  321,  127,  222
          4:  432,  123,  332
          5:  321,  870,  801
          6:  970,  280,  888
Object49: Golde/Return => 0/1, FAIL

Object50(out):  X     Y     R
          1:  321,  870,  130
          2:  432,  123,  883
          3:  970,  280,  969
          4:  567, 1003,  246
          5:  321,  127,  873
          6: 1010,  643,  775
Object50: Golde/Return => 0/0, PASS

-------------------------------------------------
-- Simulation finish,  Pass = 27 , Fail = 23   --
-------------------------------------------------
$finish called at time : 230250 ns : File "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sim_1/imports/2021_grad_cell/tb.sv" Line 151
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.754 ; gain = 0.000
run all
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
Object2: Golde/Return => 0/0, PASS

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/1, FAIL

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/0, PASS

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/1, FAIL

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/1, FAIL

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/1, FAIL

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
          3:  694, 1023,  630
          4:  503,  521,  394
          5:   43, 1003,  322
          6:   10,  664,  146
Object11: Golde/Return => 1/1, PASS

Object12(in):   X     Y     R
          1:  980,  120,  733
          2:  710,  620,  217
          3:  103,  500,  433
          4:  130,  210,  594
          5:  300,  800,  235
          6:  400,   80,  603
Object12: Golde/Return => 1/1, PASS

Object13(out):  X     Y     R
          1:  694, 1023,  392
          2:   10,  664,  622
          3:  503,  521,  172
          4:  694,  768,  146
          5:  302,  423,  392
          6:   43, 1003,  694
Object13: Golde/Return => 0/1, FAIL

Object14(in):   X     Y     R
          1:  321,  870,  378
          2: 1010,  643,  690
          3:  321,  127,  365
          4:  432,  123,  381
          5:  567, 1003,  560
          6:  970,  280,  668
Object14: Golde/Return => 1/1, PASS

Object15(out):  X     Y     R
          1:  755,  510,  390
          2:  103,   50,  732
          3:  103,  340,  487
          4:  298,  560,  193
          5:  982,  280,  707
          6:  710,   50,  720
Object15: Golde/Return => 0/1, FAIL

Object16(out):  X     Y     R
          1:  300,  800,  628
          2:  980,  120,  875
          3:  130,  210, 1096
          4:  400,   80, 1039
          5:  103,  500,  934
          6:  710,  620,  416
Object16: Golde/Return => 0/1, FAIL

Object17(out):  X     Y     R
          1:  103,  500,  784
          2:  130,  210,  753
          3:  400,   80,  540
          4:  710,  620,  320
          5:  980,  120,  247
          6:  300,  800,  732
Object17: Golde/Return => 0/1, FAIL

Object18(in):   X     Y     R
          1:  503,  521,  154
          2:  694,  768,  215
          3:  694, 1023,  398
          4:   43, 1003,  562
          5:   10,  664,  490
          6:  302,  423,  320
Object18: Golde/Return => 1/1, PASS

Object19(in):   X     Y     R
          1:   43, 1003,  595
          2:  302,  423,  550
          3:   10,  664,  646
          4:  694, 1023,  168
          5:  694,  768,  124
          6:  503,  521,  369
Object19: Golde/Return => 1/1, PASS

Object20(in):   X     Y     R
          1:  980,  120,  785
          2:  103,  500,  214
          3:  710,  620,  574
          4:  130,  210,  142
          5:  300,  800,  486
          6:  400,   80,  300
Object20: Golde/Return => 1/1, PASS

Object21(out):  X     Y     R
          1:  432,  123,  834
          2:  321,  127,  833
          3:  567, 1003,  173
          4:  321,  870,  117
          5:  970,  280,  885
          6: 1010,  643,  686
Object21: Golde/Return => 0/1, FAIL

Object22(in):   X     Y     R
          1:  710,   50,  238
          2:  103,  340,  777
          3:  982,  280,  122
          4:  755,  510,  308
          5:  298,  560,  664
          6:  103,   50,  788
Object22: Golde/Return => 1/1, PASS

Object23(in):   X     Y     R
          1:  982,  280,  586
          2:  103,   50,  337
          3:  755,  510,  464
          4:  710,   50,  348
          5:  103,  340,  324
          6:  298,  560,  364
Object23: Golde/Return => 1/1, PASS

Object24(in):   X     Y     R
          1:  503,  521,  205
          2:   43, 1003,  571
          3:  302,  423,   69
          4:   10,  664,  337
          5:  694, 1023,  661
          6:  694,  768,  481
Object24: Golde/Return => 1/1, PASS

Object25(out):  X     Y     R
          1:  321,  127,  922
          2:  567, 1003,  228
          3:  970,  280,  672
          4: 1010,  643,  363
          5:  432,  123,  875
          6:  321,  870,  464
Object25: Golde/Return => 0/1, FAIL

Object26(in):   X     Y     R
          1:  970,  280,  684
          2:  432,  123,  771
          3: 1010,  643,  448
          4:  321,  127,  802
          5:  321,  870,  302
          6:  567, 1003,  144
Object26: Golde/Return => 1/1, PASS

Object27(out):  X     Y     R
          1:  755,  510,  386
          2:  103,   50,  848
          3:  982,  280,  709
          4:  710,   50,  778
          5:  103,  340,  607
          6:  298,  560,  313
Object27: Golde/Return => 0/1, FAIL

Object28(out):  X     Y     R
          1:  503,  521,  494
          2:  302,  423,  346
          3:  694, 1023,  782
          4:   10,  664,   40
          5:   43, 1003,  378
          6:  694,  768,  689
Object28: Golde/Return => 0/1, FAIL

Object29(out):  X     Y     R
          1:  567, 1003,  516
          2:  970,  280,  823
          3:  321,  870,  269
          4:  432,  123,  540
          5: 1010,  643,  790
          6:  321,  127,  503
Object29: Golde/Return => 0/1, FAIL

Object30(in):   X     Y     R
          1:  103,  340,  769
          2:  710,   50,  334
          3:  103,   50,  822
          4:  298,  560,  613
          5:  755,  510,  203
          6:  982,  280,  126
Object30: Golde/Return => 1/1, PASS

Object31(out):  X     Y     R
          1:  503,  521,  582
          2:  694, 1023, 1097
          3:   10,  664,  571
          4:   43, 1003,  904
          5:  694,  768,  893
          6:  302,  423,  380
Object31: Golde/Return => 0/1, FAIL

Object32(out):  X     Y     R
          1:  694, 1023,  377
          2:   10,  664,  968
          3:  503,  521,  530
          4:   43, 1003,  959
          5:  302,  423,  754
          6:  694,  768,  279
Object32: Golde/Return => 0/1, FAIL

Object33(in):   X     Y     R
          1:  321,  870,  389
          2: 1010,  643,  378
          3:  567, 1003,  373
          4:  970,  280,  490
          5:  321,  127,  595
          6:  432,  123,  549
Object33: Golde/Return => 1/1, PASS

Object34(in):   X     Y     R
          1:  103,  500,  307
          2:  400,   80,  430
          3:  130,  210,  410
          4:  710,  620,  319
          5:  980,  120,  690
          6:  300,  800,  310
Object34: Golde/Return => 1/1, PASS

Object35(in):   X     Y     R
          1:  503,  521,  299
          2:   43, 1003,  421
          3:  694, 1023,  622
          4:   10,  664,  214
          5:  694,  768,  496
          6:  302,  423,  213
Object35: Golde/Return => 1/1, PASS

Object36(out):  X     Y     R
          1:  103,   50,  918
          2:  298,  560,  884
          3:  710,   50,  311
          4:  103,  340,  962
          5:  982,  280,  233
          6:  755,  510,  531
Object36: Golde/Return => 0/1, FAIL

Object37(out):  X     Y     R
          1:   10,  664,  815
          2:  694,  768,  180
          3:   43, 1003,  743
          4:  694, 1023,  130
          5:  302,  423,  695
          6:  503,  521,  491
Object37: Golde/Return => 0/1, FAIL

Object38(out):  X     Y     R
          1:  400,   80,  836
          2:  300,  800,  110
          3:  103,  500,  454
          4:  980,  120, 1042
          5:  130,  210,  720
          6:  710,  620,  502
Object38: Golde/Return => 0/0, PASS

Object39(in):   X     Y     R
          1:  321,  870,  724
          2:  567, 1003,  786
          3:  321,  127,  333
          4:  432,  123,  230
          5:  970,  280,  334
          6: 1010,  643,  561
Object39: Golde/Return => 1/1, PASS

Object40(in):   X     Y     R
          1:  400,   80,  493
          2:  103,  500,  816
          3:  710,  620,  426
          4:  130,  210,  742
          5:  300,  800,  811
          6:  980,  120,  150
Object40: Golde/Return => 1/1, PASS

Object41(out):  X     Y     R
          1:  970,  280,  344
          2:  321,  870,  774
          3:  432,  123,  217
          4:  321,  127,  326
          5: 1010,  643,  600
          6:  567, 1003,  840
Object41: Golde/Return => 0/0, PASS

Object42(out):  X     Y     R
          1:  321,  127,  936
          2:  321,  870,  655
          3:  970,  280,  519
          4:  567, 1003,  454
          5:  432,  123,  865
          6: 1010,  643,  160
Object42: Golde/Return => 0/1, FAIL

Object43(in):   X     Y     R
          1:  567, 1003,  551
          2:  321,  127,  600
          3: 1010,  643,  261
          4:  321,  870,  599
          5:  432,  123,  520
          6:  970,  280,  282
Object43: Golde/Return => 1/1, PASS

Object44(in):   X     Y     R
          1:  710,  620,  514
          2:  130,  210,  270
          3:  300,  800,  598
          4:  103,  500,  415
          5:  400,   80,  130
          6:  980,  120,  586
Object44: Golde/Return => 1/1, PASS

Object45(out):  X     Y     R
          1:   10,  664,  849
          2:  694, 1023,  924
          3:  503,  521,  444
          4:  694,  768,  669
          5:  302,  423,  471
          6:   43, 1003, 1085
Object45: Golde/Return => 0/0, PASS

Object46(out):  X     Y     R
          1:  980,  120,  968
          2:  710,  620,  500
          3:  300,  800,  113
          4:  103,  500,  249
          5:  130,  210,  517
          6:  400,   80,  664
Object46: Golde/Return => 0/1, FAIL

Object47(out):  X     Y     R
          1:  103,  500,  420
          2:  300,  800,  739
          3:  400,   80,  270
          4:  130,  210,  130
          5:  710,  620,  792
          6:  980,  120,  850
Object47: Golde/Return => 0/1, FAIL

Object48(in):   X     Y     R
          1:  321,  870,  264
          2: 1010,  643,  511
          3:  321,  127,  576
          4:  567, 1003,  334
          5:  432,  123,  556
          6:  970,  280,  613
Object48: Golde/Return => 1/1, PASS

Object49(out):  X     Y     R
          1:  567, 1003, 1016
          2: 1010,  643, 1059
          3:  321,  127,  222
          4:  432,  123,  332
          5:  321,  870,  801
          6:  970,  280,  888
Object49: Golde/Return => 0/1, FAIL

Object50(out):  X     Y     R
          1:  321,  870,  130
          2:  432,  123,  883
          3:  970,  280,  969
          4:  567, 1003,  246
          5:  321,  127,  873
          6: 1010,  643,  775
Object50: Golde/Return => 0/0, PASS

-------------------------------------------------
-- Simulation finish,  Pass = 29 , Fail = 21   --
-------------------------------------------------
$finish called at time : 230250 ns : File "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sim_1/imports/2021_grad_cell/tb.sv" Line 151
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.754 ; gain = 0.000
run all
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
Object2: Golde/Return => 0/0, PASS

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/1, FAIL

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/0, PASS

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/1, FAIL

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/1, FAIL

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/1, FAIL

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
          3:  694, 1023,  630
          4:  503,  521,  394
          5:   43, 1003,  322
          6:   10,  664,  146
Object11: Golde/Return => 1/1, PASS

Object12(in):   X     Y     R
          1:  980,  120,  733
          2:  710,  620,  217
          3:  103,  500,  433
          4:  130,  210,  594
          5:  300,  800,  235
          6:  400,   80,  603
Object12: Golde/Return => 1/1, PASS

Object13(out):  X     Y     R
          1:  694, 1023,  392
          2:   10,  664,  622
          3:  503,  521,  172
          4:  694,  768,  146
          5:  302,  423,  392
          6:   43, 1003,  694
Object13: Golde/Return => 0/1, FAIL

Object14(in):   X     Y     R
          1:  321,  870,  378
          2: 1010,  643,  690
          3:  321,  127,  365
          4:  432,  123,  381
          5:  567, 1003,  560
          6:  970,  280,  668
Object14: Golde/Return => 1/1, PASS

Object15(out):  X     Y     R
          1:  755,  510,  390
          2:  103,   50,  732
          3:  103,  340,  487
          4:  298,  560,  193
          5:  982,  280,  707
          6:  710,   50,  720
Object15: Golde/Return => 0/1, FAIL

Object16(out):  X     Y     R
          1:  300,  800,  628
          2:  980,  120,  875
          3:  130,  210, 1096
          4:  400,   80, 1039
          5:  103,  500,  934
          6:  710,  620,  416
Object16: Golde/Return => 0/1, FAIL

Object17(out):  X     Y     R
          1:  103,  500,  784
          2:  130,  210,  753
          3:  400,   80,  540
          4:  710,  620,  320
          5:  980,  120,  247
          6:  300,  800,  732
Object17: Golde/Return => 0/1, FAIL

Object18(in):   X     Y     R
          1:  503,  521,  154
          2:  694,  768,  215
          3:  694, 1023,  398
          4:   43, 1003,  562
          5:   10,  664,  490
          6:  302,  423,  320
Object18: Golde/Return => 1/1, PASS

Object19(in):   X     Y     R
          1:   43, 1003,  595
          2:  302,  423,  550
          3:   10,  664,  646
          4:  694, 1023,  168
          5:  694,  768,  124
          6:  503,  521,  369
Object19: Golde/Return => 1/1, PASS

Object20(in):   X     Y     R
          1:  980,  120,  785
          2:  103,  500,  214
          3:  710,  620,  574
          4:  130,  210,  142
          5:  300,  800,  486
          6:  400,   80,  300
Object20: Golde/Return => 1/1, PASS

Object21(out):  X     Y     R
          1:  432,  123,  834
          2:  321,  127,  833
          3:  567, 1003,  173
          4:  321,  870,  117
          5:  970,  280,  885
          6: 1010,  643,  686
Object21: Golde/Return => 0/1, FAIL

Object22(in):   X     Y     R
          1:  710,   50,  238
          2:  103,  340,  777
          3:  982,  280,  122
          4:  755,  510,  308
          5:  298,  560,  664
          6:  103,   50,  788
Object22: Golde/Return => 1/1, PASS

Object23(in):   X     Y     R
          1:  982,  280,  586
          2:  103,   50,  337
          3:  755,  510,  464
          4:  710,   50,  348
          5:  103,  340,  324
          6:  298,  560,  364
Object23: Golde/Return => 1/1, PASS

Object24(in):   X     Y     R
          1:  503,  521,  205
          2:   43, 1003,  571
          3:  302,  423,   69
          4:   10,  664,  337
          5:  694, 1023,  661
          6:  694,  768,  481
Object24: Golde/Return => 1/1, PASS

Object25(out):  X     Y     R
          1:  321,  127,  922
          2:  567, 1003,  228
          3:  970,  280,  672
          4: 1010,  643,  363
          5:  432,  123,  875
          6:  321,  870,  464
Object25: Golde/Return => 0/1, FAIL

Object26(in):   X     Y     R
          1:  970,  280,  684
          2:  432,  123,  771
          3: 1010,  643,  448
          4:  321,  127,  802
          5:  321,  870,  302
          6:  567, 1003,  144
Object26: Golde/Return => 1/1, PASS

Object27(out):  X     Y     R
          1:  755,  510,  386
          2:  103,   50,  848
          3:  982,  280,  709
          4:  710,   50,  778
          5:  103,  340,  607
          6:  298,  560,  313
Object27: Golde/Return => 0/1, FAIL

Object28(out):  X     Y     R
          1:  503,  521,  494
          2:  302,  423,  346
          3:  694, 1023,  782
          4:   10,  664,   40
          5:   43, 1003,  378
          6:  694,  768,  689
Object28: Golde/Return => 0/1, FAIL

Object29(out):  X     Y     R
          1:  567, 1003,  516
          2:  970,  280,  823
          3:  321,  870,  269
          4:  432,  123,  540
          5: 1010,  643,  790
          6:  321,  127,  503
Object29: Golde/Return => 0/1, FAIL

Object30(in):   X     Y     R
          1:  103,  340,  769
          2:  710,   50,  334
          3:  103,   50,  822
          4:  298,  560,  613
          5:  755,  510,  203
          6:  982,  280,  126
Object30: Golde/Return => 1/1, PASS

Object31(out):  X     Y     R
          1:  503,  521,  582
          2:  694, 1023, 1097
          3:   10,  664,  571
          4:   43, 1003,  904
          5:  694,  768,  893
          6:  302,  423,  380
Object31: Golde/Return => 0/1, FAIL

Object32(out):  X     Y     R
          1:  694, 1023,  377
          2:   10,  664,  968
          3:  503,  521,  530
          4:   43, 1003,  959
          5:  302,  423,  754
          6:  694,  768,  279
Object32: Golde/Return => 0/1, FAIL

Object33(in):   X     Y     R
          1:  321,  870,  389
          2: 1010,  643,  378
          3:  567, 1003,  373
          4:  970,  280,  490
          5:  321,  127,  595
          6:  432,  123,  549
Object33: Golde/Return => 1/1, PASS

Object34(in):   X     Y     R
          1:  103,  500,  307
          2:  400,   80,  430
          3:  130,  210,  410
          4:  710,  620,  319
          5:  980,  120,  690
          6:  300,  800,  310
Object34: Golde/Return => 1/1, PASS

Object35(in):   X     Y     R
          1:  503,  521,  299
          2:   43, 1003,  421
          3:  694, 1023,  622
          4:   10,  664,  214
          5:  694,  768,  496
          6:  302,  423,  213
Object35: Golde/Return => 1/1, PASS

Object36(out):  X     Y     R
          1:  103,   50,  918
          2:  298,  560,  884
          3:  710,   50,  311
          4:  103,  340,  962
          5:  982,  280,  233
          6:  755,  510,  531
Object36: Golde/Return => 0/1, FAIL

Object37(out):  X     Y     R
          1:   10,  664,  815
          2:  694,  768,  180
          3:   43, 1003,  743
          4:  694, 1023,  130
          5:  302,  423,  695
          6:  503,  521,  491
Object37: Golde/Return => 0/1, FAIL

Object38(out):  X     Y     R
          1:  400,   80,  836
          2:  300,  800,  110
          3:  103,  500,  454
          4:  980,  120, 1042
          5:  130,  210,  720
          6:  710,  620,  502
Object38: Golde/Return => 0/1, FAIL

Object39(in):   X     Y     R
          1:  321,  870,  724
          2:  567, 1003,  786
          3:  321,  127,  333
          4:  432,  123,  230
          5:  970,  280,  334
          6: 1010,  643,  561
Object39: Golde/Return => 1/1, PASS

Object40(in):   X     Y     R
          1:  400,   80,  493
          2:  103,  500,  816
          3:  710,  620,  426
          4:  130,  210,  742
          5:  300,  800,  811
          6:  980,  120,  150
Object40: Golde/Return => 1/1, PASS

Object41(out):  X     Y     R
          1:  970,  280,  344
          2:  321,  870,  774
          3:  432,  123,  217
          4:  321,  127,  326
          5: 1010,  643,  600
          6:  567, 1003,  840
Object41: Golde/Return => 0/0, PASS

Object42(out):  X     Y     R
          1:  321,  127,  936
          2:  321,  870,  655
          3:  970,  280,  519
          4:  567, 1003,  454
          5:  432,  123,  865
          6: 1010,  643,  160
Object42: Golde/Return => 0/1, FAIL

Object43(in):   X     Y     R
          1:  567, 1003,  551
          2:  321,  127,  600
          3: 1010,  643,  261
          4:  321,  870,  599
          5:  432,  123,  520
          6:  970,  280,  282
Object43: Golde/Return => 1/1, PASS

Object44(in):   X     Y     R
          1:  710,  620,  514
          2:  130,  210,  270
          3:  300,  800,  598
          4:  103,  500,  415
          5:  400,   80,  130
          6:  980,  120,  586
Object44: Golde/Return => 1/1, PASS

Object45(out):  X     Y     R
          1:   10,  664,  849
          2:  694, 1023,  924
          3:  503,  521,  444
          4:  694,  768,  669
          5:  302,  423,  471
          6:   43, 1003, 1085
Object45: Golde/Return => 0/1, FAIL

Object46(out):  X     Y     R
          1:  980,  120,  968
          2:  710,  620,  500
          3:  300,  800,  113
          4:  103,  500,  249
          5:  130,  210,  517
          6:  400,   80,  664
Object46: Golde/Return => 0/1, FAIL

Object47(out):  X     Y     R
          1:  103,  500,  420
          2:  300,  800,  739
          3:  400,   80,  270
          4:  130,  210,  130
          5:  710,  620,  792
          6:  980,  120,  850
Object47: Golde/Return => 0/1, FAIL

Object48(in):   X     Y     R
          1:  321,  870,  264
          2: 1010,  643,  511
          3:  321,  127,  576
          4:  567, 1003,  334
          5:  432,  123,  556
          6:  970,  280,  613
Object48: Golde/Return => 1/1, PASS

Object49(out):  X     Y     R
          1:  567, 1003, 1016
          2: 1010,  643, 1059
          3:  321,  127,  222
          4:  432,  123,  332
          5:  321,  870,  801
          6:  970,  280,  888
Object49: Golde/Return => 0/1, FAIL

Object50(out):  X     Y     R
          1:  321,  870,  130
          2:  432,  123,  883
          3:  970,  280,  969
          4:  567, 1003,  246
          5:  321,  127,  873
          6: 1010,  643,  775
Object50: Golde/Return => 0/0, PASS

-------------------------------------------------
-- Simulation finish,  Pass = 27 , Fail = 23   --
-------------------------------------------------
$finish called at time : 230250 ns : File "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sim_1/imports/2021_grad_cell/tb.sv" Line 151
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.754 ; gain = 0.000
run all
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
Object2: Golde/Return => 0/0, PASS

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/1, FAIL

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/0, PASS

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/1, FAIL

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/1, FAIL

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/1, FAIL

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
          3:  694, 1023,  630
          4:  503,  521,  394
          5:   43, 1003,  322
          6:   10,  664,  146
Object11: Golde/Return => 1/1, PASS

Object12(in):   X     Y     R
          1:  980,  120,  733
          2:  710,  620,  217
          3:  103,  500,  433
          4:  130,  210,  594
          5:  300,  800,  235
          6:  400,   80,  603
Object12: Golde/Return => 1/1, PASS

Object13(out):  X     Y     R
          1:  694, 1023,  392
          2:   10,  664,  622
          3:  503,  521,  172
          4:  694,  768,  146
          5:  302,  423,  392
          6:   43, 1003,  694
Object13: Golde/Return => 0/1, FAIL

Object14(in):   X     Y     R
          1:  321,  870,  378
          2: 1010,  643,  690
          3:  321,  127,  365
          4:  432,  123,  381
          5:  567, 1003,  560
          6:  970,  280,  668
Object14: Golde/Return => 1/1, PASS

Object15(out):  X     Y     R
          1:  755,  510,  390
          2:  103,   50,  732
          3:  103,  340,  487
          4:  298,  560,  193
          5:  982,  280,  707
          6:  710,   50,  720
Object15: Golde/Return => 0/1, FAIL

Object16(out):  X     Y     R
          1:  300,  800,  628
          2:  980,  120,  875
          3:  130,  210, 1096
          4:  400,   80, 1039
          5:  103,  500,  934
          6:  710,  620,  416
Object16: Golde/Return => 0/1, FAIL

Object17(out):  X     Y     R
          1:  103,  500,  784
          2:  130,  210,  753
          3:  400,   80,  540
          4:  710,  620,  320
          5:  980,  120,  247
          6:  300,  800,  732
Object17: Golde/Return => 0/1, FAIL

Object18(in):   X     Y     R
          1:  503,  521,  154
          2:  694,  768,  215
          3:  694, 1023,  398
          4:   43, 1003,  562
          5:   10,  664,  490
          6:  302,  423,  320
Object18: Golde/Return => 1/1, PASS

Object19(in):   X     Y     R
          1:   43, 1003,  595
          2:  302,  423,  550
          3:   10,  664,  646
          4:  694, 1023,  168
          5:  694,  768,  124
          6:  503,  521,  369
Object19: Golde/Return => 1/1, PASS

Object20(in):   X     Y     R
          1:  980,  120,  785
          2:  103,  500,  214
          3:  710,  620,  574
          4:  130,  210,  142
          5:  300,  800,  486
          6:  400,   80,  300
Object20: Golde/Return => 1/1, PASS

Object21(out):  X     Y     R
          1:  432,  123,  834
          2:  321,  127,  833
          3:  567, 1003,  173
          4:  321,  870,  117
          5:  970,  280,  885
          6: 1010,  643,  686
Object21: Golde/Return => 0/1, FAIL

Object22(in):   X     Y     R
          1:  710,   50,  238
          2:  103,  340,  777
          3:  982,  280,  122
          4:  755,  510,  308
          5:  298,  560,  664
          6:  103,   50,  788
Object22: Golde/Return => 1/1, PASS

Object23(in):   X     Y     R
          1:  982,  280,  586
          2:  103,   50,  337
          3:  755,  510,  464
          4:  710,   50,  348
          5:  103,  340,  324
          6:  298,  560,  364
Object23: Golde/Return => 1/1, PASS

Object24(in):   X     Y     R
          1:  503,  521,  205
          2:   43, 1003,  571
          3:  302,  423,   69
          4:   10,  664,  337
          5:  694, 1023,  661
          6:  694,  768,  481
Object24: Golde/Return => 1/1, PASS

Object25(out):  X     Y     R
          1:  321,  127,  922
          2:  567, 1003,  228
          3:  970,  280,  672
          4: 1010,  643,  363
          5:  432,  123,  875
          6:  321,  870,  464
Object25: Golde/Return => 0/1, FAIL

Object26(in):   X     Y     R
          1:  970,  280,  684
          2:  432,  123,  771
          3: 1010,  643,  448
          4:  321,  127,  802
          5:  321,  870,  302
          6:  567, 1003,  144
Object26: Golde/Return => 1/0, FAIL

Object27(out):  X     Y     R
          1:  755,  510,  386
          2:  103,   50,  848
          3:  982,  280,  709
          4:  710,   50,  778
          5:  103,  340,  607
          6:  298,  560,  313
Object27: Golde/Return => 0/1, FAIL

Object28(out):  X     Y     R
          1:  503,  521,  494
          2:  302,  423,  346
          3:  694, 1023,  782
          4:   10,  664,   40
          5:   43, 1003,  378
          6:  694,  768,  689
Object28: Golde/Return => 0/1, FAIL

Object29(out):  X     Y     R
          1:  567, 1003,  516
          2:  970,  280,  823
          3:  321,  870,  269
          4:  432,  123,  540
          5: 1010,  643,  790
          6:  321,  127,  503
Object29: Golde/Return => 0/1, FAIL

Object30(in):   X     Y     R
          1:  103,  340,  769
          2:  710,   50,  334
          3:  103,   50,  822
          4:  298,  560,  613
          5:  755,  510,  203
          6:  982,  280,  126
Object30: Golde/Return => 1/1, PASS

Object31(out):  X     Y     R
          1:  503,  521,  582
          2:  694, 1023, 1097
          3:   10,  664,  571
          4:   43, 1003,  904
          5:  694,  768,  893
          6:  302,  423,  380
Object31: Golde/Return => 0/1, FAIL

Object32(out):  X     Y     R
          1:  694, 1023,  377
          2:   10,  664,  968
          3:  503,  521,  530
          4:   43, 1003,  959
          5:  302,  423,  754
          6:  694,  768,  279
Object32: Golde/Return => 0/1, FAIL

Object33(in):   X     Y     R
          1:  321,  870,  389
          2: 1010,  643,  378
          3:  567, 1003,  373
          4:  970,  280,  490
          5:  321,  127,  595
          6:  432,  123,  549
Object33: Golde/Return => 1/0, FAIL

Object34(in):   X     Y     R
          1:  103,  500,  307
          2:  400,   80,  430
          3:  130,  210,  410
          4:  710,  620,  319
          5:  980,  120,  690
          6:  300,  800,  310
Object34: Golde/Return => 1/1, PASS

Object35(in):   X     Y     R
          1:  503,  521,  299
          2:   43, 1003,  421
          3:  694, 1023,  622
          4:   10,  664,  214
          5:  694,  768,  496
          6:  302,  423,  213
Object35: Golde/Return => 1/1, PASS

Object36(out):  X     Y     R
          1:  103,   50,  918
          2:  298,  560,  884
          3:  710,   50,  311
          4:  103,  340,  962
          5:  982,  280,  233
          6:  755,  510,  531
Object36: Golde/Return => 0/1, FAIL

Object37(out):  X     Y     R
          1:   10,  664,  815
          2:  694,  768,  180
          3:   43, 1003,  743
          4:  694, 1023,  130
          5:  302,  423,  695
          6:  503,  521,  491
Object37: Golde/Return => 0/1, FAIL

Object38(out):  X     Y     R
          1:  400,   80,  836
          2:  300,  800,  110
          3:  103,  500,  454
          4:  980,  120, 1042
          5:  130,  210,  720
          6:  710,  620,  502
Object38: Golde/Return => 0/1, FAIL

Object39(in):   X     Y     R
          1:  321,  870,  724
          2:  567, 1003,  786
          3:  321,  127,  333
          4:  432,  123,  230
          5:  970,  280,  334
          6: 1010,  643,  561
Object39: Golde/Return => 1/1, PASS

Object40(in):   X     Y     R
          1:  400,   80,  493
          2:  103,  500,  816
          3:  710,  620,  426
          4:  130,  210,  742
          5:  300,  800,  811
          6:  980,  120,  150
Object40: Golde/Return => 1/1, PASS

Object41(out):  X     Y     R
          1:  970,  280,  344
          2:  321,  870,  774
          3:  432,  123,  217
          4:  321,  127,  326
          5: 1010,  643,  600
          6:  567, 1003,  840
Object41: Golde/Return => 0/1, FAIL

Object42(out):  X     Y     R
          1:  321,  127,  936
          2:  321,  870,  655
          3:  970,  280,  519
          4:  567, 1003,  454
          5:  432,  123,  865
          6: 1010,  643,  160
Object42: Golde/Return => 0/1, FAIL

Object43(in):   X     Y     R
          1:  567, 1003,  551
          2:  321,  127,  600
          3: 1010,  643,  261
          4:  321,  870,  599
          5:  432,  123,  520
          6:  970,  280,  282
Object43: Golde/Return => 1/1, PASS

Object44(in):   X     Y     R
          1:  710,  620,  514
          2:  130,  210,  270
          3:  300,  800,  598
          4:  103,  500,  415
          5:  400,   80,  130
          6:  980,  120,  586
Object44: Golde/Return => 1/1, PASS

Object45(out):  X     Y     R
          1:   10,  664,  849
          2:  694, 1023,  924
          3:  503,  521,  444
          4:  694,  768,  669
          5:  302,  423,  471
          6:   43, 1003, 1085
Object45: Golde/Return => 0/1, FAIL

Object46(out):  X     Y     R
          1:  980,  120,  968
          2:  710,  620,  500
          3:  300,  800,  113
          4:  103,  500,  249
          5:  130,  210,  517
          6:  400,   80,  664
Object46: Golde/Return => 0/1, FAIL

Object47(out):  X     Y     R
          1:  103,  500,  420
          2:  300,  800,  739
          3:  400,   80,  270
          4:  130,  210,  130
          5:  710,  620,  792
          6:  980,  120,  850
Object47: Golde/Return => 0/1, FAIL

Object48(in):   X     Y     R
          1:  321,  870,  264
          2: 1010,  643,  511
          3:  321,  127,  576
          4:  567, 1003,  334
          5:  432,  123,  556
          6:  970,  280,  613
Object48: Golde/Return => 1/1, PASS

Object49(out):  X     Y     R
          1:  567, 1003, 1016
          2: 1010,  643, 1059
          3:  321,  127,  222
          4:  432,  123,  332
          5:  321,  870,  801
          6:  970,  280,  888
Object49: Golde/Return => 0/1, FAIL

Object50(out):  X     Y     R
          1:  321,  870,  130
          2:  432,  123,  883
          3:  970,  280,  969
          4:  567, 1003,  246
          5:  321,  127,  873
          6: 1010,  643,  775
Object50: Golde/Return => 0/1, FAIL

-------------------------------------------------
-- Simulation finish,  Pass = 23 , Fail = 27   --
-------------------------------------------------
$finish called at time : 230250 ns : File "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sim_1/imports/2021_grad_cell/tb.sv" Line 151
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run all
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
Object2: Golde/Return => 0/0, PASS

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/1, FAIL

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/0, PASS

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/1, FAIL

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/1, FAIL

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/1, FAIL

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
          3:  694, 1023,  630
          4:  503,  521,  394
          5:   43, 1003,  322
          6:   10,  664,  146
Object11: Golde/Return => 1/1, PASS

Object12(in):   X     Y     R
          1:  980,  120,  733
          2:  710,  620,  217
          3:  103,  500,  433
          4:  130,  210,  594
          5:  300,  800,  235
          6:  400,   80,  603
Object12: Golde/Return => 1/1, PASS

Object13(out):  X     Y     R
          1:  694, 1023,  392
          2:   10,  664,  622
          3:  503,  521,  172
          4:  694,  768,  146
          5:  302,  423,  392
          6:   43, 1003,  694
Object13: Golde/Return => 0/1, FAIL

Object14(in):   X     Y     R
          1:  321,  870,  378
          2: 1010,  643,  690
          3:  321,  127,  365
          4:  432,  123,  381
          5:  567, 1003,  560
          6:  970,  280,  668
Object14: Golde/Return => 1/1, PASS

Object15(out):  X     Y     R
          1:  755,  510,  390
          2:  103,   50,  732
          3:  103,  340,  487
          4:  298,  560,  193
          5:  982,  280,  707
          6:  710,   50,  720
Object15: Golde/Return => 0/1, FAIL

Object16(out):  X     Y     R
          1:  300,  800,  628
          2:  980,  120,  875
          3:  130,  210, 1096
          4:  400,   80, 1039
          5:  103,  500,  934
          6:  710,  620,  416
Object16: Golde/Return => 0/1, FAIL

Object17(out):  X     Y     R
          1:  103,  500,  784
          2:  130,  210,  753
          3:  400,   80,  540
          4:  710,  620,  320
          5:  980,  120,  247
          6:  300,  800,  732
Object17: Golde/Return => 0/1, FAIL

Object18(in):   X     Y     R
          1:  503,  521,  154
          2:  694,  768,  215
          3:  694, 1023,  398
          4:   43, 1003,  562
          5:   10,  664,  490
          6:  302,  423,  320
Object18: Golde/Return => 1/1, PASS

Object19(in):   X     Y     R
          1:   43, 1003,  595
          2:  302,  423,  550
          3:   10,  664,  646
          4:  694, 1023,  168
          5:  694,  768,  124
          6:  503,  521,  369
Object19: Golde/Return => 1/1, PASS

Object20(in):   X     Y     R
          1:  980,  120,  785
          2:  103,  500,  214
          3:  710,  620,  574
          4:  130,  210,  142
          5:  300,  800,  486
          6:  400,   80,  300
Object20: Golde/Return => 1/1, PASS

Object21(out):  X     Y     R
          1:  432,  123,  834
          2:  321,  127,  833
          3:  567, 1003,  173
          4:  321,  870,  117
          5:  970,  280,  885
          6: 1010,  643,  686
Object21: Golde/Return => 0/1, FAIL

Object22(in):   X     Y     R
          1:  710,   50,  238
          2:  103,  340,  777
          3:  982,  280,  122
          4:  755,  510,  308
          5:  298,  560,  664
          6:  103,   50,  788
Object22: Golde/Return => 1/1, PASS

Object23(in):   X     Y     R
          1:  982,  280,  586
          2:  103,   50,  337
          3:  755,  510,  464
          4:  710,   50,  348
          5:  103,  340,  324
          6:  298,  560,  364
Object23: Golde/Return => 1/1, PASS

Object24(in):   X     Y     R
          1:  503,  521,  205
          2:   43, 1003,  571
          3:  302,  423,   69
          4:   10,  664,  337
          5:  694, 1023,  661
          6:  694,  768,  481
Object24: Golde/Return => 1/1, PASS

Object25(out):  X     Y     R
          1:  321,  127,  922
          2:  567, 1003,  228
          3:  970,  280,  672
          4: 1010,  643,  363
          5:  432,  123,  875
          6:  321,  870,  464
Object25: Golde/Return => 0/1, FAIL

Object26(in):   X     Y     R
          1:  970,  280,  684
          2:  432,  123,  771
          3: 1010,  643,  448
          4:  321,  127,  802
          5:  321,  870,  302
          6:  567, 1003,  144
Object26: Golde/Return => 1/0, FAIL

Object27(out):  X     Y     R
          1:  755,  510,  386
          2:  103,   50,  848
          3:  982,  280,  709
          4:  710,   50,  778
          5:  103,  340,  607
          6:  298,  560,  313
Object27: Golde/Return => 0/1, FAIL

Object28(out):  X     Y     R
          1:  503,  521,  494
          2:  302,  423,  346
          3:  694, 1023,  782
          4:   10,  664,   40
          5:   43, 1003,  378
          6:  694,  768,  689
Object28: Golde/Return => 0/1, FAIL

Object29(out):  X     Y     R
          1:  567, 1003,  516
          2:  970,  280,  823
          3:  321,  870,  269
          4:  432,  123,  540
          5: 1010,  643,  790
          6:  321,  127,  503
Object29: Golde/Return => 0/1, FAIL

Object30(in):   X     Y     R
          1:  103,  340,  769
          2:  710,   50,  334
          3:  103,   50,  822
          4:  298,  560,  613
          5:  755,  510,  203
          6:  982,  280,  126
Object30: Golde/Return => 1/1, PASS

Object31(out):  X     Y     R
          1:  503,  521,  582
          2:  694, 1023, 1097
          3:   10,  664,  571
          4:   43, 1003,  904
          5:  694,  768,  893
          6:  302,  423,  380
Object31: Golde/Return => 0/1, FAIL

Object32(out):  X     Y     R
          1:  694, 1023,  377
          2:   10,  664,  968
          3:  503,  521,  530
          4:   43, 1003,  959
          5:  302,  423,  754
          6:  694,  768,  279
Object32: Golde/Return => 0/1, FAIL

Object33(in):   X     Y     R
          1:  321,  870,  389
          2: 1010,  643,  378
          3:  567, 1003,  373
          4:  970,  280,  490
          5:  321,  127,  595
          6:  432,  123,  549
Object33: Golde/Return => 1/0, FAIL

Object34(in):   X     Y     R
          1:  103,  500,  307
          2:  400,   80,  430
          3:  130,  210,  410
          4:  710,  620,  319
          5:  980,  120,  690
          6:  300,  800,  310
Object34: Golde/Return => 1/1, PASS

Object35(in):   X     Y     R
          1:  503,  521,  299
          2:   43, 1003,  421
          3:  694, 1023,  622
          4:   10,  664,  214
          5:  694,  768,  496
          6:  302,  423,  213
Object35: Golde/Return => 1/1, PASS

Object36(out):  X     Y     R
          1:  103,   50,  918
          2:  298,  560,  884
          3:  710,   50,  311
          4:  103,  340,  962
          5:  982,  280,  233
          6:  755,  510,  531
Object36: Golde/Return => 0/1, FAIL

Object37(out):  X     Y     R
          1:   10,  664,  815
          2:  694,  768,  180
          3:   43, 1003,  743
          4:  694, 1023,  130
          5:  302,  423,  695
          6:  503,  521,  491
Object37: Golde/Return => 0/1, FAIL

Object38(out):  X     Y     R
          1:  400,   80,  836
          2:  300,  800,  110
          3:  103,  500,  454
          4:  980,  120, 1042
          5:  130,  210,  720
          6:  710,  620,  502
Object38: Golde/Return => 0/1, FAIL

Object39(in):   X     Y     R
          1:  321,  870,  724
          2:  567, 1003,  786
          3:  321,  127,  333
          4:  432,  123,  230
          5:  970,  280,  334
          6: 1010,  643,  561
Object39: Golde/Return => 1/1, PASS

Object40(in):   X     Y     R
          1:  400,   80,  493
          2:  103,  500,  816
          3:  710,  620,  426
          4:  130,  210,  742
          5:  300,  800,  811
          6:  980,  120,  150
Object40: Golde/Return => 1/1, PASS

Object41(out):  X     Y     R
          1:  970,  280,  344
          2:  321,  870,  774
          3:  432,  123,  217
          4:  321,  127,  326
          5: 1010,  643,  600
          6:  567, 1003,  840
Object41: Golde/Return => 0/1, FAIL

Object42(out):  X     Y     R
          1:  321,  127,  936
          2:  321,  870,  655
          3:  970,  280,  519
          4:  567, 1003,  454
          5:  432,  123,  865
          6: 1010,  643,  160
Object42: Golde/Return => 0/1, FAIL

Object43(in):   X     Y     R
          1:  567, 1003,  551
          2:  321,  127,  600
          3: 1010,  643,  261
          4:  321,  870,  599
          5:  432,  123,  520
          6:  970,  280,  282
Object43: Golde/Return => 1/1, PASS

Object44(in):   X     Y     R
          1:  710,  620,  514
          2:  130,  210,  270
          3:  300,  800,  598
          4:  103,  500,  415
          5:  400,   80,  130
          6:  980,  120,  586
Object44: Golde/Return => 1/1, PASS

Object45(out):  X     Y     R
          1:   10,  664,  849
          2:  694, 1023,  924
          3:  503,  521,  444
          4:  694,  768,  669
          5:  302,  423,  471
          6:   43, 1003, 1085
Object45: Golde/Return => 0/1, FAIL

Object46(out):  X     Y     R
          1:  980,  120,  968
          2:  710,  620,  500
          3:  300,  800,  113
          4:  103,  500,  249
          5:  130,  210,  517
          6:  400,   80,  664
Object46: Golde/Return => 0/1, FAIL

Object47(out):  X     Y     R
          1:  103,  500,  420
          2:  300,  800,  739
          3:  400,   80,  270
          4:  130,  210,  130
          5:  710,  620,  792
          6:  980,  120,  850
Object47: Golde/Return => 0/1, FAIL

Object48(in):   X     Y     R
          1:  321,  870,  264
          2: 1010,  643,  511
          3:  321,  127,  576
          4:  567, 1003,  334
          5:  432,  123,  556
          6:  970,  280,  613
Object48: Golde/Return => 1/1, PASS

Object49(out):  X     Y     R
          1:  567, 1003, 1016
          2: 1010,  643, 1059
          3:  321,  127,  222
          4:  432,  123,  332
          5:  321,  870,  801
          6:  970,  280,  888
Object49: Golde/Return => 0/1, FAIL

Object50(out):  X     Y     R
          1:  321,  870,  130
          2:  432,  123,  883
          3:  970,  280,  969
          4:  567, 1003,  246
          5:  321,  127,  873
          6: 1010,  643,  775
Object50: Golde/Return => 0/1, FAIL

-------------------------------------------------
-- Simulation finish,  Pass = 23 , Fail = 27   --
-------------------------------------------------
$finish called at time : 230250 ns : File "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sim_1/imports/2021_grad_cell/tb.sv" Line 151
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sim_1\imports\2021_grad_cell\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects\IC_Contest\109_IC_Contest_Preround\Verilog\Geofence\Geofence.srcs\sources_1\imports\2021_grad_cell\geofence.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_sqrt_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module geofence
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=20)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=20)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.754 ; gain = 0.000
run all
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
Object2: Golde/Return => 0/0, PASS

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/0, PASS

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/0, PASS

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/1, FAIL

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/1, FAIL

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/1, FAIL

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
          3:  694, 1023,  630
          4:  503,  521,  394
          5:   43, 1003,  322
          6:   10,  664,  146
Object11: Golde/Return => 1/1, PASS

Object12(in):   X     Y     R
          1:  980,  120,  733
          2:  710,  620,  217
          3:  103,  500,  433
          4:  130,  210,  594
          5:  300,  800,  235
          6:  400,   80,  603
Object12: Golde/Return => 1/1, PASS

Object13(out):  X     Y     R
          1:  694, 1023,  392
          2:   10,  664,  622
          3:  503,  521,  172
          4:  694,  768,  146
          5:  302,  423,  392
          6:   43, 1003,  694
Object13: Golde/Return => 0/1, FAIL

Object14(in):   X     Y     R
          1:  321,  870,  378
          2: 1010,  643,  690
          3:  321,  127,  365
          4:  432,  123,  381
          5:  567, 1003,  560
          6:  970,  280,  668
Object14: Golde/Return => 1/1, PASS

Object15(out):  X     Y     R
          1:  755,  510,  390
          2:  103,   50,  732
          3:  103,  340,  487
          4:  298,  560,  193
          5:  982,  280,  707
          6:  710,   50,  720
Object15: Golde/Return => 0/0, PASS

Object16(out):  X     Y     R
          1:  300,  800,  628
          2:  980,  120,  875
          3:  130,  210, 1096
          4:  400,   80, 1039
          5:  103,  500,  934
          6:  710,  620,  416
Object16: Golde/Return => 0/1, FAIL

Object17(out):  X     Y     R
          1:  103,  500,  784
          2:  130,  210,  753
          3:  400,   80,  540
          4:  710,  620,  320
          5:  980,  120,  247
          6:  300,  800,  732
Object17: Golde/Return => 0/1, FAIL

Object18(in):   X     Y     R
          1:  503,  521,  154
          2:  694,  768,  215
          3:  694, 1023,  398
          4:   43, 1003,  562
          5:   10,  664,  490
          6:  302,  423,  320
Object18: Golde/Return => 1/1, PASS

Object19(in):   X     Y     R
          1:   43, 1003,  595
          2:  302,  423,  550
          3:   10,  664,  646
          4:  694, 1023,  168
          5:  694,  768,  124
          6:  503,  521,  369
Object19: Golde/Return => 1/1, PASS

Object20(in):   X     Y     R
          1:  980,  120,  785
          2:  103,  500,  214
          3:  710,  620,  574
          4:  130,  210,  142
          5:  300,  800,  486
          6:  400,   80,  300
Object20: Golde/Return => 1/1, PASS

Object21(out):  X     Y     R
          1:  432,  123,  834
          2:  321,  127,  833
          3:  567, 1003,  173
          4:  321,  870,  117
          5:  970,  280,  885
          6: 1010,  643,  686
Object21: Golde/Return => 0/1, FAIL

Object22(in):   X     Y     R
          1:  710,   50,  238
          2:  103,  340,  777
          3:  982,  280,  122
          4:  755,  510,  308
          5:  298,  560,  664
          6:  103,   50,  788
Object22: Golde/Return => 1/1, PASS

Object23(in):   X     Y     R
          1:  982,  280,  586
          2:  103,   50,  337
          3:  755,  510,  464
          4:  710,   50,  348
          5:  103,  340,  324
          6:  298,  560,  364
Object23: Golde/Return => 1/1, PASS

Object24(in):   X     Y     R
          1:  503,  521,  205
          2:   43, 1003,  571
          3:  302,  423,   69
          4:   10,  664,  337
          5:  694, 1023,  661
          6:  694,  768,  481
Object24: Golde/Return => 1/1, PASS

Object25(out):  X     Y     R
          1:  321,  127,  922
          2:  567, 1003,  228
          3:  970,  280,  672
          4: 1010,  643,  363
          5:  432,  123,  875
          6:  321,  870,  464
Object25: Golde/Return => 0/1, FAIL

Object26(in):   X     Y     R
          1:  970,  280,  684
          2:  432,  123,  771
          3: 1010,  643,  448
          4:  321,  127,  802
          5:  321,  870,  302
          6:  567, 1003,  144
Object26: Golde/Return => 1/1, PASS

Object27(out):  X     Y     R
          1:  755,  510,  386
          2:  103,   50,  848
          3:  982,  280,  709
          4:  710,   50,  778
          5:  103,  340,  607
          6:  298,  560,  313
Object27: Golde/Return => 0/0, PASS

Object28(out):  X     Y     R
          1:  503,  521,  494
          2:  302,  423,  346
          3:  694, 1023,  782
          4:   10,  664,   40
          5:   43, 1003,  378
          6:  694,  768,  689
Object28: Golde/Return => 0/1, FAIL

Object29(out):  X     Y     R
          1:  567, 1003,  516
          2:  970,  280,  823
          3:  321,  870,  269
          4:  432,  123,  540
          5: 1010,  643,  790
          6:  321,  127,  503
Object29: Golde/Return => 0/1, FAIL

Object30(in):   X     Y     R
          1:  103,  340,  769
          2:  710,   50,  334
          3:  103,   50,  822
          4:  298,  560,  613
          5:  755,  510,  203
          6:  982,  280,  126
Object30: Golde/Return => 1/1, PASS

Object31(out):  X     Y     R
          1:  503,  521,  582
          2:  694, 1023, 1097
          3:   10,  664,  571
          4:   43, 1003,  904
          5:  694,  768,  893
          6:  302,  423,  380
Object31: Golde/Return => 0/1, FAIL

Object32(out):  X     Y     R
          1:  694, 1023,  377
          2:   10,  664,  968
          3:  503,  521,  530
          4:   43, 1003,  959
          5:  302,  423,  754
          6:  694,  768,  279
Object32: Golde/Return => 0/0, PASS

Object33(in):   X     Y     R
          1:  321,  870,  389
          2: 1010,  643,  378
          3:  567, 1003,  373
          4:  970,  280,  490
          5:  321,  127,  595
          6:  432,  123,  549
Object33: Golde/Return => 1/1, PASS

Object34(in):   X     Y     R
          1:  103,  500,  307
          2:  400,   80,  430
          3:  130,  210,  410
          4:  710,  620,  319
          5:  980,  120,  690
          6:  300,  800,  310
Object34: Golde/Return => 1/1, PASS

Object35(in):   X     Y     R
          1:  503,  521,  299
          2:   43, 1003,  421
          3:  694, 1023,  622
          4:   10,  664,  214
          5:  694,  768,  496
          6:  302,  423,  213
Object35: Golde/Return => 1/1, PASS

Object36(out):  X     Y     R
          1:  103,   50,  918
          2:  298,  560,  884
          3:  710,   50,  311
          4:  103,  340,  962
          5:  982,  280,  233
          6:  755,  510,  531
Object36: Golde/Return => 0/1, FAIL

Object37(out):  X     Y     R
          1:   10,  664,  815
          2:  694,  768,  180
          3:   43, 1003,  743
          4:  694, 1023,  130
          5:  302,  423,  695
          6:  503,  521,  491
Object37: Golde/Return => 0/1, FAIL

Object38(out):  X     Y     R
          1:  400,   80,  836
          2:  300,  800,  110
          3:  103,  500,  454
          4:  980,  120, 1042
          5:  130,  210,  720
          6:  710,  620,  502
Object38: Golde/Return => 0/1, FAIL

Object39(in):   X     Y     R
          1:  321,  870,  724
          2:  567, 1003,  786
          3:  321,  127,  333
          4:  432,  123,  230
          5:  970,  280,  334
          6: 1010,  643,  561
Object39: Golde/Return => 1/1, PASS

Object40(in):   X     Y     R
          1:  400,   80,  493
          2:  103,  500,  816
          3:  710,  620,  426
          4:  130,  210,  742
          5:  300,  800,  811
          6:  980,  120,  150
Object40: Golde/Return => 1/1, PASS

Object41(out):  X     Y     R
          1:  970,  280,  344
          2:  321,  870,  774
          3:  432,  123,  217
          4:  321,  127,  326
          5: 1010,  643,  600
          6:  567, 1003,  840
Object41: Golde/Return => 0/0, PASS

Object42(out):  X     Y     R
          1:  321,  127,  936
          2:  321,  870,  655
          3:  970,  280,  519
          4:  567, 1003,  454
          5:  432,  123,  865
          6: 1010,  643,  160
Object42: Golde/Return => 0/1, FAIL

Object43(in):   X     Y     R
          1:  567, 1003,  551
          2:  321,  127,  600
          3: 1010,  643,  261
          4:  321,  870,  599
          5:  432,  123,  520
          6:  970,  280,  282
Object43: Golde/Return => 1/1, PASS

Object44(in):   X     Y     R
          1:  710,  620,  514
          2:  130,  210,  270
          3:  300,  800,  598
          4:  103,  500,  415
          5:  400,   80,  130
          6:  980,  120,  586
Object44: Golde/Return => 1/1, PASS

Object45(out):  X     Y     R
          1:   10,  664,  849
          2:  694, 1023,  924
          3:  503,  521,  444
          4:  694,  768,  669
          5:  302,  423,  471
          6:   43, 1003, 1085
Object45: Golde/Return => 0/1, FAIL

Object46(out):  X     Y     R
          1:  980,  120,  968
          2:  710,  620,  500
          3:  300,  800,  113
          4:  103,  500,  249
          5:  130,  210,  517
          6:  400,   80,  664
Object46: Golde/Return => 0/1, FAIL

Object47(out):  X     Y     R
          1:  103,  500,  420
          2:  300,  800,  739
          3:  400,   80,  270
          4:  130,  210,  130
          5:  710,  620,  792
          6:  980,  120,  850
Object47: Golde/Return => 0/1, FAIL

Object48(in):   X     Y     R
          1:  321,  870,  264
          2: 1010,  643,  511
          3:  321,  127,  576
          4:  567, 1003,  334
          5:  432,  123,  556
          6:  970,  280,  613
Object48: Golde/Return => 1/1, PASS

Object49(out):  X     Y     R
          1:  567, 1003, 1016
          2: 1010,  643, 1059
          3:  321,  127,  222
          4:  432,  123,  332
          5:  321,  870,  801
          6:  970,  280,  888
Object49: Golde/Return => 0/1, FAIL

Object50(out):  X     Y     R
          1:  321,  870,  130
          2:  432,  123,  883
          3:  970,  280,  969
          4:  567, 1003,  246
          5:  321,  127,  873
          6: 1010,  643,  775
Object50: Golde/Return => 0/0, PASS

-------------------------------------------------
-- Simulation finish,  Pass = 31 , Fail = 19   --
-------------------------------------------------
$finish called at time : 230250 ns : File "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sim_1/imports/2021_grad_cell/tb.sv" Line 151
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
run all
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
Object2: Golde/Return => 0/0, PASS

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/0, PASS

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/0, PASS

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/1, FAIL

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/1, FAIL

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/1, FAIL

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
          3:  694, 1023,  630
          4:  503,  521,  394
          5:   43, 1003,  322
          6:   10,  664,  146
Object11: Golde/Return => 1/1, PASS

Object12(in):   X     Y     R
          1:  980,  120,  733
          2:  710,  620,  217
          3:  103,  500,  433
          4:  130,  210,  594
          5:  300,  800,  235
          6:  400,   80,  603
Object12: Golde/Return => 1/1, PASS

Object13(out):  X     Y     R
          1:  694, 1023,  392
          2:   10,  664,  622
          3:  503,  521,  172
          4:  694,  768,  146
          5:  302,  423,  392
          6:   43, 1003,  694
Object13: Golde/Return => 0/1, FAIL

Object14(in):   X     Y     R
          1:  321,  870,  378
          2: 1010,  643,  690
          3:  321,  127,  365
          4:  432,  123,  381
          5:  567, 1003,  560
          6:  970,  280,  668
Object14: Golde/Return => 1/1, PASS

Object15(out):  X     Y     R
          1:  755,  510,  390
          2:  103,   50,  732
          3:  103,  340,  487
          4:  298,  560,  193
          5:  982,  280,  707
          6:  710,   50,  720
Object15: Golde/Return => 0/0, PASS

Object16(out):  X     Y     R
          1:  300,  800,  628
          2:  980,  120,  875
          3:  130,  210, 1096
          4:  400,   80, 1039
          5:  103,  500,  934
          6:  710,  620,  416
Object16: Golde/Return => 0/1, FAIL

Object17(out):  X     Y     R
          1:  103,  500,  784
          2:  130,  210,  753
          3:  400,   80,  540
          4:  710,  620,  320
          5:  980,  120,  247
          6:  300,  800,  732
Object17: Golde/Return => 0/1, FAIL

Object18(in):   X     Y     R
          1:  503,  521,  154
          2:  694,  768,  215
          3:  694, 1023,  398
          4:   43, 1003,  562
          5:   10,  664,  490
          6:  302,  423,  320
Object18: Golde/Return => 1/1, PASS

Object19(in):   X     Y     R
          1:   43, 1003,  595
          2:  302,  423,  550
          3:   10,  664,  646
          4:  694, 1023,  168
          5:  694,  768,  124
          6:  503,  521,  369
Object19: Golde/Return => 1/1, PASS

Object20(in):   X     Y     R
          1:  980,  120,  785
          2:  103,  500,  214
          3:  710,  620,  574
          4:  130,  210,  142
          5:  300,  800,  486
          6:  400,   80,  300
Object20: Golde/Return => 1/1, PASS

Object21(out):  X     Y     R
          1:  432,  123,  834
          2:  321,  127,  833
          3:  567, 1003,  173
          4:  321,  870,  117
          5:  970,  280,  885
          6: 1010,  643,  686
Object21: Golde/Return => 0/1, FAIL

Object22(in):   X     Y     R
          1:  710,   50,  238
          2:  103,  340,  777
          3:  982,  280,  122
          4:  755,  510,  308
          5:  298,  560,  664
          6:  103,   50,  788
Object22: Golde/Return => 1/1, PASS

Object23(in):   X     Y     R
          1:  982,  280,  586
          2:  103,   50,  337
          3:  755,  510,  464
          4:  710,   50,  348
          5:  103,  340,  324
          6:  298,  560,  364
Object23: Golde/Return => 1/1, PASS

Object24(in):   X     Y     R
          1:  503,  521,  205
          2:   43, 1003,  571
          3:  302,  423,   69
          4:   10,  664,  337
          5:  694, 1023,  661
          6:  694,  768,  481
Object24: Golde/Return => 1/1, PASS

Object25(out):  X     Y     R
          1:  321,  127,  922
          2:  567, 1003,  228
          3:  970,  280,  672
          4: 1010,  643,  363
          5:  432,  123,  875
          6:  321,  870,  464
Object25: Golde/Return => 0/1, FAIL

Object26(in):   X     Y     R
          1:  970,  280,  684
          2:  432,  123,  771
          3: 1010,  643,  448
          4:  321,  127,  802
          5:  321,  870,  302
          6:  567, 1003,  144
Object26: Golde/Return => 1/1, PASS

Object27(out):  X     Y     R
          1:  755,  510,  386
          2:  103,   50,  848
          3:  982,  280,  709
          4:  710,   50,  778
          5:  103,  340,  607
          6:  298,  560,  313
Object27: Golde/Return => 0/0, PASS

Object28(out):  X     Y     R
          1:  503,  521,  494
          2:  302,  423,  346
          3:  694, 1023,  782
          4:   10,  664,   40
          5:   43, 1003,  378
          6:  694,  768,  689
Object28: Golde/Return => 0/1, FAIL

Object29(out):  X     Y     R
          1:  567, 1003,  516
          2:  970,  280,  823
          3:  321,  870,  269
          4:  432,  123,  540
          5: 1010,  643,  790
          6:  321,  127,  503
Object29: Golde/Return => 0/1, FAIL

Object30(in):   X     Y     R
          1:  103,  340,  769
          2:  710,   50,  334
          3:  103,   50,  822
          4:  298,  560,  613
          5:  755,  510,  203
          6:  982,  280,  126
Object30: Golde/Return => 1/1, PASS

Object31(out):  X     Y     R
          1:  503,  521,  582
          2:  694, 1023, 1097
          3:   10,  664,  571
          4:   43, 1003,  904
          5:  694,  768,  893
          6:  302,  423,  380
Object31: Golde/Return => 0/1, FAIL

Object32(out):  X     Y     R
          1:  694, 1023,  377
          2:   10,  664,  968
          3:  503,  521,  530
          4:   43, 1003,  959
          5:  302,  423,  754
          6:  694,  768,  279
Object32: Golde/Return => 0/0, PASS

Object33(in):   X     Y     R
          1:  321,  870,  389
          2: 1010,  643,  378
          3:  567, 1003,  373
          4:  970,  280,  490
          5:  321,  127,  595
          6:  432,  123,  549
Object33: Golde/Return => 1/1, PASS

Object34(in):   X     Y     R
          1:  103,  500,  307
          2:  400,   80,  430
          3:  130,  210,  410
          4:  710,  620,  319
          5:  980,  120,  690
          6:  300,  800,  310
Object34: Golde/Return => 1/1, PASS

Object35(in):   X     Y     R
          1:  503,  521,  299
          2:   43, 1003,  421
          3:  694, 1023,  622
          4:   10,  664,  214
          5:  694,  768,  496
          6:  302,  423,  213
Object35: Golde/Return => 1/1, PASS

Object36(out):  X     Y     R
          1:  103,   50,  918
          2:  298,  560,  884
          3:  710,   50,  311
          4:  103,  340,  962
          5:  982,  280,  233
          6:  755,  510,  531
Object36: Golde/Return => 0/1, FAIL

Object37(out):  X     Y     R
          1:   10,  664,  815
          2:  694,  768,  180
          3:   43, 1003,  743
          4:  694, 1023,  130
          5:  302,  423,  695
          6:  503,  521,  491
Object37: Golde/Return => 0/1, FAIL

Object38(out):  X     Y     R
          1:  400,   80,  836
          2:  300,  800,  110
          3:  103,  500,  454
          4:  980,  120, 1042
          5:  130,  210,  720
          6:  710,  620,  502
Object38: Golde/Return => 0/1, FAIL

Object39(in):   X     Y     R
          1:  321,  870,  724
          2:  567, 1003,  786
          3:  321,  127,  333
          4:  432,  123,  230
          5:  970,  280,  334
          6: 1010,  643,  561
Object39: Golde/Return => 1/1, PASS

Object40(in):   X     Y     R
          1:  400,   80,  493
          2:  103,  500,  816
          3:  710,  620,  426
          4:  130,  210,  742
          5:  300,  800,  811
          6:  980,  120,  150
Object40: Golde/Return => 1/1, PASS

Object41(out):  X     Y     R
          1:  970,  280,  344
          2:  321,  870,  774
          3:  432,  123,  217
          4:  321,  127,  326
          5: 1010,  643,  600
          6:  567, 1003,  840
Object41: Golde/Return => 0/0, PASS

Object42(out):  X     Y     R
          1:  321,  127,  936
          2:  321,  870,  655
          3:  970,  280,  519
          4:  567, 1003,  454
          5:  432,  123,  865
          6: 1010,  643,  160
Object42: Golde/Return => 0/1, FAIL

Object43(in):   X     Y     R
          1:  567, 1003,  551
          2:  321,  127,  600
          3: 1010,  643,  261
          4:  321,  870,  599
          5:  432,  123,  520
          6:  970,  280,  282
Object43: Golde/Return => 1/1, PASS

Object44(in):   X     Y     R
          1:  710,  620,  514
          2:  130,  210,  270
          3:  300,  800,  598
          4:  103,  500,  415
          5:  400,   80,  130
          6:  980,  120,  586
Object44: Golde/Return => 1/1, PASS

Object45(out):  X     Y     R
          1:   10,  664,  849
          2:  694, 1023,  924
          3:  503,  521,  444
          4:  694,  768,  669
          5:  302,  423,  471
          6:   43, 1003, 1085
Object45: Golde/Return => 0/1, FAIL

Object46(out):  X     Y     R
          1:  980,  120,  968
          2:  710,  620,  500
          3:  300,  800,  113
          4:  103,  500,  249
          5:  130,  210,  517
          6:  400,   80,  664
Object46: Golde/Return => 0/1, FAIL

Object47(out):  X     Y     R
          1:  103,  500,  420
          2:  300,  800,  739
          3:  400,   80,  270
          4:  130,  210,  130
          5:  710,  620,  792
          6:  980,  120,  850
Object47: Golde/Return => 0/1, FAIL

Object48(in):   X     Y     R
          1:  321,  870,  264
          2: 1010,  643,  511
          3:  321,  127,  576
          4:  567, 1003,  334
          5:  432,  123,  556
          6:  970,  280,  613
Object48: Golde/Return => 1/1, PASS

Object49(out):  X     Y     R
          1:  567, 1003, 1016
          2: 1010,  643, 1059
          3:  321,  127,  222
          4:  432,  123,  332
          5:  321,  870,  801
          6:  970,  280,  888
Object49: Golde/Return => 0/1, FAIL

Object50(out):  X     Y     R
          1:  321,  870,  130
          2:  432,  123,  883
          3:  970,  280,  969
          4:  567, 1003,  246
          5:  321,  127,  873
          6: 1010,  643,  775
Object50: Golde/Return => 0/0, PASS

-------------------------------------------------
-- Simulation finish,  Pass = 31 , Fail = 19   --
-------------------------------------------------
$finish called at time : 230250 ns : File "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/Geofence.srcs/sim_1/imports/2021_grad_cell/tb.sv" Line 151
save_wave_config {E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence/goefence.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 10 00:42:26 2024...
