<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Design Guidance Report</title>
<link rel="stylesheet" href="file:///opt/Xilinx/Vitis/2019.2/data/rulecheck/rulecheck.css">
<script type="text/javascript" src="file:///opt/Xilinx/Vitis/2019.2/data/rulecheck/rulecheck.js"></script>
</head><body>
<center><h1>Design Guidance Report</h1></center><center><table class="header" border="0">
<tr><td><b>Copyright</b></td><td>Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.</td></tr>
<tr><td><b>Tool Version</b></td><td>xrcserver v.2019.2 (lin64) Build 0 </td></tr>
<tr><td><b>Date</b></td><td>Fri Dec 25 12:42:53 2020</td></tr>
<tr><td><b>Host</b></td><td>Msoc running 64-bit Ubuntu 18.04.5 LTS</td></tr>
<tr><td><b>Command</b></td><td>v++  -c -g -t sw_emu -R 1 -k runOnfpga --platform xilinx_u50_gen3x16_xdma_201920_3 --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --trace_memory DDR[3] --save-temps --temp_dir ././../build/my_opt/kernel_8/sw_emu/temp_dir --report_dir ././../build/my_opt/kernel_8/sw_emu/report_dir --log_dir ././../build/my_opt/kernel_8/sw_emu/log_dir -I./../reference_files -DPARALLELISATION=8 ./../reference_files/compute_score_fpga_kernel_opt.cpp -o ././../build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xo </td></tr>
</table></center><br>
<table class="toc" border="1"><tr><td><b>Table of Contents</b></td></tr>
<tr><td><a href="#REPORT SUMMARY">1 REPORT SUMMARY</a></tr></td>
<tr><td><a href="#VIOLATION DETAILS">2 VIOLATION DETAILS</a></tr></td>
<tr><td><a href="#CONFIG FILE DETAILS">3 CONFIG FILE DETAILS</a></tr></td>
</table>
<a name="REPORT SUMMARY"></a><h1>1 REPORT SUMMARY</h1>
<pre>Violations found: 5
</pre>
<pre>Rule Specs Violated: 1
</pre>
<a name="VIOLATION DETAILS"></a><h1>2 VIOLATION DETAILS</h1>
<table border="1">
<caption>Items that may require attention</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left">Severity</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left" width="350">Details</th>
<th align="left" width="380">Resolution</th>
</tr>
<tr>
<td align="left">1</td>
<td align="left">Kernel</td>
<td align="left">warning</td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.runOnfpga.Kernel</td>
<td align="left">Either use an argument of the function or declare the variable inside the dataflow loop body: /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom<a href="file:///reference_files/compute_score_fpga_kernel_opt.cpp#line=92">compute_score_fpga_kernel_opt.cpp</a>
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">2</td>
<td align="left">Kernel</td>
<td align="left">warning</td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.runOnfpga.Kernel</td>
<td align="left">Either use an argument of the function or declare the variable inside the dataflow loop body: /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom<a href="file:///reference_files/compute_score_fpga_kernel_opt.cpp#line=96">compute_score_fpga_kernel_opt.cpp</a>
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">3</td>
<td align="left">Kernel</td>
<td align="left">warning</td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.runOnfpga.Kernel</td>
<td align="left">Either use an argument of the function or declare the variable inside the dataflow loop body: /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom<a href="file:///reference_files/compute_score_fpga_kernel_opt.cpp#line=103">compute_score_fpga_kernel_opt.cpp</a>
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">4</td>
<td align="left">Kernel</td>
<td align="left">warning</td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.runOnfpga.Kernel</td>
<td align="left">Either use an argument of the function or declare the variable inside the dataflow loop body: /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom<a href="file:///reference_files/compute_score_fpga_kernel_opt.cpp#line=106">compute_score_fpga_kernel_opt.cpp</a>
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
<tr>
<td align="left">5</td>
<td align="left">Kernel</td>
<td align="left">warning</td>
<td align="left">HLS Kernel Related</td>
<td align="left">Accelerator.runOnfpga.Kernel</td>
<td align="left">Dataflow form checks found 4 issue(s) in file /home/team03-b05064/Vitis-Tutorials/Hardware_Accelerators/Design_Tutorials/02-bloom/reference_files/compute_score_fpga_kernel_opt.cpp
</td>
<td align="left">Consult the <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a>.</td>
</tr>
</table>
<br>
<a name="CONFIG FILE DETAILS"></a><h1>3 CONFIG FILE DETAILS</h1>
<pre>Config files found: 0
</pre>
</body></html>
