
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034866                       # Number of seconds simulated
sim_ticks                                 34866008427                       # Number of ticks simulated
final_tick                               561170058435                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155618                       # Simulator instruction rate (inst/s)
host_op_rate                                   196249                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2471439                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889820                       # Number of bytes of host memory used
host_seconds                                 14107.57                       # Real time elapsed on the host
sim_insts                                  2195389806                       # Number of instructions simulated
sim_ops                                    2768592308                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       653056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1105920                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1762816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1146240                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1146240                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8640                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13772                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8955                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8955                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18730449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31719146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50559731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51397                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             110136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32875573                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32875573                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32875573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18730449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31719146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               83435304                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83611532                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31520443                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25714751                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2101630                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13446121                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12440414                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260627                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92604                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32664367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171239968                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31520443                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15701041                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37132770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10966757                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4677531                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902360                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807779                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83322448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.541505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46189678     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3030205      3.64%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572798      5.49%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3165242      3.80%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2221537      2.67%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173188      2.61%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1309319      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2798984      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17861497     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83322448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376987                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.048042                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33596434                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4906191                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35454797                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517499                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8847519                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311512                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205081668                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1241                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8847519                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35461412                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         494664                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1711765                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34069064                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2738018                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198996639                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150334                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       928395                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279056399                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926330316                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926330316                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107065967                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35918                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17148                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8133542                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18251206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9343505                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       111569                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3127598                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185523692                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34235                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148229282                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294144                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61793578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189148254                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83322448                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.778984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915247                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29636234     35.57%     35.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16595621     19.92%     55.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12272017     14.73%     70.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8031744      9.64%     79.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8018765      9.62%     89.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3903315      4.68%     94.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3435420      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       644416      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       784916      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83322448                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808734     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160091     14.12%     85.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       165184     14.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124001799     83.66%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872165      1.26%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14568034      9.83%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7770197      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148229282                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772833                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1134009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007650                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381209157                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247351885                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144136981                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149363291                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467399                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7075396                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6290                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2236482                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8847519                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         257671                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48850                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185557933                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       641186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18251206                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9343505                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17147                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          380                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142648                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2423926                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145511850                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13615570                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2717424                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21201848                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20691531                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7586278                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740332                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144198920                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144136981                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93403527                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265369395                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723889                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351976                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62293987                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118564                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74474929                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655109                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175889                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28346176     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21387043     28.72%     66.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8076138     10.84%     77.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4526870      6.08%     83.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3848114      5.17%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1718714      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1648781      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119233      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3803860      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74474929                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3803860                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256229208                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379969510                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 289084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836115                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836115                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.196007                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.196007                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653516709                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200487376                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188510855                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83611532                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30602165                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24889740                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2045799                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13080346                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12071084                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3146441                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90220                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33863425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167147441                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30602165                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15217525                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35116411                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10493664                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5145200                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16547496                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       811293                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82538203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47421792     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1884107      2.28%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2453804      2.97%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3726880      4.52%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3616032      4.38%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2751844      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1639588      1.99%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2460820      2.98%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16583336     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82538203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366004                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.999096                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34990591                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5029565                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33840934                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       264190                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8412922                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5193767                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199957655                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8412922                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36830965                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1006319                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1326805                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32221626                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2739559                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194154927                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          745                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1185938                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       858701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270488739                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    904228051                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    904228051                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168248096                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102240635                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41139                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23211                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7741021                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17989282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9543693                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       185373                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3313790                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180472652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39089                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145411278                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       269407                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58673541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178336966                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6237                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82538203                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761745                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896678                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28493932     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18204966     22.06%     56.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11813296     14.31%     70.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7984071      9.67%     80.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7487612      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3998060      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2940484      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       882401      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       733381      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82538203                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         714922     69.28%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147159     14.26%     83.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169777     16.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121007817     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2054478      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16425      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14353144      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7979414      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145411278                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739129                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1031867                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007096                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    374662033                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    239186120                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141318558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146443145                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       491916                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6886271                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          878                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2426840                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          140                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8412922                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         588630                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96805                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180511741                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1174030                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17989282                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9543693                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22663                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          878                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1254249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1150875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2405124                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142612266                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13508927                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2799012                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21309254                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19974672                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7800327                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705653                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141356298                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141318558                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90792504                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254960472                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690180                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356104                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98535626                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121104302                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59407705                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2079524                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74125281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28416144     38.34%     38.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21385966     28.85%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7865494     10.61%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4502236      6.07%     83.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3768622      5.08%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1885567      2.54%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1821766      2.46%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       788167      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3691319      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74125281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98535626                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121104302                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18219864                       # Number of memory references committed
system.switch_cpus1.commit.loads             11103011                       # Number of loads committed
system.switch_cpus1.commit.membars              16426                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17368890                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109159403                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2471037                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3691319                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250945969                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          369441233                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1073329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98535626                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121104302                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98535626                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848541                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848541                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178493                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178493                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       641762455                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195193740                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      184692080                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32852                       # number of misc regfile writes
system.l2.replacements                          13773                       # number of replacements
system.l2.tagsinuse                      16383.975210                       # Cycle average of tags in use
system.l2.total_refs                           833955                       # Total number of references to valid blocks.
system.l2.sampled_refs                          30157                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.653779                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           539.699532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.070646                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2309.012032                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.065609                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4025.599243                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3422.470156                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6060.057990                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.032941                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000859                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.140931                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000797                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.245703                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.208891                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.369877                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        27988                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42959                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   70947                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            32716                       # number of Writeback hits
system.l2.Writeback_hits::total                 32716                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        27988                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42959                       # number of demand (read+write) hits
system.l2.demand_hits::total                    70947                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        27988                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42959                       # number of overall hits
system.l2.overall_hits::total                   70947                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8633                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13765                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8640                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13772                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5102                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8640                       # number of overall misses
system.l2.overall_misses::total                 13772                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       706822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    276245737                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       571886                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    448346524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       725870969                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       368029                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        368029                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       706822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    276245737                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       571886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    448714553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        726238998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       706822                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    276245737                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       571886                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    448714553                       # number of overall miss cycles
system.l2.overall_miss_latency::total       726238998                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51592                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               84712                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        32716                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             32716                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33090                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                84719                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33090                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               84719                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.154186                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.167332                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.162492                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.154186                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.167445                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162561                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.154186                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.167445                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162561                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44176.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54144.597609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        40849                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51934.034982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52733.088921                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 52575.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52575.571429                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44176.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54144.597609                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        40849                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51934.554745                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52733.008859                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44176.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54144.597609                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        40849                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51934.554745                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52733.008859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8955                       # number of writebacks
system.l2.writebacks::total                      8955                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13765                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13772                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13772                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       613722                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    246752692                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       491103                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    398125473                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    645982990                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       327107                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       327107                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       613722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    246752692                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       491103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    398452580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    646310097                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       613722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    246752692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       491103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    398452580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    646310097                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.154186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167332                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.162492                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.154186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.167445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162561                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.154186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.167445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162561                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38357.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48363.914543                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35078.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46116.700220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46929.385398                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 46729.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46729.571429                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38357.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48363.914543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35078.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46117.196759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46929.283837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38357.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48363.914543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35078.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46117.196759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46929.283837                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996222                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015909993                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.378788                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996222                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902341                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902341                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902341                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902341                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902341                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902341                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       903422                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       903422                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       903422                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       903422                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       903422                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       903422                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902360                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902360                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902360                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902360                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902360                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902360                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47548.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47548.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47548.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47548.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47548.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47548.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       726533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       726533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       726533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       726533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       726533                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       726533                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45408.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45408.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45408.312500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45408.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45408.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45408.312500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33090                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163641287                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33346                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4907.373808                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.414849                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.585151                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903964                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096036                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10360680                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10360680                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17433529                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17433529                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17433529                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17433529                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66893                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66893                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66893                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66893                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66893                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66893                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1769529651                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1769529651                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1769529651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1769529651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1769529651                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1769529651                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10427573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10427573                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17500422                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17500422                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17500422                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17500422                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006415                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006415                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003822                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003822                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003822                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003822                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26453.136367                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26453.136367                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26453.136367                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26453.136367                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26453.136367                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26453.136367                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9243                       # number of writebacks
system.cpu0.dcache.writebacks::total             9243                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33803                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33803                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33803                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33803                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33803                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33803                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33090                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33090                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33090                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33090                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33090                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33090                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    508341233                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    508341233                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    508341233                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    508341233                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    508341233                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    508341233                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001891                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001891                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001891                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001891                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15362.382381                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15362.382381                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15362.382381                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15362.382381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15362.382381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15362.382381                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.997197                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013409273                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2039052.863179                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997197                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16547478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16547478                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16547478                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16547478                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16547478                       # number of overall hits
system.cpu1.icache.overall_hits::total       16547478                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788194                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788194                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788194                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788194                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788194                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788194                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16547496                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16547496                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16547496                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16547496                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16547496                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16547496                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 43788.555556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43788.555556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 43788.555556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43788.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 43788.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43788.555556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       587024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       587024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       587024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       587024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       587024                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       587024                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41930.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41930.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 41930.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41930.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 41930.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41930.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51599                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172880328                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51855                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3333.918195                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.273602                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.726398                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911225                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088775                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10278660                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10278660                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7080062                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7080062                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17372                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17372                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16426                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16426                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17358722                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17358722                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17358722                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17358722                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130606                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130606                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2929                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2929                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133535                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133535                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133535                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133535                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4222772765                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4222772765                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    165678097                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    165678097                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4388450862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4388450862                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4388450862                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4388450862                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10409266                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10409266                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7082991                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7082991                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17492257                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17492257                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17492257                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17492257                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012547                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012547                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000414                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000414                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007634                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007634                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007634                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007634                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32332.149863                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32332.149863                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 56564.730966                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56564.730966                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32863.675156                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32863.675156                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32863.675156                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32863.675156                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       524879                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 29159.944444                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23473                       # number of writebacks
system.cpu1.dcache.writebacks::total            23473                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79014                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79014                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2922                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2922                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81936                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81936                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81936                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81936                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51592                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51592                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51599                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51599                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51599                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51599                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    818450950                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    818450950                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       375029                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       375029                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    818825979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    818825979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    818825979                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    818825979                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004956                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004956                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002950                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002950                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002950                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002950                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15863.912041                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15863.912041                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 53575.571429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53575.571429                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15869.028063                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15869.028063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15869.028063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15869.028063                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
