<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

</twCmdLine><twDesign>LAB2.ncd</twDesign><twDesignPath>LAB2.ncd</twDesignPath><twPCF>LAB2.pcf</twPCF><twPcfPath>LAB2.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="ft256"><twDevName>xc3s400a</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2011-06-20</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="4">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="5">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_Clk&quot; = PERIOD &quot;TNM_Clk&quot; 16 MHz HIGH 50%;" ScopeName="">TS_Clk = PERIOD TIMEGRP &quot;TNM_Clk&quot; 16 MHz HIGH 50%;</twConstName><twItemCnt>598760607312</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7347</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>40.200</twMinPer></twConstHead><twPathRptBanner iPaths="6619814569" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu0_ialu_div_remainder_17 (SLICE_X38Y52.F1), 6619814569 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.300</twSlack><twSrc BELType="FF">cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType="FF">cpu0_ialu_div_remainder_17</twDest><twTotPathDel>40.098</twTotPathDel><twClkSkew dest = "0.550" src = "0.652">0.102</twClkSkew><twDelConst>62.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType='FF'>cpu0_ialu_div_remainder_17</twDest><twLogLvls>78</twLogLvls><twSrcSite>SLICE_X10Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp><twBEL>cpu0_idecode_AluOP1_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_not0000&lt;5&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;16&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;18&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;20&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;22&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;24&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;28&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y79.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;30&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0001501</twBEL><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y52.G4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.994</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_div_tremainder_11_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_10_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>cpu0_ialu_div_tremainder_10_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_4_mux00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_2_mux00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>cpu0_ialu_div_tremainder_2_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y52.F1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">3.162</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>cpu0_ialu_div_remainder&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_remainder_mux0000&lt;17&gt;1</twBEL><twBEL>cpu0_ialu_div_remainder_17</twBEL></twPathDel><twLogDel>20.635</twLogDel><twRouteDel>19.463</twRouteDel><twTotDel>40.098</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.349</twSlack><twSrc BELType="FF">cpu0_idecode_AluOP1_4_1</twSrc><twDest BELType="FF">cpu0_ialu_div_remainder_17</twDest><twTotPathDel>40.057</twTotPathDel><twClkSkew dest = "0.550" src = "0.644">0.094</twClkSkew><twDelConst>62.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_idecode_AluOP1_4_1</twSrc><twDest BELType='FF'>cpu0_ialu_div_remainder_17</twDest><twLogLvls>78</twLogLvls><twSrcSite>SLICE_X8Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_idecode_AluOP1_4_1</twComp><twBEL>cpu0_idecode_AluOP1_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y66.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>cpu0_idecode_AluOP1_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y66.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_not0000&lt;4&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;16&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;18&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;20&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;22&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;24&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;28&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y79.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;30&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0001501</twBEL><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y52.G4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.994</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_div_tremainder_11_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_10_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>cpu0_ialu_div_tremainder_10_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_4_mux00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_2_mux00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>cpu0_ialu_div_tremainder_2_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y52.F1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">3.162</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>cpu0_ialu_div_remainder&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_remainder_mux0000&lt;17&gt;1</twBEL><twBEL>cpu0_ialu_div_remainder_17</twBEL></twPathDel><twLogDel>20.652</twLogDel><twRouteDel>19.405</twRouteDel><twTotDel>40.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.400</twSlack><twSrc BELType="FF">cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType="FF">cpu0_ialu_div_remainder_17</twDest><twTotPathDel>39.998</twTotPathDel><twClkSkew dest = "0.550" src = "0.652">0.102</twClkSkew><twDelConst>62.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType='FF'>cpu0_ialu_div_remainder_17</twDest><twLogLvls>83</twLogLvls><twSrcSite>SLICE_X10Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp><twBEL>cpu0_idecode_AluOP1_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_not0000&lt;5&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;16&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;18&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;20&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;22&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;24&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;28&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y79.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;30&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0001501</twBEL><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.074</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder_1_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y53.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu0_ialu_div_tremainder_0_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y53.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_4_mux00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_2_mux00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>cpu0_ialu_div_tremainder_2_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y52.F1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">3.162</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>cpu0_ialu_div_remainder&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_remainder_mux0000&lt;17&gt;1</twBEL><twBEL>cpu0_ialu_div_remainder_17</twBEL></twPathDel><twLogDel>21.226</twLogDel><twRouteDel>18.772</twRouteDel><twTotDel>39.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6619814569" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu0_ialu_div_remainder_8 (SLICE_X36Y56.G2), 6619814569 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.337</twSlack><twSrc BELType="FF">cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType="FF">cpu0_ialu_div_remainder_8</twDest><twTotPathDel>40.052</twTotPathDel><twClkSkew dest = "0.541" src = "0.652">0.111</twClkSkew><twDelConst>62.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType='FF'>cpu0_ialu_div_remainder_8</twDest><twLogLvls>78</twLogLvls><twSrcSite>SLICE_X10Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp><twBEL>cpu0_idecode_AluOP1_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_not0000&lt;5&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;16&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;18&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;20&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;22&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;24&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;28&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y79.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;30&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0001501</twBEL><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y52.G4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.994</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_div_tremainder_11_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_10_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>cpu0_ialu_div_tremainder_10_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_4_mux00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_2_mux00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>cpu0_ialu_div_tremainder_2_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">3.101</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>cpu0_ialu_div_remainder&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_remainder_mux0000&lt;8&gt;1</twBEL><twBEL>cpu0_ialu_div_remainder_8</twBEL></twPathDel><twLogDel>20.650</twLogDel><twRouteDel>19.402</twRouteDel><twTotDel>40.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.386</twSlack><twSrc BELType="FF">cpu0_idecode_AluOP1_4_1</twSrc><twDest BELType="FF">cpu0_ialu_div_remainder_8</twDest><twTotPathDel>40.011</twTotPathDel><twClkSkew dest = "0.541" src = "0.644">0.103</twClkSkew><twDelConst>62.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_idecode_AluOP1_4_1</twSrc><twDest BELType='FF'>cpu0_ialu_div_remainder_8</twDest><twLogLvls>78</twLogLvls><twSrcSite>SLICE_X8Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_idecode_AluOP1_4_1</twComp><twBEL>cpu0_idecode_AluOP1_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y66.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>cpu0_idecode_AluOP1_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y66.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_not0000&lt;4&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;16&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;18&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;20&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;22&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;24&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;28&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y79.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;30&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0001501</twBEL><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y52.G4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.994</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_div_tremainder_11_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_10_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>cpu0_ialu_div_tremainder_10_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_4_mux00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_2_mux00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>cpu0_ialu_div_tremainder_2_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">3.101</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>cpu0_ialu_div_remainder&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_remainder_mux0000&lt;8&gt;1</twBEL><twBEL>cpu0_ialu_div_remainder_8</twBEL></twPathDel><twLogDel>20.667</twLogDel><twRouteDel>19.344</twRouteDel><twTotDel>40.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.437</twSlack><twSrc BELType="FF">cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType="FF">cpu0_ialu_div_remainder_8</twDest><twTotPathDel>39.952</twTotPathDel><twClkSkew dest = "0.541" src = "0.652">0.111</twClkSkew><twDelConst>62.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType='FF'>cpu0_ialu_div_remainder_8</twDest><twLogLvls>83</twLogLvls><twSrcSite>SLICE_X10Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp><twBEL>cpu0_idecode_AluOP1_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_not0000&lt;5&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;16&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;18&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;20&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;22&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;24&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;28&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y79.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;30&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0001501</twBEL><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.074</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder_1_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y53.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu0_ialu_div_tremainder_0_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y53.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_4_mux00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_2_mux00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>cpu0_ialu_div_tremainder_2_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y56.G2</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">3.101</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y56.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>cpu0_ialu_div_remainder&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_remainder_mux0000&lt;8&gt;1</twBEL><twBEL>cpu0_ialu_div_remainder_8</twBEL></twPathDel><twLogDel>21.241</twLogDel><twRouteDel>18.711</twRouteDel><twTotDel>39.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6619814569" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu0_ialu_div_tremainder_5 (SLICE_X40Y53.F1), 6619814569 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.342</twSlack><twSrc BELType="FF">cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType="FF">cpu0_ialu_div_tremainder_5</twDest><twTotPathDel>40.068</twTotPathDel><twClkSkew dest = "0.562" src = "0.652">0.090</twClkSkew><twDelConst>62.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType='FF'>cpu0_ialu_div_tremainder_5</twDest><twLogLvls>78</twLogLvls><twSrcSite>SLICE_X10Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp><twBEL>cpu0_idecode_AluOP1_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_not0000&lt;5&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;16&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;18&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;20&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;22&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;24&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;28&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y79.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;30&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0001501</twBEL><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y52.G4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.994</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_div_tremainder_11_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_10_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>cpu0_ialu_div_tremainder_10_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_4_mux00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_2_mux00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>cpu0_ialu_div_tremainder_2_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">3.132</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_5_mux00041</twBEL><twBEL>cpu0_ialu_div_tremainder_5</twBEL></twPathDel><twLogDel>20.635</twLogDel><twRouteDel>19.433</twRouteDel><twTotDel>40.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.391</twSlack><twSrc BELType="FF">cpu0_idecode_AluOP1_4_1</twSrc><twDest BELType="FF">cpu0_ialu_div_tremainder_5</twDest><twTotPathDel>40.027</twTotPathDel><twClkSkew dest = "0.562" src = "0.644">0.082</twClkSkew><twDelConst>62.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_idecode_AluOP1_4_1</twSrc><twDest BELType='FF'>cpu0_ialu_div_tremainder_5</twDest><twLogLvls>78</twLogLvls><twSrcSite>SLICE_X8Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_idecode_AluOP1_4_1</twComp><twBEL>cpu0_idecode_AluOP1_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y66.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>cpu0_idecode_AluOP1_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y66.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_not0000&lt;4&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;16&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;18&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;20&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;22&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;24&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;28&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y79.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;30&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0001501</twBEL><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y52.G4</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.994</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>cpu0_ialu_div_tremainder_11_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_10_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.542</twDelInfo><twComp>cpu0_ialu_div_tremainder_10_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_4_mux00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_2_mux00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>cpu0_ialu_div_tremainder_2_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">3.132</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_5_mux00041</twBEL><twBEL>cpu0_ialu_div_tremainder_5</twBEL></twPathDel><twLogDel>20.652</twLogDel><twRouteDel>19.375</twRouteDel><twTotDel>40.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.442</twSlack><twSrc BELType="FF">cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType="FF">cpu0_ialu_div_tremainder_5</twDest><twTotPathDel>39.968</twTotPathDel><twClkSkew dest = "0.562" src = "0.652">0.090</twClkSkew><twDelConst>62.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>cpu0_idecode_AluOP1_5_1</twSrc><twDest BELType='FF'>cpu0_ialu_div_tremainder_5</twDest><twLogLvls>83</twLogLvls><twSrcSite>SLICE_X10Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp><twBEL>cpu0_idecode_AluOP1_5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>cpu0_idecode_AluOP1_5_1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y66.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;4&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_not0000&lt;5&gt;1_INV_0</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;6&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;8&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;10&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;12&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;14&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;16&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;18&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;20&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;22&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;24&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;28&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y79.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;30&gt;</twComp><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Madd_cOperand1_addsub0000_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>cpu0_ialu_div_cOperand1_addsub0000&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0001501</twBEL><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF5.I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y74.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/F5.I1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y74.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;31&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6/MUXF6</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_4_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y75.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>cpu0_ialu_div_cOperand1&lt;26&gt;</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y75.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y75.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp><twBEL>cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.916</twDelInfo><twComp>cpu0_ialu_div_cOperand1_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;0&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.074</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0003</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder_1_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y53.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>cpu0_ialu_div_tremainder_0_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y53.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;1&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;2&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>92</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0002</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp><twBEL>cpu0_ialu_div_tremainder_4_mux00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>cpu0_ialu_div_tremainder_4_mux0001</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y57.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>93</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_2_mux00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y58.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>cpu0_ialu_div_tremainder_2_mux0002</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y58.COUT</twSite><twDelType>Tbycy</twDelType><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;4&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;6&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;8&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;10&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;12&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;14&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;16&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;18&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y67.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;20&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;22&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;24&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;26&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;28&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;30&gt;</twBEL><twBEL>cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.F1</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">3.132</twDelInfo><twComp>cpu0_ialu_div_tquotient_13_cmp_ge0000</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>cpu0_ialu_div_tremainder&lt;5&gt;</twComp><twBEL>cpu0_ialu_div_tremainder_5_mux00041</twBEL><twBEL>cpu0_ialu_div_tremainder_5</twBEL></twPathDel><twLogDel>21.226</twLogDel><twRouteDel>18.742</twRouteDel><twTotDel>39.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Clk = PERIOD TIMEGRP &quot;TNM_Clk&quot; 16 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1 (SLICE_X30Y34.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.731</twSlack><twSrc BELType="FF">mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_0</twSrc><twDest BELType="FF">mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1</twDest><twTotPathDel>0.737</twTotPathDel><twClkSkew dest = "0.050" src = "0.044">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_0</twSrc><twDest BELType='FF'>mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected&lt;0&gt;</twComp><twBEL>mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y34.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.399</twDelInfo><twComp>mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y34.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/mid_Start_Bit</twComp><twBEL>mcs0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>0.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X32Y13.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.735</twSlack><twSrc BELType="FF">mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF</twSrc><twDest BELType="FF">mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twDest><twTotPathDel>0.771</twTotPathDel><twClkSkew dest = "0.277" src = "0.241">-0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF</twSrc><twDest BELType='FF'>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.541</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I</twComp><twBEL>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.376</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y13.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I&lt;26&gt;</twComp><twBEL>mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.376</twRouteDel><twTotDel>0.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F (SLICE_X32Y4.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.749</twSlack><twSrc BELType="FF">mcs0/U0/iomodule_0/write_data_5</twSrc><twDest BELType="RAM">mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F</twDest><twTotPathDel>0.799</twTotPathDel><twClkSkew dest = "0.268" src = "0.218">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>mcs0/U0/iomodule_0/write_data_5</twSrc><twDest BELType='RAM'>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>mcs0/U0/iomodule_0/write_data&lt;13&gt;</twComp><twBEL>mcs0/U0/iomodule_0/write_data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y4.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.461</twDelInfo><twComp>mcs0/U0/iomodule_0/write_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y4.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i&lt;3&gt;</twComp><twBEL>mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar4.SLICEM_F</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.461</twRouteDel><twTotDel>0.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">Clk_BUFGP</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP &quot;TNM_Clk&quot; 16 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="" slack="58.929" period="62.500" constraintValue="62.500" deviceLimit="3.571" freqLimit="280.034" physResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA" logResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA" locationPin="RAMB16_X1Y9.CLKA" clockNet="Clk_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="" slack="58.929" period="62.500" constraintValue="62.500" deviceLimit="3.571" freqLimit="280.034" physResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB" logResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB" locationPin="RAMB16_X1Y9.CLKB" clockNet="Clk_BUFGP"/><twPinLimit anchorID="34" type="MINPERIOD" name="" slack="58.929" period="62.500" constraintValue="62.500" deviceLimit="3.571" freqLimit="280.034" physResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA" logResource="mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="Clk_BUFGP"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="35">0</twUnmetConstCnt><twDataSheet anchorID="36" twNameLen="15"><twClk2SUList anchorID="37" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>40.200</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="38"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>598760607312</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>20670</twConnCnt></twConstCov><twStats anchorID="39"><twMinPer>40.200</twMinPer><twFootnote number="1" /><twMaxFreq>24.876</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Nov 07 01:07:10 2013 </twTimestamp></twFoot><twClientInfo anchorID="40"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 251 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
