

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat May 01 02:13:06 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          127
LUT:            298
FF:             294
DSP:              2
BRAM:             0
SRL:              2
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.247
CP achieved post-implementation:    5.456
Timing met
