module top(
    input CLK,
    input RST,
    input [7:0] DATA_IN,
    output [7:0] DATA_OUT
);
    // Registers for storing input and output data
    reg [7:0] input_reg;
    reg [7:0] output_reg;

    always @(posedge CLK) begin
        if (RST) begin
            // Reset input and output registers
            input_reg <= 0;
            output_reg <= 0;
        end else begin
            // Store input data into input register
            input_reg <= DATA_IN;
            // Perform some operations on input data
            output_reg <= input_reg + 8;
        end
    end

    // Assign output register to output port
    assign DATA_OUT = output_reg;
endmodule