Author: Yang Yuheng
Author: Yang Chengyuan

The listing of this directory:
|-myCPU/
|	|--mycpu.h			Macro definitions for bus widths
|	|--mycpu_top.v		Top module of CPU with AXI interface
|	|--mycpu_top_sram_like.v	Top module of CPU with sram_like interface
|	|--IF_stage.v		Instruction fetch stage module
|	|--ID_stage.v		Instruction decoding stage module
|	|--EXE_stage.v		Execution stage module
|	|--MEM_stage.v		Memory access stage module
|	|--WB_stage.v		Write-back stage module
|	|--regfile.v		General register file module
|	|--alu.v			ALU module
|	|--tools.v			Decoder modules; Multipier & Divider; 
						Modules for LOAD/STORE; Forward merging
|	|--CP0_reg.v        software and hardware access to CP0 reg
|	|--README			This README file
|	|-axi_ifc/
|	|	|--cpu_axi_infertace.v	bridge
|	|	|--queue.v				queue
