-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of fft_top0 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fft_top0_fft_top0,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.083812,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=12250,HLS_SYN_LUT=15445,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (57 downto 0) := "0000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (57 downto 0) := "0000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (57 downto 0) := "0000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (57 downto 0) := "0000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (57 downto 0) := "0000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (57 downto 0) := "0000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (57 downto 0) := "0001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (57 downto 0) := "0010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (57 downto 0) := "0100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (57 downto 0) := "1000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv10_80 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mul_fu_658_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_fu_682_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div20_reg_810 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal tmp_7_fu_694_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_7_reg_825 : STD_LOGIC_VECTOR (38 downto 0);
    signal icmp_ln74_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_start : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_done : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_idle : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_ready : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TREADY : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_in_TREADY : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_pilot_width_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_pilot_width_4_out_ap_vld : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_sym_num_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_sym_num_2_out_ap_vld : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_DATA_LEN_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_DATA_LEN_1_out_ap_vld : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_start : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_done : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_idle : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_ready : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_0_din : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_0_write : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_0_din : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_0_write : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_1_din : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_1_write : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_1_din : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_1_write : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_data_in_TREADY : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_0_0_0_0_read : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_0_0_0_01_read : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_1_0_0_0_read : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_1_0_0_02_read : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_0_din : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_0_write : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_03_din : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_03_write : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_0_din : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_0_write : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_04_din : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_04_write : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_start : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_idle : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_continue : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_start : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_done : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_idle : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_ready : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_real_V_0_read : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_imag_V_0_read : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_real_V_1_read : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_imag_V_1_read : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TREADY : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal p_inData_V_M_real_V_0_full_n : STD_LOGIC;
    signal p_inData_V_M_real_V_0_write : STD_LOGIC;
    signal p_inData_V_M_imag_V_0_full_n : STD_LOGIC;
    signal p_inData_V_M_imag_V_0_write : STD_LOGIC;
    signal p_inData_V_M_real_V_1_full_n : STD_LOGIC;
    signal p_inData_V_M_real_V_1_write : STD_LOGIC;
    signal p_inData_V_M_imag_V_1_full_n : STD_LOGIC;
    signal p_inData_V_M_imag_V_1_write : STD_LOGIC;
    signal grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal icmp_ln85_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_sync_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready : STD_LOGIC;
    signal ap_sync_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done : STD_LOGIC;
    signal ap_block_state56_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done : STD_LOGIC := '0';
    signal p_inData_V_M_real_V_0_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal p_inData_V_M_real_V_0_empty_n : STD_LOGIC;
    signal p_inData_V_M_real_V_0_read : STD_LOGIC;
    signal p_inData_V_M_real_V_1_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal p_inData_V_M_real_V_1_empty_n : STD_LOGIC;
    signal p_inData_V_M_real_V_1_read : STD_LOGIC;
    signal p_inData_V_M_imag_V_0_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal p_inData_V_M_imag_V_0_empty_n : STD_LOGIC;
    signal p_inData_V_M_imag_V_0_read : STD_LOGIC;
    signal p_inData_V_M_imag_V_1_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal p_inData_V_M_imag_V_1_empty_n : STD_LOGIC;
    signal p_inData_V_M_imag_V_1_read : STD_LOGIC;
    signal p_outData_V_M_real_V_0_full_n : STD_LOGIC;
    signal p_outData_V_M_real_V_0_write : STD_LOGIC;
    signal p_outData_V_M_real_V_1_full_n : STD_LOGIC;
    signal p_outData_V_M_real_V_1_write : STD_LOGIC;
    signal p_outData_V_M_imag_V_0_full_n : STD_LOGIC;
    signal p_outData_V_M_imag_V_0_write : STD_LOGIC;
    signal p_outData_V_M_imag_V_1_full_n : STD_LOGIC;
    signal p_outData_V_M_imag_V_1_write : STD_LOGIC;
    signal grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal p_outData_V_M_real_V_0_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outData_V_M_real_V_0_empty_n : STD_LOGIC;
    signal p_outData_V_M_real_V_0_read : STD_LOGIC;
    signal p_outData_V_M_imag_V_0_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outData_V_M_imag_V_0_empty_n : STD_LOGIC;
    signal p_outData_V_M_imag_V_0_read : STD_LOGIC;
    signal p_outData_V_M_real_V_1_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outData_V_M_real_V_1_empty_n : STD_LOGIC;
    signal p_outData_V_M_real_V_1_read : STD_LOGIC;
    signal p_outData_V_M_imag_V_1_dout : STD_LOGIC_VECTOR (26 downto 0);
    signal p_outData_V_M_imag_V_1_empty_n : STD_LOGIC;
    signal p_outData_V_M_imag_V_1_read : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal k_fu_348 : STD_LOGIC_VECTOR (30 downto 0);
    signal k_2_fu_720_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_646_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_646_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_74_fu_664_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal div_cast_cast_cast_fu_668_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub19_fu_672_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln85_fu_711_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_646_ap_start : STD_LOGIC;
    signal grp_fu_646_ap_done : STD_LOGIC;
    signal grp_fu_682_ap_start : STD_LOGIC;
    signal grp_fu_682_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal regslice_both_data_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_in_TVALID_int_regslice : STD_LOGIC;
    signal data_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_ack_in : STD_LOGIC;
    signal data_out_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_TVALID_int_regslice : STD_LOGIC;
    signal data_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft_top0_fft_top0_Pipeline_VITIS_LOOP_52_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        pilot_width_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pilot_width_4_out_ap_vld : OUT STD_LOGIC;
        sym_num_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sym_num_2_out_ap_vld : OUT STD_LOGIC;
        DATA_LEN_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        DATA_LEN_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component fft_top0_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        p_inData_V_M_real_V_0_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        p_inData_V_M_real_V_0_full_n : IN STD_LOGIC;
        p_inData_V_M_real_V_0_write : OUT STD_LOGIC;
        p_inData_V_M_imag_V_0_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        p_inData_V_M_imag_V_0_full_n : IN STD_LOGIC;
        p_inData_V_M_imag_V_0_write : OUT STD_LOGIC;
        p_inData_V_M_real_V_1_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        p_inData_V_M_real_V_1_full_n : IN STD_LOGIC;
        p_inData_V_M_real_V_1_write : OUT STD_LOGIC;
        p_inData_V_M_imag_V_1_din : OUT STD_LOGIC_VECTOR (19 downto 0);
        p_inData_V_M_imag_V_1_full_n : IN STD_LOGIC;
        p_inData_V_M_imag_V_1_write : OUT STD_LOGIC;
        zext_ln74 : IN STD_LOGIC_VECTOR (38 downto 0);
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fft_top0_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s IS
    port (
        p_fftInData_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (19 downto 0);
        p_fftInData_0_0_0_0_0_empty_n : IN STD_LOGIC;
        p_fftInData_0_0_0_0_0_read : OUT STD_LOGIC;
        p_fftInData_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (19 downto 0);
        p_fftInData_0_0_0_0_01_empty_n : IN STD_LOGIC;
        p_fftInData_0_0_0_0_01_read : OUT STD_LOGIC;
        p_fftInData_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (19 downto 0);
        p_fftInData_0_1_0_0_0_empty_n : IN STD_LOGIC;
        p_fftInData_0_1_0_0_0_read : OUT STD_LOGIC;
        p_fftInData_0_1_0_0_02_dout : IN STD_LOGIC_VECTOR (19 downto 0);
        p_fftInData_0_1_0_0_02_empty_n : IN STD_LOGIC;
        p_fftInData_0_1_0_0_02_read : OUT STD_LOGIC;
        p_fftOutData_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_0_0_0_0_full_n : IN STD_LOGIC;
        p_fftOutData_0_0_0_0_0_write : OUT STD_LOGIC;
        p_fftOutData_0_0_0_0_03_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_0_0_0_03_full_n : IN STD_LOGIC;
        p_fftOutData_0_0_0_0_03_write : OUT STD_LOGIC;
        p_fftOutData_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_1_0_0_0_full_n : IN STD_LOGIC;
        p_fftOutData_0_1_0_0_0_write : OUT STD_LOGIC;
        p_fftOutData_0_1_0_0_04_din : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_fftOutData_0_1_0_0_04_full_n : IN STD_LOGIC;
        p_fftOutData_0_1_0_0_04_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component fft_top0_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_outData_V_M_real_V_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_outData_V_M_real_V_0_empty_n : IN STD_LOGIC;
        p_outData_V_M_real_V_0_read : OUT STD_LOGIC;
        p_outData_V_M_imag_V_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_outData_V_M_imag_V_0_empty_n : IN STD_LOGIC;
        p_outData_V_M_imag_V_0_read : OUT STD_LOGIC;
        p_outData_V_M_real_V_1_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_outData_V_M_real_V_1_empty_n : IN STD_LOGIC;
        p_outData_V_M_real_V_1_read : OUT STD_LOGIC;
        p_outData_V_M_imag_V_1_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_outData_V_M_imag_V_1_empty_n : IN STD_LOGIC;
        p_outData_V_M_imag_V_1_read : OUT STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        zext_ln74 : IN STD_LOGIC_VECTOR (38 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fft_top0_sdiv_10ns_32ns_9_14_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component fft_top0_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_top0_sdiv_32ns_10s_32_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_top0_fifo_w20_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (19 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (19 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft_top0_fifo_w27_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (26 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (26 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft_top0_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352 : component fft_top0_fft_top0_Pipeline_VITIS_LOOP_52_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_start,
        ap_done => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_done,
        ap_idle => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_idle,
        ap_ready => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_out_TREADY => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TREADY,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        data_out_TDATA => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TDATA,
        data_out_TVALID => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID,
        data_out_TKEEP => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TKEEP,
        data_out_TSTRB => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TSTRB,
        data_out_TUSER => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TUSER,
        data_out_TLAST => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TLAST,
        data_out_TID => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TID,
        data_out_TDEST => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TDEST,
        pilot_width_4_out => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_pilot_width_4_out,
        pilot_width_4_out_ap_vld => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_pilot_width_4_out_ap_vld,
        sym_num_2_out => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_sym_num_2_out,
        sym_num_2_out_ap_vld => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_sym_num_2_out_ap_vld,
        DATA_LEN_1_out => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_DATA_LEN_1_out,
        DATA_LEN_1_out_ap_vld => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_DATA_LEN_1_out_ap_vld);

    grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387 : component fft_top0_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_start,
        ap_done => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_done,
        ap_idle => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_idle,
        ap_ready => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        p_inData_V_M_real_V_0_din => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_0_din,
        p_inData_V_M_real_V_0_full_n => p_inData_V_M_real_V_0_full_n,
        p_inData_V_M_real_V_0_write => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_0_write,
        p_inData_V_M_imag_V_0_din => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_0_din,
        p_inData_V_M_imag_V_0_full_n => p_inData_V_M_imag_V_0_full_n,
        p_inData_V_M_imag_V_0_write => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_0_write,
        p_inData_V_M_real_V_1_din => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_1_din,
        p_inData_V_M_real_V_1_full_n => p_inData_V_M_real_V_1_full_n,
        p_inData_V_M_real_V_1_write => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_1_write,
        p_inData_V_M_imag_V_1_din => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_1_din,
        p_inData_V_M_imag_V_1_full_n => p_inData_V_M_imag_V_1_full_n,
        p_inData_V_M_imag_V_1_write => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_1_write,
        zext_ln74 => tmp_7_reg_825,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice);

    grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410 : component fft_top0_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s
    port map (
        p_fftInData_0_0_0_0_0_dout => p_inData_V_M_real_V_0_dout,
        p_fftInData_0_0_0_0_0_empty_n => p_inData_V_M_real_V_0_empty_n,
        p_fftInData_0_0_0_0_0_read => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_0_0_0_0_read,
        p_fftInData_0_0_0_0_01_dout => p_inData_V_M_real_V_1_dout,
        p_fftInData_0_0_0_0_01_empty_n => p_inData_V_M_real_V_1_empty_n,
        p_fftInData_0_0_0_0_01_read => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_0_0_0_01_read,
        p_fftInData_0_1_0_0_0_dout => p_inData_V_M_imag_V_0_dout,
        p_fftInData_0_1_0_0_0_empty_n => p_inData_V_M_imag_V_0_empty_n,
        p_fftInData_0_1_0_0_0_read => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_1_0_0_0_read,
        p_fftInData_0_1_0_0_02_dout => p_inData_V_M_imag_V_1_dout,
        p_fftInData_0_1_0_0_02_empty_n => p_inData_V_M_imag_V_1_empty_n,
        p_fftInData_0_1_0_0_02_read => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_1_0_0_02_read,
        p_fftOutData_0_0_0_0_0_din => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_0_din,
        p_fftOutData_0_0_0_0_0_full_n => p_outData_V_M_real_V_0_full_n,
        p_fftOutData_0_0_0_0_0_write => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_0_write,
        p_fftOutData_0_0_0_0_03_din => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_03_din,
        p_fftOutData_0_0_0_0_03_full_n => p_outData_V_M_real_V_1_full_n,
        p_fftOutData_0_0_0_0_03_write => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_03_write,
        p_fftOutData_0_1_0_0_0_din => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_0_din,
        p_fftOutData_0_1_0_0_0_full_n => p_outData_V_M_imag_V_0_full_n,
        p_fftOutData_0_1_0_0_0_write => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_0_write,
        p_fftOutData_0_1_0_0_04_din => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_04_din,
        p_fftOutData_0_1_0_0_04_full_n => p_outData_V_M_imag_V_1_full_n,
        p_fftOutData_0_1_0_0_04_write => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_04_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_start,
        ap_done => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done,
        ap_ready => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready,
        ap_idle => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_idle,
        ap_continue => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_continue);

    grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620 : component fft_top0_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_start,
        ap_done => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_done,
        ap_idle => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_idle,
        ap_ready => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_ready,
        p_outData_V_M_real_V_0_dout => p_outData_V_M_real_V_0_dout,
        p_outData_V_M_real_V_0_empty_n => p_outData_V_M_real_V_0_empty_n,
        p_outData_V_M_real_V_0_read => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_real_V_0_read,
        p_outData_V_M_imag_V_0_dout => p_outData_V_M_imag_V_0_dout,
        p_outData_V_M_imag_V_0_empty_n => p_outData_V_M_imag_V_0_empty_n,
        p_outData_V_M_imag_V_0_read => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_imag_V_0_read,
        p_outData_V_M_real_V_1_dout => p_outData_V_M_real_V_1_dout,
        p_outData_V_M_real_V_1_empty_n => p_outData_V_M_real_V_1_empty_n,
        p_outData_V_M_real_V_1_read => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_real_V_1_read,
        p_outData_V_M_imag_V_1_dout => p_outData_V_M_imag_V_1_dout,
        p_outData_V_M_imag_V_1_empty_n => p_outData_V_M_imag_V_1_empty_n,
        p_outData_V_M_imag_V_1_read => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_imag_V_1_read,
        data_out_TREADY => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TREADY,
        zext_ln74 => tmp_7_reg_825,
        data_out_TDATA => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TDATA,
        data_out_TVALID => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID,
        data_out_TKEEP => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TKEEP,
        data_out_TSTRB => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TSTRB,
        data_out_TUSER => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TUSER,
        data_out_TLAST => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TLAST,
        data_out_TID => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TID,
        data_out_TDEST => grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TDEST);

    sdiv_10ns_32ns_9_14_seq_1_U248 : component fft_top0_sdiv_10ns_32ns_9_14_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 10,
        din1_WIDTH => 32,
        dout_WIDTH => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_646_ap_start,
        done => grp_fu_646_ap_done,
        din0 => grp_fu_646_p0,
        din1 => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_pilot_width_4_out,
        ce => ap_const_logic_1,
        dout => grp_fu_646_p2);

    mul_32s_32s_32_1_1_U249 : component fft_top0_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_sym_num_2_out,
        din1 => grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_DATA_LEN_1_out,
        dout => mul_fu_658_p2);

    sdiv_32ns_10s_32_36_seq_1_U250 : component fft_top0_sdiv_32ns_10s_32_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 10,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_682_ap_start,
        done => grp_fu_682_ap_done,
        din0 => mul_fu_658_p2,
        din1 => sub19_fu_672_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_682_p2);

    p_inData_V_M_real_V_0_fifo_U : component fft_top0_fifo_w20_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_0_din,
        if_full_n => p_inData_V_M_real_V_0_full_n,
        if_write => p_inData_V_M_real_V_0_write,
        if_dout => p_inData_V_M_real_V_0_dout,
        if_empty_n => p_inData_V_M_real_V_0_empty_n,
        if_read => p_inData_V_M_real_V_0_read);

    p_inData_V_M_real_V_1_fifo_U : component fft_top0_fifo_w20_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_1_din,
        if_full_n => p_inData_V_M_real_V_1_full_n,
        if_write => p_inData_V_M_real_V_1_write,
        if_dout => p_inData_V_M_real_V_1_dout,
        if_empty_n => p_inData_V_M_real_V_1_empty_n,
        if_read => p_inData_V_M_real_V_1_read);

    p_inData_V_M_imag_V_0_fifo_U : component fft_top0_fifo_w20_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_0_din,
        if_full_n => p_inData_V_M_imag_V_0_full_n,
        if_write => p_inData_V_M_imag_V_0_write,
        if_dout => p_inData_V_M_imag_V_0_dout,
        if_empty_n => p_inData_V_M_imag_V_0_empty_n,
        if_read => p_inData_V_M_imag_V_0_read);

    p_inData_V_M_imag_V_1_fifo_U : component fft_top0_fifo_w20_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_1_din,
        if_full_n => p_inData_V_M_imag_V_1_full_n,
        if_write => p_inData_V_M_imag_V_1_write,
        if_dout => p_inData_V_M_imag_V_1_dout,
        if_empty_n => p_inData_V_M_imag_V_1_empty_n,
        if_read => p_inData_V_M_imag_V_1_read);

    p_outData_V_M_real_V_0_fifo_U : component fft_top0_fifo_w27_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_0_din,
        if_full_n => p_outData_V_M_real_V_0_full_n,
        if_write => p_outData_V_M_real_V_0_write,
        if_dout => p_outData_V_M_real_V_0_dout,
        if_empty_n => p_outData_V_M_real_V_0_empty_n,
        if_read => p_outData_V_M_real_V_0_read);

    p_outData_V_M_real_V_1_fifo_U : component fft_top0_fifo_w27_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_03_din,
        if_full_n => p_outData_V_M_real_V_1_full_n,
        if_write => p_outData_V_M_real_V_1_write,
        if_dout => p_outData_V_M_real_V_1_dout,
        if_empty_n => p_outData_V_M_real_V_1_empty_n,
        if_read => p_outData_V_M_real_V_1_read);

    p_outData_V_M_imag_V_0_fifo_U : component fft_top0_fifo_w27_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_0_din,
        if_full_n => p_outData_V_M_imag_V_0_full_n,
        if_write => p_outData_V_M_imag_V_0_write,
        if_dout => p_outData_V_M_imag_V_0_dout,
        if_empty_n => p_outData_V_M_imag_V_0_empty_n,
        if_read => p_outData_V_M_imag_V_0_read);

    p_outData_V_M_imag_V_1_fifo_U : component fft_top0_fifo_w27_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_04_din,
        if_full_n => p_outData_V_M_imag_V_1_full_n,
        if_write => p_outData_V_M_imag_V_1_write,
        if_dout => p_outData_V_M_imag_V_1_dout,
        if_empty_n => p_outData_V_M_imag_V_1_empty_n,
        if_read => p_outData_V_M_imag_V_1_read);

    regslice_both_data_in_V_data_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDATA,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_data_V_U_ack_in,
        data_out => data_in_TDATA_int_regslice,
        vld_out => data_in_TVALID_int_regslice,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_data_V_U_apdone_blk);

    regslice_both_data_in_V_keep_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TKEEP,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_keep_V_U_ack_in,
        data_out => data_in_TKEEP_int_regslice,
        vld_out => regslice_both_data_in_V_keep_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_keep_V_U_apdone_blk);

    regslice_both_data_in_V_strb_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TSTRB,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_strb_V_U_ack_in,
        data_out => data_in_TSTRB_int_regslice,
        vld_out => regslice_both_data_in_V_strb_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_strb_V_U_apdone_blk);

    regslice_both_data_in_V_user_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TUSER,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_user_V_U_ack_in,
        data_out => data_in_TUSER_int_regslice,
        vld_out => regslice_both_data_in_V_user_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_user_V_U_apdone_blk);

    regslice_both_data_in_V_last_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TLAST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_last_V_U_ack_in,
        data_out => data_in_TLAST_int_regslice,
        vld_out => regslice_both_data_in_V_last_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_last_V_U_apdone_blk);

    regslice_both_data_in_V_id_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TID,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_id_V_U_ack_in,
        data_out => data_in_TID_int_regslice,
        vld_out => regslice_both_data_in_V_id_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_id_V_U_apdone_blk);

    regslice_both_data_in_V_dest_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDEST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_dest_V_U_ack_in,
        data_out => data_in_TDEST_int_regslice,
        vld_out => regslice_both_data_in_V_dest_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_dest_V_U_apdone_blk);

    regslice_both_data_out_V_data_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDATA_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => data_out_TREADY_int_regslice,
        data_out => data_out_TDATA,
        vld_out => regslice_both_data_out_V_data_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_data_V_U_apdone_blk);

    regslice_both_data_out_V_keep_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TKEEP_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_keep_V_U_ack_in_dummy,
        data_out => data_out_TKEEP,
        vld_out => regslice_both_data_out_V_keep_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_keep_V_U_apdone_blk);

    regslice_both_data_out_V_strb_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TSTRB_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_strb_V_U_ack_in_dummy,
        data_out => data_out_TSTRB,
        vld_out => regslice_both_data_out_V_strb_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_strb_V_U_apdone_blk);

    regslice_both_data_out_V_user_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TUSER_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_user_V_U_ack_in_dummy,
        data_out => data_out_TUSER,
        vld_out => regslice_both_data_out_V_user_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_user_V_U_apdone_blk);

    regslice_both_data_out_V_last_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TLAST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_last_V_U_ack_in_dummy,
        data_out => data_out_TLAST,
        vld_out => regslice_both_data_out_V_last_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_last_V_U_apdone_blk);

    regslice_both_data_out_V_id_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TID_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_id_V_U_ack_in_dummy,
        data_out => data_out_TID,
        vld_out => regslice_both_data_out_V_id_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_id_V_U_apdone_blk);

    regslice_both_data_out_V_dest_V_U : component fft_top0_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDEST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_dest_V_U_ack_in_dummy,
        data_out => data_out_TDEST,
        vld_out => regslice_both_data_out_V_dest_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state56_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
                    ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done <= ap_const_logic_0;
                elsif ((grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state56_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
                    ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready <= ap_const_logic_0;
                elsif ((grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_ready = ap_const_logic_1)) then 
                    grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and (icmp_ln74_fu_688_p2 = ap_const_lv1_1))) then 
                    grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_ready = ap_const_logic_1)) then 
                    grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln85_fu_715_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
                    grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_ready = ap_const_logic_1)) then 
                    grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_sync_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state56)) or ((icmp_ln85_fu_715_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state55)))) then 
                    grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready = ap_const_logic_1)) then 
                    grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_fu_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (icmp_ln74_fu_688_p2 = ap_const_lv1_1))) then 
                k_fu_348 <= ap_const_lv31_0;
            elsif (((icmp_ln85_fu_715_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
                k_fu_348 <= k_2_fu_720_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                div20_reg_810 <= grp_fu_682_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state52) and (icmp_ln74_fu_688_p2 = ap_const_lv1_1))) then
                    tmp_7_reg_825(38 downto 7) <= tmp_7_fu_694_p3(38 downto 7);
            end if;
        end if;
    end process;
    tmp_7_reg_825(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state52, icmp_ln74_fu_688_p2, grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_done, grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_done, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state53, ap_CS_fsm_state55, icmp_ln85_fu_715_p2, ap_CS_fsm_state56, ap_block_state56_on_subcall_done, ap_CS_fsm_state57, ap_CS_fsm_state58, regslice_both_data_out_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and (icmp_ln74_fu_688_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state53 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state53) and (grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((icmp_ln85_fu_715_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state56 => 
                if (((ap_const_boolean_0 = ap_block_state56_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state57 => 
                if (((grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                if (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_done)
    begin
        if ((grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;

    ap_ST_fsm_state53_blk_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_done)
    begin
        if ((grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state53_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state53_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;

    ap_ST_fsm_state56_blk_assign_proc : process(ap_block_state56_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state56_on_subcall_done)) then 
            ap_ST_fsm_state56_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state56_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state57_blk_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_done)
    begin
        if ((grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state58_blk_assign_proc : process(regslice_both_data_out_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state56_on_subcall_done_assign_proc : process(ap_sync_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready, ap_sync_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done)
    begin
                ap_block_state56_on_subcall_done <= ((ap_sync_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready and ap_sync_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state58, regslice_both_data_out_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state58, regslice_both_data_out_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done <= (grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done or ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_done);
    ap_sync_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready <= (grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready or ap_sync_reg_grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_ready);
    data_in_TREADY <= regslice_both_data_in_V_data_V_U_ack_in;

    data_in_TREADY_int_regslice_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_in_TREADY, grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_data_in_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            data_in_TREADY_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_data_in_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_in_TREADY_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_in_TREADY;
        else 
            data_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    data_out_TDATA_int_regslice_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TDATA, grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TDATA, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID, ap_CS_fsm_state3, ap_CS_fsm_state57)
    begin
        if (((grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            data_out_TDATA_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDATA_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TDATA;
        else 
            data_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_out_TDEST_int_regslice_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TDEST, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TDEST, ap_CS_fsm_state3, ap_CS_fsm_state57)
    begin
        if (((grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            data_out_TDEST_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TDEST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDEST_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TDEST;
        else 
            data_out_TDEST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TID_int_regslice_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TID, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TID, ap_CS_fsm_state3, ap_CS_fsm_state57)
    begin
        if (((grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            data_out_TID_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TID_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TID;
        else 
            data_out_TID_int_regslice <= "X";
        end if; 
    end process;


    data_out_TKEEP_int_regslice_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TKEEP, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TKEEP, ap_CS_fsm_state3, ap_CS_fsm_state57)
    begin
        if (((grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            data_out_TKEEP_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TKEEP;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TKEEP_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TKEEP;
        else 
            data_out_TKEEP_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TLAST_int_regslice_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TLAST, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TLAST, ap_CS_fsm_state3, ap_CS_fsm_state57)
    begin
        if (((grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            data_out_TLAST_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TLAST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TLAST_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TLAST;
        else 
            data_out_TLAST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TSTRB_int_regslice_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TSTRB, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TSTRB, ap_CS_fsm_state3, ap_CS_fsm_state57)
    begin
        if (((grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            data_out_TSTRB_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TSTRB_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TSTRB;
        else 
            data_out_TSTRB_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TUSER_int_regslice_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TUSER, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TUSER, ap_CS_fsm_state3, ap_CS_fsm_state57)
    begin
        if (((grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            data_out_TUSER_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TUSER_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TUSER;
        else 
            data_out_TUSER_int_regslice <= "X";
        end if; 
    end process;

    data_out_TVALID <= regslice_both_data_out_V_data_V_U_vld_out;

    data_out_TVALID_int_regslice_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID, grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID, ap_CS_fsm_state3, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            data_out_TVALID_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_out_TVALID_int_regslice <= grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TVALID;
        else 
            data_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

        div_cast_cast_cast_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_74_fu_664_p1),10));

    empty_74_fu_664_p1 <= grp_fu_646_p2(9 - 1 downto 0);
    grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_start <= grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_ap_start_reg;
    grp_fft_top0_Pipeline_VITIS_LOOP_52_1_fu_352_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state3);
    grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_start <= grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_ap_start_reg;
    grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_start <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_ap_start_reg;
    grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state57);

    grp_fu_646_ap_start_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_646_ap_start <= ap_const_logic_1;
        else 
            grp_fu_646_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_646_p0 <= ap_const_lv32_80(10 - 1 downto 0);

    grp_fu_682_ap_start_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_682_ap_start <= ap_const_logic_1;
        else 
            grp_fu_682_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_continue_assign_proc : process(ap_CS_fsm_state56, ap_block_state56_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state56_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_continue <= ap_const_logic_1;
        else 
            grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_start <= grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_ap_start_reg;
    icmp_ln74_fu_688_p2 <= "1" when (signed(grp_fu_682_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln85_fu_715_p2 <= "1" when (zext_ln85_fu_711_p1 = div20_reg_810) else "0";
    k_2_fu_720_p2 <= std_logic_vector(unsigned(k_fu_348) + unsigned(ap_const_lv31_1));

    p_inData_V_M_imag_V_0_read_assign_proc : process(grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_1_0_0_0_read, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_inData_V_M_imag_V_0_read <= grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_1_0_0_0_read;
        else 
            p_inData_V_M_imag_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_imag_V_0_write_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_0_write, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            p_inData_V_M_imag_V_0_write <= grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_0_write;
        else 
            p_inData_V_M_imag_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_imag_V_1_read_assign_proc : process(grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_1_0_0_02_read, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_inData_V_M_imag_V_1_read <= grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_1_0_0_02_read;
        else 
            p_inData_V_M_imag_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_imag_V_1_write_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_1_write, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            p_inData_V_M_imag_V_1_write <= grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_imag_V_1_write;
        else 
            p_inData_V_M_imag_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_real_V_0_read_assign_proc : process(grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_0_0_0_0_read, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_inData_V_M_real_V_0_read <= grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_0_0_0_0_read;
        else 
            p_inData_V_M_real_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_real_V_0_write_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_0_write, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            p_inData_V_M_real_V_0_write <= grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_0_write;
        else 
            p_inData_V_M_real_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_real_V_1_read_assign_proc : process(grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_0_0_0_01_read, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_inData_V_M_real_V_1_read <= grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftInData_0_0_0_0_01_read;
        else 
            p_inData_V_M_real_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_inData_V_M_real_V_1_write_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_1_write, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            p_inData_V_M_real_V_1_write <= grp_fft_top0_Pipeline_VITIS_LOOP_74_2_VITIS_LOOP_75_3_VITIS_LOOP_76_4_fu_387_p_inData_V_M_real_V_1_write;
        else 
            p_inData_V_M_real_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_imag_V_0_read_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_imag_V_0_read, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            p_outData_V_M_imag_V_0_read <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_imag_V_0_read;
        else 
            p_outData_V_M_imag_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_imag_V_0_write_assign_proc : process(grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_0_write, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_outData_V_M_imag_V_0_write <= grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_0_write;
        else 
            p_outData_V_M_imag_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_imag_V_1_read_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_imag_V_1_read, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            p_outData_V_M_imag_V_1_read <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_imag_V_1_read;
        else 
            p_outData_V_M_imag_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_imag_V_1_write_assign_proc : process(grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_04_write, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_outData_V_M_imag_V_1_write <= grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_1_0_0_04_write;
        else 
            p_outData_V_M_imag_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_real_V_0_read_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_real_V_0_read, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            p_outData_V_M_real_V_0_read <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_real_V_0_read;
        else 
            p_outData_V_M_real_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_real_V_0_write_assign_proc : process(grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_0_write, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_outData_V_M_real_V_0_write <= grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_0_write;
        else 
            p_outData_V_M_real_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_real_V_1_read_assign_proc : process(grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_real_V_1_read, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            p_outData_V_M_real_V_1_read <= grp_fft_top0_Pipeline_VITIS_LOOP_89_6_VITIS_LOOP_90_7_VITIS_LOOP_91_8_fu_620_p_outData_V_M_real_V_1_read;
        else 
            p_outData_V_M_real_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    p_outData_V_M_real_V_1_write_assign_proc : process(grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_03_write, ap_CS_fsm_state56)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_outData_V_M_real_V_1_write <= grp_innerFFT_128_2_0_1_1_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_20_5_5_3_0_complex_ap_fixed_27_6_5_3_0_s_fu_410_p_fftOutData_0_0_0_0_03_write;
        else 
            p_outData_V_M_real_V_1_write <= ap_const_logic_0;
        end if; 
    end process;

    sub19_fu_672_p2 <= std_logic_vector(unsigned(ap_const_lv10_80) - unsigned(div_cast_cast_cast_fu_668_p1));
    tmp_7_fu_694_p3 <= (grp_fu_682_p2 & ap_const_lv7_0);
    zext_ln85_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_fu_348),32));
end behav;
