#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 19 01:08:36 2021
# Process ID: 12352
# Current directory: C:/Users/rajat/Downloads/Memory Design Project/MDT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8376 C:\Users\rajat\Downloads\Memory Design Project\MDT\MDT.xpr
# Log file: C:/Users/rajat/Downloads/Memory Design Project/MDT/vivado.log
# Journal file: C:/Users/rajat/Downloads/Memory Design Project/MDT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory_idempotent_and_inversion.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 891.895 ; gain = 220.539
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory_idempotent.v} {C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory_inversion.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory_idempotent_and_inversion.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory_idempotent_and_inversion.v}}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MarchY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MarchY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory_idempotent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_IdC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MarchY_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xelab -wto 9d6e2a3a01a149099c0dca59099b59db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MarchY_tb_behav xil_defaultlib.MarchY_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d6e2a3a01a149099c0dca59099b59db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MarchY_tb_behav xil_defaultlib.MarchY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory_IdC_default
Compiling module xil_defaultlib.MarchY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MarchY_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MarchY_tb_behav -key {Behavioral:sim_1:Functional:MarchY_tb} -tclbatch {MarchY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MarchY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xxxx
xxxx
xxxx
xxxx

0000
0000
0100
0000

0000
0000
0000
0000

W0 (updown) beginning
0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

W0 (updown) done
0000
0000
0000
0000

R0,W1,R1 (up) beginning
0000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1110
0100
0000

1111
1110
0100
0000

1111
1110
0100
0000

1111
1110
0100
0000

1111
1111
0100
0000

1111
1111
0100
0000

1111
1111
0100
0000

1111
1111
0100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

Error found !!
Memory Test Failed
1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1111

1111
1111
1111
1111

1111
1111
1111
1111

R0,W1,R1 (up) done
1111
1111
1111
1111

R1,W0,R0 (down) beginning
1111
1111
1111
1111

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1100
0100
0000

1111
1100
0100
0000

1111
1100
0100
0000

1111
1100
0100
0000

1111
1000
0100
0000

1111
1000
0100
0000

1111
1000
0100
0000

1111
1000
0100
0000

1111
0000
0100
0000

1111
0000
0100
0000

1111
0000
0100
0000

1111
0000
0100
0000

1110
0000
0100
0000

1110
0000
0100
0000

1110
0000
0100
0000

1110
0000
0100
0000

1100
0000
0100
0000

1100
0000
0100
0000

1100
0000
0100
0000

1100
0000
0100
0000

1000
0000
0100
0000

1000
0000
0100
0000

1000
0000
0100
0000

1000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

R1,W0,R0 (down) done
0000
0000
0100
0000

R0 (updown) beginning
0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

Error found !!
Memory Test Failed
0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

R0 (updown) done
$finish called at time : 331 ns : File "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v" Line 321
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MarchY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 946.418 ; gain = 31.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MarchY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MarchY_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xelab -wto 9d6e2a3a01a149099c0dca59099b59db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MarchY_tb_behav xil_defaultlib.MarchY_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d6e2a3a01a149099c0dca59099b59db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MarchY_tb_behav xil_defaultlib.MarchY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MarchY_tb_behav -key {Behavioral:sim_1:Functional:MarchY_tb} -tclbatch {MarchY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MarchY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xxxx
xxxx
xxxx
xxxx

0000
0000
0100
0000

0000
0000
0000
0000

W0 (updown) beginning
0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

W0 (updown) done
0000
0000
0000
0000

R0,W1,R1 (up) beginning
0000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1110
0100
0000

1111
1110
0100
0000

1111
1110
0100
0000

1111
1110
0100
0000

1111
1111
0100
0000

1111
1111
0100
0000

1111
1111
0100
0000

1111
1111
0100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

Error found !!
Memory Test Failed
1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1111

1111
1111
1111
1111

1111
1111
1111
1111

R0,W1,R1 (up) done
1111
1111
1111
1111

R1,W0,R0 (down) beginning
1111
1111
1111
1111

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1100
0100
0000

1111
1100
0100
0000

1111
1100
0100
0000

1111
1100
0100
0000

1111
1000
0100
0000

1111
1000
0100
0000

1111
1000
0100
0000

1111
1000
0100
0000

1111
0000
0100
0000

1111
0000
0100
0000

1111
0000
0100
0000

1111
0000
0100
0000

1110
0000
0100
0000

1110
0000
0100
0000

1110
0000
0100
0000

1110
0000
0100
0000

1100
0000
0100
0000

1100
0000
0100
0000

1100
0000
0100
0000

1100
0000
0100
0000

1000
0000
0100
0000

1000
0000
0100
0000

1000
0000
0100
0000

1000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

R1,W0,R0 (down) done
0000
0000
0100
0000

R0 (updown) beginning
0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

Error found !!
Memory Test Failed
0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

0000
0000
0100
0000

R0 (updown) done
$finish called at time : 331 ns : File "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v" Line 321
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MarchY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 953.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 19 01:15:54 2021...
