$date
	Fri Jul 29 16:40:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module f1_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module func $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#1
0!
1$
#2
1!
0$
1#
#3
1$
#4
0$
0#
1"
#5
0!
1$
#6
1!
0$
1#
#7
0!
1$
#8
