================================================================================ 
Commit: fc3a13d9608ec942ab65b9d0d27a5c6a2a01b230 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:25:42 2022 +0530 
-------------------------------------------------------------------------------- 
Updated ClientOneSiliconPkg/SiPkg.dec file.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7987b07b164e28ddabaf3dea14e0a38bdec1aca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Updated the Minor ID from 00 to 01

[Feature Description]
Updated the Minor ID from 00 to 01 for label release

[Resolution]
Updated the Minor ID from 00 to 01 in BiosId.env for label release

Package/Module:
[ADLN]

[Impacted Platform]
[ADLN]

Hsd-es-id: NA
Original commit date: Wed Jul 6 16:46:28 2022 +0530
Change-Id: If0e3b567c60311b9fa6923333cc55c42d194f007
Original commit hash: f86ca0492ece1fd92f785c32122d2091bdc0fec9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c32c59ddb16c5f872aeb2c3e28118d9019e8ceb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Integrating latest Microcode 00b

[Feature Description]
Integrating the latest Microcode 00b on ADL-N

[Resolution]
Updated the latest pdb file and updated the ucode version on BoardPkg

Package/Module: [ADL-N]

[Impacted Platform]
[ADL-N]

Hsd-es-id: NA
Original commit date: Wed Jul 6 14:41:26 2022 +0530
Change-Id: If2f96994576c924002bf73fce6c5e9f531ce5b91
Original commit hash: 76f46a622a5ee137a3b453966a11ed23438219e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5d1f17d669e02076cf5e77caca71a8de6e2ee405 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:40 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PMC: Adding PCI Enum Done Notification IPC command for FSP API.

Moved the code which send the PCI Enum Done Notification IPC command to common place.

Hsd-es-id: 16017123260
Original commit date: Thu Jun 30 12:13:43 2022 +0530
Change-Id: Icc18bbc9b81c3a22cf818857046d5d8b4dfa72b7
Original commit hash: 3e3ae23b7f697b4881b7ff8903b527dbaef88d71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c

================================================================================ 
Commit: 83bc824fd21a4bf5588b83a2d0a15055c90660b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:39 2022 +0530 
-------------------------------------------------------------------------------- 
Revert [RPL Hx Mini DT AEP] Added RTD3 support changes

This reverts commit d25ffc50743ba509c94f8c61955b40d23bc1ac4c.

Hsd-es-id: 16017165658
Original commit date: Mon Jul 4 11:18:42 2022 +0530
Change-Id: I7bcbd6be4252f9296f5fdf9fce580f010c04f31e
Original commit hash: 50c8b54c9b415387edd014e8aeba4f512d89da26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc

================================================================================ 
Commit: 3edb91cad9b68d20ef27cb25d44d28c9f96e205a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:37 2022 +0530 
-------------------------------------------------------------------------------- 
Revert [RPL HX Mobile Aep] Added RTD3 file Changes

This reverts commit a19bf2fe8b268a9571c384687fb4851dfa2e82a8.

Hsd-es-id: 16017165658
Original commit date: Mon Jul 4 10:56:49 2022 +0530
Change-Id: Ibcde47e00902d50fe9c461796e859aba4612acc0
Original commit hash: a6ef5fe20c25c0dd91f7155bc9ebd84497e45329

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplHxMobileAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxMobileAep.asl

================================================================================ 
Commit: db4960930c38b7b80faa61d4d83ede086d5a8fdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15011410722][ADL-N] update Sagv settings for 7W Sku

[Issue/Feature Description]
update Sagv settings for 7W Sku

[Resolution]
update Sagv settings for 7W Sku

[Impacted Platform]
ADL-N/Sagv

Hsd-es-id: 15011410722
Original commit date: Fri Jun 17 08:19:31 2022 +0800
Change-Id: Ia177e19f493963d588035e55bf99bc9d56ce11bf
Original commit hash: 29c972ede19f7833d8845d4e98b5c0586be6a401

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8b6edce77dc240288c879e571f3223b99e33b5bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:34 2022 +0530 
-------------------------------------------------------------------------------- 
VCCIN_AUX daq measured v/s pcode reported delta analysis

Hsd-es-id: 16017108181
Original commit date: Mon Jun 27 12:01:07 2022 +0530
Change-Id: Ib0e373615b1465663af33fd5d0775ce3337b260e
Original commit hash: c2da0477d6e348caab60d8b973657dd885e5dc26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 44d84ecd50442d5a3f3c2d5c54c287dff23aef35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3267_00

(cherry picked from commit 64fdf23990d95d83c21ff265d020e17f0e828a47)

Sun Jun 26 08:46:41 2022 -0700
Original commit date: Sun Jun 26 08:46:41 2022 -0700
Original commit hash: 13d738a0698bfa1641099dee8d69167f68a1c7f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bdca3537b4ed4331929df64a02b2354a3166fe6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 32

(cherry picked from commit d07652bbc9741b47452f136dff7d058060935f91)

Sun Jun 26 01:22:46 2022 -0700
Original commit date: Sun Jun 26 01:22:46 2022 -0700
Original commit hash: 3c46cb608272d05bdceaef8045f926fd795e2a87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0910b37f561045c01fff3addc134066b9862e7aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3266_00

(cherry picked from commit 3d359f056107b4d8cce545543e4001e3a4349c7d)

Sat Jun 25 08:46:58 2022 -0700
Original commit date: Sat Jun 25 08:46:58 2022 -0700
Original commit hash: cae05b82c826bd809d6dd1fbc62512c3ab0761ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0f2abd520cbc931031159ee398a47cd1d5036426 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 31

(cherry picked from commit 07d324fbfb02a1f2bf2d274769da10b83a492c6f)

Sat Jun 25 01:22:13 2022 -0700
Original commit date: Sat Jun 25 01:22:13 2022 -0700
Original commit hash: b14db53219967b15cabd7ae927c8637b3eaf068b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7a72ae45c7dd71b390b134da6ef5b3c8089b917f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:26 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Me: Fix ASSERT in PeiMeUmaLib.c when DisableReset is Enabled.

Change: Added Conditional Check for ASSERT.
1. If Resets are enabled and it did not happened for some reason then ASSERT.
2. If Resets are disabled then return without asserting.

Hsd-es-id: 16017108163
Original commit date: Wed Jun 22 15:51:00 2022 +0530
Change-Id: I6755a4b1dac8679eec5a4bd35b4ff400c7b87be9
Original commit hash: 053ab2edb9c953cae9db41dca1adb4e3e5b03177

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf

================================================================================ 
Commit: 6e0f03b8ffecf280f31fb2506e85f9f0fe3b2f51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:24 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Revert TME TPM log change

Hsd-es-id: 14016945382
Original commit date: Thu Jun 23 13:24:03 2022 -0700
Change-Id: I60bb092a39a74f75653499c2b67ab689c390eda3
Original commit hash: 2241daae7f6d01ea021fa7eccb24fe9d4548014e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.c

================================================================================ 
Commit: 8fc5ac82113c8707fba0e794a17c5ed0e9d5e2f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3265_00

(cherry picked from commit 9c3f730841479a0267d29dee9702d5b0dd73f7d1)

Fri Jun 24 08:46:49 2022 -0700
Original commit date: Fri Jun 24 08:46:49 2022 -0700
Original commit hash: 655a0e30c5e9de180c9d35ab148fc7891f8682b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b455f61bfa45d873af1cd7090ba926e049f2203a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.33

Hsd-es-id: N/A
Original commit date: Fri Jun 24 04:54:41 2022 -0700
Original commit hash: 9261b652ce211e62db33b4058b20d438bcedc9a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd126267e75fa160efff442c347da5453f501cc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Remove ADL-N PCD check

[Issue Description] The ADLN PCD check was added due to confirmation from EC team on applicability of fix (PR: #11481)
[Resolution] EC team has confirmed the fix is applicable for ADL-N and hence removing the ADL-N PCD check conditions to apply the fix
[Impacted Platform] ADL-N

Hsd-es-id: 16017106829
Original commit date: Fri Jun 24 11:57:16 2022 +0530
Change-Id: I8b1121b30f787ece3840da78ac5b09eef5d1a47b
Original commit hash: 2eecfa89839c651f356bfb87a1852ed9a3bc9a0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: bd26766d5c9183f0f39cb31b3c83f02a18ff387a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 30

(cherry picked from commit 95f41e76badf5139183446b10f5aa58af09fbee9)

Fri Jun 24 01:22:03 2022 -0700
Original commit date: Fri Jun 24 01:22:03 2022 -0700
Original commit hash: 37c15ed1fe0838d963697cd8bebc67de3be10e21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3e07e3d990b3770a436c13495bad665871e880c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:12 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-HX DT Mini AEP] Added configpatch table changes and other minor changes.

Added configpatch table change.
Removed TouchPad and TouchPanel RTD3 code.
Added OC mapping changes for USB3.
Added changes for super speed port.

Hsd-es-id: 16017083928
Original commit date: Thu Jun 23 12:55:44 2022 +0530
Change-Id: Ib2a55cc62de88d3725328edc5b3edeed8c2cb4c7
Original commit hash: b6d5c67b47abe137ecb1959f65021dcf82507d26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplHxMiniDtAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaAep.asl

================================================================================ 
Commit: 99afebe3582b7c665b15dde55181486e37508692 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:10 2022 +0530 
-------------------------------------------------------------------------------- 
PCR[01] does not match error reported by SVT in DC Power mode

Follow SMBIOS spec - chapter7.23 Portable Battery(Type 22)
"PortableBatteryRecord->DevCapacity" should be extracting the design capacity (static data),
not the remaining capacity (dynamic data)
"PortableBatteryRecord->Voltage" should be extracting design voltage, not resolution voltage

Hsd-es-id: 16017059121
Original commit date: Thu Jun 23 15:36:07 2022 +0800
Change-Id: Iff9242f34b1a9c32a40e4a2281c65142cb7cd9e9
Original commit hash: 6a3fbf6b18dfc9fd6822684514079f6b2164db09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Library/EcCommands.h
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: 1e2855612c1d07a443aa2d0e8abfe9ef2c15ebd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:07 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL HX Mobile Aep] Added RTD3 file Changes

Added RTD3 file changes.
Added USB port xhci file changes.
Added OC mapping change for USB3.

Hsd-es-id: 16017090745
Original commit date: Wed Jun 22 18:35:42 2022 +0530
Change-Id: Ic3566cbef589a26bbe1b071a273f073be9cf33b9
Original commit hash: 1a085c2efde3118458e514caf91b5f02d1a3bc68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplHxMobileAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxMobileAep.asl

================================================================================ 
Commit: 3d3f667a4baff27612ab4df1e712339ec38bbd05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3264_00

(cherry picked from commit c75ebbfbe900400e5c0533654bc74fd53150d411)

Thu Jun 23 08:46:51 2022 -0700
Original commit date: Thu Jun 23 08:46:51 2022 -0700
Original commit hash: 1183295515462c4ab606057532d82a972d576595

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0c66da90e0441ef7e0bee66dc94bd8bb4cb6c33c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:02 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.32

Hsd-es-id: N/A
Original commit date: Thu Jun 23 06:42:00 2022 -0700
Original commit hash: f25d8acb21120ad9555237cadd04ae5e8b2b612b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb475564dcbc3e3cb4aea651a230948d31a8c3e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:22:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011455784][DDR5] update row and column address to follow spd spec 1.0

[Feature Description]
update row and column address to follow spd spec 1.0

[Resolution]
update row and column address to follow spd spec 1.0
#define MRC_SPD5_SDRAM_ROW_17 (0x01)
#define MRC_SPD5_SDRAM_ROW_18 (0x02)
#define MRC_SPD5_SDRAM_COLUMN_11 (0x01)

[Impacted Platform]
DDR5

Hsd-es-id: 15011455784
Original commit date: Wed Jun 22 10:37:12 2022 +0800
Change-Id: I75e327938476a30f252ce9f7c3ade04eea9ae963
Original commit hash: 108446bbbb9588efda9c97bf2683275aa04e90a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: b5047a84b2c0efc154317adeb05b2d5568830844 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 29

(cherry picked from commit a8c17b178e45bbf003fe0bbe25477d9334ec9091)

Thu Jun 23 01:21:56 2022 -0700
Original commit date: Thu Jun 23 01:21:56 2022 -0700
Original commit hash: b5a7cc6ba594b2917136ca10b3748a46170984c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e30608f8c1e4b904a7a15274acc9d8bf007d425e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3263_00

(cherry picked from commit 6cea697d4e0fe9a3112a70930c6bd34aae4d9b1d)

Wed Jun 22 08:46:50 2022 -0700
Original commit date: Wed Jun 22 08:46:50 2022 -0700
Original commit hash: 67d494698772d3ed7ce4a3c529933536d46cd4eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5a7657b8e71c0ba2d65ae77429bc4bf3aadd3f4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:44 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS] LPE related knobs not detected through xmlcli

Hsd-es-id: 16017056171
Original commit date: Wed Jun 15 17:02:46 2022 +0530
Change-Id: Ia3842f8d312bbd376194d571a8b06086b2218b3d
Original commit hash: fdfe00f6fa30508dec2a120e1c69fb223ba16593

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Setup.h
AlderLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 45d2d4b5bec98a1133b78451b5860f8cdceb5af9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 28

(cherry picked from commit bf07c91a00e0fb354a0a817ddeeefaab80151258)

Wed Jun 22 01:22:19 2022 -0700
Original commit date: Wed Jun 22 01:22:19 2022 -0700
Original commit hash: 0eeff727c27d5b4ec8519d35352eab64d8202022

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8f69fa1f5a3d0cee385ee8e20c79d7350efce9ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-HX&RPL]Disable PS_ON for DDR4 board

Hsd-es-id: 16017052755
Original commit date: Wed Jun 22 11:51:15 2022 +0800
Change-Id: I51d6aa20d9ce05e159df5c3fec4fc2f917aeab2a
Original commit hash: dc7486f50d23c1497ead6150533a3d252252159d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 7ee005902eeb06fd942733a9060d1966140834d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3262_00

(cherry picked from commit e149f5b2e0af6bedd6f231ee8052bf6a4a29adbd)

Tue Jun 21 08:46:47 2022 -0700
Original commit date: Tue Jun 21 08:46:47 2022 -0700
Original commit hash: f32c235f9bbe0bc7a64516790c9760bc6dc576f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c65826acdb2f85eec1236aaba1579d247fbbdc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL] Support BtGAcm capsule on BKC/Resiliency BIOS and Platform ID used by BiosGuard

1. Add the "-build" flag for BtGAcm to assign the debug/release BIOS.
2. Update the "CAP_PLATFORM_FULLNAME" to get the BGUP Platform ID.

[Impacted Platform]
ADL
RPL

Hsd-es-id: 16017060841
Original commit date: Tue Jun 21 17:19:43 2022 +0800
Change-Id: I45d2028a0e9d86644f95e70b01f9971d281c3bda
Original commit hash: 1cf5d3f1ccb57c35580b81a2bc15a19e3e7f2366

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 1bf054504180beb6bfb2b0e8bf3adbe032f11c77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:33 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL Hx Mini DT AEP] Added RTD3 support changes.

Hsd-es-id: 16017006227
Original commit date: Wed Jun 15 18:02:12 2022 +0530
Change-Id: I239976e9dda4451b3d7baf278934816545aebe88
Original commit hash: b7bd9cf99492aa5388b5f4313389d92d9d52a6a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplHxMiniDtAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaAep.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc

================================================================================ 
Commit: 6370c7d31d4cd82bb10b75328a2e8ee1fb468a09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 27

(cherry picked from commit 0831933749ec84db3a298d386318ea801856a397)

Tue Jun 21 01:22:44 2022 -0700
Original commit date: Tue Jun 21 01:22:44 2022 -0700
Original commit hash: cc39c7484141a0291ca4e5b2c7b032c99add0d5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4de8c1306796f2eadb95d9391abe97989af8ac0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:23 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3261_00

(cherry picked from commit 2f6b776f3fc727770d6d8d8c479fedcb7c6a18b9)

Mon Jun 20 08:46:44 2022 -0700
Original commit date: Mon Jun 20 08:46:44 2022 -0700
Original commit hash: f185e0cb5effe33de2843d65c3051fd24f74e0f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9292d7d5a8dfa0ca74eed605481d2ffdee704c21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Revert Microcode Version to 07

Reverting back the Microcode Version changes to 07.

Hsd-es-id: 16017024833
Original commit date: Mon Jun 20 13:28:01 2022 +0530
Change-Id: Ic5abc7c03455f30a441d040310441fdd38c784c5
Original commit hash: 582d593128b4a1fc03c7697e4bf55108c5a3ca4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d2ecc314a292912a71a4dbe88aef320360fccbc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 26

(cherry picked from commit 2c494f8416738ea8a039ff39a380f21145e104c2)

Mon Jun 20 01:22:29 2022 -0700
Original commit date: Mon Jun 20 01:22:29 2022 -0700
Original commit hash: 917a5bcb3a06225075d6de612a393f1f3abb7423

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ec7dc3b13665a68bfae75190aab809ffc01a221d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:17 2022 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: keep debug config data at both in release and debug

for backward compatibility, need keep release/debug NV with same.

Hsd-es-id: 16016989293
Original commit date: Mon Jun 20 14:56:50 2022 +0800
Change-Id: I6621ecdded4d7a2b512032651f1dfe8acf2d23fb
Original commit hash: aab390bb958f665e7d25dbf8a38258ed1f5cb075

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Setup.h
AlderLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 633ad3cda247b24a68bcf9f96da4f9a8a1d6ca98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:16 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL][WiFi] Add Morocco and Mongolia to BIOS DSM 6GHZ Support

Added Morocco and Mongolia to WiFi 6GHz support.

Hsd-es-id: 15011338848
Original commit date: Fri Jun 17 15:01:38 2022 +0800
Change-Id: I2363acb122023573338f6b5739dc58234739e2af
Original commit hash: fedb96e217dbe88f18ec9a7bc186d977a6c6fc4c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni
AlderLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 4925e61844d6db0212ef373f56e26432fdc0aa1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:14 2022 +0530 
-------------------------------------------------------------------------------- 
PeiPolicyUpdateLib: fix the EFI boot hangs/fails when Aperture set to 512 in BIOS

the GmAdr64 address conflict with 512M and 1024M, fix it to move the
address to above 4G bar.

Hsd-es-id: 16016997609
Original commit date: Thu Jun 16 17:09:41 2022 +0800
Change-Id: I5b19bb47e7ce48dd5db19d7cad40bf002075e07c
Original commit hash: 8d81f9597dd41b6f1f2c21c0568217c921337a5a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/DxeSaInitFruLib/DxeSaInitFruLib.c

================================================================================ 
Commit: 9739fcc7172519a7e5bc2af5108710670d1a3933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:12 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Remove PD Controller Mode check in retimer update flow

Hsd-es-id: 15011408207
Original commit date: Tue Jun 14 16:25:48 2022 +0800
Change-Id: I11c45b4bc8ca79c9ce55c23c2a454613fa49727e
Original commit hash: b767d9c0b47d2abde886c56794b2f3fdde45b632

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/TcssRetimerCapsuleUpdate/RetimerCapsuleSupportDriver/TbtPdRetimerDevice.c

================================================================================ 
Commit: c23d4d5022cb2d2e9e60252689a787c31797f613 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3257_00

(cherry picked from commit 1f8f8a22f0276c048367cb3f14c78301d2241cee)

Sun Jun 19 08:46:39 2022 -0700
Original commit date: Sun Jun 19 08:46:39 2022 -0700
Original commit hash: bd88662652efd82f76238caabca484a7c8e6b713

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a915b05cf9dc131e8a039c656952b5fe003bcfe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.31

Hsd-es-id: N/A
Original commit date: Sun Jun 19 05:02:00 2022 -0700
Original commit hash: b3b9edede8612c0a5b783696d67b7244af907cc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99042e0991765e4a832027470106295f2bd7ef5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 25

(cherry picked from commit c93f8304e6f0cea4345c0a02a190ffa862f16e5a)

Sun Jun 19 01:29:51 2022 -0700
Original commit date: Sun Jun 19 01:29:51 2022 -0700
Original commit hash: 1e7ef3fe451e0a4ad70f6ee9a9ee48f48f26bc68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8c33b11a24f8c59c43cd071cb7490805c60cca0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3256_00

(cherry picked from commit c80ec0323b8a6046aec6788875e6ac57565178fc)

Sat Jun 18 08:47:26 2022 -0700
Original commit date: Sat Jun 18 08:47:26 2022 -0700
Original commit hash: 6ae43abe78856480287d37fcff4bd3caf058d29c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ab25b4c085e04445aa68b6ac97f3eb51127ff8ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:21:00 2022 +0530 
-------------------------------------------------------------------------------- 
Capsule Update: Monolithic Capsule upgrade and downgrade is failing from EFI and OS in Corp.

[Issue Description]
Rootcause is ec reset seems a little early on RPLP, causes the RPLP not to restart automatically after the mono capsule update, add a small reset delay can resolve this issue.

[Resolution]
Increase delay to 2ms to support CPU: Q1V3.

Hsd-es-id: 16016661420
Original commit date: Fri Jun 17 22:48:49 2022 +0800
Change-Id: I24e3eb5f3baa758802e3cbb511b5c6f5908dbfcc
Original commit hash: 9c905a173236bb3a1446fd753332695ca18d32f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c

================================================================================ 
Commit: 60a686641259d5163d2985c6a60e39b5e57e616a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 24

(cherry picked from commit b0a9a55aca87356970f4235e849de60e45dbde79)

Sat Jun 18 01:22:33 2022 -0700
Original commit date: Sat Jun 18 01:22:33 2022 -0700
Original commit hash: 90b0b9f0cfcde76406d781e3c5a557f94d3fc8d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b7a72c4bf25be5392af1a6aaa23cdffa459ce79a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3255_00

(cherry picked from commit 230f61a6def81071395ce4778c2bef3a589de706)

Fri Jun 17 08:46:50 2022 -0700
Original commit date: Fri Jun 17 08:46:50 2022 -0700
Original commit hash: dd1dcccf9badfcc8857a8b8db5c1918634508b71

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da45059d8d1dba60164653e445a437bd620f2fbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:55 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-Px DG2 128 AEP] Sensel ForcePad support

Added Sensel ForcePad support changes.

Hsd-es-id: 16016857004
Original commit date: Wed Jun 1 11:58:19 2022 +0530
Change-Id: I52f4bce18fd3d0b4a72d3f7d217b9a8c7f1f4b8f
Original commit hash: 96d58dc79d67b654cb58c369ee053d6a278bb860

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: e32c8444e3a962f3628a6054aed74616adbc74b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.30

Hsd-es-id: N/A
Original commit date: Fri Jun 17 03:36:03 2022 -0700
Original commit hash: c4fe80ec3c32fa816261db070c163536c0f55869

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bf51fae7aaa7ae9a6d659473f88edc2c472ffc1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:49 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL PX DG2 128 AEP] Adding changes for CVF and TouchPanel.

Hsd-es-id: 16017005762
Original commit date: Thu Jun 16 15:20:39 2022 +0530
Change-Id: I54763c18fa96b81999fa978b7df784c80c44cc6f
Original commit hash: b8afc3f6f880a2081bea896a53fdb116c0b95600

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: 2663b7abe9d371d7354b34d739522b041d091df0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:48 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P] Suppress LPE setup options in BIOS page after disabling AMT completely from IFWI

-LPE menu suppressed based on manageability state

Hsd-es-id: 16016960590
Original commit date: Wed Jun 15 15:08:39 2022 +0530
Change-Id: I385d8f110649392bf57b0b4f64c08e1fc9756487
Original commit hash: 89e560bae93bb0c730eff5ed4ee152f3a3b552c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: e0fe7f519afb55c13ebc0bc34fa1ae2bbe5cc7bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:45 2022 +0530 
-------------------------------------------------------------------------------- 
Nvme Recovery: fix for fit corrupt and image backup issue

fix each boot backup image store issue
fix fit table support in nvme recovery issue
fix WDT enabling in bkc bios

Hsd-es-id: 16016949789
Original commit date: Tue Jun 14 11:12:07 2022 +0800
Change-Id: I1c3e32e81af25dea8b2c05f3f1787f7d6faabe21
Original commit hash: d41cbf5b7a7ef84ef5e20c4ad608fdb5d3a99e62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: ffe520cb7a6d987924930a2325f8aa3ee819e3c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 23

(cherry picked from commit f0bafa475d91f330a3f0470a4e6d3b38705345c4)

Fri Jun 17 01:22:36 2022 -0700
Original commit date: Fri Jun 17 01:22:36 2022 -0700
Original commit hash: a003623e690320bc15b36d057eb0d3be8221ead2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: be59d195cd8b42cf418f6a2c8aa5cddf022a19cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:42 2022 +0530 
-------------------------------------------------------------------------------- 
BinariesRpl: Add Wifi drivers to support WPA3

[Feature Description]
Add Wifi drivers to support WPA3

[Resolution]
Update WiFi Driver 3.2.15.22224 (Core 71 - WPA3).
Choose the WPA3 drivers with WPA3 support if PcdWifiWpa3Support is TRUE,
otherwise, Choose original wifi drivers without WPA3 support.

Hsd-es-id: 15011225705,15011410633
Original commit date: Fri Jun 17 08:31:50 2022 +0800
Change-Id: Ifa2a21711b22ecf78572e28e3f287d743f4369da
Original commit hash: 2d96f27d3443480809246449fd5f527dd2db2ee2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a887ac02638010fc56d6aee28683395c023ded6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:39 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
Lp5BankMode

Hsd-es-id: 15011398471
Original commit date: Fri May 27 12:03:16 2022 -0700
Original commit hash: 0f97507ba0ffaf6159e483cef6a1216f85308086

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: fe8b458fefed790a50777c645d35b05c86382e8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3254_00

(cherry picked from commit 1adbb462d0e62f8444e90c79523bb00f46c59660)

Thu Jun 16 08:46:46 2022 -0700
Original commit date: Thu Jun 16 08:46:46 2022 -0700
Original commit hash: 91e04e404f7eccdb1e264a3c43070a098684e9fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a2d33f4ac2578dc3e9f54e7ab1b3cba6304eb2de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:34 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] SAGV should not be enabled with 125w cpu on s07

Removed Patchtable which enable SAGV for RPL-S 

[Impacted Platform]
RPL-S

Hsd-es-id: 15011404754
Original commit date: Thu Jun 16 13:53:19 2022 +0800
Change-Id: If4d40d20e75d145ccc375fe16b5871356ba6adbc
Original commit hash: 26d763c5446370589a26ba32d253518cdfe23e54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 48bfe239283402f4aef46627e89eb3e8f691323d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:32 2022 +0530 
-------------------------------------------------------------------------------- 
WifiConnectionManagerDxe: WPA3 OCR support

[Feature Description]
Suport OCR via Wi-Fi WPA3

[Resolution]
1. WifiProfileSync Supports SAE and OWE.
2. CSME store all the 1x profiles with the same authentication method
and do not care about specific AKM. In case of 1x profile,
wifi connection manager should configure ALL the supported enterprise AKM.
3. wifi connection managershould NOT configure AKM directly to the Supplicant anymore,
Wifi driver will do the choice.

[Impacted Platform]
RPL

Hsd-es-id: 15011309302
Original commit date: Wed Jun 15 11:00:39 2022 +0800
Change-Id: Ica9749017e7a3b6a586130ea6c989c8dab1c67d7
Original commit hash: 7892990da70a7fc326873dba5b58a2b5c4ad87a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSyncUtils.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h

================================================================================ 
Commit: 22f1b97a0eb073bdd24bb93227432e3746f820f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 22

(cherry picked from commit 1ad397613f75f40cb2e1d8f02193cf65559081f5)

Thu Jun 16 01:22:38 2022 -0700
Original commit date: Thu Jun 16 01:22:38 2022 -0700
Original commit hash: 690829db91115610ea09156ab2f1e603a1e7ffb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4b0d36ff86567a43763dce180d6540d683b9200c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.29

Hsd-es-id: N/A
Original commit date: Wed Jun 15 23:43:30 2022 -0700
Original commit hash: e114499c3cad8fe0885a551883bab63b1d05e439

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5bd20240734785759e9eb1e5d908258a6077aa1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:23 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] BIOS to program R_PCIE_BCTRL BIT6 to issue hot reset if some PCIE End point device took some time to come up

Hsd-es-id: 15011352306
Original commit date: Wed Jun 15 10:36:53 2022 +0530
Change-Id: I0ce56bdda5bd23c297af50dd7c523f81a453268c
Original commit hash: 51ba4abbb1c5e22a9b3c357f823bda05eaa4ae29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: 107c2da37a9a810202ee5d99e56266c044260049 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:21 2022 +0530 
-------------------------------------------------------------------------------- 
Fusa: fix BIOS configured illegal PRMRR size

[Issue Description]
MSR_CORE_CAPABILITIE is not enough for fusa support check, it will
cause the the RPL-P 282 Q0 be recognized as the fusa support, then set the
PRMRR size to 8MB other than 4MB.

[Resolution]
Add MSR_FUSA_CAPABILITIES_A to do further check on the fusa support.

[Impacted Platform]
RPL-S, RPL-P, RPL-SBGA

Hsd-es-id: 1309894343
Original commit date: Wed Jun 15 22:15:01 2022 +0800
Change-Id: I6ac16887d60a1991f8080898e4a4d9f5bf02a725
Original commit hash: 4072a9bff41234b7f1a0600adba74ede628931b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fusa/Library/PeiDxeSmmFusaInfoLib/FusaInfoLib.c

================================================================================ 
Commit: b1e62e4dc0e38a6a155446b0ccdf70b98ed7c48b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:20 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/RPE: SUT is going to S5 state automatically , once after triggering SSD Erase in Real Mode with SATA SSD on Debug BIOS.

Issue: System is shutdown without notification due to SATA is password protected and Skip HardDisk Password PCD is set.
Solution: If Secure Erase / Remote Platform Erase is activated, system should not connect trusted storage device.
Connection should be done in these two drivers to be able to control erase flow.

Hsd-es-id: 15011340581
Original commit date: Fri Jun 10 17:26:49 2022 +0800
Change-Id: I7258e8c184fbde214532a315b1aa2908d3c23858
Original commit hash: 346c50719384f9028082b22b53ec72d0ccb00017

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
AlderLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/Protocol/MebxProtocol.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 971b14ef5f7d676c51dafb41baa9b3f46cec8041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.28

Hsd-es-id: N/A
Original commit date: Wed Jun 15 19:49:41 2022 -0700
Original commit hash: 271e0101af5c71f4a4ce141640e1021cacd067ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b3ff6334de09646603d8571176865b90a5bc0cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011385252]Fix CTE compilation issue

[Issue/Feature Description]
CTE build failed

[Resolution]
Fix cte build issue

[Impacted Platform]
ALL

[Register Impacted]
NA

Hsd-es-id: 15011385252
Original commit date: Tue Jun 14 12:29:10 2022 +0800
Change-Id: I5fd29b57eef614f856aaa45729ca8887e9c64ed0
Original commit hash: 21ae3fb151e7b61f2b49e9f61eb5e6b29aba31cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: db6567b6110a9071b795227e87440383e5d60a74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3253_00

(cherry picked from commit 497c08fd194090a965a165b6055f047f121113bf)

Wed Jun 15 08:46:52 2022 -0700
Original commit date: Wed Jun 15 08:46:52 2022 -0700
Original commit hash: af121bb3f3916867d379fa9e0a5fac3bf86f503d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 180de63554ead69d7758675164be0068a2326a8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.27

Hsd-es-id: N/A
Original commit date: Wed Jun 15 06:52:12 2022 -0700
Original commit hash: 12c866d54fbefece6c7072cf34ceb8e7b063086e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e166ed75e3f1898e4989b0fcad1d1fc5408e1206 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011397789][DDR5] DDR5 5200 update
[Feature Description]
DDR5 5200 update

[Resolution]
1. DDR5 5200 update
2. BGA identification update in miniBIOS

[Impacted Platform]
DDR5

Hsd-es-id: 15011397789
Original commit date: Wed Jun 15 18:05:31 2022 +0800
Change-Id: Ibc742bea45638ef99fcba94da7bbd1a08b565436
Original commit hash: c519856b86594ac3f281ea177f6ed87faf41cc95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: abaadfc5937a9907a339dfbf6c3d363d9a20e724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000023 update for ADLS C0

Updated patch 0x00000023 for ADLS C0

Hsd-es-id: 15011396152
Original commit date: Wed Jun 15 18:30:14 2022 +0800
Change-Id: Ia61e358f3177d0ad276c03259628cf742942af69
Original commit hash: a7f1a5b544d4b8f68ef155dffb332ba7cc010a9f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 073dc8c519d806c0d57f455c46ec93edb0dab9cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000421

Hsd-es-id: 16017004353
Original commit date: Wed Jun 15 14:34:50 2022 +0530
Change-Id: If20583d94ae2832751462e1680653775477cab81
Original commit hash: 142622c66c31fdc4d8dba1720c1245ddfef48380

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 116b0acca53a56be26cbc5b0f9237df57c92dcb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:05 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow] Deprecate AMT Support for Catlow

- AMT is not POR for Catlow, need to remove AMT Support from Both Platform and Silicon Pkgs.

Hsd-es-id: 16016998217
Original commit date: Tue Jun 14 20:21:32 2022 +0530
Change-Id: I4c3fe2c7b9c38bd0a7f2ae1041a7aaf555f0bd7f
Original commit hash: 076c15dcbabdf5513321cc93bd813a846c6a84e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdUpdate.dsc
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/DxeLib.dsc
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf

================================================================================ 
Commit: fe0db2726b1e4eeaae321c26cd2543cd42fc8d9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:20:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 21

(cherry picked from commit 06f9ae74598f63f78de4f047a44153612a3ecf77)

Wed Jun 15 01:22:12 2022 -0700
Original commit date: Wed Jun 15 01:22:12 2022 -0700
Original commit hash: 170c9e9f5c3696fb13e1f729183b50a0ea3f01f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0baf1cd00e7b6a5626019677a308f6a05adc3232 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:59 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Remove the duplicated FixedPcd in inf files

[Issue Description]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
Some codes have duplicated FixedPcd

[Resolution]
Remove the duplicated FixedPcd in inf files

[Impacted Platform]
All

Hsd-es-id: 16016950118
Original commit date: Fri Jun 10 16:09:13 2022 +0800
Change-Id: I16277d405589f7e9c6a2ef33a7dc064ef4c7f3cb
Original commit hash: c7513d20aa811dc4d2a14086961f307c7f827f16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: d6a20df9fa96785892c4f0be4de226d1ab73ecd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:57 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] PCIe Implement BWG Version 2.6

Hsd-es-id: 15011341990
Original commit date: Fri Jun 10 18:19:05 2022 +0530
Change-Id: Ia36d64464cd68e45284426de92626c460deab5dc
Original commit hash: 733da6861142721a363f881cd9026d4c8d0ad14e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 16d102c8bfee239280db9f477b16b76250dd8c03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:55 2022 +0530 
-------------------------------------------------------------------------------- 
WifiConnectionManagerDxe: Allow to Enable/disable WPA3

[Feature Description]
Allow to Enable/disable WPA3 WifiConnectionManagerDxe:

[Resolution]
Detect runtime environment, enable WPA3 for RPL-SBGA and RPL-P

[Impacted Platform]
RPL

Hsd-es-id: 15011377844
Original commit date: Tue Jun 14 15:32:18 2022 +0800
Change-Id: Iafdddb13fcdde07eddfb06ef0b954861ba6617a1
Original commit hash: 297dce298b149989289a203489ff50c3d1b34654

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf

================================================================================ 
Commit: 1e0040fc3a5998b14e1b0e3d56bc9cb45bc03e2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]Gen4 PCIE device might not run at Max speed when two or more PCIE devices connected to platform

Fixed the code to allow multiple pcie devices to train to higher gen speeds

Hsd-es-id: 16016954648
Original commit date: Thu Jun 9 10:41:21 2022 -0700
Change-Id: I68ab411d8f9ec68d2f04c791bcf0c4e7e8e5886b
Original commit hash: c325979d58fb906f452a96ac965abd62ab03a963

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: e1d7b6c52eeeee98dc9cbdb3c8267bb659fd6e16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3252_00

(cherry picked from commit b5024aef4e0c8a8cebb88d8b88b2907a5372c71b)

Tue Jun 14 08:46:46 2022 -0700
Original commit date: Tue Jun 14 08:46:46 2022 -0700
Original commit hash: a1ca49edfc2a31daf56607bd75b42ad9c74cf43f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ed4c62ce22c53599259b518354df95d13ac48a22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Celeron 7305 base frequency in system setting and task manager is displayed as 1.11GHz, can't meet SPEC 1.1GHZ.(F/R:2/2 unit,10/10 times,100%)

- Resolved the issue by reading E-Core Nominal Performance via B2P mailbox
- B2P mailbox command
MAILBOX_BIOS_CMD_PROJECT_SPECIFIC_INTERFACE 0x1
BIOS_PROJECT_SPECIFIC_READ_ATOM_NOMINAL_RATIO_SUBCOMMAND 0x0

Hsd-es-id: 22015103442
Original commit date: Tue Jun 14 02:16:04 2022 -0700
Change-Id: I361512f17daccbaf971932dd35a17a7a0cba0b17
Original commit hash: 12e485bcc876b7f217cd18d3931e4817a016fb82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h

================================================================================ 
Commit: e88848bb7fde4c318d936afcb02455dc65e56d84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000022 update for ADLS C0

Updated patch 0x00000022 for ADLS C0

Hsd-es-id: 15011388684
Original commit date: Tue Jun 14 18:16:25 2022 +0800
Change-Id: I9e1db6901fc5be6500c23acb0a6e1521fa701687
Original commit hash: 6f47d88175fd75ccc009b4f07323216facaacaef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f15a5bd88a706314b473c86efe9c622afd22fb62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:43 2022 +0530 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - UEFI should inform CSME if chassis intrusion occurs

Hsd-es-id: 22015267318
Original commit date: Tue Jun 14 10:53:45 2022 +0800
Change-Id: I77377bca65ba4c2b32e27e313720f24a8ee564c5
Original commit hash: aa5d1b652c62dcc5b7d8d8465b32bddb8b226054

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: b99f746186d998246a21b352aca9ba0a28881c02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 20

(cherry picked from commit 900c54c5ae54cab3945795d85f214a9b08b3210b)

Tue Jun 14 01:22:20 2022 -0700
Original commit date: Tue Jun 14 01:22:20 2022 -0700
Original commit hash: bdc12d6b27bdbc831c12755f498301de57fb27d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bff704c346a58ab53083dd7841efc1ae8d8100d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:37 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-S-BGA][FXVL onboard][vPro]FXVL gets an FW reset when platform restarts with KVM session

[Issue Description]
The GPIO pin that controls the LAN power supply to FXVL (I225) LAN device toggles to low for a short period when transitioning to S0 from WR or coming out of Sx.
As a result, I225 is losing its configuration and needs to go through power-on, load and authenticate FW.
Also AMT functionality like KVM session is breaking.

[Resolution]
Don't change output level of GPP_R_20 (PWREN of on-board FXVL) in GPIO configure table.
Setting output level of GPP_R_20 only according to enable/disable of FXVL Lan in BIOS setup.

[Impacted Platform]
ADL-SBGA,ADL-S,RPL-SBGA,RPL-S

Hsd-es-id: 1309826385
Original commit date: Thu May 12 15:11:52 2022 +0800
Change-Id: I54418a6fae276919c840d39e23d12d19b9b5b46d
Original commit hash: f0e0b94fee6d8efd47ca7dd598cf41c9e039da5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: b80b54210e457bff5f45d8293702c0a3a59b5df9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:36 2022 +0530 
-------------------------------------------------------------------------------- 
Package/Module: Disable HOST_NOTIFY_WKEN HNW in Slave Command Register.

Change: Disabled HOST_NOTIFY_WKEN (HNW) in Slave Command Register (SCMD) Offset 11

Hsd-es-id: 16016981604
Original commit date: Tue Jun 14 08:11:19 2022 +0530
Change-Id: I6c461935178f9ff98aa825b9d08f784c983d218a
Original commit hash: 67bec990d22ab9ecaec23811918dab0f86a1fcb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c

================================================================================ 
Commit: 1ac3047f525d5732e974d3ace5b1085175c18537 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3251_00

(cherry picked from commit aa66d587d644d08b434237b81678dd1b4f5b9acc)

Mon Jun 13 08:46:45 2022 -0700
Original commit date: Mon Jun 13 08:46:45 2022 -0700
Original commit hash: 75af680b80a2195d17fcb6e807112d7fb2796c4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 96d71dddc77a9fa15153a098940ea63c7cefdf11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:25 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 19

(cherry picked from commit 8d20801dd5d9658290350290ac9bddb0badcd647)

Mon Jun 13 01:22:25 2022 -0700
Original commit date: Mon Jun 13 01:22:25 2022 -0700
Original commit hash: c7ca8efb2814fb6e3b7f3d3682a036c26a675d6a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0c7c221836ce0aa3516444b172571d47cdca3a0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.26

Hsd-es-id: N/A
Original commit date: Mon Jun 13 00:21:07 2022 -0700
Original commit hash: e5da25ab0734a80925b00286dfdfb99feb78743d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e5c44615823de7afb9c29c5afac7bc98fab46ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16016921686][LP5/x] Enable LP5/x BG/16B mode by default
[Feature Description]
Enable LP5/x BG/16B mode by default

[Resolution]
Enable LP5/x BG/16B mode by default.

[Impacted Area]
LP5/x

[Register Impacted]
MC and PHY

Hsd-es-id: 16016921686
Original commit date: Tue Jun 7 14:44:25 2022 +0800
Change-Id: Ic5e318a30342eb015fcfa0451bfdb1ea5463fc41
Original commit hash: 76ab23421609796b13b05f9acda47c82486a9a14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: b9187f466bbb9fb93cc4762ad87047e98e35889f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.25

Hsd-es-id: N/A
Original commit date: Sun Jun 12 23:00:02 2022 -0700
Original commit hash: e1b5eb6e79d9e399dd74fbee42a81e55e9233c4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09385e4aa604bd33a1fe017e270cab32e4c7fe15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22015139834][ADL-S ADL-P | DDR5 LPDDR5] Write-0 Disabling for WiFi Interference
[Feature Description]
Write-0 Disabling for WiFi Interference

[Resolution]
Write-0 Disabling for WiFi Interference by changing the Write0 default value to disabled (0) in BIOS setup and UPD.

[Impacted Platform]
DDR5 LPDDR5

Hsd-es-id: 22015139834
Original commit date: Sun Jun 12 19:26:53 2022 +0800
Change-Id: Ibfc68a6abf955ff5b86c51a42edc8d6150177dda
Original commit hash: 308e251d8e79f1bd513ace1aaa8c7354f06ef089

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 679c1a35c4d08d44f9b35de30ca7a3bbe2cccced 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3247_00

(cherry picked from commit 9ec4ab226b2108d39163da40649020a34bbec276)

Sun Jun 12 08:46:43 2022 -0700
Original commit date: Sun Jun 12 08:46:43 2022 -0700
Original commit hash: d98c5a13971197a7b86e5bccf9ba3a48bfde41ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5fd961f465de1156793c13c1caa5956e9f7d1526 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 18

(cherry picked from commit b2fabcbc984cc913afa478bfcfa67b736e974ffe)

Sun Jun 12 01:26:53 2022 -0700
Original commit date: Sun Jun 12 01:26:53 2022 -0700
Original commit hash: 11a7fff554ecca8bd9df1f80a9d3a7cc6cf97324

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 39916dff54b08c1aed7aaa0a4e3d1bb4d060d244 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3246_00

(cherry picked from commit b3f7f1f4d09368fafdc89ef7d5ef0050c95055ef)

Sat Jun 11 08:46:52 2022 -0700
Original commit date: Sat Jun 11 08:46:52 2022 -0700
Original commit hash: 4816fc1866fef41e015c6753fe3f4740c5cf66d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e6b25d1e948596e2dcb1e865c378d9ef4c44aa10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.24

Hsd-es-id: N/A
Original commit date: Sat Jun 11 08:43:16 2022 -0700
Original commit hash: 423f06779dc403a81d9c868ec24dfba0cf3043ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07b11b1c8dda6eba9e5aff7e1e9f610da4f54a3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 17

(cherry picked from commit bc2224b01a4ee770ef35133e22dd7253c4d44af3)

Sat Jun 11 01:22:09 2022 -0700
Original commit date: Sat Jun 11 01:22:09 2022 -0700
Original commit hash: d3f6db1d7cb1ca6de72ba60fe3bb98cbee4490df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1a8c9b88f3c8dfaaa72c568ae72361ac8b9911c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:19:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.23

Hsd-es-id: N/A
Original commit date: Fri Jun 10 17:11:56 2022 -0700
Original commit hash: 3bae7fa26f469e57fddf6d689fd60467bd54e71e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42ec167483e1b4d291b985a8ab3e3b25980cc33c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3245_00

(cherry picked from commit 812289c729757315f607da22b997d1d643e4b47c)

Fri Jun 10 08:46:49 2022 -0700
Original commit date: Fri Jun 10 08:46:49 2022 -0700
Original commit hash: 9f3d07636412a8adbe14894de2cbc268cbef1182

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 46267f458293340d0e6fb4135cac3ebd27bcce7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.22

Hsd-es-id: N/A
Original commit date: Fri Jun 10 20:37:46 2022 +0800
Original commit hash: bcf71b9fd51f33eaea619b58ff04d8f7fa36baf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5d280893e5458f46f98141d66abccd19c705097a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 16

(cherry picked from commit 2207c0d7392501970f77ec82b5fc0fcc702a1e52)

Fri Jun 10 01:22:45 2022 -0700
Original commit date: Fri Jun 10 01:22:45 2022 -0700
Original commit hash: 33a5046b7b55151c2db38adc7a0745bf863fedc9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bce9b7021d3235423e8f15cc71d0e663b2e671b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011364691][ADL-S ADL-P | DDR5] Enable ECC Error Check and Scrub manual mode by default
[Feature Description]
Enable ECC Error Check and Scrub manual mode by default

[Resolution]
Enable ECC Error Check and Scrub manual mode by default

[Impacted Platform]
DDR5

Hsd-es-id: 15011364691
Original commit date: Mon Apr 25 21:07:41 2022 +0800
Change-Id: If4441b150282c7a6ab1e50b945dfa9975e92ccc8
Original commit hash: 636ff04874414e6b7d5fd58809e7601f559152d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 02bd28156e69a87c547da4e92475f1334cbc0d28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3244_00

(cherry picked from commit 440b8b479ea87c2935b5dbaf0738b54ccacc3df1)

Thu Jun 9 08:46:54 2022 -0700
Original commit date: Thu Jun 9 08:46:54 2022 -0700
Original commit hash: 05b762e19526b5b9970a1ad5c68d003f64c451fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7c68c5d5d2c143c204a4121eea6977504e8684c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:46 2022 +0530 
-------------------------------------------------------------------------------- 
WifiConnectionManagerDxe: Support OWE transition mode

[Issue Description]
1. OWE transition mode is unsupported.
2. The Cipher/AKM Suite is not correctly shown in UI

[Resolution]
1. Invoke WifiMgrGetSecurityType to get type for transition mode
2. Reserve enough buffer for Cipher/AKM string

Hsd-es-id: 15011360969
Original commit date: Thu Jun 9 17:17:39 2022 +0800
Change-Id: Ib22ce0ce8f766d36664ebc509d8e7e2cbd14c209
Original commit hash: 770cda5264f1b091973e2e50476ddfac6661b407

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

================================================================================ 
Commit: 999b55f0921b27d6ff18b22599058ae1a853a4ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:44 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "Features/Storage: Set UFS device Ref clk frequency to 19.2Mhz.""

This reverts commit 98593a11622d499ccec99b696c20b51913b4fe51.

Hsd-es-id: 22015094034
Original commit date: Wed Jun 8 16:10:11 2022 +0530
Change-Id: I95ae82ddd38b5c68b536987d051dbcb3670523e7
Original commit hash: a9efcc2f149be5dd2952665806e621dfe13f98d8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: 15b1c57775e0889964304a1fe1250b10e0d71947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 15

(cherry picked from commit 709d7b201cf3d69bf2f218148d2ddea04cdf6ba9)

Thu Jun 9 01:22:56 2022 -0700
Original commit date: Thu Jun 9 01:22:56 2022 -0700
Original commit hash: cd2362226369e5586fdee8f00578cbc3ef5c7e66

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1a69deec5df56a1248bff35aaf89e9c194bac1ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:41 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: [Catlow] Disable TmeEnable for simics boot to pass caf test

Code to boot simics during caf test when TmeEnable is Enabled in Bios setup page

Hsd-es-id: 16016944033
Original commit date: Wed Jun 8 20:57:33 2022 +0530
Change-Id: I50a33cdcbd2a097f2d0c838ef0ecd2a5bf8b4b16
Original commit hash: 39031c8788e1983c67a3746247d0067030b435f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf

================================================================================ 
Commit: 93c3705d4c1b4aad9e433524b71c4970568907c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.21

Hsd-es-id: N/A
Original commit date: Wed Jun 8 23:29:47 2022 -0700
Original commit hash: ef3972a84b39fe30742ce57636b8bf1c2ceb4660

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ca37a9ce70d99dbbad41e5d3d5b01270064ea2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:39 2022 +0530 
-------------------------------------------------------------------------------- 
[1308395138][LP4]Should throw mrcFail at ECT stage when DQ swizzling fails.

[Impacted Platform]
ALL LP4

Hsd-es-id: 1308395138
Original commit date: Tue Jun 7 15:23:51 2022 +0800
Change-Id: I19eab0c2de75c0a76baa7914242d6432e6c9ff52
Original commit hash: 2f320228557f6cd2b1bec9bcf774138254e13ae6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 6fa3a3da937ff72b1da2054eb46a1f06b745bf4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.20

Hsd-es-id: N/A
Original commit date: Wed Jun 8 20:08:03 2022 -0700
Original commit hash: c5bbab9828375452213197b68c5206a1efde1c29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e339279ffb6a697edb9465d05ab8c6a595b0bc66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011350749][DDR5]Enable 5200 for DDR5 1DPC by default

[Feature Description]
Enable 5200 for DDR5 1DPC by default

[Resolution]
Enable 5200 for DDR5 1DPC by default
S DDR5 : 2000 G2, 3600 G2, 4800 G2, 5200 G2
P DDR5 : 2000 G2, 4800 G4, 5200 G4, 5200 G2

[Impacted Platform]
DDR5 1DPC

Hsd-es-id: 15011350749
Original commit date: Thu May 19 18:22:46 2022 +0800
Change-Id: Idffc79921bf572ae07252dbe8ec4b36e546a826d
Original commit hash: 3785c050a2071838257ad6886da618adac9b7426

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 59fdbaf01213a18780189fecf370666c1b8cbd77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3243_00

(cherry picked from commit 9e4408fdce8620c435f464e9042da5c69ebb9fb4)

Wed Jun 8 08:47:12 2022 -0700
Original commit date: Wed Jun 8 08:47:12 2022 -0700
Original commit hash: b63f84160e427bf778224a7d759b953c9cd237bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0b45e4a6dfaf4898184ff3041a6c418c5991981a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:31 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] NVMe recovery get seed should only support RPL CPU/PCH

1. Get seed only support 16.1 csme fw, and need to judge whether to get seed according to the type of cpu/pch
2. Need support for RPLP LP5 board
3. Need change the NVMe recovery image BIOS header totol size

[Resolution]
1. Add cpu/pch judgment before get seed
2. Add the support for RPLP LP5 board
3. Change the NVMe recovery image BIOS totol size

[Impacted Platform]
RPLP RPLS

Hsd-es-id: 15011349982
Original commit date: Wed Jun 8 15:03:44 2022 +0800
Change-Id: Ibe6aa46a312e17bd95d852490114e78fb8d1c38f
Original commit hash: 5e1a09df6bef426b6b244355e4617c4755e96144

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf

================================================================================ 
Commit: e6123a31eb907de803e1c348fd205941431806cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:28 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Improve code specifications

[Issue/Feature Description]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/NvmeRecoveryDxe.c
Some codes are not standardized and need to be modified

[Resolution]
Pointer initialization judgment

[Impacted Platform]
ALL

Hsd-es-id: 15011349127
Original commit date: Wed Jun 8 14:51:02 2022 +0800
Change-Id: I4d25fc0016c56507d7f64ca807cd74297d67f443
Original commit hash: 482062ba0718c8e1578414daa3e850c159196c65

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: fb813b64f3e11d4a9a2af31fc14a6050e0a5284d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 14

(cherry picked from commit 08282748f0f073741d08b08eaa1030c3996369f5)

Wed Jun 8 01:22:37 2022 -0700
Original commit date: Wed Jun 8 01:22:37 2022 -0700
Original commit hash: 1bae8101cdad51c6fe01535402a8c5685f8f628d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 111e6198e722ddee376c8d1c930396500250d743 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.19

Hsd-es-id: N/A
Original commit date: Tue Jun 7 20:57:26 2022 -0700
Original commit hash: cac1981e6661168ee8b7e80c62fd92b7fc99cb1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 08b9890fec01e4d295c8bdbe92405ef2496e076f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011334841][LP5 BG/16B] Need to configure RH_HIGH_WM with minus 2 of RAAMT in LPDDR5 16banks/bgmode.

[Feature Description]
Need to configure RH_HIGH_WM with minus 2 of RAAMT in LPDDR5 16banks/bgmode.

[Resolution]
Need to configure RH_HIGH_WM with minus 2 of RAAMT in LPDDR5 16banks/bgmode.

[Impacted Area]
LP5 BG and 16B mode

[Registers impacted]
MC

Hsd-es-id: 15011334841
Original commit date: Sun Jun 5 20:30:58 2022 +0800
Change-Id: I49040484b0d8ff3c719becdce2ece88abcacaabf
Original commit hash: 81bb116f66167e8d10c2f5f2b35c5a35025a983a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 058ff1169b41485b5cb68bfe4f8a381de0b0a733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:19 2022 +0530 
-------------------------------------------------------------------------------- 
Used Aggressive and Standard instead of enable and disable

Hsd-es-id: 16016879880
Original commit date: Thu Jun 2 16:33:01 2022 +0530
Change-Id: If49ecbda17f56337cdec6be63af97acf31d13a5c
Original commit hash: 64af2d6d67307181649d738ed719a500e68c344b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c

================================================================================ 
Commit: 7bf34340394efe46b39d983d00ae0ba808789a02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3242_00

(cherry picked from commit bd2066638184f9daead2c98e0d564c4a0014b0c2)

Tue Jun 7 08:46:53 2022 -0700
Original commit date: Tue Jun 7 08:46:53 2022 -0700
Original commit hash: ed514ab3bb676dbb5caa2838d4c09bf75bb8784d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 34d9f7a1f764575928193ded4df43c033a59d4b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000420

Hsd-es-id: 16016926030
Original commit date: Tue Jun 7 15:43:29 2022 +0530
Change-Id: I0f5dfbd1b71ee8aad8e982c2ba801d11d6214434
Original commit hash: 13506be560b4daa47992daff93cc53f1afff7858

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: caded123db4e3800091e457dbc2bb83f5e1cd68f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:11 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] BIOS supports more RPL SKUs

Hsd-es-id: 15011308690
Original commit date: Tue Jun 7 11:00:36 2022 +0800
Change-Id: I07cb6f87f288eed4e9367f5259b08506ea35d500
Original commit hash: 8cfab719e51a51eb9831e5540aebbb6cf33a42d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: a2d57780d90c749ae45cd3d35f7bc72a4180ae61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.18

Hsd-es-id: N/A
Original commit date: Tue Jun 7 03:01:15 2022 -0700
Original commit hash: f5c5c1b2be7d0f25b14dccdbf416eea45eb580a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41b64550918439bce2a9a12535bcd4af218af595 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011110543][All] Row Hammer Ctl Update

[Feature Description]
Row Hammer Ctl Update

[Resolution]
Fix field max value check
Update the below three fields
RH_HIGH_WM, NORMAL_REF_SUB, REFM_SUB.

[Impacted Area]
Row Hammer

[Register Impacted]
MC

Hsd-es-id: 15011110543
Original commit date: Sun Apr 24 00:39:11 2022 +0800
Change-Id: If1fe2a51f218904e4219455b3da540ab7116363c
Original commit hash: d565249e91bf588d619cd383c69ebec7de378876

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fbff1635adb18a4940154c8014047d2c67c6d9e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:18:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 13

(cherry picked from commit ac75482a03d1b15c4b8780d66fe13e554a3424cf)

Tue Jun 7 01:22:36 2022 -0700
Original commit date: Tue Jun 7 01:22:36 2022 -0700
Original commit hash: 3b2f714a01ca90acb0782c11eb2316ce2eb33814

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5288595eb9087400637993b90cc13b19308694b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:58 2022 +0530 
-------------------------------------------------------------------------------- 
Support ADL with RPL X-comp BIOS - ZPODD support

Hsd-es-id: 15011302743
Original commit date: Wed Jun 1 15:41:06 2022 +0800
Change-Id: I0e4c5bd4a8ea438dbcf2451f5d2b79b8e1ba1235
Original commit hash: c9037fac80e4be2c9b08c24dd661778587530b25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 1cec6ee7f57145234a53fc59d2814d170bdfd7c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:56 2022 +0530 
-------------------------------------------------------------------------------- 
Clean up conflicting tags

Hsd-es-id: 15011297049
Original commit date: Mon May 30 18:35:40 2022 +0800
Change-Id: Ia890d42a9e41635aadcf8747110cf3ef8f3b4dde
Original commit hash: e8928b69c6dc478eb62ef9686d80ee7aeba36522

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: af6e4224764b3900bc58f2902bc3046629015938 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.17

Hsd-es-id: N/A
Original commit date: Mon Jun 6 23:30:46 2022 -0700
Original commit hash: 1ddc219027948e7b2a82a134d21a8de9181c7146

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1d4d3c65d1ee714c18bcd396b7c3a3b11babd17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011343593][ADL-S ADL-P | DDR5 LPDDR5] RxDQS Pre and Post SDL DCC Update to use Rcven Override Mode Rather than CPGC to propagate strobes through the Rx SDL

[Feature Description]
RxDQS Pre and Post SDL DCC Update to use Rcven Override Mode Rather than CPGC to propagate strobes through the Rx SDL

[Resolution]
RxDQS Pre and Post SDL DCC Update to use Rcven Override Mode Rather than CPGC to propagate strobes through the Rx SDL
Force the RX path on, Rx reset, rank override during rx pre and post SDL DCC training.

[Impacted Area]
DDR5 and LPDDR5

[Register Impacted]
PHY

Hsd-es-id: 15011343593
Original commit date: Thu May 19 18:22:46 2022 +0800
Change-Id: I150630556dadfdf974cc8ba50c83d1faf5433d41
Original commit hash: 4c1b5c19cd07d79d5faaa47330abbc326fca76cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: a91a39f71d63a34594776597ea89f9cc230100db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:51 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P/P][TCSS]: GPIO to control Aux override for Non Retimer Port from BIOS is not available for LP5, LP4 HSIO RVP

Adding support for Aux Ori Override GPIO details for IOM Config block for
RPL-P Lp5 Board

Change AUX switch cover for retimerless port 2 to port 0, according to
RPL-P LP4 HSIO board design.

Hsd-es-id: 16016838345
Original commit date: Thu May 26 22:42:09 2022 +0800
Change-Id: I52905e90e7af2713d1f32281e1ef105078b4408b
Original commit hash: 01312b19471f413d345c7bdd39d70cd74d6e9cd2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: dcc534562d936705ab392b437408f53550e750bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:49 2022 +0530 
-------------------------------------------------------------------------------- 
Enable C1S Build 

Add cfg feature for ClientOneSiliconBuild.py

Hsd-es-id: 15011220878
Original commit date: Wed Jun 1 19:48:24 2022 +0800
Change-Id: Iab0adba4c02ca00609b1bcd2dbdac41235fecf2d
Original commit hash: 373e8bd37ab359ab6bb5151c6dc60f2cd327a227

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/AlderLake/ClientOneSiliconBuild.ini

================================================================================ 
Commit: dc068bb649a23d6b40fa38abd653780ebaa2e606 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3241_01

(cherry picked from commit d84772373ae6883a38f6bb3b61ba4ef44f70496b)

Mon Jun 6 08:46:39 2022 -0700
Original commit date: Mon Jun 6 08:46:39 2022 -0700
Original commit hash: 40cb0e6074082bd3eb44a657ce513fc27b8b9815

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b8b508f22f1716ae325d44d8f0ab95fac248dfdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:45 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Remove UFS PWM-G1 x2 lane Power mode change in BIOS

From the past platforms, BIOS had carried an implementation that does
intermediate power mode change to PWM-G1 x2 lane before going to any HS gears.

This BIOS implementation was required to overcome the issue described below:
A 1x2 UFS3.0 controller present in the past platform has a small window during
clock switching where the 2 lanes in the same controller/port is operating at
2 different clock frequencies which break the FIA Architecture requirement i.e.
all lanes of a controller/port should operate in synchronous i.e. same frequency.
This will result in glitch that causes incomplete handshake between UFS3.0 and PHY.

A 1x2 UFS2.0 or UFS2.1 controller will NOT have 2 lanes operating at 2 different
clock frequencies as dummy burst is always part of clock switching process in UFS 2.*
and this dummy burst was optimized in UFS3.0 controller.

ADL-N/M/P had UFS2.1 controller and hence the BIOS implemenation of going to intermediate
power mode change to PWM-G1 x2 lane before going to any HS gears is not required.

Hsd-es-id: 16016909172
Original commit date: Mon Jun 6 14:55:12 2022 +0530
Change-Id: Icf32bd784d611f93d69d096b49ea157018a904e2
Original commit hash: 2495b4f0d604438053729b4fa879317a4e99a75c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: 0b1bcbe57b0bc6c80ca237981b13c0feedc9eedf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] AZB ArizonaBeach_arizonabeach_permanent_rel_Daily_github Daily Daily Build Updating Version/ID for arizonabeach:

ArizonaBeach_3241_00

Hsd-es-id: N/A
Original commit date: Mon Jun 6 03:10:05 2022 -0700
Original commit hash: c6ed311cf1b545e605d4732c83f0e9867ece878d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f70fb4169f9f6fbacc3ece9e7ef51672aff519fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.16

Hsd-es-id: N/A
Original commit date: Mon Jun 6 01:31:24 2022 -0700
Original commit hash: 118600981f42312b85266aa1d82888ffe184d8a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b0c7e6f469d85648d3d24a4a6ccca498d3c09266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 12

(cherry picked from commit 629e559f607ca4359d2ab3cf41df0b264f5f388f)

Mon Jun 6 01:22:33 2022 -0700
Original commit date: Mon Jun 6 01:22:33 2022 -0700
Original commit hash: 6b189482b5808acf9866c10f818f6b82b28588cb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 51b957685bfe7fe6a81b9bfe97ec8e061df614f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011333500][LP5] Program CPGC L2P Bank Swizzling for LP5 BG/16B mode and L2P bank mapping for LP5 BG mode at the beginning of MRC
[Feature Description]
Program CPGC L2P Bank Swizzling for LP5 BG/16B mode and L2P bank mapping for LP5 BG mode at the beginning of MRC

[Resolution]
Program CPGC L2P Bank Swizzling for LP5 BG/16B mode and L2P bank mapping for LP5 BG mode at the beginning of MRC

[Impacted Area]
LP5

[Register Impacted]
CPGC

Hsd-es-id: 15011333500
Original commit date: Mon May 30 23:54:15 2022 +0800
Change-Id: I84d224c7ac781d9d7f1c360ac141364934c1aeaf
Original commit hash: ed2603d8ac597afcf34c5b5258b8c138ac9a4cee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8d3cb4ce8ea5a4546277bf66a32f1996b7d411d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:36 2022 +0530 
-------------------------------------------------------------------------------- 
Features/Storage: Klocwork fixes in Emmc Software Tuning Efi Application

This commit fixes Klocwork issues that are reported in eMMC Software
tuning EFI application module.

Hsd-es-id: 16016891249
Original commit date: Fri Jun 3 17:47:41 2022 +0530
Change-Id: I9cfd4869a0621fa3a929d8c60da274a9e68bead6
Original commit hash: abce13043794be5607c7f6e5cee9f296ff11b2ca

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcCardCommunicationEfi.c

================================================================================ 
Commit: 24b9f91ebc07d0e3a97e4bed6299ebb3badc9533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:35 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning--Part2

This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Fri Jun 3 18:28:19 2022 +0530
Change-Id: Ia09942836c244471cc89e558d4630c35f6c5b5c6
Original commit hash: f9e658a3d72c3d18da6503938e5b0d370bb5d916

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h

================================================================================ 
Commit: c6ab99c39c93ecadbc3404c9b85b17a89780847b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL/RPL] HSTI Memory Info Data HOB Structure assignment properly without skipping the header which results in choosing wrong Silicon used

Including the pointer to Header HOB list first rather than just skipping the header and fetching data.

Hsd-es-id: 16016778147, 16016778167
Original commit date: Tue May 24 11:30:01 2022 +0800
Change-Id: I54934c7530905f31b16feb8c5ba32e64febc36ef
Original commit hash: 92a28ec570c5c163719b6d59cfecfe9f47690cab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiResultDxe/HstiResultDxe.c

================================================================================ 
Commit: 1788d944b5a4dfa6ca7e141405136f7ee050479d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.15

Hsd-es-id: N/A
Original commit date: Sun Jun 5 19:36:36 2022 -0700
Original commit hash: 71e8641fbdd2dbca629ad465ea7ce6179e9b87b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00116ccddeee5c2e50b31e019ddf182fae6a1368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011222177][DDR5 DDR4 ] Enable DCC SW FSM for DDR5 and DDR4

[Feature Description]
1. Enable DCC SW FSM for DDR5 and DDR4

[Resolution]
1. Enable the DCC SW FSM for DDR5 and DDR4.

[Impacted Area]
PHY DCC

[Register Impacted]
PHY

Hsd-es-id: 15011222177
Original commit date: Thu Sep 16 19:22:32 2021 +0800
Change-Id: I79d5ad7ff5b29f2c3b2db88b14c62f400e28a0e2
Original commit hash: c8bc1149ec2e03f3bf875cc577d67994620bbb11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f67142c8d221b5daad43d979fdf715937830f99e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.14

Hsd-es-id: N/A
Original commit date: Sun Jun 5 19:10:57 2022 -0700
Original commit hash: c5650c06a40d6c3177e05a20996ed8939ff78f88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3389b31e866b67609c0df531ff3120e841ce19f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:24 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] TCSS: Reserve TBT PCIE MMIO resource only when PCIE Tunneling is enabled

Hsd-es-id: 15011174819
Original commit date: Fri Jun 3 13:38:35 2022 +0800
Change-Id: I35393fecaf72004ca451284ad02056562f55065f
Original commit hash: 99b3015481be28f350c53096915287740d94ae21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 73f020ec9e47ace59645ec2d8a769e928c1b64e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3237_00

(cherry picked from commit dbf82dde98c019f8e9c8587059d182f26804d530)

Sun Jun 5 08:46:35 2022 -0700
Original commit date: Sun Jun 5 08:46:35 2022 -0700
Original commit hash: 126ddf75b7429e05a438aece970e080be92d283f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5209f3fba346cf19dde75c869b11dbb6aa94f295 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 11

(cherry picked from commit 46ce47a03a44dfd84baf928bcecafc59ddefbd0e)

Sun Jun 5 01:22:25 2022 -0700
Original commit date: Sun Jun 5 01:22:25 2022 -0700
Original commit hash: 7fbfd493896fb2785a07d2f8ac3ba0e00537261d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b29c75ea6b4651f1967555f8dbead831a3f9ed8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3236_00

(cherry picked from commit 40ed1998e53df0c9c6ca56137b4b7175ce50be2e)

Sat Jun 4 08:49:43 2022 -0700
Original commit date: Sat Jun 4 08:49:43 2022 -0700
Original commit hash: efe7204fcde5cfeacc8f9e906311dd256d2c2544

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c97c4690c9ecd4a2eaf662a9dc1a36f663ec80e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 10

(cherry picked from commit c9392ba98ccb97cf3c0ec45fcb8be8c2049e0239)

Sat Jun 4 01:25:32 2022 -0700
Original commit date: Sat Jun 4 01:25:32 2022 -0700
Original commit hash: c738230ed881a7a06181e96867243bb20b970697

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f43830e82d041b2bcf004555f070166180268efb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] AZB ArizonaBeach_arizonabeach_permanent_rel_Daily_github Daily Daily Build Updating Version/ID for arizonabeach:

ArizonaBeach_3235_01

Hsd-es-id: N/A
Original commit date: Fri Jun 3 16:38:50 2022 -0700
Original commit hash: feb4af04f6db2c58a08ed9ef5067e1d86397b8b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a5cd04588b0c277bdbd837853cdb7e10e77eb895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3235_00

(cherry picked from commit eed113e4f6b42beab26f73b9f3d5de65bc58c6f9)

Fri Jun 3 08:46:47 2022 -0700
Original commit date: Fri Jun 3 08:46:47 2022 -0700
Original commit hash: f6705e0339f3649b3481dda32af9a650a4c9362b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ff7c284101faf45819329235db82e2d3cadeea8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.13

Hsd-es-id: N/A
Original commit date: Fri Jun 3 22:07:10 2022 +0800
Original commit hash: b797c2f3a3733e0ea0fba453924692e4119ff782

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 86135090cba44e9fb9773cc3a72954a50d341d23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:07 2022 +0530 
-------------------------------------------------------------------------------- 
Features/Storage: Emmc Software Tuning Efi Application

This commit introduces eMMC Software tuning EFI application driver for
all the supported speed modes for the eMMC card that is connected.

Hsd-es-id: 15010440874
Original commit date: Fri May 6 15:34:12 2022 +0530
Change-Id: I5ece10c5f9e9e57ed9d48b291a49e44861f255e7
Original commit hash: 8ab3cb5f456e735403130b92cd7eed085fa9b8ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
Features/Storage/EmmcFeaturePkg/EmmcFeaturePkg.dec
Features/Storage/EmmcFeaturePkg/EmmcFeaturePkg.dsc
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcCardCommunicationEfi.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcDmaMem.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.h
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.inf
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/Readme.md
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/ScsEmmcHcRegs.h
Features/Storage/EmmcFeaturePkg/Include/EmmcFeature.dsc

================================================================================ 
Commit: 11a0ece9a1bffe7963c9ec49e475f755e9b06ed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:06 2022 +0530 
-------------------------------------------------------------------------------- 
Add Realtek PDType support in RPLP Add Realtek PD Type for Rplp platform.

Hsd-es-id: 15011241029
Original commit date: Tue May 31 01:13:41 2022 -0700
Change-Id: I19e6dae98c36d6d1eb82003a5d1d238259583a6b
Original commit hash: 385a42091268a956bae4efa64f1b91d57a9181e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 60d54988d79553023308d0be9c6f3eb009eb64a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 9

(cherry picked from commit ad2bcc7d72a33bb7232b26be0e8baa71a308ca58)

Fri Jun 3 01:22:09 2022 -0700
Original commit date: Fri Jun 3 01:22:09 2022 -0700
Original commit hash: db1e985fc05a9417352c88120e873aadf5610259

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 940e3e3fec7c2e3164d9d12270e24b71c5e4d541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:17:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] AZB ArizonaBeach_arizonabeach_permanent_rel_Daily_github Daily Daily Build Updating Version/ID for arizonabeach:

ArizonaBeach_3234_01

Hsd-es-id: N/A
Original commit date: Thu Jun 2 17:23:44 2022 -0700
Original commit hash: 6f2323c862721e82da3abedec83cc9894b33e9f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f7de9e9e1420a76770a61f5870379c2d52f9d964 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3234_00

(cherry picked from commit 08a4216d5050950e17251c6bff2916c66dd5e984)

Thu Jun 2 08:46:49 2022 -0700
Original commit date: Thu Jun 2 08:46:49 2022 -0700
Original commit hash: f32ac2bef28070c0534b4f9ca287bf1823c037c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ad4b31140e0e2200d763ebc2e13321535556bbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.12

Hsd-es-id: 15011325996
Original commit date: Thu Jun 2 08:52:38 2022 +0000
Change-Id: I600cb9547b0331ab0f7c87556f931d7aad033156
Original commit hash: 758094704050c9bd621597a351b52617f5d69c5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 070a040753b75615a0b5a74d534eb6163e292569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:52 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Features/Storage: Set UFS device Ref clk frequency to 19.2Mhz."

This PR reverts commit 0c253173ee5016ceb101c5a105576987f9fd6b0e.

This commit reverts bRefClkFreq card attribute programming to 19.2Mhz
because of UFS device detection failure regression during SnS cycling.

Hsd-es-id: 22015094034
Original commit date: Thu Jun 2 17:59:10 2022 +0530
Original commit hash: a97f1ffca0fb0340630316177febbce5da3e46da

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: 9807def9ac176af7c0326c408bfcb27658519099 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:51 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL]Support Ucode Resiliency Capsule update on RPL

Move TopSwap control out of BGSL to FMP

Hsd-es-id: 16016656596
Original commit date: Thu Jun 2 19:10:35 2022 +0800
Change-Id: If4b971cc458dc1ed98699325875de766263fb387
Original commit hash: 1028c9eb021041d360b92c3503227c539a4f529f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py

================================================================================ 
Commit: b737e1220078b94eecb09288c2eaf16e1c2de491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:49 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] TCC activation offset unable to set to 0 via BIOS menu option

Hsd-es-id: 15011193914
Original commit date: Thu Jun 2 11:37:36 2022 +0530
Change-Id: I866bbd31eef152633116cc895107815984682da1
Original commit hash: b2dc320dd17e11a4715eb69d98bb175e66452742

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 76c8ab3c4f2eec2092cc93e9a46ce7c7f02b578d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Updated the UfsProvisioningTool Readme.md

Hsd-es-id: NA
Original commit date: Thu Jun 2 14:16:25 2022 +0530
Change-Id: Ic1c1a01ecbc05bdd02f1e9888bb86f002ea17c2e
Original commit hash: 09f12026fb6a1f34af92a24565ebb545f66aafe4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md

================================================================================ 
Commit: f8c9b46ac927878b3240007284b0bbb16024d9f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 8

(cherry picked from commit e849b78665b594d5781e04a36a6cdd29a2e7c006)

Thu Jun 2 01:22:10 2022 -0700
Original commit date: Thu Jun 2 01:22:10 2022 -0700
Original commit hash: 91bb977fa1d55882b7bfdff40b6881b937399337

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 47696c7ee45261a88a39ecb971ba44ca050ffc84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:45 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] TCSS: Display PD version in SystemScope

Add PD0 FW and PD1 FW in SystemScope FW information.
Fix format of application name in BIOS settings for Cypress PD.

Hsd-es-id: 15011238803
Original commit date: Wed Jun 1 17:48:00 2022 +0800
Change-Id: I07de7ddec3b2bbc627f37b69db35e5f22749751d
Original commit hash: 748581df8121da3a5054f91fff1870b846f6e11a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: d71e6b8c8c3253cb4e9991837406be55a17e82c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:43 2022 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: fix second boot for bkc bios when monolithic capsule update

Hsd-es-id: 16016681239
Original commit date: Thu Jun 2 11:11:03 2022 +0800
Change-Id: I7f8fecdb7c72ce9a5864f6caa89ec9b934204003
Original commit hash: c42409ea85c55675f73492a6ba1c9d4eaa58f22f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 5d5c49baf22a19799a52aac8d0c81579c5c553cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:41 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P]PowerMeter update two rail name

Rename duplicatd "CPU_VCCINAUX1" to "CPU_VCCINAUX2".
Rename "PLATFORM_V1P8A" on PA01 to "PLATFORM_ROP_V1P8A".

Hsd-es-id: 15011308510
Original commit date: Fri May 13 14:49:18 2022 +0800
Change-Id: I43599d807f402fed5a79aa23277e451209155386
Original commit hash: 2672abb557a19f2e8d0ba023ceb9e6b5be4e9e1b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: a8d98bef80d7c45de29f084cf482015497c3782a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:39 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Add PSYS_CRIT and VSYS_CRIT Support in BIOS Menu

BIOS Menu Entries for PSYS_CRIT/VSYS_CRIT.
Select PSYS_CRIT/VSYS_CRIT/DISABLED. (the following menu items only appear only if PSYS_CRIT/VSYS_CRIT are selected)
Full Scale
Critical Threshold
Assertion Deglitch Mantissa
Assertion Deglitch Exponent
De-assertion Deglitch Mantissa
De-assertion Deglitch Exponent

Hsd-es-id: 15011252114
Original commit date: Fri May 20 11:50:02 2022 +0800
Change-Id: I8d428197a3acea3ffea7752376cd6e073a9f69d4
Original commit hash: ede36becbdac2c4f68a273d303477c0ed38cdb8b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: f45a34c30a4905fb773b15ca3629f27ed48e1582 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:36 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow] Enable "Force LTR Override" functionality for PCIe RootPorts

Hsd-es-id: 16015689356
Original commit date: Tue May 31 08:53:25 2022 +0530
Change-Id: Id4de2f3f06f38d532043728235b6f0d12b4b17c0
Original commit hash: 60d75cb04b86bdbec6dc063df0a802f2bce14cc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h

================================================================================ 
Commit: b6a9b32ca1be594b0fb7b6ab444958d1874cb350 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:35 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdateResetLib: Monolithic Capsule upgrade and downgrade is failing from EFI and OS in Corp.

WA: Delay 1ms to wait for EC reset, to solve the problem that the release BIOS can't automatically reboot after mono capsule update.

Hsd-es-id: 16016661420
Original commit date: Tue May 31 09:10:15 2022 +0800
Change-Id: I4446a940ca8ca90be6b688dbc062f4eb9ce21144
Original commit hash: 78467ef6c92f4b9251d4a33ba42b442989a31d37

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c

================================================================================ 
Commit: 3284382def638cc78ccd106e3c5733959d37e649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:34 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL HX Mini DT AEP] BIOS Porting changes.

GPIO
Display

Hsd-es-id: 16016810443
Original commit date: Wed May 25 12:03:29 2022 +0530
Change-Id: I68926f12e2c0bd289e0a06cca7d981cc1247484b
Original commit hash: 71cbdb715266d72dbf8cbd93ef198c158f8ab43b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc

================================================================================ 
Commit: 91c8c4e3e216e0228a8850d7bf54a655fceceb25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] AZB ArizonaBeach_arizonabeach_permanent_rel_Daily_github Daily Daily Build Updating Version/ID for arizonabeach:

ArizonaBeach_3233_01

Hsd-es-id: N/A
Original commit date: Wed Jun 1 11:29:00 2022 -0700
Original commit hash: 9cbff96a6927957128281b538623093f484c8661

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 757bfdee06cc09381fb1cd74cf0861477a6ed5ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3233_00

(cherry picked from commit ab54b60ad7f63cfcef1e653ba81cc0d17146b43d)

Wed Jun 1 08:46:54 2022 -0700
Original commit date: Wed Jun 1 08:46:54 2022 -0700
Original commit hash: 7ee1c6ade417842929aec115b57c738ef64c0d80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fd22f82d2cd50b303bad7ed74bc5789dce0fcdf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:25 2022 +0530 
-------------------------------------------------------------------------------- 
Chipset_Init Format 3.0 OEM_Module.bin BIOS Update Flow

Hsd-es-id: 22014455352
Original commit date: Tue May 31 16:04:21 2022 -0700
Change-Id: I6d554dcfce60705d7c00cda63657dcb9b763d38c
Original commit hash: 1fb433a14ec8f8a63cdf2f6dd1835795dfb20f14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c

================================================================================ 
Commit: 3cf102b8834ad055c0e3cda5e17867037a037835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:22 2022 +0530 
-------------------------------------------------------------------------------- 
DxeFirmwareVersionInfoLib: Add FVI specific table

Add FVI specific table for RPL.
Merge the FVI specific table with the origin table for RPL.
For ADL, keep the origin table, make RPL x-comp bios compliant with ADL

Hsd-es-id: 15011209455
Original commit date: Wed Jun 1 09:30:57 2022 +0800
Change-Id: Ia98cea7b328381d49a2583cf26a40a4adecc7530
Original commit hash: fef20470351194bfd21ad91e10f7523b95e9272c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf

================================================================================ 
Commit: 0d3be19ea82b3ade1d9f3acd7e0a185c00bb6cf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 7

(cherry picked from commit 1b755bf785021aaf6dfcb931ad7e226d0e8bda7a)

Wed Jun 1 01:22:14 2022 -0700
Original commit date: Wed Jun 1 01:22:14 2022 -0700
Original commit hash: 1f5407e8c86ce412e7421d45d4ab03da1e811fc6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d749987b8d0de988ef7d6668df66c551c42b9123 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011305566][ALL] Update Q0 stepping in MRC

[Registers impacted]
NA

Hsd-es-id: 15011305566
Original commit date: Tue May 31 17:26:51 2022 +0800
Change-Id: Icb6959d0fb864426b4f7b3affc2022eb25843235
Original commit hash: aa6eff0778976eab80332224a19993d535f0d6b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h

================================================================================ 
Commit: c2a127cca27162d584167751fecae3b99375c3cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:14 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][RPL][MTL]Allow FSP to produce the FPDT HOB for extracting the perf data in linux build.

build flag added to enable gAlderLakeFspPkgTokenSpaceGuid.PcdFspPerformanceEnable PCD during FSP build.

Hsd-es-id: 16016850683
Original commit date: Fri May 6 11:05:47 2022 +0530
Change-Id: Ib41af02684d64bf66666271f656287181765f795
Original commit hash: 7a898e88150733e22a674f4c5fc0427dc69a8a0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.sh
ClientOneSiliconPkg/Fsp/BuildFsp.sh

================================================================================ 
Commit: e904f6711ec7193ab8471ccc3d358455afca204c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3232_00

(cherry picked from commit f0c783fa2d574b3aa4b4d2ec464f79a59a7a9cbe)

Tue May 31 08:46:38 2022 -0700
Original commit date: Tue May 31 08:46:38 2022 -0700
Original commit hash: d7a3a76894d2b19483a5a566d0f489b70d511c18

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7590fed564c2c0bc2cd8912f25497b7bcd8042af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 6

(cherry picked from commit 4895a0382e65b94ddac40068bc93a3ad9c823c8a)

Tue May 31 01:21:58 2022 -0700
Original commit date: Tue May 31 01:21:58 2022 -0700
Original commit hash: c46556eb2da1963546987bcc22167d2a2ddd8019

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f3dc1b729073bc3916abac84557c643e1d9fceb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:04 2022 +0530 
-------------------------------------------------------------------------------- 
BinariesRpl: CryptoLib supports WPA3 for RPL

Add PcdWifiWpa3Enable to enable/disable WPA3
Add CryptoDxe.efi, CryptoPei.efi and CryptoSmm.efi
Add FlashMapIncludeRplWpa3.fdf for WPA3 enabled in RPL.
Enlarge PcdFlashFvSecuritySize for FlashMapIncludeGcc.fdf
and FlashMapIncludeRes.fdf

Hsd-es-id: 15011225704
Original commit date: Mon May 30 17:28:10 2022 +0800
Change-Id: Ie703b2f4b92d582c982865b84527b9fd538002e9
Original commit hash: 70d266d14d8f07817756dfc493e462298d71de5d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRplWpa3.fdf

================================================================================ 
Commit: 6f15ed4b6cd0fee9e9d255f6ff26696056825598 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:16:00 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning review comments
This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Sat May 28 01:05:44 2022 -0700
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: 33787d69bbb629171161a3f3785415e89d9592c1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h

================================================================================ 
Commit: 34be917e2836ffce2ffdb0f26c309f0237c39851 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:59 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning. Addressed review comments from Mateusz Albecki.
This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Tue May 24 23:12:47 2022 -0700
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: d0d715785f83535bba57846dbc4f1422a4dcaece

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: 4883af57a97aaeb9d6383f3df236492ab00c3404 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:57 2022 +0530 
-------------------------------------------------------------------------------- 
Updated the review comments and added Readme.md file

(cherry picked from commit 31f7ae0807ed899f1e9741ca696f2f1e7c9619d1)

Wed May 18 03:42:17 2022 -0700
Original commit date: Wed May 18 03:42:17 2022 -0700
Original commit hash: 55b6b5de5e3084211527f5b58a8eb3114984ce0f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: 2296668a26d234d62c72bc0359fc07974038d7df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:56 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning

This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16016452492
Original commit date: Thu May 12 23:15:27 2022 +0530
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: 0ee7a5b1b61c970d6c1727928e031304dd7b2bc0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.inf

================================================================================ 
Commit: d63c83b93dc47e44fba203926dbd05044b66f120 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:54 2022 +0530 
-------------------------------------------------------------------------------- 
DxeFirmwareVersionInfoLib: Expose RST PreOS driver version

Add RST PreOS driver version to SMBIOS,
SystemScope tool can expose that version

Hsd-es-id: 15011209455
Original commit date: Sat May 7 14:51:24 2022 +0800
Change-Id: I684252d2e17f271e07aea1d65384512bddba0a3b
Original commit hash: 6d17e1539cf16fe20c038ba6222f17cb43f94715

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Library/DxeFirmwareVersionInfoLib.h
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
AlderLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf

================================================================================ 
Commit: 23a54f0b0c236d36c7c6eab1f037bb81de6d328e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:51 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] BIOS to enable FVM after checking CPU-FVM support mailbox

Hsd-es-id: 15011225740
Original commit date: Mon May 30 11:40:51 2022 +0800
Change-Id: I23ca4f66af3d12206f97c9a3c579f86cd370725a
Original commit hash: 080a140d7435af623d3af04d6b4e37b779b5a73d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 350145090b11b03e32c961a19aa2456d33801f1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Revert Celeron 7305 base and dynamic speed changes

This reverts commit 2bafd5819dabe2defe58781fe916950a9afc3f28.

Hsd-es-id: 22015176392
Original commit date: Thu May 26 19:14:24 2022 -0700
Change-Id: Ie5f8e4a7959b92a2a04caa80859728c97ee294cb
Original commit hash: 6a6c2d35e57b057d0dc0efe925eb50f81d93033f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: b9984ebbf380c06a176e4568440b4079735e780e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:48 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] Celeron 7305 dynamic frequency in task manager is abnormal issue"

This reverts commit 062480e557ee04ca91c4cbc80982f5aefb19f306.

Hsd-es-id: 22015135473
Original commit date: Thu May 26 19:09:48 2022 -0700
Original commit hash: ccca409b397654cd4764944c095c2fc12b35300c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 60dbce3831f43857b4923694a5c25f51abb19a09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:47 2022 +0530 
-------------------------------------------------------------------------------- 
rpl platform:Add CSME address into Main Header for nvme recovery

Hsd-es-id: 15011297357
Original commit date: Mon May 30 15:16:26 2022 +0800
Change-Id: I897694e21feccd1ca4d2742815c217c249a1fd6a
Original commit hash: ccc0ada0c37f3d71bc5d974521e308e2722b719d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c

================================================================================ 
Commit: 2436561903c8e3004cda5287ae2e5a9e001d3a90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:45 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041f"

Reverting to resolve: System is not waking from Pseudo S4 & S5 with PWR_BTN with Type-C hub
This reverts commit 3d766e8bdb9032188b38a9ae73640d7ebbf555ef.

Hsd-es-id: 16016820579
Original commit date: Mon May 30 11:57:55 2022 +0530
Original commit hash: c59405f7c470c6b8a261a33a30493bc0d23fccc4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a53fa434443ecc375331b22c67d19f9a9a6a47dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.11

(cherry picked from commit aa03eb2d9d2449229bace514b8fdea407ad0537e)

Mon May 30 06:50:47 2022 +0000
Original commit date: Mon May 30 06:50:47 2022 +0000
Original commit hash: 24cd302fc9bf7942836bdf7bd79ca846ba0ede57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b1a44e4fcb195630ebe1f55b8f164dbd48eca95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][16016832447][ADL-N | Lpddr5 ] update Adl-N Sagv points

[Feature Description]
update Adl-N Sagv points

[Resolution]
update Adl-N Sagv points

[Impacted Area]
Adl-N Sagv

Hsd-es-id: 16016832447
Original commit date: Mon May 16 08:44:25 2022 +0800
Change-Id: Ib4ff1d9ad47abdff065c7864bc3e1cbb8a8f657f
Original commit hash: 4203a1344187e8da18b0ae15a517145589d0a41b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 237837506c77050f868d81c18f68cc3412779d52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Updating uCode to m_01_b06e0_00000009

Updating the uCode version to m_01_b06e0_00000009.

Hsd-es-id: N/A
Original commit date: Fri May 27 17:44:32 2022 +0530
Change-Id: If529cccef26bf23d756045a9429ce9239555e681
Original commit hash: d4f08db13ba4fc1bccfb1fcc59bf72896ac0f282

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2961da868d99e7da3bfebe9b8718d2253a4c93d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.10

(cherry picked from commit 6cbb3087dbb2fa0244f3b8499895294f39c9f704)

Mon May 30 03:19:36 2022 +0000
Original commit date: Mon May 30 03:19:36 2022 +0000
Original commit hash: 910ded159292b9d38905afd29983fcc808de98d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4cb7c03be7898f6f4418238d14faf03ca73f7616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011288773][ALL] Disable turboonstartup for QCLK > 2000.
[Feature Description]
Disable turboonstartup for QCLK > 2000.

[Resolution]
Disable turboonstartup for QCLK > 2000.

TurboOnStartup = Fqclk > 2000 ? 0 : 1
DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR.dllcomp_cmn_turboonstartup = TurboOnStartup
DDRCCC_CR_MDLLCTL0.mdll_cmn_turboonstartup = TurboOnStartup
DDRDATA_CR_MDLLCTL0.mdll_cmn_turboonstartup = TurboOnStartup

[Impacted Area]
SAGV, Package C

[Register Impacted]
PHY

Hsd-es-id: 15011288773
Original commit date: Thu May 26 13:48:30 2022 +0800
Change-Id: Ibd934d092dc0a37464c4e0f876120e08c9ba6dd7
Original commit hash: 1982e583b2843f48d712bad2d8c07e7a9ee9bffa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c90e8e69f8aa09c094fc980dc74779301c150fa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.9

(cherry picked from commit ac84fc8836812f36dd36d8a5dac076281d5e4988)

Mon May 30 01:45:38 2022 +0000
Original commit date: Mon May 30 01:45:38 2022 +0000
Original commit hash: 1d35655533f55dbde371884621c3a906d39ebdc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73a6cbf5110eb31fc5d98021a6cbb947d6afb6f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011288893][LP5 LP4] Run UpdateSampOdtTiming at the end of read leveling training for LP5 and LP4
[Feature Description]
Run UpdateSampOdtTiming at the end of read leveling training for LP5 and LP4

[Resolution]
Run UpdateSampOdtTiming at the end of read leveling training for LP5 and LP4

[Impacted Area]
LP5 and LP4 ODT timing

[Register Impacted]
MC, PHY

Hsd-es-id: 15011288893
Original commit date: Mon May 2 17:09:26 2022 +0800
Change-Id: Ie590367575ddd5f5be399a6ffeafa0fe3a0363e1
Original commit hash: 3c9c0e0aeb646cae8da12b4808694f0b90f5ffd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: b0fd4c4ab12e6b844a27aebfc2f3e48c0f245305 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3231_00

(cherry picked from commit 685cecad1d9706d50f49a72f03e1f06fa45e0992)

Mon May 30 08:46:38 2022 -0700
Original commit date: Mon May 30 08:46:38 2022 -0700
Original commit hash: 4f72049253bf67a8368b98f2f167d6bca938ba69

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: df8155dc4d952e3d5e9192119cc353e9dd0ed5a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 5

(cherry picked from commit d7c72db0a381e4ebc649142ecf48ad6c1d155530)

Mon May 30 01:22:20 2022 -0700
Original commit date: Mon May 30 01:22:20 2022 -0700
Original commit hash: 7102381618b3d5790554705924ec8926e26cd149

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9723374e0bf8d6731a4c967058673c6de7617db4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:26 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Rpe: Fix bugs about log

Fix following wrong logs:
SSD Erase Action - Failed. Status = Success
Platform Erase: BIOS NVM Variable Clear Status = Unsupported

Hsd-es-id: 16016819205
Original commit date: Fri May 27 22:03:24 2022 +0800
Change-Id: Ie2a13da7c1e86a3ef9ee2ead6053c6c247d959f7
Original commit hash: b349c7775a72955aaf1c452a729978cf3f8a32ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 897aecc042d370d009e05ae24ea87a880095c033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:25 2022 +0530 
-------------------------------------------------------------------------------- 
WifiConnectionManagerDxe: Add NULL check

Add NULL check before using AKMSuite or CipherSuite

Hsd-es-id: 15011286539
Original commit date: Fri May 27 19:35:47 2022 +0800
Change-Id: Ie5548b0a4f25a74e8e24e27a30c590a7205c371c
Original commit hash: acfed76bbebb9266d3adbc49e1582098c6b58c6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

================================================================================ 
Commit: 7d0446f2c25602a97dda8ab233f3862fa5592df0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.4.8

(cherry picked from commit 9c36c98819fe705099a89fc6f62948f2b2d2495d)

Fri May 27 11:41:43 2022 +0000
Original commit date: Fri May 27 11:41:43 2022 +0000
Original commit hash: bfbbd28c7415f4e3afe3f9a93a7368e070a33651

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e6028e2be0e68d9fd42765441e3ca3a4feadbce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:17 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/SiInitPreMem: Fix build error for RC build of RPL-S and RPL-P.

Add PCD of RPL-S and RPL-P in inf file.
Also remove a space at line end.

Hsd-es-id: 15011220878
Original commit date: Thu May 26 11:34:54 2022 +0800
Change-Id: I7f54e66e820ea70e6a4218575f58eb4f090d387a
Original commit hash: f4b40b2fd5b952ba4e388b3a9a463abb7459014e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMemFsp.inf

================================================================================ 
Commit: d77065c9c985737b7d75949717766bc1332a9b18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:16 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/ClientOneSiliconBuild.py: Add support of other projects

The original code only build default project ADL-S.
Now add the support of other projects.
Add a parameter -P for indicate which project, such as following:
AlderLakeS
AlderLakeP

Hsd-es-id: 15011220878
Original commit date: Thu May 26 09:59:30 2022 +0800
Change-Id: Ie5063354a95d91dc9196f7617d01e328059c96e4
Original commit hash: c0e1b37207ab2953f529d6bf49158ce119c5b364

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f847bf6625ba405612221d106d2c81f5581c5991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:15 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/RaptorLakePBoard: Request to add new HWID

Change Behavior from
1. For ADL-P Silicon + ADL-P Board, disable WovLed : Default Disable, HID: INTC1090
2. For RPL-P Silicon + ADL-P Board, disable WovLed : Default Enable, HID: INTC1090
3. For ADL-P Silicon + RPL-P Board, disable WovLed : Default Enable, HID: INTC10B8
4. For RPL-P Silicon + RPL-P Board, disable WovLed : Default Enable, HID: INTC10B8

To
1. For ADL-P Silicon + ADL-P Board, disable WovLed : Default Disable, HID: INTC1090
2. For RPL-P Silicon + ADL-P Board, disable WovLed : Default Enable, HID: INTC10B8
3. For RPL-P Silicon + RPL-P Board, disable WovLed : Default Enable, HID: INTC10B8

Hsd-es-id: 15010899461
Original commit date: Sun May 29 13:24:24 2022 +0800
Change-Id: I0fbea879554efa92c633922c846db09a070d1168
Original commit hash: 659dba4080d8d7293ddde3ac0fe3b76fb44b2237

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/ClosedLidWoVLed.asl

================================================================================ 
Commit: e0d734f36c86d1e27451b27ed635c2e18e2407c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3227_00

(cherry picked from commit 9a7a576b984a62cee81871ad0031e8587d686032)

Sun May 29 08:46:29 2022 -0700
Original commit date: Sun May 29 08:46:29 2022 -0700
Original commit hash: 6075fc7682b132403c1e579779411102cd0b8530

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd2fdb286a8fc7d952f2717bb25eb731b853583e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 4

(cherry picked from commit bd70b4e407286b112e43df3e300a6537e92e19aa)

Sun May 29 01:22:12 2022 -0700
Original commit date: Sun May 29 01:22:12 2022 -0700
Original commit hash: b325ff66e9a3cd805bcfd3107c2df38ae8a849b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c335b26fea3704d7457bef9f5d8b094fa7068c0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3226_00

(cherry picked from commit 58daff433448cf8de2e601af9cc190758d3fa949)

Sat May 28 08:46:32 2022 -0700
Original commit date: Sat May 28 08:46:32 2022 -0700
Original commit hash: 070e8ef5b69f6f4386ac21b3b8cab0f6cd80762f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 823e8e1c6c526116ce2238b2505b73e0bbccbeb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 3

(cherry picked from commit 8a467ace7839bb043169e88dc85db90b98fedd5d)

Sat May 28 01:25:18 2022 -0700
Original commit date: Sat May 28 01:25:18 2022 -0700
Original commit hash: 0657ae46679cc0c6b7d2efb533db658c1a982e81

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6a083080a234ed9fdc697f0b3ad05c9c791896c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3225_00

(cherry picked from commit 19bfb776c3bb7b960536d31a3fe4fd76e41c2bda)

Fri May 27 08:46:41 2022 -0700
Original commit date: Fri May 27 08:46:41 2022 -0700
Original commit hash: 98dd3c9c3e4b3b7327a67061dedf9516c9dbbe5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5a02901d9716667920f2e496f64819a1d4abae00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 2

(cherry picked from commit 33f0bb1ede2fe87acc4376c7811f598fdcf2f3aa)

Fri May 27 01:22:27 2022 -0700
Original commit date: Fri May 27 01:22:27 2022 -0700
Original commit hash: 4e6667dbbf2ce907ab53514b92da81c8fc8198bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 872a6a30983b98cb90d9282e8f61d2283c17c171 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:15:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Critical KW issues found in 3221_00_306

1. Status value initialization
2. NULL pointer check for PcieClocks

Hsd-es-id: 15011260935
Original commit date: Wed May 25 15:51:44 2022 +0800
Change-Id: Ie51ec34406238fba4414c86f71fb98bb37218169
Original commit hash: 51268b268a8e26296d1d80216b440601dfeb38a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 76645cd86a1c7f5547cfffcc32ed07f2bdfb6950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:14:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 1

(cherry picked from commit e7eb60c6b79e8ffb47114bedc2220cfe2fba2221)

Thu May 26 01:22:09 2022 -0700
Original commit date: Thu May 26 01:22:09 2022 -0700
Original commit hash: dd866109ec2071a05c287c8d2ca99895a3100841

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 12703d6e175b416959cb95822e690ec0a3541662 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:14:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3223_00

(cherry picked from commit 1df036ab0b531c3b069cd39f1f9c6dde717a40f8)

Wed May 25 08:46:52 2022 -0700
Original commit date: Wed May 25 08:46:52 2022 -0700
Original commit hash: 996d281c1826ebfe2e638781efa964e92165014f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: be19c65322cb113211d04dd8ee043c1cd2085480 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 20 15:14:51 2022 +0530 
-------------------------------------------------------------------------------- 
Revert all the commits which was done for the Dot label builds

This reverts commit from 8550010b3ed0b415471f0f979e64a01ceb0cd1e9 to b07bea343d805d64bffe244443a34b77e63403e2
(cherry picked from commit 9aad36184716b46d8cd607a2773a296d065513d0)

Original commit date: Mon Jul 4 13:35:28 2022 +0530
Change-Id: I969cde9f045aa4c6b79f56176ed7ed63f6cb29a8
Original commit hash: f346d399fe9519778c74aa387cc20007cbc983c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Features/Storage/EmmcFeaturePkg/EmmcFeaturePkg.dec
Features/Storage/EmmcFeaturePkg/EmmcFeaturePkg.dsc
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcCardCommunicationEfi.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcDmaMem.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.c
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.h
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/EmmcSoftwareTuningEfi.inf
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/Readme.md
Features/Storage/EmmcFeaturePkg/EmmcSoftwareTuningEfi/ScsEmmcHcRegs.h
Features/Storage/EmmcFeaturePkg/Include/EmmcFeature.dsc
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.inf
