var group___d_m_a___peripheral =
[
    [ "DMA - Register accessor macros", "group___d_m_a___register___accessor___macros.html", null ],
    [ "DMA Register Masks", "group___d_m_a___register___masks.html", null ],
    [ "DMA_MemMap", "struct_d_m_a___mem_map.html", [
      [ "DAR", "struct_d_m_a___mem_map.html#a22aca0a7ea6ca1da1a58f0fe6f32166f", null ],
      [ "DCR", "struct_d_m_a___mem_map.html#a844c0fef8183d262baec56c84a07c070", null ],
      [ "DMA", "struct_d_m_a___mem_map.html#ad0a9d45f9199d8eca2d26db5b7f08c31", null ],
      [ "DMA_DSR_ACCESS8BIT", "struct_d_m_a___mem_map.html#a9e84f2b7650f5aadc5b6783f7e738f96", null ],
      [ "DSR", "struct_d_m_a___mem_map.html#a386ac5fd0aa8748b87f2de231c917b07", null ],
      [ "DSR_BCR", "struct_d_m_a___mem_map.html#ad1e76cea4d92082ca9ed0d760ce5cefe", null ],
      [ "RESERVED_0", "struct_d_m_a___mem_map.html#ac2655fa4a2c9e21906cf4e769379e83a", null ],
      [ "SAR", "struct_d_m_a___mem_map.html#a800d089db050cc5c5376f4fd1b8607f4", null ]
    ] ],
    [ "DMA_BASE_PTR", "group___d_m_a___peripheral.html#ga6997fbc1b1973e9f27170217a3bd6f22", null ],
    [ "DMA_BASE_PTRS", "group___d_m_a___peripheral.html#gada914e90165e25ae4eeddf5175920e77", null ],
    [ "DMA_MemMapPtr", "group___d_m_a___peripheral.html#ga160c27c95a39a9791079b32fe7e843a1", null ]
];