

================================================================
== Vivado HLS Report for 'lut_mul11_chunk'
================================================================
* Date:           Wed Aug 29 10:07:46 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        int_mul
* Solution:       mul11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.332|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%d_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %d_V)"   --->   Operation 3 'read' 'd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = zext i6 %d_V_read to i64" [test.cpp:21]   --->   Operation 4 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%q0_addr = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp" [test.cpp:21]   --->   Operation 5 'getelementptr' 'q0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (1.33ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [test.cpp:21]   --->   Operation 6 'load' 'q0_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q1_addr = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp" [test.cpp:22]   --->   Operation 7 'getelementptr' 'q1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.33ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [test.cpp:22]   --->   Operation 8 'load' 'q1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%q2_addr = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp" [test.cpp:23]   --->   Operation 9 'getelementptr' 'q2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.33ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [test.cpp:23]   --->   Operation 10 'load' 'q2_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%q3_addr = getelementptr [64 x i1]* @q3, i64 0, i64 %tmp" [test.cpp:24]   --->   Operation 11 'getelementptr' 'q3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.33ns)   --->   "%q3_load = load i1* %q3_addr, align 1" [test.cpp:24]   --->   Operation 12 'load' 'q3_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%q4_addr = getelementptr [64 x i1]* @q4, i64 0, i64 %tmp" [test.cpp:25]   --->   Operation 13 'getelementptr' 'q4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.33ns)   --->   "%q4_load = load i1* %q4_addr, align 1" [test.cpp:25]   --->   Operation 14 'load' 'q4_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%q5_addr = getelementptr [64 x i1]* @q5, i64 0, i64 %tmp" [test.cpp:26]   --->   Operation 15 'getelementptr' 'q5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.33ns)   --->   "%q5_load = load i1* %q5_addr, align 1" [test.cpp:26]   --->   Operation 16 'load' 'q5_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%q6_addr = getelementptr [64 x i1]* @q6, i64 0, i64 %tmp" [test.cpp:27]   --->   Operation 17 'getelementptr' 'q6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.33ns)   --->   "%q6_load = load i1* %q6_addr, align 1" [test.cpp:27]   --->   Operation 18 'load' 'q6_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%q7_addr = getelementptr [64 x i1]* @q7, i64 0, i64 %tmp" [test.cpp:28]   --->   Operation 19 'getelementptr' 'q7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.33ns)   --->   "%q7_load = load i1* %q7_addr, align 1" [test.cpp:28]   --->   Operation 20 'load' 'q7_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%q8_addr = getelementptr [64 x i1]* @q8, i64 0, i64 %tmp" [test.cpp:29]   --->   Operation 21 'getelementptr' 'q8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.33ns)   --->   "%q8_load = load i1* %q8_addr, align 1" [test.cpp:29]   --->   Operation 22 'load' 'q8_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%q9_addr = getelementptr [64 x i1]* @q9, i64 0, i64 %tmp" [test.cpp:30]   --->   Operation 23 'getelementptr' 'q9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.33ns)   --->   "%q9_load = load i1* %q9_addr, align 1" [test.cpp:30]   --->   Operation 24 'load' 'q9_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 25 [1/2] (1.33ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [test.cpp:21]   --->   Operation 25 'load' 'q0_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 26 [1/2] (1.33ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [test.cpp:22]   --->   Operation 26 'load' 'q1_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 27 [1/2] (1.33ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [test.cpp:23]   --->   Operation 27 'load' 'q2_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 28 [1/2] (1.33ns)   --->   "%q3_load = load i1* %q3_addr, align 1" [test.cpp:24]   --->   Operation 28 'load' 'q3_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 29 [1/2] (1.33ns)   --->   "%q4_load = load i1* %q4_addr, align 1" [test.cpp:25]   --->   Operation 29 'load' 'q4_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 30 [1/2] (1.33ns)   --->   "%q5_load = load i1* %q5_addr, align 1" [test.cpp:26]   --->   Operation 30 'load' 'q5_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 31 [1/2] (1.33ns)   --->   "%q6_load = load i1* %q6_addr, align 1" [test.cpp:27]   --->   Operation 31 'load' 'q6_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 32 [1/2] (1.33ns)   --->   "%q7_load = load i1* %q7_addr, align 1" [test.cpp:28]   --->   Operation 32 'load' 'q7_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 33 [1/2] (1.33ns)   --->   "%q8_load = load i1* %q8_addr, align 1" [test.cpp:29]   --->   Operation 33 'load' 'q8_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 34 [1/2] (1.33ns)   --->   "%q9_load = load i1* %q9_addr, align 1" [test.cpp:30]   --->   Operation 34 'load' 'q9_load' <Predicate = true> <Delay = 1.33> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_s = call i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %q9_load, i1 %q8_load, i1 %q7_load, i1 %q6_load, i1 %q5_load, i1 %q4_load, i1 %q3_load, i1 %q2_load, i1 %q1_load, i1 %q0_load)" [test.cpp:30]   --->   Operation 35 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret i10 %p_Result_s" [test.cpp:31]   --->   Operation 36 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_V_read    (read          ) [ 000]
tmp         (zext          ) [ 000]
q0_addr     (getelementptr ) [ 001]
q1_addr     (getelementptr ) [ 001]
q2_addr     (getelementptr ) [ 001]
q3_addr     (getelementptr ) [ 001]
q4_addr     (getelementptr ) [ 001]
q5_addr     (getelementptr ) [ 001]
q6_addr     (getelementptr ) [ 001]
q7_addr     (getelementptr ) [ 001]
q8_addr     (getelementptr ) [ 001]
q9_addr     (getelementptr ) [ 001]
q0_load     (load          ) [ 000]
q1_load     (load          ) [ 000]
q2_load     (load          ) [ 000]
q3_load     (load          ) [ 000]
q4_load     (load          ) [ 000]
q5_load     (load          ) [ 000]
q6_load     (load          ) [ 000]
q7_load     (load          ) [ 000]
q8_load     (load          ) [ 000]
q9_load     (load          ) [ 000]
p_Result_s  (bitconcatenate) [ 000]
StgValue_36 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="q1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="q6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="q7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="q8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="q9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="d_V_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="6" slack="0"/>
<pin id="30" dir="0" index="1" bw="6" slack="0"/>
<pin id="31" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_V_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="q0_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="6" slack="0"/>
<pin id="38" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q0_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="6" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q0_load/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="q1_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="1" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="6" slack="0"/>
<pin id="51" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q1_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="6" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q1_load/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="q2_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q2_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q2_load/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="q3_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q3_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q3_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="q4_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q4_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q4_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="q5_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q5_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q5_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="q6_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q6_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q6_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="q7_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q7_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q7_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="q8_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q8_addr/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q8_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="q9_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q9_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q9_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_Result_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="1" slack="0"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="184" dir="0" index="5" bw="1" slack="0"/>
<pin id="185" dir="0" index="6" bw="1" slack="0"/>
<pin id="186" dir="0" index="7" bw="1" slack="0"/>
<pin id="187" dir="0" index="8" bw="1" slack="0"/>
<pin id="188" dir="0" index="9" bw="1" slack="0"/>
<pin id="189" dir="0" index="10" bw="1" slack="0"/>
<pin id="190" dir="1" index="11" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="q0_addr_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="1"/>
<pin id="204" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q0_addr "/>
</bind>
</comp>

<comp id="207" class="1005" name="q1_addr_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="1"/>
<pin id="209" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q1_addr "/>
</bind>
</comp>

<comp id="212" class="1005" name="q2_addr_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="1"/>
<pin id="214" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q2_addr "/>
</bind>
</comp>

<comp id="217" class="1005" name="q3_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="1"/>
<pin id="219" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q3_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="q4_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="1"/>
<pin id="224" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q4_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="q5_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="1"/>
<pin id="229" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q5_addr "/>
</bind>
</comp>

<comp id="232" class="1005" name="q6_addr_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q6_addr "/>
</bind>
</comp>

<comp id="237" class="1005" name="q7_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="1"/>
<pin id="239" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q7_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="q8_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="1"/>
<pin id="244" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q8_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="q9_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="1"/>
<pin id="249" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="q9_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="22" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="24" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="24" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="47" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="28" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="175"><net_src comp="164" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="176"><net_src comp="164" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="158" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="193"><net_src comp="145" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="194"><net_src comp="132" pin="3"/><net_sink comp="178" pin=3"/></net>

<net id="195"><net_src comp="119" pin="3"/><net_sink comp="178" pin=4"/></net>

<net id="196"><net_src comp="106" pin="3"/><net_sink comp="178" pin=5"/></net>

<net id="197"><net_src comp="93" pin="3"/><net_sink comp="178" pin=6"/></net>

<net id="198"><net_src comp="80" pin="3"/><net_sink comp="178" pin=7"/></net>

<net id="199"><net_src comp="67" pin="3"/><net_sink comp="178" pin=8"/></net>

<net id="200"><net_src comp="54" pin="3"/><net_sink comp="178" pin=9"/></net>

<net id="201"><net_src comp="41" pin="3"/><net_sink comp="178" pin=10"/></net>

<net id="205"><net_src comp="34" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="210"><net_src comp="47" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="215"><net_src comp="60" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="220"><net_src comp="73" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="225"><net_src comp="86" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="230"><net_src comp="99" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="235"><net_src comp="112" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="240"><net_src comp="125" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="245"><net_src comp="138" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="250"><net_src comp="151" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: lut_mul11_chunk : d_V | {1 }
	Port: lut_mul11_chunk : q0 | {1 2 }
	Port: lut_mul11_chunk : q1 | {1 2 }
	Port: lut_mul11_chunk : q2 | {1 2 }
	Port: lut_mul11_chunk : q3 | {1 2 }
	Port: lut_mul11_chunk : q4 | {1 2 }
	Port: lut_mul11_chunk : q5 | {1 2 }
	Port: lut_mul11_chunk : q6 | {1 2 }
	Port: lut_mul11_chunk : q7 | {1 2 }
	Port: lut_mul11_chunk : q8 | {1 2 }
	Port: lut_mul11_chunk : q9 | {1 2 }
  - Chain level:
	State 1
		q0_addr : 1
		q0_load : 2
		q1_addr : 1
		q1_load : 2
		q2_addr : 1
		q2_load : 2
		q3_addr : 1
		q3_load : 2
		q4_addr : 1
		q4_load : 2
		q5_addr : 1
		q5_load : 2
		q6_addr : 1
		q6_load : 2
		q7_addr : 1
		q7_load : 2
		q8_addr : 1
		q8_load : 2
		q9_addr : 1
		q9_load : 2
	State 2
		p_Result_s : 1
		StgValue_36 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
|   read   | d_V_read_read_fu_28 |
|----------|---------------------|
|   zext   |      tmp_fu_164     |
|----------|---------------------|
|bitconcatenate|  p_Result_s_fu_178  |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|q0_addr_reg_202|    6   |
|q1_addr_reg_207|    6   |
|q2_addr_reg_212|    6   |
|q3_addr_reg_217|    6   |
|q4_addr_reg_222|    6   |
|q5_addr_reg_227|    6   |
|q6_addr_reg_232|    6   |
|q7_addr_reg_237|    6   |
|q8_addr_reg_242|    6   |
|q9_addr_reg_247|    6   |
+---------------+--------+
|     Total     |   60   |
+---------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_41 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_54 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_67 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_80 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_93 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_119 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_145 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  10.61  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   90   |
|  Register |    -   |   60   |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   60   |   90   |
+-----------+--------+--------+--------+
