<!doctype html><html lang="zh" data-server-rendered="true" data-v-52866abc><head><title>optimistic striver的博客_a389085918_CSDN博客-FPGA,经济领域博主</title> <meta name="keywords" content=""> <meta name="description" content="a389085918擅长FPGA,经济,等方面的知识,a389085918关注FPGA开发领域."> <meta http-equiv="content-type" content="text/html;charset=utf-8"> <meta name="viewport" content="initial-scale=1, maximum-scale=1, user-scalable=no, minimal-ui"> <meta name="referrer" content="always"> <meta http-equiv="Cache-Control" content="no-siteapp"> <meta name="applicable-device" content="pc"> <!----> <!----> 
        <script src="https://g.csdnimg.cn/tingyun/1.8.5/user.js"></script>
       <link rel="shortcut icon" href="https://g.csdnimg.cn/static/logo/favicon32.ico" type="image/x-icon"> <link rel="canonical" href="https://blog.csdn.net/a389085918"> <!----> 
          <meta name="toolbar" content={"type":"0"} />
       
          <meta name="report" content={"spm":"1001.2014"} />
       <script src="https://g.csdnimg.cn/??lib/jquery/1.12.4/jquery.min.js,user-tooltip/2.2/user-tooltip.js,lib/qrcode/1.0.0/qrcode.min.js"></script> <script src='//g.csdnimg.cn/common/csdn-report/report.js' type='text/javascript'></script> <!----> 
          <script src="https://g.csdnimg.cn/login-box/1.1.4/login-box.js"></script>
       <!----> <!----><link rel="stylesheet" href="https://csdnimg.cn/release/cmsfe/public/css/common.ef9f4893.css"><link rel="stylesheet" href="https://csdnimg.cn/release/cmsfe/public/css/tpl/user-profile/index.698b4ce1.css"></head> <body><div id="app"><div><div class="main"><div class="page-container page-component"><div data-v-52866abc><div class="home_wrap" data-v-52866abc><div id="floor-user-profile_485" class="grey-bg" data-v-c9883966 data-v-52866abc><div comp-data="[object Object]" floor-data="[object Object]" data-v-80922f46 data-v-c9883966><div class="user-profile-head" data-v-d1dbb6f8 data-v-80922f46><div class="user-profile-head-banner" style="background-image:url(https://img-home.csdnimg.cn/images/20210120054229.jpg);" data-v-d1dbb6f8><div class="user-profile-wrapper" data-v-d1dbb6f8><h1 class="user-profile-title" style="color:#fff;" data-v-d1dbb6f8>optimistic striver的博客</h1> <div class="user-profile-sub-title" style="color:#fff;" data-v-d1dbb6f8>记录，分享，增进</div></div></div> <div class="user-profile-head-info user-profile-wrapper" data-v-d1dbb6f8><div class="user-profile-head-info-t clearfix" data-v-d1dbb6f8><!----> <div class="user-profile-avatar" data-v-d1dbb6f8><img src="https://profile.csdnimg.cn/8/5/9/1_a389085918" alt data-v-d1dbb6f8> <i class="user-gender-male" data-v-d1dbb6f8></i></div> <div class="user-profile-operate-btn" data-v-d1dbb6f8><a href="https://im.csdn.net/im/main.html?userName=a389085918" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5471&quot;}" data-report-query="spm=3001.5471" class="user-profile-black-btn" data-v-d1dbb6f8>私信</a> <a href="javascript:;" data-report-click="{&quot;spm&quot;:&quot;3001.5472&quot;}" class="user-profile-red-btn" data-v-d1dbb6f8>关注</a> <!----></div></div> <div class="user-profile-head-info-m" data-v-d1dbb6f8><div class="user-profile-head-name" data-v-d1dbb6f8><div data-v-d1dbb6f8>a389085918</div> <div title="已加入 CSDN 11年" class="person-code-age" style="background-color:#EBCDFF;color:#622BD0;" data-v-d1dbb6f8><img src="https://img-home.csdnimg.cn/images/20210108035947.gif" alt data-v-d1dbb6f8> <span data-v-d1dbb6f8>码龄11年</span></div> <div class="user-profile-icon" data-v-d1dbb6f8><a href="https://blog.csdn.net/blogdevteam/article/details/103478461" target="_blank" data-v-d1dbb6f8><img src="https://csdnimg.cn/identity/blog4.png" alt title="博客等级" data-v-d1dbb6f8></a> <a href="https://www.csdn.net/vip" target="_blank" data-v-d1dbb6f8><!----></a> <a href="https://i.csdn.net/#/user-center/auth" target="_blank" data-v-d1dbb6f8><!----></a> <a href="https://i.csdn.net/#/user-center/auth" target="_blank" data-v-d1dbb6f8><!----></a></div></div> <!----></div> <div class="user-profile-head-info-b" data-v-d1dbb6f8><ul data-v-d1dbb6f8><li data-v-d1dbb6f8><div class="user-profile-statistics-num" data-v-d1dbb6f8>79,439</div> <div class="user-profile-statistics-name" data-v-d1dbb6f8>被访问量</div></li> <li data-v-d1dbb6f8><a href="javascript:;" data-v-d1dbb6f8><div class="user-profile-statistics-num" data-v-d1dbb6f8>8</div> <div class="user-profile-statistics-name" data-v-d1dbb6f8>原创文章</div></a></li> <li data-v-d1dbb6f8><a href="https://blog.csdn.net/rank/list/total" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5476&quot;}" data-report-query="spm=3001.5476" data-v-d1dbb6f8><div class="user-profile-statistics-num" data-v-d1dbb6f8>118,482</div> <div class="user-profile-statistics-name" data-v-d1dbb6f8>作者排名</div></a></li> <li data-v-d1dbb6f8><a href="javascript:;" data-v-d1dbb6f8><div class="user-profile-statistics-num" data-v-d1dbb6f8>48</div> <div class="user-profile-statistics-name" data-v-d1dbb6f8>粉丝数量</div></a></li></ul></div></div></div> <div class="user-profile-body" data-v-3f0fdf46 data-v-80922f46><div class="user-profile-body-inner" data-v-3f0fdf46><div class="user-profile-body-left" data-v-3f0fdf46><div class="user-profile-aside" data-v-d487ed78 data-v-3f0fdf46><div class="user-general-info single-general-info" data-v-d487ed78><ul data-v-d487ed78><!----> <!----> <li class="user-general-info-join-csdn" data-v-d487ed78><i data-v-d487ed78></i> <span data-v-d487ed78>于</span> <span class="user-general-info-key-word" data-v-d487ed78>2010-04-29</span> <span data-v-d487ed78>加入CSDN</span></li></ul></div> <!----> <div class="user-achievement user-profile-aside-common-box" data-v-d487ed78><div class="aside-common-box-head" data-v-d487ed78>获得成就</div> <div class="aside-common-box-bottom" data-v-d487ed78><div class="aside-common-box-content" data-v-d487ed78><ul data-v-d487ed78><li data-v-d487ed78>
        <i style="background-image: url(https://img-home.csdnimg.cn/images/20210114022819.png)"></i>
        <div>获得<span>43</span>次点赞</div>
      </li><li data-v-d487ed78>
        <i style="background-image: url(https://img-home.csdnimg.cn/images/20210114022831.png)"></i>
        <div>内容获得<span>6</span>次评论</div>
      </li><li data-v-d487ed78>
        <i style="background-image: url(https://img-home.csdnimg.cn/images/20210114022828.png)"></i>
        <div>获得<span>211</span>次收藏</div>
      </li></ul></div></div></div> <div class="user-profile-medal user-profile-aside-common-box" data-v-d487ed78><div class="aside-common-box-head" data-v-d487ed78>荣誉勋章</div> <div class="aside-common-box-bottom" data-v-d487ed78><div class="aside-common-box-content" data-v-d487ed78><ul data-v-d487ed78><li data-nickname="a389085918" data-username="a389085918" data-avatar="https://profile.csdnimg.cn/8/5/9/1_a389085918" data-report-click="{&quot;spm&quot;:&quot;3001.5481&quot;}" class="csdn-user-medal-btn" data-v-d487ed78><img src="https://csdnimg.cn/medal/chizhiyiheng@240.png" alt data-v-d487ed78></li></ul></div> <button data-nickname="a389085918" data-username="a389085918" data-avatar="https://profile.csdnimg.cn/8/5/9/1_a389085918" data-report-click="{&quot;spm&quot;:&quot;3001.5481&quot;}" class="aside-common-box-bottom-btn csdn-user-medal-btn" data-v-d487ed78>所有勋章<i class="el-icon-arrow-right" data-v-d487ed78></i></button></div></div> <div class="user-interest-area user-profile-aside-common-box" data-v-d487ed78><div class="aside-common-box-head" data-v-d487ed78>兴趣领域</div> <div class="aside-common-box-bottom" data-v-d487ed78><div class="aside-common-box-content aside-box-fold" data-v-d487ed78><ul data-v-d487ed78><li data-v-d487ed78><div class="interest-area-main" data-v-d487ed78><div class="interest-area-name" data-v-d487ed78>#硬件开发</div> <!----></div> <div class="interest-area-sub" data-v-d487ed78><span data-v-d487ed78>#FPGA开发</span></div></li></ul></div> <!----></div></div> <div class="user-special-column user-profile-aside-common-box" data-v-d487ed78><div class="aside-common-box-head" data-v-d487ed78>TA的专栏</div> <div class="aside-common-box-bottom" data-v-d487ed78><div class="aside-common-box-content aside-box-fold" data-v-d487ed78><ul data-v-d487ed78><li data-v-d487ed78><a href="https://blog.csdn.net/a389085918/category_7587137.html" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5482&quot;}" data-report-query="spm=3001.5482" class="special-column-name" data-v-d487ed78><img src="https://img-blog.csdnimg.cn/20190918140037908.png?x-oss-process=image/resize,m_fixed,h_64,w_64" alt data-v-d487ed78> <span title="FPGA" data-v-d487ed78>FPGA</span> <!----></a> <div class="special-column-num" data-v-d487ed78>14篇</div></li><li data-v-d487ed78><a href="https://blog.csdn.net/a389085918/category_7657924.html" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5482&quot;}" data-report-query="spm=3001.5482" class="special-column-name" data-v-d487ed78><img src="https://img-blog.csdnimg.cn/20190918140012416.png?x-oss-process=image/resize,m_fixed,h_64,w_64" alt data-v-d487ed78> <span title="经济" data-v-d487ed78>经济</span> <!----></a> <div class="special-column-num" data-v-d487ed78>1篇</div></li></ul></div> <!----></div></div> <!----></div></div> <div class="user-profile-body-right" data-v-3f0fdf46><div class="navList-box" data-v-bb5f5e3e data-v-3f0fdf46><div class="navList" data-v-bb5f5e3e><ul data-v-bb5f5e3e><li class="active" data-v-bb5f5e3e><!---->最近<span class="nav-li-num" data-v-bb5f5e3e></span></li><li data-v-bb5f5e3e><!---->文章<span class="nav-li-num" data-v-bb5f5e3e></span></li><li data-v-bb5f5e3e><!---->资源<span class="nav-li-num" data-v-bb5f5e3e></span></li><li data-v-bb5f5e3e><!---->问答<span class="nav-li-num" data-v-bb5f5e3e></span></li><li data-v-bb5f5e3e><!---->课程<span class="nav-li-num" data-v-bb5f5e3e></span></li><li data-v-bb5f5e3e><!---->帖子<span class="nav-li-num" data-v-bb5f5e3e></span></li><li data-v-bb5f5e3e><!---->收藏<span class="nav-li-num" data-v-bb5f5e3e></span></li><li data-v-bb5f5e3e><!---->关注/订阅<span class="nav-li-num" data-v-bb5f5e3e></span></li></ul> <div class="search-input" data-v-bb5f5e3e><input id="searchInput" type="text" placeholder="搜TA的内容" value="" data-v-bb5f5e3e> <div class="search-btn" data-v-bb5f5e3e><img src="https://img-home.csdnimg.cn/images/20210127052220.png" alt class="search-img" data-v-bb5f5e3e> <img src="https://img-home.csdnimg.cn/images/20210127052218.png" alt class="search-hover-img" data-v-bb5f5e3e></div></div> <div class="m-search-input" data-v-bb5f5e3e><input id="mSearchInput" type="text" placeholder="搜TA的内容" value="" data-v-bb5f5e3e> <div class="m-search-btn" data-v-bb5f5e3e><img src="https://img-home.csdnimg.cn/images/20210127052220.png" alt class="m-search-img" data-v-bb5f5e3e> <img src="https://img-home.csdnimg.cn/images/20210127052218.png" alt class="m-search-hover-img" data-v-bb5f5e3e></div></div></div> <div data-v-bb5f5e3e><div data-v-bb5f5e3e><div data-v-0db42936 data-v-bb5f5e3e><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/80416468" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>IC低功耗设计</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>IC低功耗设计微 [1]  处理器的低功耗设计技术，首先必须了解它的功耗来源。其中时钟单元(Clock)功耗最高，因为时钟单元有时钟发生器、时钟驱动、时钟树和钟控单元的时钟负载；数据通路(Datapath)是仅次于时钟单元的部分，其功耗主要来自运算单元、总线和寄存器堆。除了上述两部分，还有存储单元(Memory)，控制部分和输入/输出(Control，I/O)。存储单元的功耗与容量相关。CMOS电...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><!----> <div class="article-type article-type-zz" data-v-6fe2b6a7>转载</div> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>1554<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/80284812" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>一文看懂财务数据的分析方法</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>转载自:https://zhuanlan.zhihu.com/p/36731274?utm_medium=social&amp;amp;utm_source=qq?utm_medium=social&amp;amp;utm_source=qq在企业经营数据分析中，财务数据是不可或缺的组成部分。而财务数据中通常以资产负债表、利润表、现金流量表三张表为最基本也是最重要的数据表。今天主要跟大家分享一些在企业财务数据相关...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><!----> <div class="article-type article-type-zz" data-v-6fe2b6a7>转载</div> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>6548<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>4<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/80078519" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>STA静态时序分析/Formality形式化验证</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>转载自http://blog.sina.com.cn/s/blog_a55a710c0102vcwm.html1.    静态时序分析STA对于仿真而言，电路的逻辑功能的正确性可以由RTL或者门级的功能仿真来保证；其次，电路的时序是否满足，通过STA（静态时序分析）得到。两种验证手段相辅相成，确保验证工作高效、可靠地完成。时序分析的主要作用是查看FPGA内部逻辑和布线的延时，确保其是否满足设计者的...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><!----> <div class="article-type article-type-zz" data-v-6fe2b6a7>转载</div> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>4676<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>1<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79963911" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>cdc(clock domain crossing)</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>1.    CDCMentor 0-in tools has reported three types CDC problems asbelow:·        No sync between two clock domains·        Async reset no sync·        Combo logic before synchronizer·        Reconver...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><div class="article-type article-type-yc" data-v-6fe2b6a7>原创</div> <!----> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>5125<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>1<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>1<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/80016119" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>CMSIS-RTOS RTX实时操作系统介绍</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>转载 http://www.cnblogs.com/horal/p/7841148.html一.序言 本资料是Trevor Martin编写的《The Designers Guide to the Cortex-M Processor Family》的摘要，并得到Elsevier的再版许可。查询更多细节，请到本资料尾部进阶章节。本资料着力于介绍RTX，RTX可运行在基于Cort</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><!----> <div class="article-type article-type-zz" data-v-6fe2b6a7>转载</div> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>14728<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>5<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>16<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79974003" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>科普：ARM的授权方式</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>版权声明：本文为博主原创文章，转载请注明出处 https://blog.csdn.net/baidu_35679960/article/details/78446917在和同学聊天的时候老是听到IP核这种称呼，不太清楚这个IP核应该怎么理解，是A53、A72这种东西吗？今天专门调研了一下。IP核是具有知识产权的、功能具体、接口规范的可以在多个集成电路中重复使用的功能模块，是实现系统芯片的基本构件。...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><!----> <div class="article-type article-type-zz" data-v-6fe2b6a7>转载</div> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>8045<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>7<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79927877" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>FPGA时钟之gated-clk设计</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>Gated ClockASIC designs typically gate clocks to conserve power, with custom clock trees defined for each individual tree. The solution is to separate the gating from the clock inputs, and combine ind...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><div class="article-type article-type-yc" data-v-6fe2b6a7>原创</div> <!----> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>2162<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79926670" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>DC之Multiple-Clocks-Asynchronous</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>跨时钟域（异步时钟）定义：CLKA,CLKB为异步时钟（无固定相位关系），在不同时钟域间需进行同步处理。无时钟的组合逻辑输出被时钟采样，如异步FLASH的Busy信号。注：一般的同源时钟分频得到的不同时钟，用create_generated_clock约束后，是有固定的相位关系的，此情况可不属于异步时钟的范畴，可由设计决定timing问题。例如：需要单时钟读取外部RAM的设计时，需要在端口上面加上...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><!----> <div class="article-type article-type-zz" data-v-6fe2b6a7>转载</div> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>221<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79926326" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>DC之Multiple clocks-Synchronous</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>实例：同步时钟设计同源时钟分频得到不同时钟频率的时钟。（图中CLKA,CLKB,CLKC是由同一时钟经DCM分频得到generated clk，时钟之间有固定的相位关系，此时的设计，如果需要保证一定的设计要求时，不能加set_false_path,需要DC去约束相应的路径）Input Delay当信号的时钟未输入时，可以通过设置virtual clocks解决输入输出偏移参考时钟的问题。指明IN1...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><!----> <div class="article-type article-type-zz" data-v-6fe2b6a7>转载</div> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>264<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79926288" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>DC之multi-cycle path</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7></div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><!----> <div class="article-type article-type-zz" data-v-6fe2b6a7>转载</div> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>629<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>1<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79925847" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>Design Complier流程</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>                              该基本综合流程包含下列步骤：(1)    发展HDL文件输入Design Compiler的设计文件通常都是用诸如VHDL和Verilog HDL等硬件描述语言编写。这些设计描述必须小心地编写以获得可能的最好的综合结果。在编写HDL代码时，你需要考虑设计数据的管理、设计划分和HDL编码风格。划分和编码风格直接影响综合和优化过程。     ...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><div class="article-type article-type-yc" data-v-6fe2b6a7>原创</div> <!----> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>1341<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>1<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79925271" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>VCS编译选项</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>VCS对verilog模型进行仿真包括两个步骤：1. 编译verilog文件成为一个可执行的二进制文件命令为：vcs source_files2. 运行该可执行文件：./simv类似于NC, 也有单命令行的方式：vcs source_files -R （-R 命令表示, 编译后立即执行）。vcs常用的命令选项如下：-debug_all 使用DVE 或者 ucli 调试模式，必须加参数-debug或...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><div class="article-type article-type-yc" data-v-6fe2b6a7>原创</div> <!----> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>6201<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79924564" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>$strobe/$display/$monitor</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>verilog使用$display,$strobe系统任务来打印log。用$display()系统任务来显示当前变量的值。用$strobe()系统任务来显示用非阻塞赋值的变量值。用$monitor()监控和输出参数列表中的表达式或变量值。$display,$strobe()$monitor()当启动一个带有一个或多个参数的$monitor任务时，仿真器则建立一个处理机制，使得每当参数列表中变量或表...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><div class="article-type article-type-yc" data-v-6fe2b6a7>原创</div> <!----> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>2828<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>1<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79924162" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>begin-end/fork-join</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>Begin-end顺序执行[例3]：parameterd=50; //声明d是一个参数reg [7:0] r; //声明r是一个8位的寄存器变量begin //由一系列延迟产生的波形#d r = 'h35;#d r = 'hE2;#d r = 'h00;#d r = 'hF7;#d -&amp;gt; end_wave; //触发事件end_waveEnd块内的语句是按顺序执行的，即只有上面一条语句执行完...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><div class="article-type article-type-yc" data-v-6fe2b6a7>原创</div> <!----> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>1591<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79923406" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>D触发器和锁存器</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>时序逻辑的一般设计规则是：在绝大多数设计中避免产生latch(锁存器)。它会让您设计的时序完蛋，并且它的隐蔽性很强，非老手不能查出。latch最大的危害在于不能过滤毛刺。这对于下一级电路是极其危险的。所以，只要能用D触发器的地方，就不用latch。钟控D触发器其实就是D锁存器，边沿D触发器才是真正的D触发器，钟控D触发器在使能情况下输出随输入变化，边沿触发器只有在边沿跳变的情况下输出才变化。两个锁...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><div class="article-type article-type-yc" data-v-6fe2b6a7>原创</div> <!----> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>14118<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>5<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><article class="blog-list-box" data-v-6fe2b6a7 data-v-0db42936><a href="https://blog.csdn.net/a389085918/article/details/79915685" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-6fe2b6a7><div class="blog-list-box-top" data-v-6fe2b6a7><h4 data-v-6fe2b6a7>verilog中有符号数表示方法</h4> <!----></div> <div class="blog-list-content" data-v-6fe2b6a7>常量表示：  Verilog中表示有符号的二进制表示时，是其补码数值。例$signed(2'b1111_1111)即表示十进制-1.有符号数的表示方法有两种:在变量定义时,用signed定义,例如reg signed [7:0] a.使用$signed()作强制类型转换,例如$signed(a).Verilog会自动进行符号的扩展。有号数与无号数的混合计算：不要在同一个verilog叙述中进行有号...</div> <div class="blog-list-footer" data-v-6fe2b6a7><div class="blog-list-footer-left" data-v-6fe2b6a7><div class="article-type article-type-yc" data-v-6fe2b6a7>原创</div> <!----> <!----> <div class="view-num-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051656.png" alt data-v-6fe2b6a7> <span class="view-num" data-v-6fe2b6a7>8051<span class="two-px" data-v-6fe2b6a7>阅读</span></span></div> <div class="comment-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127051933.png" alt data-v-6fe2b6a7> <span class="comment-num" data-v-6fe2b6a7>0<span class="two-px" data-v-6fe2b6a7>评论</span></span></div> <div class="give-like-box" data-v-6fe2b6a7><img src="https://img-home.csdnimg.cn/images/20210127052104.png" alt data-v-6fe2b6a7> <span class="give-like-num" data-v-6fe2b6a7>6<span class="two-px" data-v-6fe2b6a7>点赞</span></span></div></div> <div class="blog-list-footer-right" data-v-6fe2b6a7><span data-v-6fe2b6a7>发布</span><span class="message-type" data-v-6fe2b6a7>博客</span><span data-v-6fe2b6a7>于 3 年前</span></div></div></a></article> <!----> <!----> <!----> <!----> <!----></div><div data-v-0db42936><!----> <!----> <!----> <!----> <!----> <div class="resources-list-box" data-v-1cf431f8 data-v-0db42936><a href="http://download.csdn.net/download/a389085918/8836831" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-1cf431f8><h4 data-v-1cf431f8>基于LabVIEW的数据采集系统.pdf</h4> <div class="resources-list-content" data-v-1cf431f8>基于LabVIEW的数据采集系统.pdf</div> <div class="resources-list-footer" data-v-1cf431f8><div class="resources-list-footer-left" data-v-1cf431f8><div class="res-download" data-v-1cf431f8><img src="https://img-home.csdnimg.cn/images/20210127052054.png" alt data-v-1cf431f8> <div class="res-download-text" data-v-1cf431f8>pdf</div></div></div> <div class="resources-list-footer-right" data-v-1cf431f8><span data-v-1cf431f8>发布</span><span class="message-type" data-v-1cf431f8>资源</span><span data-v-1cf431f8>于 6 年前</span></div></div></a></div></div><div data-v-0db42936><!----> <!----> <!----> <!----> <!----> <div class="resources-list-box" data-v-1cf431f8 data-v-0db42936><a href="https://download.csdn.net/download/a389085918/8836829" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-1cf431f8><h4 data-v-1cf431f8>LabVIEW进阶培训（结构和函数）.pdf</h4> <div class="resources-list-content" data-v-1cf431f8>LabVIEW进阶培训（结构和函数）.pdf</div> <div class="resources-list-footer" data-v-1cf431f8><div class="resources-list-footer-left" data-v-1cf431f8><div class="res-download" data-v-1cf431f8><img src="https://img-home.csdnimg.cn/images/20210127052054.png" alt data-v-1cf431f8> <div class="res-download-text" data-v-1cf431f8>pdf</div></div></div> <div class="resources-list-footer-right" data-v-1cf431f8><span data-v-1cf431f8>发布</span><span class="message-type" data-v-1cf431f8>资源</span><span data-v-1cf431f8>于 6 年前</span></div></div></a></div></div><div data-v-0db42936><!----> <!----> <!----> <!----> <!----> <div class="resources-list-box" data-v-1cf431f8 data-v-0db42936><a href="https://download.csdn.net/download/a389085918/8836807" target="_blank" data-report-click="{&quot;spm&quot;:&quot;3001.5501&quot;}" data-report-query="spm=3001.5501" data-v-1cf431f8><h4 data-v-1cf431f8>LabVIEW初级培训（入门与基础.pdf</h4> <div class="resources-list-content" data-v-1cf431f8>LabVIEW初级培训（入门与基础.pdf</div> <div class="resources-list-footer" data-v-1cf431f8><div class="resources-list-footer-left" data-v-1cf431f8><div class="res-download" data-v-1cf431f8><img src="https://img-home.csdnimg.cn/images/20210127052054.png" alt data-v-1cf431f8> <div class="res-download-text" data-v-1cf431f8>pdf</div></div></div> <div class="resources-list-footer-right" data-v-1cf431f8><span data-v-1cf431f8>发布</span><span class="message-type" data-v-1cf431f8>资源</span><span data-v-1cf431f8>于 6 年前</span></div></div></a></div></div></div></div> <!----> <!----> <!----> <!----> <!----> <!----> <!----> <!----></div> <!----> <!----></div></div></div></div></div></div></div></div></div></div> <div>
        <script type="text/javascript" src="https://g.csdnimg.cn/common/csdn-footer/csdn-footer.js" data-isfootertrack="false" defer></script>
      </div></div></div><script> window.__INITIAL_STATE__= {"csrf":"gVonqOLd-3jd68O8WHVD2jqYTYkQlZMq43xo","origin":"http:\u002F\u002Fcms-user.internal.csdn.net","isMobile":false,"cookie":"uuid_tt_dd=10_36703830070-1620275049416-714670;","ip":"218.197.153.159","test":"cms-user.internal.csdn.net-undefined","pageData":{"page":{"pageId":121,"title":"用户主页","keywords":"用户主页","description":"用户主页","ext":{"guide":"1"}},"template":{"templateId":75,"templateComponentName":"user-profile","title":"用户主页","floorList":[{"floorId":485,"floorComponentName":"floor-user-profile","title":"","description":"","indexOrder":1,"componentList":[{"componentName":"baseInfo","componentDataId":"user-profile","componentConfigData":{},"relationType":3},{"componentName":"versionSwitchTips","componentDataId":"blog-user-version-switch","componentConfigData":{},"relationType":3}]}]},"data":{"baseInfo":{"basicModule":{"owner":false,"enterprise":false},"blogModule":{"userName":"a389085918","level":0,"config":"\u003CConfig\u003E\u003CSHOWMODE\u003E0\u003C\u002FSHOWMODE\u003E\u003CNOTIFY\u003Enone\u003C\u002FNOTIFY\u003E\u003CPAGESIZE\u003E20\u003C\u002FPAGESIZE\u003E\u003CCODESTYLE\u003E\u003C\u002FCODESTYLE\u003E\u003C\u002FConfig\u003E","flag":0,"status":1,"viewCount":0,"blogId":5721875,"originalCount":0,"title":"optimistic striver的博客","point":0,"skinId":8,"skin":"skin-yellow","commentCount":0,"rank":0,"diggCount":0,"subTitle":"记录，分享，增进","repostCount":0,"translatedCount":0,"openReward":1,"rewardDescription":"","codeStyle":"","customCss":"","visitedTimes":0,"createdTime":"2016-09-21T02:22:10.000+0000"},"seoModule":{"title":"optimistic striver的博客_a389085918_CSDN博客-FPGA,经济领域博主","description":"a389085918擅长FPGA,经济,等方面的知识,a389085918关注FPGA开发领域.","keywords":null,"landing":null,"jsonId":null},"userModule":{"avatar":"https:\u002F\u002Fprofile.csdnimg.cn\u002F8\u002F5\u002F9\u002F1_a389085918","username":"a389085918","nickname":"a389085918","vip":false,"follow":false,"blogUrl":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918","imUrl":"https:\u002F\u002Fim.csdn.net\u002Fim\u002Fmain.html?userName=a389085918","hasPersonal":false,"hasCompany":false,"hasEducation":false,"hasEmployee":false,"level":4,"levelIcon":"https:\u002F\u002Fcsdnimg.cn\u002Fidentity\u002Fblog4.png","introduction":"","school":null,"company":null,"registrationTime":"2010-04-29","codeAge":{"icon":"https:\u002F\u002Fimg-home.csdnimg.cn\u002Fimages\u002F20210108035947.gif","background":"#EBCDFF","color":"#622BD0","desc":"码龄11年"},"gender":1,"defaultBackgroundImg":"https:\u002F\u002Fimg-home.csdnimg.cn\u002Fimages\u002F20210120054229.jpg","hasShowcase":false},"companyModule":null,"achievementModule":{"originalCount":"8","viewCount":"79,439","rank":"118,482","fansCount":"48","achievementList":[{"icon":"https:\u002F\u002Fimg-home.csdnimg.cn\u002Fimages\u002F20210114022819.png","template":"获得###次点赞","variable":"43","url":null},{"icon":"https:\u002F\u002Fimg-home.csdnimg.cn\u002Fimages\u002F20210114022831.png","template":"内容获得###次评论","variable":"6","url":null},{"icon":"https:\u002F\u002Fimg-home.csdnimg.cn\u002Fimages\u002F20210114022828.png","template":"获得###次收藏","variable":"211","url":null}],"rankList":[]},"medalModule":[{"name":"持之以恒","medalId":304,"description":"授予每个自然月内发布4篇或4篇以上原创或翻译IT博文的用户。不积跬步无以至千里，不积小流无以成江海，程序人生的精彩需要坚持不懈地积累！","imageUrl":"https:\u002F\u002Fcsdnimg.cn\u002Fmedal\u002Fchizhiyiheng@240.png","sourceUrl":"https:\u002F\u002Feditor.csdn.net\u002Fmd\u002F","whetherHave":true}],"interestModule":[{"id":11,"name":"硬件开发","select":true,"together":false,"tags":[{"id":135,"name":"FPGA开发","select":true,"together":false,"tags":null}]}],"columnModule":[{"id":7587137,"app_id":1561979372,"username":"a389085918","alias":"","title":"FPGA","desc":"","img_url":"https:\u002F\u002Fimg-blog.csdnimg.cn\u002F20190918140037908.png?x-oss-process=image\u002Fresize,m_fixed,h_64,w_64","channel_id":0,"sum":14,"sort":7587137,"is_show":1,"status":1,"is_free":0,"is_delete":2,"status_count":"{\"1\":14,\"64\":1}","created_at":"2019-08-26T04:20:07+08:00","updated_at":"2019-11-22T17:55:40+08:00","edit_title":"FPGA","second":false,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Fcategory_7587137.html"},{"id":7657924,"app_id":1561979372,"username":"a389085918","alias":"","title":"经济","desc":"","img_url":"https:\u002F\u002Fimg-blog.csdnimg.cn\u002F20190918140012416.png?x-oss-process=image\u002Fresize,m_fixed,h_64,w_64","channel_id":0,"sum":1,"sort":7657924,"is_show":1,"status":1,"is_free":0,"is_delete":2,"status_count":"{\"1\":1}","created_at":"2019-08-26T04:20:07+08:00","updated_at":"2019-11-22T18:35:12+08:00","edit_title":"经济","second":false,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Fcategory_7657924.html"}],"customModule":null,"latelyList":[{"type":"blog","formatTime":"3 年前","title":"IC低功耗设计","description":"IC低功耗设计微 [1]  处理器的低功耗设计技术，首先必须了解它的功耗来源。其中时钟单元(Clock)功耗最高，因为时钟单元有时钟发生器、时钟驱动、时钟树和钟控单元的时钟负载；数据通路(Datapath)是仅次于时钟单元的部分，其功耗主要来自运算单元、总线和寄存器堆。除了上述两部分，还有存储单元(Memory)，控制部分和输入\u002F输出(Control，I\u002FO)。存储单元的功耗与容量相关。CMOS电...","hasOriginal":false,"diggCount":0,"commentCount":0,"postTime":1527044878000,"createTime":1527044878000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F80416468","articleType":2,"viewCount":1554,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"一文看懂财务数据的分析方法","description":"转载自:https:\u002F\u002Fzhuanlan.zhihu.com\u002Fp\u002F36731274?utm_medium=social&amp;amp;utm_source=qq?utm_medium=social&amp;amp;utm_source=qq在企业经营数据分析中，财务数据是不可或缺的组成部分。而财务数据中通常以资产负债表、利润表、现金流量表三张表为最基本也是最重要的数据表。今天主要跟大家分享一些在企业财务数据相关...","hasOriginal":false,"diggCount":4,"commentCount":0,"postTime":1526032285000,"createTime":1526032285000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F80284812","articleType":2,"viewCount":6548,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"STA静态时序分析\u002FFormality形式化验证","description":"转载自http:\u002F\u002Fblog.sina.com.cn\u002Fs\u002Fblog_a55a710c0102vcwm.html1.    静态时序分析STA对于仿真而言，电路的逻辑功能的正确性可以由RTL或者门级的功能仿真来保证；其次，电路的时序是否满足，通过STA（静态时序分析）得到。两种验证手段相辅相成，确保验证工作高效、可靠地完成。时序分析的主要作用是查看FPGA内部逻辑和布线的延时，确保其是否满足设计者的...","hasOriginal":false,"diggCount":1,"commentCount":0,"postTime":1524636557000,"createTime":1524636557000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F80078519","articleType":2,"viewCount":4676,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"cdc(clock domain crossing)","description":"1.    CDCMentor 0-in tools has reported three types CDC problems asbelow:·        No sync between two clock domains·        Async reset no sync·        Combo logic before synchronizer·        Reconver...","hasOriginal":true,"diggCount":1,"commentCount":1,"postTime":1524636114000,"createTime":1524636114000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79963911","articleType":1,"viewCount":5125,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"CMSIS-RTOS RTX实时操作系统介绍","description":"转载 http:\u002F\u002Fwww.cnblogs.com\u002Fhoral\u002Fp\u002F7841148.html一.序言 本资料是Trevor Martin编写的《The Designers Guide to the Cortex-M Processor Family》的摘要，并得到Elsevier的再版许可。查询更多细节，请到本资料尾部进阶章节。本资料着力于介绍RTX，RTX可运行在基于Cort","hasOriginal":false,"diggCount":16,"commentCount":5,"postTime":1524205863000,"createTime":1524205863000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F80016119","articleType":2,"viewCount":14728,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"科普：ARM的授权方式","description":"版权声明：本文为博主原创文章，转载请注明出处 https:\u002F\u002Fblog.csdn.net\u002Fbaidu_35679960\u002Farticle\u002Fdetails\u002F78446917在和同学聊天的时候老是听到IP核这种称呼，不太清楚这个IP核应该怎么理解，是A53、A72这种东西吗？今天专门调研了一下。IP核是具有知识产权的、功能具体、接口规范的可以在多个集成电路中重复使用的功能模块，是实现系统芯片的基本构件。...","hasOriginal":false,"diggCount":7,"commentCount":0,"postTime":1523945160000,"createTime":1523945160000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79974003","articleType":2,"viewCount":8045,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"FPGA时钟之gated-clk设计","description":"Gated ClockASIC designs typically gate clocks to conserve power, with custom clock trees defined for each individual tree. The solution is to separate the gating from the clock inputs, and combine ind...","hasOriginal":true,"diggCount":0,"commentCount":0,"postTime":1523600824000,"createTime":1523600824000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79927877","articleType":1,"viewCount":2162,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"DC之Multiple-Clocks-Asynchronous","description":"跨时钟域（异步时钟）定义：CLKA,CLKB为异步时钟（无固定相位关系），在不同时钟域间需进行同步处理。无时钟的组合逻辑输出被时钟采样，如异步FLASH的Busy信号。注：一般的同源时钟分频得到的不同时钟，用create_generated_clock约束后，是有固定的相位关系的，此情况可不属于异步时钟的范畴，可由设计决定timing问题。例如：需要单时钟读取外部RAM的设计时，需要在端口上面加上...","hasOriginal":false,"diggCount":0,"commentCount":0,"postTime":1523591205000,"createTime":1523591205000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79926670","articleType":2,"viewCount":221,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"DC之Multiple clocks-Synchronous","description":"实例：同步时钟设计同源时钟分频得到不同时钟频率的时钟。（图中CLKA,CLKB,CLKC是由同一时钟经DCM分频得到generated clk，时钟之间有固定的相位关系，此时的设计，如果需要保证一定的设计要求时，不能加set_false_path,需要DC去约束相应的路径）Input Delay当信号的时钟未输入时，可以通过设置virtual clocks解决输入输出偏移参考时钟的问题。指明IN1...","hasOriginal":false,"diggCount":0,"commentCount":0,"postTime":1523591021000,"createTime":1523591021000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79926326","articleType":2,"viewCount":264,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"DC之multi-cycle path","description":"","hasOriginal":false,"diggCount":1,"commentCount":0,"postTime":1523590104000,"createTime":1523590104000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79926288","articleType":2,"viewCount":629,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"Design Complier流程","description":"                              该基本综合流程包含下列步骤：(1)    发展HDL文件输入Design Compiler的设计文件通常都是用诸如VHDL和Verilog HDL等硬件描述语言编写。这些设计描述必须小心地编写以获得可能的最好的综合结果。在编写HDL代码时，你需要考虑设计数据的管理、设计划分和HDL编码风格。划分和编码风格直接影响综合和优化过程。     ...","hasOriginal":true,"diggCount":1,"commentCount":0,"postTime":1523589353000,"createTime":1523589353000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79925847","articleType":1,"viewCount":1341,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"VCS编译选项","description":"VCS对verilog模型进行仿真包括两个步骤：1. 编译verilog文件成为一个可执行的二进制文件命令为：vcs source_files2. 运行该可执行文件：.\u002Fsimv类似于NC, 也有单命令行的方式：vcs source_files -R （-R 命令表示, 编译后立即执行）。vcs常用的命令选项如下：-debug_all 使用DVE 或者 ucli 调试模式，必须加参数-debug或...","hasOriginal":true,"diggCount":0,"commentCount":0,"postTime":1523588593000,"createTime":1523588593000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79925271","articleType":1,"viewCount":6201,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"$strobe\u002F$display\u002F$monitor","description":"verilog使用$display,$strobe系统任务来打印log。用$display()系统任务来显示当前变量的值。用$strobe()系统任务来显示用非阻塞赋值的变量值。用$monitor()监控和输出参数列表中的表达式或变量值。$display,$strobe()$monitor()当启动一个带有一个或多个参数的$monitor任务时，仿真器则建立一个处理机制，使得每当参数列表中变量或表...","hasOriginal":true,"diggCount":1,"commentCount":0,"postTime":1523586327000,"createTime":1523586327000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79924564","articleType":1,"viewCount":2828,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"begin-end\u002Ffork-join","description":"Begin-end顺序执行[例3]：parameterd=50; \u002F\u002F声明d是一个参数reg [7:0] r; \u002F\u002F声明r是一个8位的寄存器变量begin \u002F\u002F由一系列延迟产生的波形#d r = 'h35;#d r = 'hE2;#d r = 'h00;#d r = 'hF7;#d -&amp;gt; end_wave; \u002F\u002F触发事件end_waveEnd块内的语句是按顺序执行的，即只有上面一条语句执行完...","hasOriginal":true,"diggCount":0,"commentCount":0,"postTime":1523585520000,"createTime":1523585520000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79924162","articleType":1,"viewCount":1591,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"D触发器和锁存器","description":"时序逻辑的一般设计规则是：在绝大多数设计中避免产生latch(锁存器)。它会让您设计的时序完蛋，并且它的隐蔽性很强，非老手不能查出。latch最大的危害在于不能过滤毛刺。这对于下一级电路是极其危险的。所以，只要能用D触发器的地方，就不用latch。钟控D触发器其实就是D锁存器，边沿D触发器才是真正的D触发器，钟控D触发器在使能情况下输出随输入变化，边沿触发器只有在边沿跳变的情况下输出才变化。两个锁...","hasOriginal":true,"diggCount":5,"commentCount":0,"postTime":1523584960000,"createTime":1523584960000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79923406","articleType":1,"viewCount":14118,"rtype":"article"},{"type":"blog","formatTime":"3 年前","title":"verilog中有符号数表示方法","description":"常量表示：  Verilog中表示有符号的二进制表示时，是其补码数值。例$signed(2'b1111_1111)即表示十进制-1.有符号数的表示方法有两种:在变量定义时,用signed定义,例如reg signed [7:0] a.使用$signed()作强制类型转换,例如$signed(a).Verilog会自动进行符号的扩展。有号数与无号数的混合计算：不要在同一个verilog叙述中进行有号...","hasOriginal":true,"diggCount":6,"commentCount":0,"postTime":1523528275000,"createTime":1523528275000,"url":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918\u002Farticle\u002Fdetails\u002F79915685","articleType":1,"viewCount":8051,"rtype":"article"},{"type":"download","formatTime":"6 年前","title":"基于LabVIEW的数据采集系统.pdf","description":"基于LabVIEW的数据采集系统.pdf","fileType":"pdf","createTime":1435197011000,"url":"http:\u002F\u002Fdownload.csdn.net\u002Fdownload\u002Fa389085918\u002F8836831","rtype":"file"},{"type":"download","formatTime":"6 年前","title":"LabVIEW进阶培训（结构和函数）.pdf","description":"LabVIEW进阶培训（结构和函数）.pdf","fileType":"pdf","createTime":1435196947000,"url":"https:\u002F\u002Fdownload.csdn.net\u002Fdownload\u002Fa389085918\u002F8836829","rtype":"file"},{"type":"download","formatTime":"6 年前","title":"LabVIEW初级培训（入门与基础.pdf","description":"LabVIEW初级培训（入门与基础.pdf","fileType":"pdf","createTime":1435196681000,"url":"https:\u002F\u002Fdownload.csdn.net\u002Fdownload\u002Fa389085918\u002F8836807","rtype":"file"}]},"versionSwitchTips":[{"itemType":"","description":"1. 新版持续迭代中，用以满足大家的需求和体验；\n2. 若对新版有想法或建议，欢迎随时进行反馈！","title":"您即将切换至旧版个人主页","url":"","images":[""],"ext":{}}]}},"CFG":{"ALIPLAYER_VERSION":"v4","ALIPLAYER_H5_VERSION":"mobile_v1","ENV":"prod","ROOT_URL":"https:\u002F\u002Fcms-mall.csdn.net\u002F","VUE_APP_API_URL_SERVER":"http:\u002F\u002Fcms-community-api.internal.csdn.net\u002F","VUE_APP_API_URL":"https:\u002F\u002Fcms-api.csdn.net\u002F","LOGIN_URL":"https:\u002F\u002Fpassport.csdn.net\u002Faccount\u002Flogin","VUE_APP_COMMUNITY_API_URL":"https:\u002F\u002Fcommunity-api.csdn.net\u002F","VUE_APP_CCLOUD_API_URL":"http:\u002F\u002Fcommunity-cloud-api.csdn.net\u002F","VUE_APP_COMMUNITY_ASK_API_URL":"https:\u002F\u002Fmp-ask.csdn.net\u002F","VUE_APP_ME_URL":"https:\u002F\u002Fme.csdn.net\u002F","SENTRY_URL":"https:\u002F\u002Fecf38ba949474cb891ff04c224d990dd@sentry.csdn.net\u002F20","VUE_USER_PROFILE":"https:\u002F\u002Fblog.csdn.net\u002F","VUE_MINI_SHOP":"https:\u002F\u002Fmall.csdn.net\u002F","APPKEY":"203871969","APPSECRET":"UZCZUodD1gRrgGldZlsi7bd1XcXXlrft"},"queries":{"pageId":[],"domain":["blog.csdn.net\u002Fuser"],"username":["a389085918"],"hostname":["blog.csdn.net"],"size":100},"basePath":"cms-user.internal.csdn.net\u002Fuser\u002Fa389085918","canonical":"https:\u002F\u002Fblog.csdn.net\u002Fa389085918","active":0,"navBarFixed":false};</script><script type="text/javascript" src="https://csdnimg.cn/release/cmsfe/public/js/runtime.5aafb0f2.js"></script><script type="text/javascript" src="https://csdnimg.cn/release/cmsfe/public/js/chunk/common.2750a17e.js"></script><script type="text/javascript" src="https://csdnimg.cn/release/cmsfe/public/js/chunk/tpl/user-profile/index.979092ae.js"></script></body> <!----> <!----> <!----> <!----> <!----> <!----> <!----> <!----> <!----> 
        <script>
          window.csdn.sideToolbar = {
            options: {
              contentEl: document.getElementsByClassName("user-profile-body-right")[0]
            }
          };
        </script>
       
         <script src="https://g.csdnimg.cn/side-toolbar/3.0/side-toolbar.js" ></script>
       
         <script src="https://g.csdnimg.cn/common/csdn-toolbar/csdn-toolbar.js"></script>
       <!----> <!----> <!----> <!----> 
        <script src="https://g.csdnimg.cn/user-medal/1.0.6/user-medal.js"></script>
      </html>