#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Jun 22 10:58:30 2017
# Process ID: 27403
# Current directory: /home/wesleyguo/github/vivado/vivado
# Command line: vivado
# Log file: /home/wesleyguo/github/vivado/vivado/vivado.log
# Journal file: /home/wesleyguo/github/vivado/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.xpr
open_hw
connect_hw_server -url 192.168.0.44:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
open_hw_target {192.168.0.44:3121/xilinx_tcf/Xilinx/00001894580501}
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/jtag_axi_wrapper.bit} [lindex [get_hw_devices xc7z045_1] 0]
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z045_1] 0]
current_hw_device [lindex [get_hw_devices xc7z045_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/system_ila/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/system_ila_0/inst/ila_lib"}]]
create_hw_axi_txn rd_txn_ram [get_hw_axis hw_axi_1] -address 0x76020004 -len 6  -type read -force
create_hw_axi_txn wr_txn_ram [get_hw_axis hw_axi_1] -address 0x76020000 -data 0x0123012411111111 -len 2 -type write -force
run_hw_axi wr_txn_ram
run_hw_axi rd_txn_ram
run_hw_axi rd_txn_ram
create_hw_axi_txn rd_txn_ram [get_hw_axis hw_axi_1] -address 0x76020004 -len 6  -type read -force
create_hw_axi_txn wr_txn_ram [get_hw_axis hw_axi_1] -address 0x76020000 -data 0x0123012411111111 -len 2 -type write -force
run_hw_axi wr_txn_ram
run_hw_axi rd_txn_ram
run_hw_axi rd_txn_ram
open_bd_design {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/axi_bram_ctrl_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
set_property location {2679 -19} [get_bd_intf_ports FIXED_IO]
save_bd_design
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {450.0} CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 1.8V} CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M8 DA-107} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} CONFIG.PCW_QSPI_GRP_SS1_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_IO {MIO 14} CONFIG.PCW_SD0_GRP_WP_ENABLE {1} CONFIG.PCW_SD0_GRP_WP_IO {MIO 15} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SS1_ENABLE {1} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SS1_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
set_property offset 0x75000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x75000000 [get_bd_addr_segs {jtag_axi_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
validate_bd_design
validate_bd_design
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M02_AXI]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M03_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_chip2chip_0/s_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_chip2chip_1/s_axi]
endgroup
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_1_AXI] [get_bd_intf_pins axi_chip2chip_0/s_axi]
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/axi_bram_ctrl_0/S_AXI" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
save_bd_design
set_property location {-224 432} [get_bd_intf_ports GT_SERIAL_RX_1]
set_property location {-220 165} [get_bd_intf_ports INIT_DIFF_CLK]
save_bd_design
set_property location {2 334 -9} [get_bd_cells processing_system7_0]
set_property location {0.5 64 -5} [get_bd_cells processing_system7_0]
validate_bd_design
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_1
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/IIC_1] [get_bd_intf_ports IIC_1]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_0
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/IIC_0] [get_bd_intf_ports IIC_0]
endgroup
validate_bd_design
validate_bd_design -force
save_bd_design
reset_run jtag_axi_xbar_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property IOSTANDARD lvcmos18 [get_ports [list iic_0_scl_io iic_0_sda_io]]
set_property IOSTANDARD lvcmos18 [get_ports [list iic_1_scl_io iic_1_sda_io]]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
close_design
connect_hw_server -url 192.168.0.44:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z045_1] 0]
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/jtag_axi_wrapper.bit} [lindex [get_hw_devices xc7z045_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z045_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/system_ila/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/system_ila_0/inst/ila_lib"}]]
disconnect_hw_server 192.168.0.44:3121
connect_hw_server -url 192.168.0.44:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
open_hw_target {192.168.0.44:3121/xilinx_tcf/Xilinx/00001894580501}
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/jtag_axi_wrapper.bit} [lindex [get_hw_devices xc7z045_1] 0]
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z045_1] 0]
current_hw_device [lindex [get_hw_devices xc7z045_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z045_1] 0]
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/jtag_axi_wrapper.bit} [lindex [get_hw_devices xc7z045_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z045_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/system_ila/inst/ila_lib"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/system_ila_0/inst/ila_lib"}]]
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/chip2chip_jtagaxi_ok/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z045_1] 0]
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/chip2chip_jtagaxi_ok/jtag_c2c/jtag_c2c/jtag_c2c.runs/impl_1/jtag_axi_wrapper.bit} [lindex [get_hw_devices xc7z045_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z045_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
set_property OUTPUT_VALUE 1 [get_hw_probes jtag_axi_i/vio_0/probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/vio_0"}]]
commit_hw_vio [get_hw_probes {jtag_axi_i/vio_0/probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes jtag_axi_i/vio_0/probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/vio_0"}]]
commit_hw_vio [get_hw_probes {jtag_axi_i/vio_0/probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"jtag_axi_i/vio_0"}]]
open_bd_design {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd}
open_run impl_1
open_bd_design {/home/wesleyguo/github/vivado/vivado/jtag_c2c/jtag_c2c/jtag_c2c.srcs/sources_1/bd/jtag_axi/jtag_axi.bd}
startgroup
endgroup
disconnect_hw_server 192.168.0.44:3121
connect_hw_server -url 192.168.0.44:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
