{"Source Block": ["oh/xilibs/hdl/fifo_async_104x16.v@47:61@HdlStmProcess", "   \n   assign wr_vec[DW/8-1:0] = {(DW/8){wr_en}};\n\n\n   //Valid data at output\n   always @ (posedge rd_clk or posedge rd_rst)\n     if(rd_rst)\n       valid <=1'b0;\n     else\n       valid <= rd_en;\n   \n   memory_dp #(.DW(DW),.AW(AW)) memory_dp (\n\t\t\t\t\t   // Outputs\n\t\t\t\t\t   .rd_data\t(dout[DW-1:0]),\n\t\t\t\t\t   // Inputs\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[52, "   always @ (posedge rd_clk or posedge rd_rst)\n"], [53, "     if(rd_rst)\n"], [54, "       valid <=1'b0;\n"], [55, "     else\n"], [56, "       valid <= rd_en;\n"]], "Add": []}}