# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:04:30 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:04:33 on Apr 29,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -novopt tb 
# Start time: 01:04:33 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# End time: 01:04:37 on Apr 29,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -novopt tb "+testname="test_full_error"" 
# Start time: 01:04:37 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading work.tb
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 55 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:05:13 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:05:13 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:05:14 on Apr 29,2023, Elapsed time: 0:00:37
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname="test_full_error"" 
# Start time: 01:05:14 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 55 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:05:51 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:05:51 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:05:52 on Apr 29,2023, Elapsed time: 0:00:38
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_full_error" 
# Start time: 01:05:52 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 245 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:06:40 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:06:40 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:06:43 on Apr 29,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_full_error" 
# Start time: 01:06:43 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 245 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:07:43 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:07:43 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:07:43 on Apr 29,2023, Elapsed time: 0:01:00
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_full_error" 
# Start time: 01:07:43 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 245 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:09:30 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:09:30 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:09:30 on Apr 29,2023, Elapsed time: 0:01:47
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty_error" 
# Start time: 01:09:30 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 425 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
# Causality operation skipped due to absence of debug database file
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:12:35 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:12:35 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:12:36 on Apr 29,2023, Elapsed time: 0:03:06
# Errors: 0, Warnings: 4
# vsim -novopt tb "+testname=test_full_error" 
# Start time: 01:12:36 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 245 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:15:09 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:15:09 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:15:10 on Apr 29,2023, Elapsed time: 0:02:34
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty_error" 
# Start time: 01:15:10 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 425 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
# Can't move the Now cursor.
# Can't move the Now cursor.
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:21:11 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:21:11 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:21:12 on Apr 29,2023, Elapsed time: 0:06:02
# Errors: 2, Warnings: 3
# vsim -novopt tb "+testname=test_empty_error" 
# Start time: 01:21:12 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 425 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:30:45 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:30:45 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:30:45 on Apr 29,2023, Elapsed time: 0:09:33
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty" 
# Start time: 01:30:46 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 415 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:33:42 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:33:42 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:33:44 on Apr 29,2023, Elapsed time: 0:02:58
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty" 
# Start time: 01:33:44 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 395 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:34:32 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:34:32 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:34:33 on Apr 29,2023, Elapsed time: 0:00:49
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty" 
# Start time: 01:34:33 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 395 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:37:37 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:37:37 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:37:38 on Apr 29,2023, Elapsed time: 0:03:05
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty" 
# Start time: 01:37:38 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 395 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:38:20 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:38:20 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:38:21 on Apr 29,2023, Elapsed time: 0:00:43
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty" 
# Start time: 01:38:21 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 395 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:41:15 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:41:15 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:41:15 on Apr 29,2023, Elapsed time: 0:02:54
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty" 
# Start time: 01:41:15 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 395 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:41:49 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:41:49 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:41:50 on Apr 29,2023, Elapsed time: 0:00:35
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty" 
# Start time: 01:41:50 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 395 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:44:16 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:44:16 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:44:18 on Apr 29,2023, Elapsed time: 0:02:28
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty" 
# Start time: 01:44:18 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 395 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:46:23 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# ** Error: (vlog-13069) tb_sync_fifo.v(59): near "endcase": syntax error, unexpected endcase.
# End time: 01:46:23 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./../run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog tb_sync_fifo.v"
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:46:50 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:46:50 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:46:51 on Apr 29,2023, Elapsed time: 0:02:33
# Errors: 4, Warnings: 3
# vsim -novopt tb 
# Start time: 01:46:51 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(68): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(62)
#    Time: 395 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 62
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:48:35 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:48:35 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:48:36 on Apr 29,2023, Elapsed time: 0:01:45
# Errors: 0, Warnings: 2
# vsim -novopt tb 
# Start time: 01:48:36 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(68): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(62)
#    Time: 395 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 62
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:49:00 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:49:00 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:49:03 on Apr 29,2023, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
# vsim -novopt tb 
# Start time: 01:49:03 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 55 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:49:40 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:49:40 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:49:41 on Apr 29,2023, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
# vsim -novopt tb "+testname=test_empty" 
# Start time: 01:49:41 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 395 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 01:54:18 on Apr 29,2023
# vlog -reportprogress 300 tb_sync_fifo.v 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 01:54:18 on Apr 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:54:19 on Apr 29,2023, Elapsed time: 0:04:38
# Errors: 0, Warnings: 3
# vsim -novopt tb "+testname=test_empty_error" 
# Start time: 01:54:19 on Apr 29,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/30_Synchronous_FIFO/work.fifo
# Loading work.fifo
# ** Warning: (vsim-PLI-3691) tb_sync_fifo.v(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /tb File: tb_sync_fifo.v
# ** Warning: (vsim-PLI-3826) tb_sync_fifo.v(64): $dumpfile : This task should be called prior to the $dumpvars
# task.  The $dumpfile task will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb
# ** Note: $finish    : tb_sync_fifo.v(58)
#    Time: 405 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb_sync_fifo.v line 58
# End time: 01:55:12 on Apr 29,2023, Elapsed time: 0:00:53
# Errors: 0, Warnings: 3
