$date
	Sun Oct 23 03:40:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#34515
b1010 !
1"
#34518
b1010 &
b1010 %
1$
#34519
0"
#34522
b101 &
b101 %
#34526
b10000 &
b10000 %
#34530
b1000 &
b1000 %
#34534
b100 &
b100 %
#34538
b10 &
b10 %
#34542
b1 &
1#
b1 %
#34546
b0 &
b0 %
0#
0$
#1115051
b1100 !
1"
#1115054
b1100 &
b1100 %
1$
#1115055
0"
#1115058
b110 &
b110 %
#1115062
b11 &
b11 %
#1115066
b1010 &
b1010 %
#1115070
b101 &
b101 %
#1115074
b10000 &
b10000 %
#1115078
b1000 &
b1000 %
#1115082
b100 &
b100 %
#1115086
b10 &
b10 %
#1115090
b1 &
b1 %
1#
#1115094
b0 &
0#
b0 %
0$
#2053177
b11100 !
1"
#2053178
b11100 &
b11100 %
1$
#2053179
0"
#2053182
b1110 &
b1110 %
#2053186
b111 &
b111 %
#2053190
b10110 &
b10110 %
#2053194
b1011 &
b1011 %
#2053198
b100010 &
b100010 %
#2053202
b10001 &
b10001 %
#2053206
b110100 &
b110100 %
#2053210
b11010 &
b11010 %
#2053214
b1101 &
b1101 %
#2053218
b101000 &
b101000 %
#2053222
b10100 &
b10100 %
#2053226
b1010 &
b1010 %
#2053230
b101 &
b101 %
#2053234
b10000 &
b10000 %
#2053238
b1000 &
b1000 %
#2053242
b100 &
b100 %
#2053246
b10 &
b10 %
#2053250
b1 &
b1 %
1#
#2053254
b0 &
0#
b0 %
0$
#4500012
