# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
# File: C:\Users\pmkenned\Documents\18-545\Project\t32\t_minus_32_days.csv
# Generated on: Mon Nov 05 17:54:46 2012

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
HS,Output,PIN_G13,8,B8_N0,,,,,
LEDG[8],Output,,,,,,,,
LEDG[7],Output,,,,,,,,
LEDG[6],Output,,,,,,,,
LEDG[5],Output,,,,,,,,
LEDG[4],Output,,,,,,,,
LEDG[3],Output,,,,,,,,
LEDG[2],Output,,,,,,,,
LEDG[1],Output,,,,,,,,
LEDG[0],Output,,,,,,,,
LEDR[17],Output,,,,,,,,
LEDR[16],Output,,,,,,,,
LEDR[15],Output,,,,,,,,
LEDR[14],Output,,,,,,,,
LEDR[13],Output,,,,,,,,
LEDR[12],Output,,,,,,,,
LEDR[11],Output,,,,,,,,
LEDR[10],Output,PIN_J15,7,B7_N2,,,,,
LEDR[9],Output,PIN_G17,7,B7_N1,,,,,
LEDR[8],Output,PIN_J17,7,B7_N2,,,,,
LEDR[7],Output,PIN_H19,7,B7_N2,,,,,
LEDR[6],Output,PIN_J19,7,B7_N2,,,,,
LEDR[5],Output,PIN_E18,7,B7_N1,,,,,
LEDR[4],Output,PIN_F18,7,B7_N1,,,,,
LEDR[3],Output,PIN_F21,7,B7_N0,,,,,
LEDR[2],Output,PIN_E19,7,B7_N0,,,,,
LEDR[1],Output,PIN_F19,7,B7_N0,,,,,
LEDR[0],Output,PIN_G19,7,B7_N2,,,,,
PS2_CLK,Bidir,PIN_G6,1,B1_N0,,,,,
PS2_DAT,Bidir,PIN_H5,1,B1_N1,,,,,
VGA_RGB[23],Output,PIN_H10,8,B8_N1,,,,,
VGA_RGB[22],Output,PIN_H8,8,B8_N2,,,,,
VGA_RGB[21],Output,PIN_J12,8,B8_N0,,,,,
VGA_RGB[20],Output,PIN_G10,8,B8_N1,,,,,
VGA_RGB[19],Output,PIN_F12,8,B8_N1,,,,,
VGA_RGB[18],Output,PIN_D10,8,B8_N1,,,,,
VGA_RGB[17],Output,PIN_E11,8,B8_N1,,,,,
VGA_RGB[16],Output,PIN_E12,8,B8_N1,,,,,
VGA_RGB[15],Output,PIN_C9,8,B8_N1,,,,,
VGA_RGB[14],Output,PIN_F10,8,B8_N1,,,,,
VGA_RGB[13],Output,PIN_B8,8,B8_N1,,,,,
VGA_RGB[12],Output,PIN_C8,8,B8_N1,,,,,
VGA_RGB[11],Output,PIN_H12,8,B8_N1,,,,,
VGA_RGB[10],Output,PIN_F8,8,B8_N2,,,,,
VGA_RGB[9],Output,PIN_G11,8,B8_N1,,,,,
VGA_RGB[8],Output,PIN_G8,8,B8_N2,,,,,
VGA_RGB[7],Output,PIN_D12,8,B8_N0,,,,,
VGA_RGB[6],Output,PIN_D11,8,B8_N1,,,,,
VGA_RGB[5],Output,PIN_C12,8,B8_N0,,,,,
VGA_RGB[4],Output,PIN_A11,8,B8_N0,,,,,
VGA_RGB[3],Output,PIN_B11,8,B8_N0,,,,,
VGA_RGB[2],Output,PIN_C11,8,B8_N1,,,,,
VGA_RGB[1],Output,PIN_A10,8,B8_N0,,,,,
VGA_RGB[0],Output,PIN_B10,8,B8_N0,,,,,
VGA_blank,Output,PIN_F11,8,B8_N1,,,,,
VGA_clk,Output,PIN_A12,8,B8_N0,,,,,
VS,Output,PIN_C13,8,B8_N0,,,,,
btns[3],Input,PIN_R24,5,B5_N0,,,,,
btns[2],Input,,,,,,,,
btns[1],Input,PIN_M21,6,B6_N1,,,,,
btns[0],Input,PIN_M23,6,B6_N2,,,,,
clk,Input,PIN_Y2,2,B2_N0,,,,,
dram_addr[12],Output,PIN_Y7,2,B2_N2,,,,,
dram_addr[11],Output,PIN_AA5,2,B2_N2,,,,,
dram_addr[10],Output,PIN_R5,2,B2_N0,,,,,
dram_addr[9],Output,PIN_Y6,2,B2_N2,,,,,
dram_addr[8],Output,PIN_Y5,2,B2_N2,,,,,
dram_addr[7],Output,PIN_AA7,2,B2_N2,,,,,
dram_addr[6],Output,PIN_W7,2,B2_N2,,,,,
dram_addr[5],Output,PIN_W8,2,B2_N2,,,,,
dram_addr[4],Output,PIN_V5,2,B2_N1,,,,,
dram_addr[3],Output,PIN_P1,1,B1_N2,,,,,
dram_addr[2],Output,PIN_U8,2,B2_N1,,,,,
dram_addr[1],Output,PIN_V8,2,B2_N1,,,,,
dram_addr[0],Output,PIN_R6,2,B2_N0,,,,,
dram_ba[1],Output,PIN_R4,2,B2_N0,,,,,
dram_ba[0],Output,PIN_U7,2,B2_N1,,,,,
dram_cas_n,Output,PIN_V7,2,B2_N1,,,,,
dram_cke,Output,PIN_AA6,2,B2_N2,,,,,
dram_clk,Output,PIN_AE5,3,B3_N2,,,,,
dram_cs_n,Output,PIN_T4,2,B2_N0,,,,,
dram_dq[31],Bidir,PIN_U1,2,B2_N0,,,,,
dram_dq[30],Bidir,PIN_U4,2,B2_N0,,,,,
dram_dq[29],Bidir,PIN_T3,2,B2_N0,,,,,
dram_dq[28],Bidir,PIN_R3,2,B2_N0,,,,,
dram_dq[27],Bidir,PIN_R2,2,B2_N0,,,,,
dram_dq[26],Bidir,PIN_R1,2,B2_N0,,,,,
dram_dq[25],Bidir,PIN_R7,2,B2_N0,,,,,
dram_dq[24],Bidir,PIN_U5,2,B2_N1,,,,,
dram_dq[23],Bidir,PIN_L7,1,B1_N2,,,,,
dram_dq[22],Bidir,PIN_M7,1,B1_N2,,,,,
dram_dq[21],Bidir,PIN_M4,1,B1_N1,,,,,
dram_dq[20],Bidir,PIN_N4,1,B1_N2,,,,,
dram_dq[19],Bidir,PIN_N3,1,B1_N2,,,,,
dram_dq[18],Bidir,PIN_P2,1,B1_N2,,,,,
dram_dq[17],Bidir,PIN_L8,1,B1_N2,,,,,
dram_dq[16],Bidir,PIN_M8,1,B1_N2,,,,,
dram_dq[15],Bidir,PIN_AC2,2,B2_N1,,,,,
dram_dq[14],Bidir,PIN_AB3,2,B2_N1,,,,,
dram_dq[13],Bidir,PIN_AC1,2,B2_N1,,,,,
dram_dq[12],Bidir,PIN_AB2,2,B2_N0,,,,,
dram_dq[11],Bidir,PIN_AA3,2,B2_N1,,,,,
dram_dq[10],Bidir,PIN_AB1,2,B2_N0,,,,,
dram_dq[9],Bidir,PIN_Y4,2,B2_N1,,,,,
dram_dq[8],Bidir,PIN_Y3,2,B2_N1,,,,,
dram_dq[7],Bidir,PIN_U3,2,B2_N0,,,,,
dram_dq[6],Bidir,PIN_V1,2,B2_N0,,,,,
dram_dq[5],Bidir,PIN_V2,2,B2_N0,,,,,
dram_dq[4],Bidir,PIN_V3,2,B2_N0,,,,,
dram_dq[3],Bidir,PIN_W1,2,B2_N1,,,,,
dram_dq[2],Bidir,PIN_V4,2,B2_N0,,,,,
dram_dq[1],Bidir,PIN_W2,2,B2_N0,,,,,
dram_dq[0],Bidir,PIN_W3,2,B2_N2,,,,,
dram_dqm[3],Output,PIN_N8,1,B1_N2,,,,,
dram_dqm[2],Output,PIN_K8,1,B1_N2,,,,,
dram_dqm[1],Output,PIN_W4,2,B2_N2,,,,,
dram_dqm[0],Output,PIN_U2,2,B2_N0,,,,,
dram_ras_n,Output,PIN_U6,2,B2_N1,,,,,
dram_we_n,Output,PIN_V6,2,B2_N1,,,,,
rts,Output,PIN_J13,8,B8_N0,,,,,
rx_pin,Input,PIN_G12,8,B8_N1,,,,,
sram_addr[19],Output,PIN_T8,2,B2_N1,,,,,
sram_addr[18],Output,PIN_AB8,3,B3_N2,,,,,
sram_addr[17],Output,PIN_AB9,3,B3_N2,,,,,
sram_addr[16],Output,PIN_AC11,3,B3_N0,,,,,
sram_addr[15],Output,PIN_AB11,3,B3_N1,,,,,
sram_addr[14],Output,PIN_AA4,2,B2_N1,,,,,
sram_addr[13],Output,PIN_AC3,2,B2_N1,,,,,
sram_addr[12],Output,PIN_AB4,2,B2_N2,,,,,
sram_addr[11],Output,PIN_AD3,2,B2_N1,,,,,
sram_addr[10],Output,PIN_AF2,2,B2_N2,,,,,
sram_addr[9],Output,PIN_T7,2,B2_N0,,,,,
sram_addr[8],Output,PIN_AF5,3,B3_N2,,,,,
sram_addr[7],Output,PIN_AC5,2,B2_N2,,,,,
sram_addr[6],Output,PIN_AB5,2,B2_N2,,,,,
sram_addr[5],Output,PIN_AE6,3,B3_N2,,,,,
sram_addr[4],Output,PIN_AB6,2,B2_N2,,,,,
sram_addr[3],Output,PIN_AC7,3,B3_N2,,,,,
sram_addr[2],Output,PIN_AE7,3,B3_N1,,,,,
sram_addr[1],Output,PIN_AD7,3,B3_N2,,,,,
sram_addr[0],Output,PIN_AB7,3,B3_N1,,,,,
sram_ce_b,Output,PIN_AF8,3,B3_N1,,,,,
sram_io[15],Bidir,PIN_AG3,3,B3_N2,,,,,
sram_io[14],Bidir,PIN_AF3,3,B3_N2,,,,,
sram_io[13],Bidir,PIN_AE4,3,B3_N2,,,,,
sram_io[12],Bidir,PIN_AE3,2,B2_N2,,,,,
sram_io[11],Bidir,PIN_AE1,2,B2_N1,,,,,
sram_io[10],Bidir,PIN_AE2,2,B2_N1,,,,,
sram_io[9],Bidir,PIN_AD2,2,B2_N1,,,,,
sram_io[8],Bidir,PIN_AD1,2,B2_N1,,,,,
sram_io[7],Bidir,PIN_AF7,3,B3_N1,,,,,
sram_io[6],Bidir,PIN_AH6,3,B3_N2,,,,,
sram_io[5],Bidir,PIN_AG6,3,B3_N2,,,,,
sram_io[4],Bidir,PIN_AF6,3,B3_N2,,,,,
sram_io[3],Bidir,PIN_AH4,3,B3_N2,,,,,
sram_io[2],Bidir,PIN_AG4,3,B3_N2,,,,,
sram_io[1],Bidir,PIN_AF4,3,B3_N2,,,,,
sram_io[0],Bidir,PIN_AH3,3,B3_N2,,,,,
sram_lb_b,Output,PIN_AD4,3,B3_N2,,,,,
sram_oe_b,Output,PIN_AD5,3,B3_N2,,,,,
sram_ub_b,Output,PIN_AC4,2,B2_N2,,,,,
sram_we_b,Output,PIN_AE8,3,B3_N1,,,,,
switches[17],Input,,,,,,,,
switches[16],Input,,,,,,,,
switches[15],Input,,,,,,,,
switches[14],Input,,,,,,,,
switches[13],Input,,,,,,,,
switches[12],Input,,,,,,,,
switches[11],Input,,,,,,,,
switches[10],Input,,,,,,,,
switches[9],Input,,,,,,,,
switches[8],Input,,,,,,,,
switches[7],Input,,,,,,,,
switches[6],Input,,,,,,,,
switches[5],Input,,,,,,,,
switches[4],Input,,,,,,,,
switches[3],Input,,,,,,,,
switches[2],Input,,,,,,,,
switches[1],Input,,,,,,,,
switches[0],Input,PIN_AB28,5,B5_N1,,,,,
tx,Output,PIN_G9,8,B8_N2,,,,,
