*******************************************************************

  Device    [DDRPHY_CPD]

  Author    [xiexin]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of DDRPHY_CPD // pragma PAP_ARC_COLOR="210:45:45"
{
    // The bounding box
    generate ( 12 # 12 );
    //
    // Poloygon declaration
    //
    shape
    [0, 0]  ->  [0, 12]
                        <
                            CPD_RSTN                @[ , 2],
                            CLK_IO_2X               @[ , 4],
                            CNTR_CLK                @[ , 6],
                            PPLL_SYSCLK             @[ , 8],
                            CPD_DONE                @[ ,10]
                        >    
            ->  [12, 12]            
            ->  [12, 0]
                        <
                            CPD_LOCK                @[ , 5],
                            CPD_UP_DNB              @[ , 7]                            
                        >
            ->  [0, 0] ;
              
}; // symbol logsym of DDRPHY_CPD

/*******************************************************************************

  Device    [DDRPHY_CPD]

  Author    [ ]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of DDRPHY_CPD // pragma PAP_ARC_COLOR="106:64:128"
{
    // The bounding box
    generate ( 100 # 220 );

    shape
    [ 0, 0 ]  ->  [ , 220 ]
              ->  [ 100,220]
              ->  [ , 0 ]
              ->  [ 0, ];


    "DDRPHY_CPD" @ [50,120];


}; // end of symbol fpsym of DDRPHY_CPD
