reconfigur comput rjwilmsi reconfigur comput digit electron reconfigur comput comput paradigm combin flexibl softwar high perform hardwar process veri flexibl high speed comput fabric fpga princip differ compar ordinari microprocessor abil substanti chang datapath addit control flow hand main differ custom hardwar asic possibl adapt hardwar dure runtim load circuit reconfigur fabric histori properti concept reconfigur comput ha exist sinc gerald estrin landmark paper propos concept comput standard processor array reconfigur hardwar main processor control behavior reconfigur hardwar tailor perform specif task imag process pattern match quickli dedic piec hardwar onc task wa hardwar adjust task thi result hybrid comput structur combin flexibl softwar speed hardwar unfortun thi idea wa ahead time electron technolog eighti nineti wa renaiss thi area mani propos reconfigur architectur develop industri academia matrix garp elix pact xpp silicon hive montium pleiad morphosi picoga design feasibl constant progress silicon technolog complex design implement chip commerci reconfigur comput algotronix wa complet wa commerci success wa promis xilinx inventor fieldprogramm gate array fpga bought technolog hire algotronix staff current system current number vendor commerci avail reconfigur comput aim high perform comput market includ cray sgi src comput inc reconfigur comput estrin hybrid comput microprocessor tradit cpu cluster comput coupl userprogramm fpga hybrid comput cray supercomput compani affili src comput acquir octigabay reconfigur comput platform cray market sgi sell rasc platform altix seri supercomput src comput inc ha develop famili reconfigur comput base implicitexplicit architectur map processor sgi fpga reconfigur accomplish tradit hardwar descript languag hdl gener directli electron design autom eda electron system level esl tool employ high level languag graphic tool starbridg viva base languag exampl handelc celoxica dimec nallatech impuls impuls acceler technolog mitrionc mitrion addit mitrion ha develop softwar acceler platform enabl softwar written singl assign languag compil execut fpgabas comput cray sgi mitrionc softwar languag mitrion virtual processor enabl softwar develop write execut applic fpgabas comput manner comput technolog graphic process unit gpu cellbas processor parallel process unit ppu multicor cpu tradit singlecor cpu cluster src ha develop cart compil exist highlevel languag fortran modif compil execut fpga microprocessor accord src literatur applic algorithm written highlevel languag fortran cart extract maximum parallel code gener pipelin hardwar logic instanti map gener requir interfac code manag movement data map coordin microprocessor logic map note src allow tradit hdl flow src system commun snap memori interfac andor option hibar switch commun subject project morpheu europ implement singl chip processor fpga dream picoga pact xpp matrix comparison system emerg field classif reconfigur architectur develop refin architectur develop unifi taxonomi ha howev sever recur paramet classifi system granular granular reconfigur logic defin size smallest function unit clb address map tool low granular finegrain impli greater flexibl implement algorithm hardwar howev penalti associ thi term increas power area delay greater quantiti rout requir comput finegrain architectur work bitlevel manipul level whilst coars grain process element rdpu better optimis standard data path applic drawback coars grain architectur tend lose utilis perform perform smaller comput granular provid exampl bit add bit wide function unit wast three bit thi problem solv coars grain array rdpa fpga chip coarsegrain architectur rdpa intend implement algorithm wordwidth data path rdpu function block optim larg comput typic compris word wide alu will perform oper quickli power effici smaller set function unit connect togeth interconnect thi connect wire shorter wire capacit henc faster lower power design potenti undesir consequ larger comput block size operand match algorithm ineffici utilis resourc result type applic advanc allow logic memori rout resourc tailor instanc kressarray xplorer enhanc perform devic whilst provid level flexibl futur adapt exampl thi domain specif array aim gain better perform term power area throughput gener finer grain fpga cousin reduc flexibl rate reconfigur configur reconfigur system happen deploy time execut phase dure execut typic reconfigur system bit stream program devic deploy time fine grain system natur requir greater configur time coarsegrain architectur element address program therefor coarsegrain architectur gain potenti lower energi requir inform transfer utilis intuit slower rate reconfigur smaller energi consumpt associ energi cost reconfigur amortis longer period time partial reconfigur aim allow devic reprogram anoth perform activ comput partial reconfigur allow smaller reconfigur bit stream thu wast energi transmit redund inform bit stream compress bit stream possibl care analysi carri insur energi save smaller bit stream outweigh comput decompress data host coupl reconfigur array process acceler attach host processor level coupl determin type data transfer latenc power throughput overhead involv utilis reconfigur logic intuit design peripher bu provid coprocessor arrang reconfigur array howev implement reconfigur fabric closer processor implement data path utilis processor regist job host processor perform control function configur logic schedul data provid extern interfac routinginterconnect flexibl reconfigur devic mainli rout interconnect style interconnect popular fpga vendor xilinx altera island style layout block arrang array vertic horizont rout layout inadequ rout suffer poor flexibl resourc utilis therefor provid limit perform interconnect provid thi requir transistor necessari thu silicon area longer wire power consumpt tool flow gener tool configur comput system split cad tool reconfigur array compil tool cpu frontend compil integr tool will gener structur hardwar represent input hardwar design flow hardwar design flow reconfigur architectur classifi approach adopt three main stage design process technolog map placement algorithm rout algorithm softwar framework differ level program languag type reconfigur comput microcod processor microcod store ram eeprom changeabl reboot fli thi amd seri bit slice processor reboot fpga fli dataflow processor implement reconfigur comput compar variou implement algorithm runtim energi tool allow compil piec code cpu soft processor compil directli fpga http wwwfpgajournalcomarticlesimpulsechtm reconfigur comput paradigm shift hartenstein anti machin tabl nick tredennick paradigm classif scheme earli histor comput program sourc resourc algorithm von neumann comput program sourc resourc algorithm variabl softwar instruct stream reconfigur comput system program sourc resourc variabl configwar configur algorithm variabl flowwar data stream comput scientist reiner hartenstein describ reconfigur comput term anti machin accord repres fundament paradigm shift convent von neumann machin hartenstein describ reconfigur comput paradox softwar configwar migrat softwar fpga migrat result report speedup factor order magnitud well reduct electr consumpt order magnitud although technolog paramet fpga gordon moor curv order magnitud clock frequenc substanti lower microprocessor thi paradox paradigm shift partli explain von neumann syndrom fundament model reconfigur comput machin paradigm datastreambas anti machin well illustr differ machin paradigm introduc earlier nick tredennick follow classif scheme comput paradigm tabl nick tredennick paradigm classif scheme fundament model reconfigur comput machin datastreambas anti machin call xputer counterpart instructionstreambas von neumann machin paradigm thi illustr simpl reconfigur system dynam reconfigur ha instruct fetch time reconfigur befor time consid kind super instruct fetch anti machin doe program counter anti machin ha data counter sinc datastreamdriven definit term data stream adopt systol array scene defin time data item ha enter leav port reconfigur system finegrain fpga coarsegrain mixtur systol array scene origin earli mainli mathematician onli defin half anti machin data path systol array super systol array defin model data sequenc methodolog consid thi job care data stream data sequenc anti machin model distribut memori prefer chip consist autosequenc memori block asm block asm block ha sequenc includ data counter exampl gener address gener gag gener dma refer estrin reconfigur comput origin ucla fixedplusvari fv structur comput ieee ann hist comput oct doihttp estrin organ comput systemsth plu variabl structur comput proc western joint comput conf western joint comput confer york hauser john wawrzynek john garp mip processor reconfigur coprocessor proceed ieee symposium fieldprogramm custom comput machin fccm april algotronix histori rasc morpheu project hartenstein decad reconfigur comput visionari retrospect proceed confer design autom test europ munich germani nebel jerraya design autom test europ ieee press piscataway nj hartenstein reiner raw keynot horizon veri high perform comput vhpc hurdl chanc parallel distribut process symposium ipdp intern public april isbn tredennick case reconfigur comput microprocessor report august refer link text hauck dehon reconfigur comput theori practic fpgabas comput morgan kaufman henkel parameswaran editor design embed processor low power perspect springer verlag march teich editor al reconfigur comput system special topic issu journal inform technolog oldenbourg verlag munich issu tj todman ga constantinid sje wilton mencer luk pyk cheung reconfigur comput architectur design method iee proceed comput digit techniqu march zomaya editor handbook natureinspir innov comput integr classic model emerg technolog springer verlag reconfigur comput terminolog sprinter psoc stanford smart memori project piperench extern link reconfigur comput lectur tutori brown univers decad reconfigur comput visionari retrospect reconfigur comput age virginia tech configur comput laboratori reconfigur system summer institut rssi ieee symposium fieldprogramm custom comput machin fccm intern confer fieldprogramm logic applic fpl byu configur comput laboratori fpga cad tool set morphwar forum nsf center highperform reconfigur comput chrec openfpga effort rc educ workshop reconfigur architectur workshop georg washington univers high perform comput laboratori univers florida highperform comput simul laboratori univers kansa hybridthread project os hybrid cpufpga chip reconfigur comput tool support univers wisconsin circuit system group imperi colleg london whi reconfigur comput educ onlin version meander fpga design framework fhpca fpga high perform comput allianc websit dresd dynam reconfigur embed system design project advanc topic comput architectur chip multiprocessor polymorph processor ut austin trip multiprocessor unc charlott reconfigur comput cluster