#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 09 22:39:24 2017
# Process ID: 1972
# Current directory: H:/project_DDS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10032 H:\project_DDS\project_DDS.xpr
# Log file: H:/project_DDS/vivado.log
# Journal file: H:/project_DDS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/project_DDS/project_DDS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 784.191 ; gain = 149.883
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "H:/Vhdl codes/addrcount.vhd" into library xil_defaultlib [H:/Vhdl codes/addrcount.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/Vhdl codes/ddstop.vhd" into library xil_defaultlib [H:/Vhdl codes/ddstop.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/project_DDS/project_DDS.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib [H:/project_DDS/project_DDS.srcs/sources_1/new/decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/Vhdl codes/memory1.vhd" into library xil_defaultlib [H:/Vhdl codes/memory1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/Vhdl codes/pdm1.vhd" into library xil_defaultlib [H:/Vhdl codes/pdm1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/Vhdl codes/ratecount.vhd" into library xil_defaultlib [H:/Vhdl codes/ratecount.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/Vhdl codes/volume1.vhd" into library xil_defaultlib [H:/Vhdl codes/volume1.vhd:1]
[Thu Mar 09 22:41:07 2017] Launched synth_1...
Run output will be captured here: H:/project_DDS/project_DDS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "H:/Vhdl codes/memory1.vhd" into library xil_defaultlib [H:/Vhdl codes/memory1.vhd:1]
[Thu Mar 09 22:43:20 2017] Launched synth_1...
Run output will be captured here: H:/project_DDS/project_DDS.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse H:/project_DDS/constraintsss.xdc
reset_run synth_1
launch_runs impl_1
[Thu Mar 09 22:56:11 2017] Launched synth_1...
Run output will be captured here: H:/project_DDS/project_DDS.runs/synth_1/runme.log
[Thu Mar 09 22:56:11 2017] Launched impl_1...
Run output will be captured here: H:/project_DDS/project_DDS.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 09 23:02:28 2017] Launched impl_1...
Run output will be captured here: H:/project_DDS/project_DDS.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274663492A
set_property PROGRAM.FILE {H:/project_DDS/project_DDS.runs/impl_1/dds.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {H:/project_DDS/project_DDS.runs/impl_1/dds.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 09 23:09:41 2017...
