--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Mar 27 22:59:12 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            87 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.607ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/h_counter_8__i9  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/h_counter_8__i10  (to OSCC_1 +)

   Delay:                   4.211ns  (33.1% logic, 66.9% route), 3 logic levels.

 Constraint Details:

      4.211ns data_path \CNTRL/h_counter_8__i9 to \CNTRL/h_counter_8__i10 meets
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 0.607ns

 Path Details: \CNTRL/h_counter_8__i9 to \CNTRL/h_counter_8__i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/h_counter_8__i9 (from OSCC_1)
Route         3   e 1.003                                  h_counter[9]
LUT4        ---     0.390              B to Z              i1_2_lut
Route         1   e 0.620                                  n4
LUT4        ---     0.390              D to Z              i1_4_lut
Route        11   e 1.195                                  n8
                  --------
                    4.211  (33.1% logic, 66.9% route), 3 logic levels.


Passed:  The following path meets requirements by 0.607ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/h_counter_8__i9  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/h_counter_8__i0  (to OSCC_1 +)

   Delay:                   4.211ns  (33.1% logic, 66.9% route), 3 logic levels.

 Constraint Details:

      4.211ns data_path \CNTRL/h_counter_8__i9 to \CNTRL/h_counter_8__i0 meets
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 0.607ns

 Path Details: \CNTRL/h_counter_8__i9 to \CNTRL/h_counter_8__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/h_counter_8__i9 (from OSCC_1)
Route         3   e 1.003                                  h_counter[9]
LUT4        ---     0.390              B to Z              i1_2_lut
Route         1   e 0.620                                  n4
LUT4        ---     0.390              D to Z              i1_4_lut
Route        11   e 1.195                                  n8
                  --------
                    4.211  (33.1% logic, 66.9% route), 3 logic levels.


Passed:  The following path meets requirements by 0.607ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/h_counter_8__i9  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/h_counter_8__i9  (to OSCC_1 +)

   Delay:                   4.211ns  (33.1% logic, 66.9% route), 3 logic levels.

 Constraint Details:

      4.211ns data_path \CNTRL/h_counter_8__i9 to \CNTRL/h_counter_8__i9 meets
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 0.607ns

 Path Details: \CNTRL/h_counter_8__i9 to \CNTRL/h_counter_8__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/h_counter_8__i9 (from OSCC_1)
Route         3   e 1.003                                  h_counter[9]
LUT4        ---     0.390              B to Z              i1_2_lut
Route         1   e 0.620                                  n4
LUT4        ---     0.390              D to Z              i1_4_lut
Route        11   e 1.195                                  n8
                  --------
                    4.211  (33.1% logic, 66.9% route), 3 logic levels.

Report: 4.393 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|     4.393 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  87 paths, 26 nets, and 52 connections (76.5% coverage)


Peak memory: 56803328 bytes, TRCE: 1425408 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
