
ColumbusTest.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000e868  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80010a00  80010a00  00010e00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000177c  80010c00  80010c00  00011000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  8001237c  8001237c  0001277c  2**0
                  ALLOC
  6 .data         00001114  00000004  80012380  00012804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000009e0  00001118  80013494  00013918  2**2
                  ALLOC
  8 .comment      00000060  00000000  00000000  00013918  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00001bf8  00000000  00000000  00013978  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubnames 00004afb  00000000  00000000  00015570  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00040560  00000000  00000000  0001a06b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000081ad  00000000  00000000  0005a5cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001e61a  00000000  00000000  00062778  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00004c80  00000000  00000000  00080d94  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000a286  00000000  00000000  00085a14  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00015792  00000000  00000000  0008fc9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macinfo 0285a701  00000000  00000000  000a542c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 19 .debug_ranges 00002260  00000000  00000000  028ffb2d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf b2 20 	sub	pc,pc,-19936

Disassembly of section .text:

80002004 <sd_mmc_spi_get_capacity>:
//!         [39]    == data[11] && 0x80
//!
//! @return bit
//!         true
void sd_mmc_spi_get_capacity(void)
{
80002004:	d4 01       	pushm	lr
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002006:	4c 18       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002008:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000200a:	4c 18       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x108>
8000200c:	11 8a       	ld.ub	r10,r8[0x0]
8000200e:	30 38       	mov	r8,3
80002010:	f0 0a 18 00 	cp.b	r10,r8
80002014:	c2 71       	brne	80002062 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002016:	4b d8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002018:	f1 3a 00 08 	ld.ub	r10,r8[8]
8000201c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002020:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002024:	11 fa       	ld.ub	r10,r8[0x7]
80002026:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000202a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
8000202e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002030:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002034:	16 99       	mov	r9,r11
80002036:	f4 08 15 13 	lsl	r8,r10,0x13
8000203a:	4b 6a       	lddpc	r10,80002110 <sd_mmc_spi_get_capacity+0x10c>
8000203c:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002040:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002044:	4b 48       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
80002046:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002048:	f4 ea 00 00 	ld.d	r10,r10[0]
8000204c:	90 09       	ld.sh	r9,r8[0x0]
8000204e:	f4 08 16 09 	lsr	r8,r10,0x9
80002052:	f1 eb 11 78 	or	r8,r8,r11<<0x17
80002056:	20 18       	sub	r8,1
80002058:	b7 79       	lsl	r9,0x17
8000205a:	12 08       	add	r8,r9
8000205c:	4a f9       	lddpc	r9,80002118 <sd_mmc_spi_get_capacity+0x114>
8000205e:	93 08       	st.w	r9[0x0],r8
80002060:	c4 28       	rjmp	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002062:	4a a8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002064:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002068:	f1 39 00 08 	ld.ub	r9,r8[8]
8000206c:	a7 89       	lsr	r9,0x6
8000206e:	11 fe       	ld.ub	lr,r8[0x7]
80002070:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002074:	11 ee       	ld.ub	lr,r8[0x6]
80002076:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
8000207a:	ab 6e       	lsl	lr,0xa
8000207c:	1c 09       	add	r9,lr
8000207e:	2f f9       	sub	r9,-1
80002080:	f1 38 00 09 	ld.ub	r8,r8[9]
80002084:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002088:	f8 0e 16 07 	lsr	lr,r12,0x7
8000208c:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002090:	2f e8       	sub	r8,-2
80002092:	f2 08 09 49 	lsl	r9,r9,r8
80002096:	20 19       	sub	r9,1
80002098:	4a 08       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
8000209a:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
8000209c:	70 0e       	ld.w	lr,r8[0x0]
8000209e:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
800020a2:	2f fe       	sub	lr,-1
800020a4:	fc 0b 09 48 	lsl	r8,lr,r11
800020a8:	30 09       	mov	r9,0
800020aa:	49 ae       	lddpc	lr,80002110 <sd_mmc_spi_get_capacity+0x10c>
800020ac:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
800020b0:	49 98       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
800020b2:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
800020b4:	30 98       	mov	r8,9
800020b6:	f0 0b 18 00 	cp.b	r11,r8
800020ba:	e0 88 00 08 	brls	800020ca <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800020be:	49 78       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
800020c0:	70 09       	ld.w	r9,r8[0x0]
800020c2:	20 9b       	sub	r11,9
800020c4:	f2 0b 09 4b 	lsl	r11,r9,r11
800020c8:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800020ca:	58 0a       	cp.w	r10,0
800020cc:	c0 c1       	brne	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800020ce:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800020d2:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800020d6:	48 d9       	lddpc	r9,80002108 <sd_mmc_spi_get_capacity+0x104>
800020d8:	f3 39 00 0b 	ld.ub	r9,r9[11]
800020dc:	a3 7c       	lsl	r12,0x3
800020de:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800020e2:	c0 c8       	rjmp	800020fa <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800020e4:	48 9a       	lddpc	r10,80002108 <sd_mmc_spi_get_capacity+0x104>
800020e6:	f5 39 00 0a 	ld.ub	r9,r10[10]
800020ea:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800020ee:	f5 38 00 0b 	ld.ub	r8,r10[11]
800020f2:	a7 98       	lsr	r8,0x7
800020f4:	f0 09 00 18 	add	r8,r8,r9<<0x1
800020f8:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800020fa:	2f f9       	sub	r9,-1
800020fc:	2f f8       	sub	r8,-1
800020fe:	b1 39       	mul	r9,r8
80002100:	48 78       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x118>
80002102:	b0 09       	st.h	r8[0x0],r9
}
80002104:	d8 02       	popm	pc
80002106:	00 00       	add	r0,r0
80002108:	00 00       	add	r0,r0
8000210a:	17 58       	ld.sh	r8,--r11
8000210c:	00 00       	add	r0,r0
8000210e:	17 56       	ld.sh	r6,--r11
80002110:	00 00       	add	r0,r0
80002112:	17 44       	ld.w	r4,--r11
80002114:	00 00       	add	r0,r0
80002116:	17 4c       	ld.w	r12,--r11
80002118:	00 00       	add	r0,r0
8000211a:	17 50       	ld.sh	r0,--r11
8000211c:	00 00       	add	r0,r0
8000211e:	17 4e       	ld.w	lr,--r11

80002120 <sd_mmc_spi_write_close>:
//! page programming.
//!
void sd_mmc_spi_write_close (void)
{

}
80002120:	5e fc       	retal	r12
80002122:	d7 03       	nop

80002124 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002124:	d4 01       	pushm	lr
80002126:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
80002128:	18 9b       	mov	r11,r12
8000212a:	fe 7c 34 00 	mov	r12,-52224
8000212e:	f0 1f 00 09 	mcall	80002150 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
80002132:	fa cb ff fe 	sub	r11,sp,-2
80002136:	fe 7c 34 00 	mov	r12,-52224
8000213a:	f0 1f 00 07 	mcall	80002154 <sd_mmc_spi_send_and_read+0x30>
8000213e:	58 1c       	cp.w	r12,1
80002140:	c0 41       	brne	80002148 <sd_mmc_spi_send_and_read+0x24>
80002142:	e0 6c 00 ff 	mov	r12,255
80002146:	c0 28       	rjmp	8000214a <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
80002148:	1b bc       	ld.ub	r12,sp[0x3]
}
8000214a:	2f fd       	sub	sp,-4
8000214c:	d8 02       	popm	pc
8000214e:	00 00       	add	r0,r0
80002150:	80 00       	ld.sh	r0,r0[0x0]
80002152:	3a b2       	mov	r2,-85
80002154:	80 00       	ld.sh	r0,r0[0x0]
80002156:	3a ce       	mov	lr,-84

80002158 <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
80002158:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000215a:	30 0b       	mov	r11,0
8000215c:	fe 7c 34 00 	mov	r12,-52224
80002160:	f0 1f 00 10 	mcall	800021a0 <sd_mmc_spi_wait_not_busy+0x48>
80002164:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002166:	e0 65 00 ff 	mov	r5,255
8000216a:	48 f4       	lddpc	r4,800021a4 <sd_mmc_spi_wait_not_busy+0x4c>
8000216c:	3f f6       	mov	r6,-1
8000216e:	c0 b8       	rjmp	80002184 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
80002170:	2f f7       	sub	r7,-1
    if (retry == 200000)
80002172:	e2 57 0d 40 	cp.w	r7,200000
80002176:	c0 71       	brne	80002184 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002178:	30 0b       	mov	r11,0
8000217a:	fe 7c 34 00 	mov	r12,-52224
8000217e:	f0 1f 00 0b 	mcall	800021a8 <sd_mmc_spi_wait_not_busy+0x50>
80002182:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002184:	0a 9c       	mov	r12,r5
80002186:	f0 1f 00 0a 	mcall	800021ac <sd_mmc_spi_wait_not_busy+0x54>
8000218a:	a8 8c       	st.b	r4[0x0],r12
8000218c:	ec 0c 18 00 	cp.b	r12,r6
80002190:	cf 01       	brne	80002170 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002192:	30 0b       	mov	r11,0
80002194:	fe 7c 34 00 	mov	r12,-52224
80002198:	f0 1f 00 04 	mcall	800021a8 <sd_mmc_spi_wait_not_busy+0x50>
8000219c:	da 2a       	popm	r4-r7,pc,r12=1
8000219e:	00 00       	add	r0,r0
800021a0:	80 00       	ld.sh	r0,r0[0x0]
800021a2:	39 82       	mov	r2,-104
800021a4:	00 00       	add	r0,r0
800021a6:	17 68       	ld.uh	r8,--r11
800021a8:	80 00       	ld.sh	r0,r0[0x0]
800021aa:	39 ce       	mov	lr,-100
800021ac:	80 00       	ld.sh	r0,r0[0x0]
800021ae:	21 24       	sub	r4,18

800021b0 <sd_mmc_spi_write_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> true
bool sd_mmc_spi_write_open (uint32_t pos)
{
800021b0:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9; // gl_ptr_mem = pos * 512
800021b2:	a9 7c       	lsl	r12,0x9
800021b4:	48 38       	lddpc	r8,800021c0 <sd_mmc_spi_write_open+0x10>
800021b6:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
800021b8:	f0 1f 00 03 	mcall	800021c4 <sd_mmc_spi_write_open+0x14>
}
800021bc:	d8 02       	popm	pc
800021be:	00 00       	add	r0,r0
800021c0:	00 00       	add	r0,r0
800021c2:	11 18       	ld.sh	r8,r8++
800021c4:	80 00       	ld.sh	r0,r0[0x0]
800021c6:	21 58       	sub	r8,21

800021c8 <sd_mmc_spi_read_close>:

//!
//! @brief This function unselects the current SD_MMC memory.
//!
bool sd_mmc_spi_read_close (void)
{
800021c8:	d4 01       	pushm	lr
  if (false == sd_mmc_spi_wait_not_busy())
800021ca:	f0 1f 00 02 	mcall	800021d0 <sd_mmc_spi_read_close+0x8>
    return false;
  return true;
}
800021ce:	d8 02       	popm	pc
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	21 58       	sub	r8,21

800021d4 <sd_mmc_spi_read_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> true
bool sd_mmc_spi_read_open (uint32_t pos)
{
800021d4:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9;        // gl_ptr_mem = pos * 512
800021d6:	a9 7c       	lsl	r12,0x9
800021d8:	48 38       	lddpc	r8,800021e4 <sd_mmc_spi_read_open+0x10>
800021da:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
800021dc:	f0 1f 00 03 	mcall	800021e8 <sd_mmc_spi_read_open+0x14>
}
800021e0:	d8 02       	popm	pc
800021e2:	00 00       	add	r0,r0
800021e4:	00 00       	add	r0,r0
800021e6:	11 18       	ld.sh	r8,r8++
800021e8:	80 00       	ld.sh	r0,r0[0x0]
800021ea:	21 58       	sub	r8,21

800021ec <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800021ec:	eb cd 40 f8 	pushm	r3-r7,lr
800021f0:	18 96       	mov	r6,r12
800021f2:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800021f4:	e0 6b 00 ff 	mov	r11,255
800021f8:	fe 7c 34 00 	mov	r12,-52224
800021fc:	f0 1f 00 2b 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002200:	0c 9b       	mov	r11,r6
80002202:	a7 ab       	sbr	r11,0x6
80002204:	5c 5b       	castu.b	r11
80002206:	fe 7c 34 00 	mov	r12,-52224
8000220a:	f0 1f 00 28 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
8000220e:	ee 0b 16 18 	lsr	r11,r7,0x18
80002212:	fe 7c 34 00 	mov	r12,-52224
80002216:	f0 1f 00 25 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
8000221a:	ee 0b 16 10 	lsr	r11,r7,0x10
8000221e:	fe 7c 34 00 	mov	r12,-52224
80002222:	f0 1f 00 22 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
80002226:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
8000222a:	fe 7c 34 00 	mov	r12,-52224
8000222e:	f0 1f 00 1f 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
80002232:	0e 9b       	mov	r11,r7
80002234:	5c 7b       	castu.h	r11
80002236:	fe 7c 34 00 	mov	r12,-52224
8000223a:	f0 1f 00 1c 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
  switch(command)
8000223e:	30 08       	mov	r8,0
80002240:	f0 06 18 00 	cp.b	r6,r8
80002244:	c0 60       	breq	80002250 <sd_mmc_spi_command+0x64>
80002246:	30 88       	mov	r8,8
80002248:	f0 06 18 00 	cp.b	r6,r8
8000224c:	c1 01       	brne	8000226c <sd_mmc_spi_command+0x80>
8000224e:	c0 88       	rjmp	8000225e <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002250:	e0 6b 00 95 	mov	r11,149
80002254:	fe 7c 34 00 	mov	r12,-52224
80002258:	f0 1f 00 14 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
         break;
8000225c:	c0 e8       	rjmp	80002278 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
8000225e:	e0 6b 00 87 	mov	r11,135
80002262:	fe 7c 34 00 	mov	r12,-52224
80002266:	f0 1f 00 11 	mcall	800022a8 <sd_mmc_spi_command+0xbc>
         break;
8000226a:	c0 78       	rjmp	80002278 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
8000226c:	e0 6b 00 ff 	mov	r11,255
80002270:	fe 7c 34 00 	mov	r12,-52224
80002274:	f0 1f 00 0d 	mcall	800022a8 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002278:	3f f9       	mov	r9,-1
8000227a:	48 d8       	lddpc	r8,800022ac <sd_mmc_spi_command+0xc0>
8000227c:	b0 89       	st.b	r8[0x0],r9
8000227e:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002280:	e0 64 00 ff 	mov	r4,255
80002284:	10 93       	mov	r3,r8
80002286:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002288:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000228a:	c0 68       	rjmp	80002296 <sd_mmc_spi_command+0xaa>
  {
    retry++;
8000228c:	2f f7       	sub	r7,-1
8000228e:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002290:	ea 07 18 00 	cp.b	r7,r5
80002294:	c0 80       	breq	800022a4 <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002296:	08 9c       	mov	r12,r4
80002298:	f0 1f 00 06 	mcall	800022b0 <sd_mmc_spi_command+0xc4>
8000229c:	a6 8c       	st.b	r3[0x0],r12
8000229e:	ec 0c 18 00 	cp.b	r12,r6
800022a2:	cf 50       	breq	8000228c <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
800022a4:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800022a8:	80 00       	ld.sh	r0,r0[0x0]
800022aa:	3a b2       	mov	r2,-85
800022ac:	00 00       	add	r0,r0
800022ae:	17 68       	ld.uh	r8,--r11
800022b0:	80 00       	ld.sh	r0,r0[0x0]
800022b2:	21 24       	sub	r4,18

800022b4 <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800022b4:	eb cd 40 c0 	pushm	r6-r7,lr
800022b8:	18 97       	mov	r7,r12
800022ba:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800022bc:	30 0b       	mov	r11,0
800022be:	fe 7c 34 00 	mov	r12,-52224
800022c2:	f0 1f 00 09 	mcall	800022e4 <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800022c6:	0c 9b       	mov	r11,r6
800022c8:	0e 9c       	mov	r12,r7
800022ca:	f0 1f 00 08 	mcall	800022e8 <sd_mmc_spi_send_command+0x34>
800022ce:	48 87       	lddpc	r7,800022ec <sd_mmc_spi_send_command+0x38>
800022d0:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800022d2:	30 0b       	mov	r11,0
800022d4:	fe 7c 34 00 	mov	r12,-52224
800022d8:	f0 1f 00 06 	mcall	800022f0 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800022dc:	0f 8c       	ld.ub	r12,r7[0x0]
800022de:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022e2:	00 00       	add	r0,r0
800022e4:	80 00       	ld.sh	r0,r0[0x0]
800022e6:	39 82       	mov	r2,-104
800022e8:	80 00       	ld.sh	r0,r0[0x0]
800022ea:	21 ec       	sub	r12,30
800022ec:	00 00       	add	r0,r0
800022ee:	17 68       	ld.uh	r8,--r11
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	39 ce       	mov	lr,-100

800022f4 <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
800022f4:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
800022f8:	49 a8       	lddpc	r8,80002360 <sd_mmc_spi_check_presence+0x6c>
800022fa:	11 89       	ld.ub	r9,r8[0x0]
800022fc:	30 08       	mov	r8,0
800022fe:	f0 09 18 00 	cp.b	r9,r8
80002302:	c1 f1       	brne	80002340 <sd_mmc_spi_check_presence+0x4c>
80002304:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002306:	0e 94       	mov	r4,r7
80002308:	49 73       	lddpc	r3,80002364 <sd_mmc_spi_check_presence+0x70>
8000230a:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000230c:	e0 62 00 ff 	mov	r2,255
80002310:	fe 71 34 00 	mov	r1,-52224
      retry++;
      if (retry > 10)
80002314:	30 b5       	mov	r5,11
80002316:	c0 c8       	rjmp	8000232e <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002318:	04 9b       	mov	r11,r2
8000231a:	02 9c       	mov	r12,r1
8000231c:	f0 1f 00 13 	mcall	80002368 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002320:	2f f7       	sub	r7,-1
80002322:	5c 87       	casts.h	r7
      if (retry > 10)
80002324:	ea 07 19 00 	cp.h	r7,r5
80002328:	c0 31       	brne	8000232e <sd_mmc_spi_check_presence+0x3a>
8000232a:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000232e:	08 9b       	mov	r11,r4
80002330:	08 9c       	mov	r12,r4
80002332:	f0 1f 00 0f 	mcall	8000236c <sd_mmc_spi_check_presence+0x78>
80002336:	a6 8c       	st.b	r3[0x0],r12
80002338:	ec 0c 18 00 	cp.b	r12,r6
8000233c:	ce e1       	brne	80002318 <sd_mmc_spi_check_presence+0x24>
8000233e:	c0 e8       	rjmp	8000235a <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002340:	30 0b       	mov	r11,0
80002342:	33 bc       	mov	r12,59
80002344:	f0 1f 00 0a 	mcall	8000236c <sd_mmc_spi_check_presence+0x78>
80002348:	48 78       	lddpc	r8,80002364 <sd_mmc_spi_check_presence+0x70>
8000234a:	b0 8c       	st.b	r8[0x0],r12
8000234c:	58 0c       	cp.w	r12,0
8000234e:	c0 60       	breq	8000235a <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002350:	30 09       	mov	r9,0
80002352:	48 48       	lddpc	r8,80002360 <sd_mmc_spi_check_presence+0x6c>
80002354:	b0 89       	st.b	r8[0x0],r9
80002356:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
8000235a:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
8000235e:	00 00       	add	r0,r0
80002360:	00 00       	add	r0,r0
80002362:	11 30       	ld.ub	r0,r8++
80002364:	00 00       	add	r0,r0
80002366:	17 68       	ld.uh	r8,--r11
80002368:	80 00       	ld.sh	r0,r0[0x0]
8000236a:	3a b2       	mov	r2,-85
8000236c:	80 00       	ld.sh	r0,r0[0x0]
8000236e:	22 b4       	sub	r4,43

80002370 <sd_mmc_spi_write_sector_from_ram>:
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
{
80002370:	eb cd 40 e0 	pushm	r5-r7,lr
80002374:	18 97       	mov	r7,r12
  const uint8_t *_ram = ram;
  uint16_t i;

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002376:	f0 1f 00 49 	mcall	80002498 <sd_mmc_spi_write_sector_from_ram+0x128>
8000237a:	e0 80 00 8c 	breq	80002492 <sd_mmc_spi_write_sector_from_ram+0x122>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000237e:	30 0b       	mov	r11,0
80002380:	fe 7c 34 00 	mov	r12,-52224
80002384:	f0 1f 00 46 	mcall	8000249c <sd_mmc_spi_write_sector_from_ram+0x12c>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002388:	4c 68       	lddpc	r8,800024a0 <sd_mmc_spi_write_sector_from_ram+0x130>
8000238a:	11 89       	ld.ub	r9,r8[0x0]
8000238c:	30 38       	mov	r8,3
8000238e:	f0 09 18 00 	cp.b	r9,r8
80002392:	c0 a1       	brne	800023a6 <sd_mmc_spi_write_sector_from_ram+0x36>
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem>>9);
80002394:	4c 48       	lddpc	r8,800024a4 <sd_mmc_spi_write_sector_from_ram+0x134>
80002396:	70 0b       	ld.w	r11,r8[0x0]
80002398:	a9 9b       	lsr	r11,0x9
8000239a:	31 8c       	mov	r12,24
8000239c:	f0 1f 00 43 	mcall	800024a8 <sd_mmc_spi_write_sector_from_ram+0x138>
800023a0:	4c 38       	lddpc	r8,800024ac <sd_mmc_spi_write_sector_from_ram+0x13c>
800023a2:	b0 8c       	st.b	r8[0x0],r12
800023a4:	c0 88       	rjmp	800023b4 <sd_mmc_spi_write_sector_from_ram+0x44>
  } else {
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem);
800023a6:	4c 08       	lddpc	r8,800024a4 <sd_mmc_spi_write_sector_from_ram+0x134>
800023a8:	70 0b       	ld.w	r11,r8[0x0]
800023aa:	31 8c       	mov	r12,24
800023ac:	f0 1f 00 3f 	mcall	800024a8 <sd_mmc_spi_write_sector_from_ram+0x138>
800023b0:	4b f8       	lddpc	r8,800024ac <sd_mmc_spi_write_sector_from_ram+0x13c>
800023b2:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if(r1 != 0x00)
800023b4:	4b e8       	lddpc	r8,800024ac <sd_mmc_spi_write_sector_from_ram+0x13c>
800023b6:	11 89       	ld.ub	r9,r8[0x0]
800023b8:	30 08       	mov	r8,0
800023ba:	f0 09 18 00 	cp.b	r9,r8
800023be:	c0 80       	breq	800023ce <sd_mmc_spi_write_sector_from_ram+0x5e>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800023c0:	30 0b       	mov	r11,0
800023c2:	fe 7c 34 00 	mov	r12,-52224
800023c6:	f0 1f 00 3b 	mcall	800024b0 <sd_mmc_spi_write_sector_from_ram+0x140>
800023ca:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;
  }
  // send dummy
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
800023ce:	e0 6b 00 ff 	mov	r11,255
800023d2:	fe 7c 34 00 	mov	r12,-52224
800023d6:	f0 1f 00 38 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
800023da:	e0 6b 00 fe 	mov	r11,254
800023de:	fe 7c 34 00 	mov	r12,-52224
800023e2:	f0 1f 00 35 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
//!
//! @return bit
//!   The write succeeded   -> true
//!   The write failed      -> false
//!
bool sd_mmc_spi_write_sector_from_ram(const void *ram)
800023e6:	ee c6 fe 00 	sub	r6,r7,-512
  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,*_ram++);
800023ea:	fe 75 34 00 	mov	r5,-52224
800023ee:	0f 3b       	ld.ub	r11,r7++
800023f0:	0a 9c       	mov	r12,r5
800023f2:	f0 1f 00 31 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
800023f6:	0c 37       	cp.w	r7,r6
800023f8:	cf b1       	brne	800023ee <sd_mmc_spi_write_sector_from_ram+0x7e>
  {
    spi_write(SD_MMC_SPI,*_ram++);
  }

  spi_write(SD_MMC_SPI,0xFF);    // send CRC (field required but value ignored)
800023fa:	e0 6b 00 ff 	mov	r11,255
800023fe:	fe 7c 34 00 	mov	r12,-52224
80002402:	f0 1f 00 2d 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002406:	e0 6b 00 ff 	mov	r11,255
8000240a:	fe 7c 34 00 	mov	r12,-52224
8000240e:	f0 1f 00 2a 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>

  // read data response token
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002412:	e0 6c 00 ff 	mov	r12,255
80002416:	f0 1f 00 29 	mcall	800024b8 <sd_mmc_spi_write_sector_from_ram+0x148>
8000241a:	4a 58       	lddpc	r8,800024ac <sd_mmc_spi_write_sector_from_ram+0x13c>
8000241c:	b0 8c       	st.b	r8[0x0],r12
  if( (r1&MMC_DR_MASK) != MMC_DR_ACCEPT)
8000241e:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
80002422:	58 5c       	cp.w	r12,5
80002424:	c1 40       	breq	8000244c <sd_mmc_spi_write_sector_from_ram+0xdc>
  {
    spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002426:	e0 6b 00 ff 	mov	r11,255
8000242a:	fe 7c 34 00 	mov	r12,-52224
8000242e:	f0 1f 00 22 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_write(SD_MMC_SPI,0xFF);
80002432:	e0 6b 00 ff 	mov	r11,255
80002436:	fe 7c 34 00 	mov	r12,-52224
8000243a:	f0 1f 00 1f 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000243e:	30 0b       	mov	r11,0
80002440:	fe 7c 34 00 	mov	r12,-52224
80002444:	f0 1f 00 1b 	mcall	800024b0 <sd_mmc_spi_write_sector_from_ram+0x140>
80002448:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return false;         // return ERROR byte
  }

  spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
8000244c:	e0 6b 00 ff 	mov	r11,255
80002450:	fe 7c 34 00 	mov	r12,-52224
80002454:	f0 1f 00 18 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002458:	e0 6b 00 ff 	mov	r11,255
8000245c:	fe 7c 34 00 	mov	r12,-52224
80002460:	f0 1f 00 15 	mcall	800024b4 <sd_mmc_spi_write_sector_from_ram+0x144>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002464:	30 0b       	mov	r11,0
80002466:	fe 7c 34 00 	mov	r12,-52224
8000246a:	f0 1f 00 12 	mcall	800024b0 <sd_mmc_spi_write_sector_from_ram+0x140>
  gl_ptr_mem += 512;        // Update the memory pointer.
8000246e:	48 e8       	lddpc	r8,800024a4 <sd_mmc_spi_write_sector_from_ram+0x134>
80002470:	70 09       	ld.w	r9,r8[0x0]
80002472:	f2 c9 fe 00 	sub	r9,r9,-512
80002476:	91 09       	st.w	r8[0x0],r9
80002478:	30 07       	mov	r7,0
  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
  {
    i++;
    if (i == 10)
8000247a:	30 a6       	mov	r6,10
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
8000247c:	c0 68       	rjmp	80002488 <sd_mmc_spi_write_sector_from_ram+0x118>
  {
    i++;
8000247e:	2f f7       	sub	r7,-1
80002480:	5c 87       	casts.h	r7
    if (i == 10)
80002482:	ec 07 19 00 	cp.h	r7,r6
80002486:	c0 60       	breq	80002492 <sd_mmc_spi_write_sector_from_ram+0x122>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (false == sd_mmc_spi_wait_not_busy())
80002488:	f0 1f 00 04 	mcall	80002498 <sd_mmc_spi_write_sector_from_ram+0x128>
8000248c:	cf 90       	breq	8000247e <sd_mmc_spi_write_sector_from_ram+0x10e>
8000248e:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002492:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002496:	00 00       	add	r0,r0
80002498:	80 00       	ld.sh	r0,r0[0x0]
8000249a:	21 58       	sub	r8,21
8000249c:	80 00       	ld.sh	r0,r0[0x0]
8000249e:	39 82       	mov	r2,-104
800024a0:	00 00       	add	r0,r0
800024a2:	17 56       	ld.sh	r6,--r11
800024a4:	00 00       	add	r0,r0
800024a6:	11 18       	ld.sh	r8,r8++
800024a8:	80 00       	ld.sh	r0,r0[0x0]
800024aa:	21 ec       	sub	r12,30
800024ac:	00 00       	add	r0,r0
800024ae:	17 68       	ld.uh	r8,--r11
800024b0:	80 00       	ld.sh	r0,r0[0x0]
800024b2:	39 ce       	mov	lr,-100
800024b4:	80 00       	ld.sh	r0,r0[0x0]
800024b6:	3a b2       	mov	r2,-85
800024b8:	80 00       	ld.sh	r0,r0[0x0]
800024ba:	21 24       	sub	r4,18

800024bc <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
800024bc:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800024c0:	f0 1f 00 1c 	mcall	80002530 <sd_mmc_spi_check_hc+0x74>
800024c4:	c0 31       	brne	800024ca <sd_mmc_spi_check_hc+0xe>
800024c6:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800024ca:	30 0b       	mov	r11,0
800024cc:	fe 7c 34 00 	mov	r12,-52224
800024d0:	f0 1f 00 19 	mcall	80002534 <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
800024d4:	30 0b       	mov	r11,0
800024d6:	33 ac       	mov	r12,58
800024d8:	f0 1f 00 18 	mcall	80002538 <sd_mmc_spi_check_hc+0x7c>
800024dc:	49 88       	lddpc	r8,8000253c <sd_mmc_spi_check_hc+0x80>
800024de:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
800024e0:	58 0c       	cp.w	r12,0
800024e2:	c0 80       	breq	800024f2 <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024e4:	30 0b       	mov	r11,0
800024e6:	fe 7c 34 00 	mov	r12,-52224
800024ea:	f0 1f 00 16 	mcall	80002540 <sd_mmc_spi_check_hc+0x84>
800024ee:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
800024f2:	e0 6c 00 ff 	mov	r12,255
800024f6:	f0 1f 00 14 	mcall	80002544 <sd_mmc_spi_check_hc+0x88>
800024fa:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024fc:	e0 6c 00 ff 	mov	r12,255
80002500:	f0 1f 00 11 	mcall	80002544 <sd_mmc_spi_check_hc+0x88>
80002504:	48 e7       	lddpc	r7,8000253c <sd_mmc_spi_check_hc+0x80>
80002506:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002508:	e0 6c 00 ff 	mov	r12,255
8000250c:	f0 1f 00 0e 	mcall	80002544 <sd_mmc_spi_check_hc+0x88>
80002510:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002512:	e0 6c 00 ff 	mov	r12,255
80002516:	f0 1f 00 0c 	mcall	80002544 <sd_mmc_spi_check_hc+0x88>
8000251a:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000251c:	30 0b       	mov	r11,0
8000251e:	fe 7c 34 00 	mov	r12,-52224
80002522:	f0 1f 00 08 	mcall	80002540 <sd_mmc_spi_check_hc+0x84>
80002526:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
8000252a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000252e:	00 00       	add	r0,r0
80002530:	80 00       	ld.sh	r0,r0[0x0]
80002532:	21 58       	sub	r8,21
80002534:	80 00       	ld.sh	r0,r0[0x0]
80002536:	39 82       	mov	r2,-104
80002538:	80 00       	ld.sh	r0,r0[0x0]
8000253a:	21 ec       	sub	r12,30
8000253c:	00 00       	add	r0,r0
8000253e:	17 68       	ld.uh	r8,--r11
80002540:	80 00       	ld.sh	r0,r0[0x0]
80002542:	39 ce       	mov	lr,-100
80002544:	80 00       	ld.sh	r0,r0[0x0]
80002546:	21 24       	sub	r4,18

80002548 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
80002548:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
8000254c:	f0 1f 00 27 	mcall	800025e8 <sd_mmc_spi_get_if+0xa0>
80002550:	c0 31       	brne	80002556 <sd_mmc_spi_get_if+0xe>
80002552:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002556:	30 0b       	mov	r11,0
80002558:	fe 7c 34 00 	mov	r12,-52224
8000255c:	f0 1f 00 24 	mcall	800025ec <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
80002560:	e0 6b 01 aa 	mov	r11,426
80002564:	30 8c       	mov	r12,8
80002566:	f0 1f 00 23 	mcall	800025f0 <sd_mmc_spi_get_if+0xa8>
8000256a:	4a 38       	lddpc	r8,800025f4 <sd_mmc_spi_get_if+0xac>
8000256c:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
8000256e:	e2 1c 00 04 	andl	r12,0x4,COH
80002572:	c0 80       	breq	80002582 <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002574:	30 0b       	mov	r11,0
80002576:	fe 7c 34 00 	mov	r12,-52224
8000257a:	f0 1f 00 20 	mcall	800025f8 <sd_mmc_spi_get_if+0xb0>
8000257e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002582:	e0 6c 00 ff 	mov	r12,255
80002586:	f0 1f 00 1e 	mcall	800025fc <sd_mmc_spi_get_if+0xb4>
8000258a:	49 b7       	lddpc	r7,800025f4 <sd_mmc_spi_get_if+0xac>
8000258c:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000258e:	e0 6c 00 ff 	mov	r12,255
80002592:	f0 1f 00 1b 	mcall	800025fc <sd_mmc_spi_get_if+0xb4>
80002596:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002598:	e0 6c 00 ff 	mov	r12,255
8000259c:	f0 1f 00 18 	mcall	800025fc <sd_mmc_spi_get_if+0xb4>
800025a0:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
800025a2:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800025a6:	c0 81       	brne	800025b6 <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025a8:	30 0b       	mov	r11,0
800025aa:	fe 7c 34 00 	mov	r12,-52224
800025ae:	f0 1f 00 13 	mcall	800025f8 <sd_mmc_spi_get_if+0xb0>
800025b2:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800025b6:	e0 6c 00 ff 	mov	r12,255
800025ba:	f0 1f 00 11 	mcall	800025fc <sd_mmc_spi_get_if+0xb4>
800025be:	48 e8       	lddpc	r8,800025f4 <sd_mmc_spi_get_if+0xac>
800025c0:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
800025c2:	3a a8       	mov	r8,-86
800025c4:	f0 0c 18 00 	cp.b	r12,r8
800025c8:	c0 80       	breq	800025d8 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025ca:	30 0b       	mov	r11,0
800025cc:	fe 7c 34 00 	mov	r12,-52224
800025d0:	f0 1f 00 0a 	mcall	800025f8 <sd_mmc_spi_get_if+0xb0>
800025d4:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025d8:	30 0b       	mov	r11,0
800025da:	fe 7c 34 00 	mov	r12,-52224
800025de:	f0 1f 00 07 	mcall	800025f8 <sd_mmc_spi_get_if+0xb0>
800025e2:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800025e6:	00 00       	add	r0,r0
800025e8:	80 00       	ld.sh	r0,r0[0x0]
800025ea:	21 58       	sub	r8,21
800025ec:	80 00       	ld.sh	r0,r0[0x0]
800025ee:	39 82       	mov	r2,-104
800025f0:	80 00       	ld.sh	r0,r0[0x0]
800025f2:	21 ec       	sub	r12,30
800025f4:	00 00       	add	r0,r0
800025f6:	17 68       	ld.uh	r8,--r11
800025f8:	80 00       	ld.sh	r0,r0[0x0]
800025fa:	39 ce       	mov	lr,-100
800025fc:	80 00       	ld.sh	r0,r0[0x0]
800025fe:	21 24       	sub	r4,18

80002600 <sd_mmc_spi_read_sector_to_ram>:
//! @return bit
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
{
80002600:	eb cd 40 f8 	pushm	r3-r7,lr
80002604:	20 1d       	sub	sp,4
80002606:	18 93       	mov	r3,r12
  uint8_t *_ram = ram;
  uint16_t  i;
  uint16_t  read_time_out;
  unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002608:	f0 1f 00 48 	mcall	80002728 <sd_mmc_spi_read_sector_to_ram+0x128>
8000260c:	e0 80 00 8a 	breq	80002720 <sd_mmc_spi_read_sector_to_ram+0x120>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002610:	30 0b       	mov	r11,0
80002612:	fe 7c 34 00 	mov	r12,-52224
80002616:	f0 1f 00 46 	mcall	8000272c <sd_mmc_spi_read_sector_to_ram+0x12c>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
8000261a:	4c 68       	lddpc	r8,80002730 <sd_mmc_spi_read_sector_to_ram+0x130>
8000261c:	11 89       	ld.ub	r9,r8[0x0]
8000261e:	30 38       	mov	r8,3
80002620:	f0 09 18 00 	cp.b	r9,r8
80002624:	c0 a1       	brne	80002638 <sd_mmc_spi_read_sector_to_ram+0x38>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
80002626:	4c 48       	lddpc	r8,80002734 <sd_mmc_spi_read_sector_to_ram+0x134>
80002628:	70 0b       	ld.w	r11,r8[0x0]
8000262a:	a9 9b       	lsr	r11,0x9
8000262c:	31 1c       	mov	r12,17
8000262e:	f0 1f 00 43 	mcall	80002738 <sd_mmc_spi_read_sector_to_ram+0x138>
80002632:	4c 38       	lddpc	r8,8000273c <sd_mmc_spi_read_sector_to_ram+0x13c>
80002634:	b0 8c       	st.b	r8[0x0],r12
80002636:	c0 88       	rjmp	80002646 <sd_mmc_spi_read_sector_to_ram+0x46>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
80002638:	4b f8       	lddpc	r8,80002734 <sd_mmc_spi_read_sector_to_ram+0x134>
8000263a:	70 0b       	ld.w	r11,r8[0x0]
8000263c:	31 1c       	mov	r12,17
8000263e:	f0 1f 00 3f 	mcall	80002738 <sd_mmc_spi_read_sector_to_ram+0x138>
80002642:	4b f8       	lddpc	r8,8000273c <sd_mmc_spi_read_sector_to_ram+0x13c>
80002644:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
80002646:	4b e8       	lddpc	r8,8000273c <sd_mmc_spi_read_sector_to_ram+0x13c>
80002648:	11 89       	ld.ub	r9,r8[0x0]
8000264a:	30 08       	mov	r8,0
8000264c:	f0 09 18 00 	cp.b	r9,r8
80002650:	c1 20       	breq	80002674 <sd_mmc_spi_read_sector_to_ram+0x74>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002652:	30 0b       	mov	r11,0
80002654:	fe 7c 34 00 	mov	r12,-52224
80002658:	f0 1f 00 3a 	mcall	80002740 <sd_mmc_spi_read_sector_to_ram+0x140>
8000265c:	30 0c       	mov	r12,0
    return false;
8000265e:	c6 18       	rjmp	80002720 <sd_mmc_spi_read_sector_to_ram+0x120>

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
80002660:	20 17       	sub	r7,1
80002662:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
80002664:	c0 e1       	brne	80002680 <sd_mmc_spi_read_sector_to_ram+0x80>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80002666:	30 0b       	mov	r11,0
80002668:	fe 7c 34 00 	mov	r12,-52224
8000266c:	f0 1f 00 35 	mcall	80002740 <sd_mmc_spi_read_sector_to_ram+0x140>
80002670:	30 0c       	mov	r12,0
       return false;
80002672:	c5 78       	rjmp	80002720 <sd_mmc_spi_read_sector_to_ram+0x120>
80002674:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002678:	e0 65 00 ff 	mov	r5,255
8000267c:	4b 04       	lddpc	r4,8000273c <sd_mmc_spi_read_sector_to_ram+0x13c>
8000267e:	3f f6       	mov	r6,-1
80002680:	0a 9c       	mov	r12,r5
80002682:	f0 1f 00 31 	mcall	80002744 <sd_mmc_spi_read_sector_to_ram+0x144>
80002686:	a8 8c       	st.b	r4[0x0],r12
80002688:	ec 0c 18 00 	cp.b	r12,r6
8000268c:	ce a0       	breq	80002660 <sd_mmc_spi_read_sector_to_ram+0x60>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
8000268e:	3f e8       	mov	r8,-2
80002690:	f0 0c 18 00 	cp.b	r12,r8
80002694:	c0 e0       	breq	800026b0 <sd_mmc_spi_read_sector_to_ram+0xb0>
  {
    spi_write(SD_MMC_SPI,0xFF);
80002696:	e0 6b 00 ff 	mov	r11,255
8000269a:	fe 7c 34 00 	mov	r12,-52224
8000269e:	f0 1f 00 2b 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026a2:	30 0b       	mov	r11,0
800026a4:	fe 7c 34 00 	mov	r12,-52224
800026a8:	f0 1f 00 26 	mcall	80002740 <sd_mmc_spi_read_sector_to_ram+0x140>
800026ac:	30 0c       	mov	r12,0
    return false;
800026ae:	c3 98       	rjmp	80002720 <sd_mmc_spi_read_sector_to_ram+0x120>
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
{
  uint8_t *_ram = ram;
800026b0:	06 97       	mov	r7,r3
//!
//! @return bit
//!   The read succeeded   -> true
//!   The read failed (bad address, etc.)  -> false
//!/
bool sd_mmc_spi_read_sector_to_ram(void *ram)
800026b2:	e6 c5 fe 00 	sub	r5,r3,-512
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,0xFF);
800026b6:	e0 64 00 ff 	mov	r4,255
800026ba:	fe 76 34 00 	mov	r6,-52224
    spi_read(SD_MMC_SPI,&data_read);
800026be:	fa c3 ff fe 	sub	r3,sp,-2
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,0xFF);
800026c2:	08 9b       	mov	r11,r4
800026c4:	0c 9c       	mov	r12,r6
800026c6:	f0 1f 00 21 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>
    spi_read(SD_MMC_SPI,&data_read);
800026ca:	06 9b       	mov	r11,r3
800026cc:	0c 9c       	mov	r12,r6
800026ce:	f0 1f 00 20 	mcall	8000274c <sd_mmc_spi_read_sector_to_ram+0x14c>
    *_ram++=data_read;
800026d2:	9a 18       	ld.sh	r8,sp[0x2]
800026d4:	0e c8       	st.b	r7++,r8
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
    return false;
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
800026d6:	0a 37       	cp.w	r7,r5
800026d8:	cf 51       	brne	800026c2 <sd_mmc_spi_read_sector_to_ram+0xc2>
  {
    spi_write(SD_MMC_SPI,0xFF);
    spi_read(SD_MMC_SPI,&data_read);
    *_ram++=data_read;
  }
  gl_ptr_mem += 512;     // Update the memory pointer.
800026da:	49 78       	lddpc	r8,80002734 <sd_mmc_spi_read_sector_to_ram+0x134>
800026dc:	70 09       	ld.w	r9,r8[0x0]
800026de:	f2 c9 fe 00 	sub	r9,r9,-512
800026e2:	91 09       	st.w	r8[0x0],r9

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
800026e4:	e0 6b 00 ff 	mov	r11,255
800026e8:	fe 7c 34 00 	mov	r12,-52224
800026ec:	f0 1f 00 17 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>
  spi_write(SD_MMC_SPI,0xFF);
800026f0:	e0 6b 00 ff 	mov	r11,255
800026f4:	fe 7c 34 00 	mov	r12,-52224
800026f8:	f0 1f 00 14 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
800026fc:	e0 6b 00 ff 	mov	r11,255
80002700:	fe 7c 34 00 	mov	r12,-52224
80002704:	f0 1f 00 11 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>
  spi_write(SD_MMC_SPI,0xFF);
80002708:	e0 6b 00 ff 	mov	r11,255
8000270c:	fe 7c 34 00 	mov	r12,-52224
80002710:	f0 1f 00 0e 	mcall	80002748 <sd_mmc_spi_read_sector_to_ram+0x148>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002714:	30 0b       	mov	r11,0
80002716:	fe 7c 34 00 	mov	r12,-52224
8000271a:	f0 1f 00 0a 	mcall	80002740 <sd_mmc_spi_read_sector_to_ram+0x140>
8000271e:	30 1c       	mov	r12,1

  return true;   // Read done.
}
80002720:	2f fd       	sub	sp,-4
80002722:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002726:	00 00       	add	r0,r0
80002728:	80 00       	ld.sh	r0,r0[0x0]
8000272a:	21 58       	sub	r8,21
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	39 82       	mov	r2,-104
80002730:	00 00       	add	r0,r0
80002732:	17 56       	ld.sh	r6,--r11
80002734:	00 00       	add	r0,r0
80002736:	11 18       	ld.sh	r8,r8++
80002738:	80 00       	ld.sh	r0,r0[0x0]
8000273a:	21 ec       	sub	r12,30
8000273c:	00 00       	add	r0,r0
8000273e:	17 68       	ld.uh	r8,--r11
80002740:	80 00       	ld.sh	r0,r0[0x0]
80002742:	39 ce       	mov	lr,-100
80002744:	80 00       	ld.sh	r0,r0[0x0]
80002746:	21 24       	sub	r4,18
80002748:	80 00       	ld.sh	r0,r0[0x0]
8000274a:	3a b2       	mov	r2,-85
8000274c:	80 00       	ld.sh	r0,r0[0x0]
8000274e:	3a ce       	mov	lr,-84

80002750 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002750:	eb cd 40 fc 	pushm	r2-r7,lr
80002754:	20 1d       	sub	sp,4
80002756:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002758:	f0 1f 00 32 	mcall	80002820 <sd_mmc_spi_get_csd+0xd0>
8000275c:	c5 f0       	breq	8000281a <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000275e:	30 0b       	mov	r11,0
80002760:	fe 7c 34 00 	mov	r12,-52224
80002764:	f0 1f 00 30 	mcall	80002824 <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
80002768:	30 0b       	mov	r11,0
8000276a:	30 9c       	mov	r12,9
8000276c:	f0 1f 00 2f 	mcall	80002828 <sd_mmc_spi_get_csd+0xd8>
80002770:	4a f8       	lddpc	r8,8000282c <sd_mmc_spi_get_csd+0xdc>
80002772:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
80002774:	58 0c       	cp.w	r12,0
80002776:	c0 81       	brne	80002786 <sd_mmc_spi_get_csd+0x36>
80002778:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
8000277a:	e0 64 00 ff 	mov	r4,255
8000277e:	10 93       	mov	r3,r8
80002780:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
80002782:	30 95       	mov	r5,9
80002784:	c1 78       	rjmp	800027b2 <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002786:	30 0b       	mov	r11,0
80002788:	fe 7c 34 00 	mov	r12,-52224
8000278c:	f0 1f 00 29 	mcall	80002830 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
80002790:	30 09       	mov	r9,0
80002792:	4a 98       	lddpc	r8,80002834 <sd_mmc_spi_get_csd+0xe4>
80002794:	b0 89       	st.b	r8[0x0],r9
80002796:	30 0c       	mov	r12,0
    return false;
80002798:	c4 18       	rjmp	8000281a <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
8000279a:	ea 07 18 00 	cp.b	r7,r5
8000279e:	c0 81       	brne	800027ae <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800027a0:	30 0b       	mov	r11,0
800027a2:	fe 7c 34 00 	mov	r12,-52224
800027a6:	f0 1f 00 23 	mcall	80002830 <sd_mmc_spi_get_csd+0xe0>
800027aa:	30 0c       	mov	r12,0
      return false;
800027ac:	c3 78       	rjmp	8000281a <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
800027ae:	2f f7       	sub	r7,-1
800027b0:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800027b2:	08 9c       	mov	r12,r4
800027b4:	f0 1f 00 21 	mcall	80002838 <sd_mmc_spi_get_csd+0xe8>
800027b8:	a6 8c       	st.b	r3[0x0],r12
800027ba:	ec 0c 18 00 	cp.b	r12,r6
800027be:	ce e1       	brne	8000279a <sd_mmc_spi_get_csd+0x4a>
800027c0:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
800027c2:	e0 65 00 ff 	mov	r5,255
800027c6:	fe 76 34 00 	mov	r6,-52224
   spi_read(SD_MMC_SPI,&data_read);
800027ca:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
800027ce:	0a 9b       	mov	r11,r5
800027d0:	0c 9c       	mov	r12,r6
800027d2:	f0 1f 00 1b 	mcall	8000283c <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
800027d6:	08 9b       	mov	r11,r4
800027d8:	0c 9c       	mov	r12,r6
800027da:	f0 1f 00 1a 	mcall	80002840 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
800027de:	9a 18       	ld.sh	r8,sp[0x2]
800027e0:	e4 07 0b 08 	st.b	r2[r7],r8
800027e4:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
800027e6:	59 07       	cp.w	r7,16
800027e8:	cf 31       	brne	800027ce <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
800027ea:	e0 6b 00 ff 	mov	r11,255
800027ee:	fe 7c 34 00 	mov	r12,-52224
800027f2:	f0 1f 00 13 	mcall	8000283c <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
800027f6:	e0 6b 00 ff 	mov	r11,255
800027fa:	fe 7c 34 00 	mov	r12,-52224
800027fe:	f0 1f 00 10 	mcall	8000283c <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
80002802:	e0 6b 00 ff 	mov	r11,255
80002806:	fe 7c 34 00 	mov	r12,-52224
8000280a:	f0 1f 00 0d 	mcall	8000283c <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000280e:	30 0b       	mov	r11,0
80002810:	fe 7c 34 00 	mov	r12,-52224
80002814:	f0 1f 00 07 	mcall	80002830 <sd_mmc_spi_get_csd+0xe0>
80002818:	30 1c       	mov	r12,1
  return true;
}
8000281a:	2f fd       	sub	sp,-4
8000281c:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002820:	80 00       	ld.sh	r0,r0[0x0]
80002822:	21 58       	sub	r8,21
80002824:	80 00       	ld.sh	r0,r0[0x0]
80002826:	39 82       	mov	r2,-104
80002828:	80 00       	ld.sh	r0,r0[0x0]
8000282a:	21 ec       	sub	r12,30
8000282c:	00 00       	add	r0,r0
8000282e:	17 68       	ld.uh	r8,--r11
80002830:	80 00       	ld.sh	r0,r0[0x0]
80002832:	39 ce       	mov	lr,-100
80002834:	00 00       	add	r0,r0
80002836:	11 30       	ld.ub	r0,r8++
80002838:	80 00       	ld.sh	r0,r0[0x0]
8000283a:	21 24       	sub	r4,18
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	3a b2       	mov	r2,-85
80002840:	80 00       	ld.sh	r0,r0[0x0]
80002842:	3a ce       	mov	lr,-84

80002844 <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
80002844:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
80002846:	fe fb 02 66 	ld.w	r11,pc[614]
8000284a:	e6 68 1a 80 	mov	r8,400000
8000284e:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002850:	fe f8 02 60 	ld.w	r8,pc[608]
80002854:	70 0a       	ld.w	r10,r8[0x0]
80002856:	fe 7c 34 00 	mov	r12,-52224
8000285a:	f0 1f 00 97 	mcall	80002ab4 <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000285e:	30 0b       	mov	r11,0
80002860:	fe 7c 34 00 	mov	r12,-52224
80002864:	f0 1f 00 95 	mcall	80002ab8 <sd_mmc_spi_internal_init+0x274>
80002868:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
8000286a:	e0 66 00 ff 	mov	r6,255
8000286e:	fe 75 34 00 	mov	r5,-52224
80002872:	0c 9b       	mov	r11,r6
80002874:	0a 9c       	mov	r12,r5
80002876:	f0 1f 00 92 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
8000287a:	2f f7       	sub	r7,-1
8000287c:	58 a7       	cp.w	r7,10
8000287e:	cf a1       	brne	80002872 <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002880:	30 0b       	mov	r11,0
80002882:	fe 7c 34 00 	mov	r12,-52224
80002886:	f0 1f 00 8f 	mcall	80002ac0 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
8000288a:	30 08       	mov	r8,0
8000288c:	fe f9 02 38 	ld.w	r9,pc[568]
80002890:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
80002892:	fe f9 02 36 	ld.w	r9,pc[566]
80002896:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002898:	30 0b       	mov	r11,0
8000289a:	16 9c       	mov	r12,r11
8000289c:	f0 1f 00 8c 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
800028a0:	fe f8 02 30 	ld.w	r8,pc[560]
800028a4:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028a6:	e0 6b 00 ff 	mov	r11,255
800028aa:	fe 7c 34 00 	mov	r12,-52224
800028ae:	f0 1f 00 84 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
800028b2:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800028b4:	fe f6 02 1c 	ld.w	r6,pc[540]
800028b8:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800028ba:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028bc:	e0 62 00 ff 	mov	r2,255
800028c0:	fe 71 34 00 	mov	r1,-52224
    // do retry counter
    retry++;
    if(retry > 100)
800028c4:	36 54       	mov	r4,101
800028c6:	c1 08       	rjmp	800028e6 <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800028c8:	06 9b       	mov	r11,r3
800028ca:	06 9c       	mov	r12,r3
800028cc:	f0 1f 00 80 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
800028d0:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028d2:	04 9b       	mov	r11,r2
800028d4:	02 9c       	mov	r12,r1
800028d6:	f0 1f 00 7a 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
800028da:	2f f7       	sub	r7,-1
800028dc:	5c 87       	casts.h	r7
    if(retry > 100)
800028de:	e8 07 19 00 	cp.h	r7,r4
800028e2:	e0 80 00 e4 	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800028e6:	0d 88       	ld.ub	r8,r6[0x0]
800028e8:	ea 08 18 00 	cp.b	r8,r5
800028ec:	ce e1       	brne	800028c8 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
800028ee:	f0 1f 00 7a 	mcall	80002ad4 <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
800028f2:	5b fc       	cp.w	r12,-1
800028f4:	e0 80 00 db 	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
800028f8:	58 1c       	cp.w	r12,1
800028fa:	c0 51       	brne	80002904 <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
800028fc:	30 29       	mov	r9,2
800028fe:	4f 38       	lddpc	r8,80002ac8 <sd_mmc_spi_internal_init+0x284>
80002900:	b0 89       	st.b	r8[0x0],r9
80002902:	c4 c8       	rjmp	8000299a <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002904:	30 0b       	mov	r11,0
80002906:	33 7c       	mov	r12,55
80002908:	f0 1f 00 71 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
8000290c:	4f 17       	lddpc	r7,80002ad0 <sd_mmc_spi_internal_init+0x28c>
8000290e:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002910:	e0 6b 00 ff 	mov	r11,255
80002914:	fe 7c 34 00 	mov	r12,-52224
80002918:	f0 1f 00 69 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
8000291c:	30 0b       	mov	r11,0
8000291e:	32 9c       	mov	r12,41
80002920:	f0 1f 00 6b 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
80002924:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002926:	e0 6b 00 ff 	mov	r11,255
8000292a:	fe 7c 34 00 	mov	r12,-52224
8000292e:	f0 1f 00 64 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
80002932:	0f 88       	ld.ub	r8,r7[0x0]
80002934:	e2 18 00 fe 	andl	r8,0xfe,COH
80002938:	c0 51       	brne	80002942 <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
8000293a:	30 19       	mov	r9,1
8000293c:	4e 38       	lddpc	r8,80002ac8 <sd_mmc_spi_internal_init+0x284>
8000293e:	b0 89       	st.b	r8[0x0],r9
80002940:	c2 d8       	rjmp	8000299a <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
80002942:	30 09       	mov	r9,0
80002944:	4e 18       	lddpc	r8,80002ac8 <sd_mmc_spi_internal_init+0x284>
80002946:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002948:	30 0b       	mov	r11,0
8000294a:	16 9c       	mov	r12,r11
8000294c:	f0 1f 00 60 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
80002950:	4e 08       	lddpc	r8,80002ad0 <sd_mmc_spi_internal_init+0x28c>
80002952:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002954:	e0 6b 00 ff 	mov	r11,255
80002958:	fe 7c 34 00 	mov	r12,-52224
8000295c:	f0 1f 00 58 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
80002960:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002962:	4d c6       	lddpc	r6,80002ad0 <sd_mmc_spi_internal_init+0x28c>
80002964:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002966:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002968:	e0 62 00 ff 	mov	r2,255
8000296c:	fe 71 34 00 	mov	r1,-52224
        // do retry counter
        retry++;
        if(retry > 100)
80002970:	36 54       	mov	r4,101
80002972:	c1 08       	rjmp	80002992 <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002974:	06 9b       	mov	r11,r3
80002976:	06 9c       	mov	r12,r3
80002978:	f0 1f 00 55 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
8000297c:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000297e:	04 9b       	mov	r11,r2
80002980:	02 9c       	mov	r12,r1
80002982:	f0 1f 00 4f 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
80002986:	2f f7       	sub	r7,-1
80002988:	5c 87       	casts.h	r7
        if(retry > 100)
8000298a:	e8 07 19 00 	cp.h	r7,r4
8000298e:	e0 80 00 8e 	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002992:	0d 88       	ld.ub	r8,r6[0x0]
80002994:	ea 08 18 00 	cp.b	r8,r5
80002998:	ce e1       	brne	80002974 <sd_mmc_spi_internal_init+0x130>
8000299a:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
8000299c:	4c b4       	lddpc	r4,80002ac8 <sd_mmc_spi_internal_init+0x284>
8000299e:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800029a0:	0e 93       	mov	r3,r7
800029a2:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800029a4:	4c b6       	lddpc	r6,80002ad0 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800029a6:	e0 62 00 ff 	mov	r2,255
800029aa:	fe 71 34 00 	mov	r1,-52224

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800029ae:	09 88       	ld.ub	r8,r4[0x0]
800029b0:	ea 08 18 00 	cp.b	r8,r5
800029b4:	c1 10       	breq	800029d6 <sd_mmc_spi_internal_init+0x192>
800029b6:	c0 63       	brcs	800029c2 <sd_mmc_spi_internal_init+0x17e>
800029b8:	30 29       	mov	r9,2
800029ba:	f2 08 18 00 	cp.b	r8,r9
800029be:	c2 81       	brne	80002a0e <sd_mmc_spi_internal_init+0x1ca>
800029c0:	c1 98       	rjmp	800029f2 <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
800029c2:	06 9b       	mov	r11,r3
800029c4:	30 1c       	mov	r12,1
800029c6:	f0 1f 00 42 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
800029ca:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800029cc:	04 9b       	mov	r11,r2
800029ce:	02 9c       	mov	r12,r1
800029d0:	f0 1f 00 3b 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
      break;
800029d4:	c1 d8       	rjmp	80002a0e <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800029d6:	06 9b       	mov	r11,r3
800029d8:	00 9c       	mov	r12,r0
800029da:	f0 1f 00 3d 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800029de:	06 9b       	mov	r11,r3
800029e0:	32 9c       	mov	r12,41
800029e2:	f0 1f 00 3b 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
800029e6:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800029e8:	04 9b       	mov	r11,r2
800029ea:	02 9c       	mov	r12,r1
800029ec:	f0 1f 00 34 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
      break;
800029f0:	c0 f8       	rjmp	80002a0e <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800029f2:	06 9b       	mov	r11,r3
800029f4:	00 9c       	mov	r12,r0
800029f6:	f0 1f 00 36 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
800029fa:	fc 1b 40 00 	movh	r11,0x4000
800029fe:	32 9c       	mov	r12,41
80002a00:	f0 1f 00 33 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
80002a04:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a06:	04 9b       	mov	r11,r2
80002a08:	02 9c       	mov	r12,r1
80002a0a:	f0 1f 00 2d 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002a0e:	2f f7       	sub	r7,-1
80002a10:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
80002a12:	fe 78 c3 50 	mov	r8,-15536
80002a16:	f0 07 19 00 	cp.h	r7,r8
80002a1a:	c4 80       	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002a1c:	0d 89       	ld.ub	r9,r6[0x0]
80002a1e:	30 08       	mov	r8,0
80002a20:	f0 09 18 00 	cp.b	r9,r8
80002a24:	cc 51       	brne	800029ae <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
80002a26:	4a 98       	lddpc	r8,80002ac8 <sd_mmc_spi_internal_init+0x284>
80002a28:	11 89       	ld.ub	r9,r8[0x0]
80002a2a:	30 28       	mov	r8,2
80002a2c:	f0 09 18 00 	cp.b	r9,r8
80002a30:	c0 a1       	brne	80002a44 <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
80002a32:	f0 1f 00 2a 	mcall	80002ad8 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
80002a36:	5b fc       	cp.w	r12,-1
80002a38:	c3 90       	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002a3a:	58 1c       	cp.w	r12,1
80002a3c:	c0 41       	brne	80002a44 <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002a3e:	30 39       	mov	r9,3
80002a40:	4a 28       	lddpc	r8,80002ac8 <sd_mmc_spi_internal_init+0x284>
80002a42:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
80002a44:	30 0b       	mov	r11,0
80002a46:	33 bc       	mov	r12,59
80002a48:	f0 1f 00 21 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
80002a4c:	4a 17       	lddpc	r7,80002ad0 <sd_mmc_spi_internal_init+0x28c>
80002a4e:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a50:	e0 6b 00 ff 	mov	r11,255
80002a54:	fe 7c 34 00 	mov	r12,-52224
80002a58:	f0 1f 00 19 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
80002a5c:	e0 6b 02 00 	mov	r11,512
80002a60:	31 0c       	mov	r12,16
80002a62:	f0 1f 00 1b 	mcall	80002acc <sd_mmc_spi_internal_init+0x288>
80002a66:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a68:	e0 6b 00 ff 	mov	r11,255
80002a6c:	fe 7c 34 00 	mov	r12,-52224
80002a70:	f0 1f 00 13 	mcall	80002abc <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
80002a74:	0f 89       	ld.ub	r9,r7[0x0]
80002a76:	30 08       	mov	r8,0
80002a78:	f0 09 18 00 	cp.b	r9,r8
80002a7c:	c1 71       	brne	80002aaa <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
80002a7e:	49 8c       	lddpc	r12,80002adc <sd_mmc_spi_internal_init+0x298>
80002a80:	f0 1f 00 18 	mcall	80002ae0 <sd_mmc_spi_internal_init+0x29c>
80002a84:	c1 30       	breq	80002aaa <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
80002a86:	f0 1f 00 18 	mcall	80002ae4 <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
80002a8a:	30 19       	mov	r9,1
80002a8c:	48 e8       	lddpc	r8,80002ac4 <sd_mmc_spi_internal_init+0x280>
80002a8e:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
80002a90:	48 7b       	lddpc	r11,80002aac <sd_mmc_spi_internal_init+0x268>
80002a92:	e0 68 1b 00 	mov	r8,6912
80002a96:	ea 18 00 b7 	orh	r8,0xb7
80002a9a:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002a9c:	48 58       	lddpc	r8,80002ab0 <sd_mmc_spi_internal_init+0x26c>
80002a9e:	70 0a       	ld.w	r10,r8[0x0]
80002aa0:	fe 7c 34 00 	mov	r12,-52224
80002aa4:	f0 1f 00 04 	mcall	80002ab4 <sd_mmc_spi_internal_init+0x270>
80002aa8:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
80002aaa:	d8 3a       	popm	r0-r7,pc,r12=0
80002aac:	00 00       	add	r0,r0
80002aae:	11 1c       	ld.sh	r12,r8++
80002ab0:	00 00       	add	r0,r0
80002ab2:	11 2c       	ld.uh	r12,r8++
80002ab4:	80 00       	ld.sh	r0,r0[0x0]
80002ab6:	39 f4       	mov	r4,-97
80002ab8:	80 00       	ld.sh	r0,r0[0x0]
80002aba:	39 82       	mov	r2,-104
80002abc:	80 00       	ld.sh	r0,r0[0x0]
80002abe:	3a b2       	mov	r2,-85
80002ac0:	80 00       	ld.sh	r0,r0[0x0]
80002ac2:	39 ce       	mov	lr,-100
80002ac4:	00 00       	add	r0,r0
80002ac6:	11 30       	ld.ub	r0,r8++
80002ac8:	00 00       	add	r0,r0
80002aca:	17 56       	ld.sh	r6,--r11
80002acc:	80 00       	ld.sh	r0,r0[0x0]
80002ace:	22 b4       	sub	r4,43
80002ad0:	00 00       	add	r0,r0
80002ad2:	17 68       	ld.uh	r8,--r11
80002ad4:	80 00       	ld.sh	r0,r0[0x0]
80002ad6:	25 48       	sub	r8,84
80002ad8:	80 00       	ld.sh	r0,r0[0x0]
80002ada:	24 bc       	sub	r12,75
80002adc:	00 00       	add	r0,r0
80002ade:	17 58       	ld.sh	r8,--r11
80002ae0:	80 00       	ld.sh	r0,r0[0x0]
80002ae2:	27 50       	sub	r0,117
80002ae4:	80 00       	ld.sh	r0,r0[0x0]
80002ae6:	20 04       	sub	r4,0

80002ae8 <sd_mmc_spi_mem_check>:
//!
//! @return bit
//!   The memory is ready     -> true
//!   The memory check failed -> false
bool sd_mmc_spi_mem_check(void)
{
80002ae8:	d4 01       	pushm	lr
  if (sd_mmc_spi_check_presence())
80002aea:	f0 1f 00 07 	mcall	80002b04 <sd_mmc_spi_mem_check+0x1c>
80002aee:	c0 a0       	breq	80002b02 <sd_mmc_spi_mem_check+0x1a>
  {
    if (sd_mmc_spi_init_done == false)
80002af0:	48 68       	lddpc	r8,80002b08 <sd_mmc_spi_mem_check+0x20>
80002af2:	11 89       	ld.ub	r9,r8[0x0]
80002af4:	30 08       	mov	r8,0
80002af6:	f0 09 18 00 	cp.b	r9,r8
80002afa:	c0 20       	breq	80002afe <sd_mmc_spi_mem_check+0x16>
80002afc:	da 0a       	popm	pc,r12=1
    {
      return sd_mmc_spi_internal_init();
80002afe:	f0 1f 00 04 	mcall	80002b0c <sd_mmc_spi_mem_check+0x24>
    }
    else
      return true;
  }
  return false;
}
80002b02:	d8 02       	popm	pc
80002b04:	80 00       	ld.sh	r0,r0[0x0]
80002b06:	22 f4       	sub	r4,47
80002b08:	00 00       	add	r0,r0
80002b0a:	11 30       	ld.ub	r0,r8++
80002b0c:	80 00       	ld.sh	r0,r0[0x0]
80002b0e:	28 44       	sub	r4,-124

80002b10 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002b10:	eb cd 40 10 	pushm	r4,lr
80002b14:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002b18:	48 88       	lddpc	r8,80002b38 <sd_mmc_spi_init+0x28>
80002b1a:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80002b1c:	48 88       	lddpc	r8,80002b3c <sd_mmc_spi_init+0x2c>
80002b1e:	68 09       	ld.w	r9,r4[0x0]
80002b20:	91 09       	st.w	r8[0x0],r9
80002b22:	68 19       	ld.w	r9,r4[0x4]
80002b24:	91 19       	st.w	r8[0x4],r9
80002b26:	68 29       	ld.w	r9,r4[0x8]
80002b28:	91 29       	st.w	r8[0x8],r9
80002b2a:	68 39       	ld.w	r9,r4[0xc]
80002b2c:	91 39       	st.w	r8[0xc],r9

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
80002b2e:	f0 1f 00 05 	mcall	80002b40 <sd_mmc_spi_init+0x30>
}
80002b32:	e3 cd 80 10 	ldm	sp++,r4,pc
80002b36:	00 00       	add	r0,r0
80002b38:	00 00       	add	r0,r0
80002b3a:	11 2c       	ld.uh	r12,r8++
80002b3c:	00 00       	add	r0,r0
80002b3e:	11 1c       	ld.sh	r12,r8++
80002b40:	80 00       	ld.sh	r0,r0[0x0]
80002b42:	28 44       	sub	r4,-124

80002b44 <sd_mmc_spi_wr_protect>:
//! @return false  -> the memory is not write-protected (always)
//!/
bool  sd_mmc_spi_wr_protect(void)
{
   return false;
}
80002b44:	5e fd       	retal	0

80002b46 <sd_mmc_spi_removal>:
//!/
bool  sd_mmc_spi_removal(void)
{
  return false;
//  return ((sd_mmc_spi_check_presence()) ? false : true);
}
80002b46:	5e fd       	retal	0

80002b48 <sd_mmc_spi_test_unit_ready>:
}



Ctrl_status sd_mmc_spi_test_unit_ready(void)
{
80002b48:	d4 01       	pushm	lr
  Sd_mmc_spi_access_signal_on();
  switch (sd_mmc_spi_presence_status)
80002b4a:	49 88       	lddpc	r8,80002ba8 <sd_mmc_spi_test_unit_ready+0x60>
80002b4c:	11 88       	ld.ub	r8,r8[0x0]
80002b4e:	30 19       	mov	r9,1
80002b50:	f2 08 18 00 	cp.b	r8,r9
80002b54:	c1 40       	breq	80002b7c <sd_mmc_spi_test_unit_ready+0x34>
80002b56:	c0 63       	brcs	80002b62 <sd_mmc_spi_test_unit_ready+0x1a>
80002b58:	30 29       	mov	r9,2
80002b5a:	f2 08 18 00 	cp.b	r8,r9
80002b5e:	c2 01       	brne	80002b9e <sd_mmc_spi_test_unit_ready+0x56>
80002b60:	c1 a8       	rjmp	80002b94 <sd_mmc_spi_test_unit_ready+0x4c>
  {
    case SD_MMC_REMOVED:
      sd_mmc_spi_init_done = false;
80002b62:	30 09       	mov	r9,0
80002b64:	49 28       	lddpc	r8,80002bac <sd_mmc_spi_test_unit_ready+0x64>
80002b66:	b0 89       	st.b	r8[0x0],r9
      if (sd_mmc_spi_mem_check())
80002b68:	f0 1f 00 12 	mcall	80002bb0 <sd_mmc_spi_test_unit_ready+0x68>
80002b6c:	c0 31       	brne	80002b72 <sd_mmc_spi_test_unit_ready+0x2a>
80002b6e:	30 2c       	mov	r12,2
80002b70:	d8 02       	popm	pc
      {
        sd_mmc_spi_presence_status = SD_MMC_INSERTED;
80002b72:	30 19       	mov	r9,1
80002b74:	48 d8       	lddpc	r8,80002ba8 <sd_mmc_spi_test_unit_ready+0x60>
80002b76:	b0 89       	st.b	r8[0x0],r9
80002b78:	30 3c       	mov	r12,3
        Sd_mmc_spi_access_signal_off();
        return CTRL_BUSY;
80002b7a:	d8 02       	popm	pc
      }
      Sd_mmc_spi_access_signal_off();
      return CTRL_NO_PRESENT;

    case SD_MMC_INSERTED:
      if (!sd_mmc_spi_mem_check())
80002b7c:	f0 1f 00 0d 	mcall	80002bb0 <sd_mmc_spi_test_unit_ready+0x68>
80002b80:	c0 20       	breq	80002b84 <sd_mmc_spi_test_unit_ready+0x3c>
80002b82:	d8 0a       	popm	pc,r12=0
      {
        sd_mmc_spi_presence_status = SD_MMC_REMOVING;
80002b84:	30 29       	mov	r9,2
80002b86:	48 98       	lddpc	r8,80002ba8 <sd_mmc_spi_test_unit_ready+0x60>
80002b88:	b0 89       	st.b	r8[0x0],r9
        sd_mmc_spi_init_done = false;
80002b8a:	30 09       	mov	r9,0
80002b8c:	48 88       	lddpc	r8,80002bac <sd_mmc_spi_test_unit_ready+0x64>
80002b8e:	b0 89       	st.b	r8[0x0],r9
80002b90:	30 3c       	mov	r12,3
        Sd_mmc_spi_access_signal_off();
        return CTRL_BUSY;
80002b92:	d8 02       	popm	pc
      }
      Sd_mmc_spi_access_signal_off();
      return CTRL_GOOD;

    case SD_MMC_REMOVING:
      sd_mmc_spi_presence_status = SD_MMC_REMOVED;
80002b94:	30 09       	mov	r9,0
80002b96:	48 58       	lddpc	r8,80002ba8 <sd_mmc_spi_test_unit_ready+0x60>
80002b98:	b0 89       	st.b	r8[0x0],r9
80002b9a:	30 2c       	mov	r12,2
      Sd_mmc_spi_access_signal_off();
      return CTRL_NO_PRESENT;
80002b9c:	d8 02       	popm	pc

    default:
      sd_mmc_spi_presence_status = SD_MMC_REMOVED;
80002b9e:	30 09       	mov	r9,0
80002ba0:	48 28       	lddpc	r8,80002ba8 <sd_mmc_spi_test_unit_ready+0x60>
80002ba2:	b0 89       	st.b	r8[0x0],r9
80002ba4:	30 3c       	mov	r12,3
    }
    else
      return CTRL_NO_PRESENT;
  }
*/
}
80002ba6:	d8 02       	popm	pc
80002ba8:	00 00       	add	r0,r0
80002baa:	00 04       	add	r4,r0
80002bac:	00 00       	add	r0,r0
80002bae:	11 30       	ld.ub	r0,r8++
80002bb0:	80 00       	ld.sh	r0,r0[0x0]
80002bb2:	2a e8       	sub	r8,-82

80002bb4 <sd_mmc_spi_mem_init>:

//_____ D E C L A R A T I O N ______________________________________________


void sd_mmc_spi_mem_init(void)
{
80002bb4:	d4 01       	pushm	lr
  sd_mmc_spi_internal_init();        // Restart Init of SD/MMC card after previous first init
80002bb6:	f0 1f 00 02 	mcall	80002bbc <sd_mmc_spi_mem_init+0x8>
}
80002bba:	d8 02       	popm	pc
80002bbc:	80 00       	ld.sh	r0,r0[0x0]
80002bbe:	28 44       	sub	r4,-124

80002bc0 <sd_mmc_spi_ram_2_mem>:
//! @return                Ctrl_status
//!   It is ready      ->    CTRL_GOOD
//!   An error occurs  ->    CTRL_FAIL
//!
Ctrl_status    sd_mmc_spi_ram_2_mem(uint32_t addr, const void *ram)
{
80002bc0:	eb cd 40 c0 	pushm	r6-r7,lr
80002bc4:	18 96       	mov	r6,r12
80002bc6:	16 97       	mov	r7,r11
   Sd_mmc_spi_access_signal_on();
   sd_mmc_spi_check_presence();
80002bc8:	f0 1f 00 12 	mcall	80002c10 <sd_mmc_spi_ram_2_mem+0x50>

   if (!sd_mmc_spi_init_done)
80002bcc:	49 28       	lddpc	r8,80002c14 <sd_mmc_spi_ram_2_mem+0x54>
80002bce:	11 89       	ld.ub	r9,r8[0x0]
80002bd0:	30 08       	mov	r8,0
80002bd2:	f0 09 18 00 	cp.b	r9,r8
80002bd6:	c0 c1       	brne	80002bee <sd_mmc_spi_ram_2_mem+0x2e>
   {
      sd_mmc_spi_mem_init();
80002bd8:	f0 1f 00 10 	mcall	80002c18 <sd_mmc_spi_ram_2_mem+0x58>
   }

   if (sd_mmc_spi_init_done)
80002bdc:	48 e8       	lddpc	r8,80002c14 <sd_mmc_spi_ram_2_mem+0x54>
80002bde:	11 89       	ld.ub	r9,r8[0x0]
80002be0:	30 08       	mov	r8,0
80002be2:	f0 09 18 00 	cp.b	r9,r8
80002be6:	c0 41       	brne	80002bee <sd_mmc_spi_ram_2_mem+0x2e>
80002be8:	30 2c       	mov	r12,2
80002bea:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
   {
     sd_mmc_spi_write_open(addr);
80002bee:	0c 9c       	mov	r12,r6
80002bf0:	f0 1f 00 0b 	mcall	80002c1c <sd_mmc_spi_ram_2_mem+0x5c>
     if (!sd_mmc_spi_write_sector_from_ram(ram))
80002bf4:	0e 9c       	mov	r12,r7
80002bf6:	f0 1f 00 0b 	mcall	80002c20 <sd_mmc_spi_ram_2_mem+0x60>
80002bfa:	c0 61       	brne	80002c06 <sd_mmc_spi_ram_2_mem+0x46>
     {
       sd_mmc_spi_write_close();
80002bfc:	f0 1f 00 0a 	mcall	80002c24 <sd_mmc_spi_ram_2_mem+0x64>
80002c00:	30 2c       	mov	r12,2
       Sd_mmc_spi_access_signal_off();
       return CTRL_NO_PRESENT;
80002c02:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
     }
     sd_mmc_spi_write_close();
80002c06:	f0 1f 00 08 	mcall	80002c24 <sd_mmc_spi_ram_2_mem+0x64>
80002c0a:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002c0e:	00 00       	add	r0,r0
80002c10:	80 00       	ld.sh	r0,r0[0x0]
80002c12:	22 f4       	sub	r4,47
80002c14:	00 00       	add	r0,r0
80002c16:	11 30       	ld.ub	r0,r8++
80002c18:	80 00       	ld.sh	r0,r0[0x0]
80002c1a:	2b b4       	sub	r4,-69
80002c1c:	80 00       	ld.sh	r0,r0[0x0]
80002c1e:	21 b0       	sub	r0,27
80002c20:	80 00       	ld.sh	r0,r0[0x0]
80002c22:	23 70       	sub	r0,55
80002c24:	80 00       	ld.sh	r0,r0[0x0]
80002c26:	21 20       	sub	r0,18

80002c28 <sd_mmc_spi_mem_2_ram>:
//------------ Standard functions for read/write 1 sector to 1 sector ram buffer -----------------

#if ACCESS_MEM_TO_RAM == true

Ctrl_status sd_mmc_spi_mem_2_ram(uint32_t addr, void *ram)
{
80002c28:	eb cd 40 c0 	pushm	r6-r7,lr
80002c2c:	18 97       	mov	r7,r12
80002c2e:	16 96       	mov	r6,r11
   Sd_mmc_spi_access_signal_on();
   sd_mmc_spi_check_presence();
80002c30:	f0 1f 00 12 	mcall	80002c78 <sd_mmc_spi_mem_2_ram+0x50>

   if (!sd_mmc_spi_init_done)
80002c34:	49 28       	lddpc	r8,80002c7c <sd_mmc_spi_mem_2_ram+0x54>
80002c36:	11 89       	ld.ub	r9,r8[0x0]
80002c38:	30 08       	mov	r8,0
80002c3a:	f0 09 18 00 	cp.b	r9,r8
80002c3e:	c0 c1       	brne	80002c56 <sd_mmc_spi_mem_2_ram+0x2e>
   {
      sd_mmc_spi_mem_init();
80002c40:	f0 1f 00 10 	mcall	80002c80 <sd_mmc_spi_mem_2_ram+0x58>
   }

   if (!sd_mmc_spi_init_done)
80002c44:	48 e8       	lddpc	r8,80002c7c <sd_mmc_spi_mem_2_ram+0x54>
80002c46:	11 89       	ld.ub	r9,r8[0x0]
80002c48:	30 08       	mov	r8,0
80002c4a:	f0 09 18 00 	cp.b	r9,r8
80002c4e:	c0 41       	brne	80002c56 <sd_mmc_spi_mem_2_ram+0x2e>
80002c50:	30 2c       	mov	r12,2
80002c52:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
     return CTRL_NO_PRESENT;

   if( !sd_mmc_spi_read_open(addr) )
80002c56:	0e 9c       	mov	r12,r7
80002c58:	f0 1f 00 0b 	mcall	80002c84 <sd_mmc_spi_mem_2_ram+0x5c>
80002c5c:	c0 c0       	breq	80002c74 <sd_mmc_spi_mem_2_ram+0x4c>
     goto sd_mmc_spi_mem_2_ram_fail;

   if( !sd_mmc_spi_read_sector_to_ram(ram))
80002c5e:	0c 9c       	mov	r12,r6
80002c60:	f0 1f 00 0a 	mcall	80002c88 <sd_mmc_spi_mem_2_ram+0x60>
80002c64:	c0 80       	breq	80002c74 <sd_mmc_spi_mem_2_ram+0x4c>
     goto sd_mmc_spi_mem_2_ram_fail;

   if( !sd_mmc_spi_read_close() )
80002c66:	f0 1f 00 0a 	mcall	80002c8c <sd_mmc_spi_mem_2_ram+0x64>
80002c6a:	ec 1c 00 01 	eorl	r12,0x1
80002c6e:	5c 5c       	castu.b	r12
80002c70:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c74:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002c78:	80 00       	ld.sh	r0,r0[0x0]
80002c7a:	22 f4       	sub	r4,47
80002c7c:	00 00       	add	r0,r0
80002c7e:	11 30       	ld.ub	r0,r8++
80002c80:	80 00       	ld.sh	r0,r0[0x0]
80002c82:	2b b4       	sub	r4,-69
80002c84:	80 00       	ld.sh	r0,r0[0x0]
80002c86:	21 d4       	sub	r4,29
80002c88:	80 00       	ld.sh	r0,r0[0x0]
80002c8a:	26 00       	sub	r0,96
80002c8c:	80 00       	ld.sh	r0,r0[0x0]
80002c8e:	21 c8       	sub	r8,28

80002c90 <sd_mmc_spi_read_capacity>:
}



Ctrl_status sd_mmc_spi_read_capacity(uint32_t *nb_sector)
{
80002c90:	eb cd 40 80 	pushm	r7,lr
80002c94:	18 97       	mov	r7,r12
//   sd_mmc_spi_check_presence();   // omitted because creates interferences with "sd_mmc_spi_test_unit_ready()" function
   Sd_mmc_spi_access_signal_on();

   if (!sd_mmc_spi_init_done)
80002c96:	48 c8       	lddpc	r8,80002cc4 <sd_mmc_spi_read_capacity+0x34>
80002c98:	11 89       	ld.ub	r9,r8[0x0]
80002c9a:	30 08       	mov	r8,0
80002c9c:	f0 09 18 00 	cp.b	r9,r8
80002ca0:	c0 c1       	brne	80002cb8 <sd_mmc_spi_read_capacity+0x28>
   {
      sd_mmc_spi_mem_init();
80002ca2:	f0 1f 00 0a 	mcall	80002cc8 <sd_mmc_spi_read_capacity+0x38>
   }

   if (sd_mmc_spi_init_done)
80002ca6:	48 88       	lddpc	r8,80002cc4 <sd_mmc_spi_read_capacity+0x34>
80002ca8:	11 89       	ld.ub	r9,r8[0x0]
80002caa:	30 08       	mov	r8,0
80002cac:	f0 09 18 00 	cp.b	r9,r8
80002cb0:	c0 41       	brne	80002cb8 <sd_mmc_spi_read_capacity+0x28>
80002cb2:	30 2c       	mov	r12,2
80002cb4:	e3 cd 80 80 	ldm	sp++,r7,pc
   {
     *nb_sector = sd_mmc_spi_last_block_address+1;
80002cb8:	48 58       	lddpc	r8,80002ccc <sd_mmc_spi_read_capacity+0x3c>
80002cba:	70 08       	ld.w	r8,r8[0x0]
80002cbc:	2f f8       	sub	r8,-1
80002cbe:	8f 08       	st.w	r7[0x0],r8
80002cc0:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002cc4:	00 00       	add	r0,r0
80002cc6:	11 30       	ld.ub	r0,r8++
80002cc8:	80 00       	ld.sh	r0,r0[0x0]
80002cca:	2b b4       	sub	r4,-69
80002ccc:	00 00       	add	r0,r0
80002cce:	17 50       	ld.sh	r0,--r11

80002cd0 <acifa_is_aca_ready>:
#include "compiler.h"
#include "acifa.h"

static bool acifa_is_aca_ready(volatile avr32_acifa_t *acifa)
{
	return (acifa->sr & AVR32_ACIFA_SR_ACARDY_MASK) != 0;
80002cd0:	79 0c       	ld.w	r12,r12[0x40]
}
80002cd2:	f9 dc c3 01 	bfextu	r12,r12,0x18,0x1
80002cd6:	5e fc       	retal	r12

80002cd8 <acifa_is_acb_ready>:

static bool acifa_is_acb_ready(volatile avr32_acifa_t *acifa)
{
	return (acifa->sr & AVR32_ACIFA_SR_ACBRDY_MASK) != 0;
80002cd8:	79 0c       	ld.w	r12,r12[0x40]
}
80002cda:	f9 dc c3 21 	bfextu	r12,r12,0x19,0x1
80002cde:	5e fc       	retal	r12

80002ce0 <acifa_configure>:
void acifa_configure(volatile avr32_acifa_t *acifa,
		uint8_t comp_sel,
		uint8_t input_p,
		uint8_t input_n,
		uint32_t pb_hz)
{
80002ce0:	d4 01       	pushm	lr
	Assert( acifa != NULL );
	if (comp_sel == ACIFA_COMP_SELA) {
80002ce2:	30 1e       	mov	lr,1
80002ce4:	fc 0b 18 00 	cp.b	r11,lr
80002ce8:	c0 a1       	brne	80002cfc <acifa_configure+0x1c>
		acifa->confa
80002cea:	b1 69       	lsl	r9,0x10
80002cec:	e6 19 00 0f 	andh	r9,0xf,COH
80002cf0:	a9 6a       	lsl	r10,0x8
80002cf2:	e2 1a 0f 00 	andl	r10,0xf00,COH
80002cf6:	14 49       	or	r9,r10
80002cf8:	99 09       	st.w	r12[0x0],r9
80002cfa:	c0 98       	rjmp	80002d0c <acifa_configure+0x2c>
				AVR32_ACIFA_CONFA_INSELP_MASK) |
				((input_n <<
				AVR32_ACIFA_CONFA_INSELN_OFFSET) &
				AVR32_ACIFA_CONFA_INSELN_MASK);
	} else {
		acifa->confb
80002cfc:	b1 69       	lsl	r9,0x10
80002cfe:	e6 19 00 0f 	andh	r9,0xf,COH
80002d02:	a9 6a       	lsl	r10,0x8
80002d04:	e2 1a 0f 00 	andl	r10,0xf00,COH
80002d08:	14 49       	or	r9,r10
80002d0a:	99 19       	st.w	r12[0x4],r9
				AVR32_ACIFA_CONFB_INSELN_OFFSET) &
				AVR32_ACIFA_CONFB_INSELN_MASK);
	}

	/* Startup Time of up to 10us max. */
	acifa->sut = (pb_hz / 100000);
80002d0c:	f0 09 16 05 	lsr	r9,r8,0x5
80002d10:	e0 6a 5a c5 	mov	r10,23237
80002d14:	ea 1a 0a 7c 	orh	r10,0xa7c
80002d18:	f2 0a 06 48 	mulu.d	r8,r9,r10
80002d1c:	f2 08 16 07 	lsr	r8,r9,0x7
80002d20:	99 98       	st.w	r12[0x24],r8
}
80002d22:	d8 02       	popm	pc

80002d24 <acifa_configure_hysteresis>:
		uint8_t level)
{
	Assert( acifa != NULL );

	/* Hysteresis Configuration */
	if (comp_sel == ACIFA_COMP_SELA) {
80002d24:	30 18       	mov	r8,1
80002d26:	f0 0b 18 00 	cp.b	r11,r8
80002d2a:	c0 81       	brne	80002d3a <acifa_configure_hysteresis+0x16>
		acifa->confa
			|= ((level <<
80002d2c:	78 08       	ld.w	r8,r12[0x0]
80002d2e:	b9 6a       	lsl	r10,0x18
80002d30:	e6 1a 03 00 	andh	r10,0x300,COH
80002d34:	10 4a       	or	r10,r8
{
	Assert( acifa != NULL );

	/* Hysteresis Configuration */
	if (comp_sel == ACIFA_COMP_SELA) {
		acifa->confa
80002d36:	99 0a       	st.w	r12[0x0],r10
80002d38:	5e fc       	retal	r12
			|= ((level <<
				AVR32_ACIFA_CONFA_HS_OFFSET) &
				AVR32_ACIFA_CONFA_HS_MASK);
	} else {
		acifa->confb
			|= ((level <<
80002d3a:	78 18       	ld.w	r8,r12[0x4]
80002d3c:	b9 6a       	lsl	r10,0x18
80002d3e:	e6 1a 03 00 	andh	r10,0x300,COH
80002d42:	10 4a       	or	r10,r8
		acifa->confa
			|= ((level <<
				AVR32_ACIFA_CONFA_HS_OFFSET) &
				AVR32_ACIFA_CONFA_HS_MASK);
	} else {
		acifa->confb
80002d44:	99 1a       	st.w	r12[0x4],r10
80002d46:	5e fc       	retal	r12

80002d48 <acifa_start>:
 * \param *acifa        Base address of the ACIFA
 * \param comp_sel      Comparator Selection
 */
void acifa_start(volatile avr32_acifa_t *acifa,
		uint8_t comp_sel)
{
80002d48:	eb cd 40 80 	pushm	r7,lr
80002d4c:	18 97       	mov	r7,r12
	Assert( acifa != NULL );

	if (comp_sel == ACIFA_COMP_SELA) {
80002d4e:	30 18       	mov	r8,1
80002d50:	f0 0b 18 00 	cp.b	r11,r8
80002d54:	c0 91       	brne	80002d66 <acifa_start+0x1e>
		acifa->en = (AVR32_ACIFA_EN_ACAEN_MASK) |
80002d56:	30 98       	mov	r8,9
80002d58:	99 78       	st.w	r12[0x1c],r8
				(AVR32_ACIFA_EN_ACACPEN_MASK);

		while (!acifa_is_aca_ready(acifa)) {
80002d5a:	0e 9c       	mov	r12,r7
80002d5c:	f0 1f 00 0f 	mcall	80002d98 <acifa_start+0x50>
80002d60:	cf d0       	breq	80002d5a <acifa_start+0x12>
80002d62:	e3 cd 80 80 	ldm	sp++,r7,pc
			/* Wait for ACA */
		}
	} else if (comp_sel == ACIFA_COMP_SELB) {
80002d66:	30 28       	mov	r8,2
80002d68:	f0 0b 18 00 	cp.b	r11,r8
80002d6c:	c0 91       	brne	80002d7e <acifa_start+0x36>
		acifa->en = (AVR32_ACIFA_EN_ACBEN_MASK) |
80002d6e:	31 28       	mov	r8,18
80002d70:	99 78       	st.w	r12[0x1c],r8
				(AVR32_ACIFA_EN_ACBCPEN_MASK);

		while (!acifa_is_acb_ready(acifa)) {
80002d72:	0e 9c       	mov	r12,r7
80002d74:	f0 1f 00 0a 	mcall	80002d9c <acifa_start+0x54>
80002d78:	cf d0       	breq	80002d72 <acifa_start+0x2a>
80002d7a:	e3 cd 80 80 	ldm	sp++,r7,pc
			/* Wait for ACB */
		}
	} else {
		acifa->en = (AVR32_ACIFA_EN_ACAEN_MASK) |
80002d7e:	31 b8       	mov	r8,27
80002d80:	99 78       	st.w	r12[0x1c],r8
				(AVR32_ACIFA_EN_ACACPEN_MASK) |
				(AVR32_ACIFA_EN_ACBEN_MASK) |
				(AVR32_ACIFA_EN_ACBCPEN_MASK);

		while (!acifa_is_aca_ready(acifa)) {
80002d82:	0e 9c       	mov	r12,r7
80002d84:	f0 1f 00 05 	mcall	80002d98 <acifa_start+0x50>
80002d88:	cf d0       	breq	80002d82 <acifa_start+0x3a>
			/* Wait for ACA */
		}
		while (!acifa_is_acb_ready(acifa)) {
80002d8a:	0e 9c       	mov	r12,r7
80002d8c:	f0 1f 00 04 	mcall	80002d9c <acifa_start+0x54>
80002d90:	cf d0       	breq	80002d8a <acifa_start+0x42>
80002d92:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d96:	00 00       	add	r0,r0
80002d98:	80 00       	ld.sh	r0,r0[0x0]
80002d9a:	2c d0       	sub	r0,-51
80002d9c:	80 00       	ld.sh	r0,r0[0x0]
80002d9e:	2c d8       	sub	r8,-51

80002da0 <acifa_is_aca_inp_higher>:
 *  \retval true when ACA Input P is higher than Input N
 *  \retval false when ACA Input P is Lower than Input N
 */
bool acifa_is_aca_inp_higher(volatile avr32_acifa_t *acifa)
{
	return (acifa->sr & AVR32_ACIFA_SR_ACACS_MASK) != 0;
80002da0:	79 0c       	ld.w	r12,r12[0x40]
}
80002da2:	f9 dc c2 01 	bfextu	r12,r12,0x10,0x1
80002da6:	5e fc       	retal	r12

80002da8 <acifa_is_acb_inp_higher>:
 *  \retval true when ACB Input P is higher than Input N
 *  \retval false when ACB Input P is Lower than Input N
 */
bool acifa_is_acb_inp_higher(volatile avr32_acifa_t *acifa)
{
	return (acifa->sr & AVR32_ACIFA_SR_ACBCS_MASK) != 0;
80002da8:	79 0c       	ld.w	r12,r12[0x40]
}
80002daa:	f9 dc c2 21 	bfextu	r12,r12,0x11,0x1
80002dae:	5e fc       	retal	r12

80002db0 <acifa_clear_flags>:
 * \param acifa         Base address of the ACIFA
 * \param flag_mask     Flag Mask Value
 */
void acifa_clear_flags(volatile avr32_acifa_t *acifa, uint32_t flag_mask)
{
	acifa->scr = flag_mask;
80002db0:	f9 4b 00 44 	st.w	r12[68],r11
}
80002db4:	5e fc       	retal	r12

80002db6 <acifa_enable_interrupt_toggle>:
void acifa_enable_interrupt_toggle(volatile avr32_acifa_t *acifa,
		uint8_t comp_sel)
{
	Assert( acifa != NULL );

	if (comp_sel == ACIFA_COMP_SELA) {
80002db6:	30 18       	mov	r8,1
80002db8:	f0 0b 18 00 	cp.b	r11,r8
80002dbc:	c0 71       	brne	80002dca <acifa_enable_interrupt_toggle+0x14>
		acifa->CONFA.is = 2;
80002dbe:	78 08       	ld.w	r8,r12[0x0]
80002dc0:	30 29       	mov	r9,2
80002dc2:	f1 d9 d0 02 	bfins	r8,r9,0x0,0x2
80002dc6:	99 08       	st.w	r12[0x0],r8
80002dc8:	5e fc       	retal	r12
	} else if (comp_sel == ACIFA_COMP_SELB) {
80002dca:	30 28       	mov	r8,2
80002dcc:	f0 0b 18 00 	cp.b	r11,r8
80002dd0:	5e 1c       	retne	r12
		acifa->CONFB.is = 2;
80002dd2:	78 18       	ld.w	r8,r12[0x4]
80002dd4:	30 29       	mov	r9,2
80002dd6:	f1 d9 d0 02 	bfins	r8,r9,0x0,0x2
80002dda:	99 18       	st.w	r12[0x4],r8
80002ddc:	5e fc       	retal	r12

80002dde <acifa_enable_interrupt>:
 */
void acifa_enable_interrupt(volatile avr32_acifa_t *acifa, uint32_t flag_mask)
{
	Assert( acifa != NULL );

	acifa->ier = flag_mask;
80002dde:	99 ab       	st.w	r12[0x28],r11
}
80002de0:	5e fc       	retal	r12

80002de2 <sdramc_ck_delay>:
 * \param ck Number of HSB clock cycles to wait.
 */
static void sdramc_ck_delay(unsigned long ck)
{
  // Use the CPU cycle counter (CPU and HSB clocks are the same).
  unsigned long delay_start_cycle = Get_system_register(AVR32_COUNT);
80002de2:	e1 b8 00 42 	mfsr	r8,0x108
  unsigned long delay_end_cycle = delay_start_cycle + ck;
80002de6:	f0 0c 00 0c 	add	r12,r8,r12

  // To be safer, the end of wait is based on an inequality test, so CPU cycle
  // counter wrap around is checked.
  if (delay_start_cycle > delay_end_cycle)
80002dea:	18 38       	cp.w	r8,r12
80002dec:	e0 88 00 06 	brls	80002df8 <sdramc_ck_delay+0x16>
  {
    while ((unsigned long)Get_system_register(AVR32_COUNT) > delay_end_cycle);
80002df0:	e1 b8 00 42 	mfsr	r8,0x108
80002df4:	10 3c       	cp.w	r12,r8
80002df6:	cf d3       	brcs	80002df0 <sdramc_ck_delay+0xe>
  }
  while ((unsigned long)Get_system_register(AVR32_COUNT) < delay_end_cycle);
80002df8:	e1 b8 00 42 	mfsr	r8,0x108
80002dfc:	10 3c       	cp.w	r12,r8
80002dfe:	fe 9b ff fd 	brhi	80002df8 <sdramc_ck_delay+0x16>
}
80002e02:	5e fc       	retal	r12

80002e04 <sdramc_init>:
// {
// }
// #endif

void sdramc_init(unsigned long hsb_hz)
{
80002e04:	d4 31       	pushm	r0-r7,lr
80002e06:	18 91       	mov	r1,r12
  unsigned long hsb_mhz_dn = hsb_hz / 1000000;
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
80002e08:	ee 78 42 3f 	mov	r8,999999
80002e0c:	f8 08 00 09 	add	r9,r12,r8
80002e10:	e0 60 de 83 	mov	r0,56963
80002e14:	ea 10 43 1b 	orh	r0,0x431b
80002e18:	f2 00 06 48 	mulu.d	r8,r9,r0
80002e1c:	f2 06 16 12 	lsr	r6,r9,0x12
    // Enable clock-related pins.
    {AVR32_EBI_SDCK_PIN,            AVR32_EBI_SDCK_FUNCTION           },
    {AVR32_EBI_SDCKE_PIN,           AVR32_EBI_SDCKE_FUNCTION          }
  };

  gpio_enable_module(SDRAMC_EBI_GPIO_MAP, sizeof(SDRAMC_EBI_GPIO_MAP) / sizeof(SDRAMC_EBI_GPIO_MAP[0]));
80002e20:	32 5b       	mov	r11,37
80002e22:	4c 9c       	lddpc	r12,80002f44 <sdramc_init+0x140>
80002e24:	f0 1f 00 49 	mcall	80002f48 <sdramc_init+0x144>
#if (defined AVR32_HMATRIX)
  AVR32_HMATRIX.sfr[AVR32_EBI_HMATRIX_NR] |= 1 << AVR32_EBI_SDRAM_CS;
  AVR32_HMATRIX.sfr[AVR32_EBI_HMATRIX_NR];
#endif
#if (defined AVR32_HMATRIXB)
  AVR32_HMATRIXB.sfr[AVR32_EBI_HMATRIX_NR] |= 1 << AVR32_EBI_SDRAM_CS;
80002e28:	fe 68 20 00 	mov	r8,-122880
80002e2c:	f0 f9 01 28 	ld.w	r9,r8[296]
80002e30:	a1 b9       	sbr	r9,0x1
80002e32:	f1 49 01 28 	st.w	r8[296],r9
  AVR32_HMATRIXB.sfr[AVR32_EBI_HMATRIX_NR];
80002e36:	f0 f8 01 28 	ld.w	r8,r8[296]
      ((( SDRAM_COL_BITS                 -    8) << AVR32_SDRAMC_CR_NC_OFFSET  ) & AVR32_SDRAMC_CR_NC_MASK  ) |
      ((( SDRAM_ROW_BITS                 -   11) << AVR32_SDRAMC_CR_NR_OFFSET  ) & AVR32_SDRAMC_CR_NR_MASK  ) |
      ((( SDRAM_BANK_BITS                -    1) << AVR32_SDRAMC_CR_NB_OFFSET  ) & AVR32_SDRAMC_CR_NB_MASK  ) |
      ((  SDRAM_CAS                              << AVR32_SDRAMC_CR_CAS_OFFSET ) & AVR32_SDRAMC_CR_CAS_MASK ) |
      ((( SDRAM_DBW                      >>   4) << AVR32_SDRAMC_CR_DBW_OFFSET ) & AVR32_SDRAMC_CR_DBW_MASK ) |
      ((((SDRAM_TWR  * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TWR_OFFSET ) & AVR32_SDRAMC_CR_TWR_MASK ) |
80002e3a:	ec 08 15 04 	lsl	r8,r6,0x4
80002e3e:	0c 18       	sub	r8,r6
80002e40:	f0 c3 fc 19 	sub	r3,r8,-999
80002e44:	e0 65 4d d3 	mov	r5,19923
80002e48:	ea 15 10 62 	orh	r5,0x1062
80002e4c:	e6 05 06 42 	mulu.d	r2,r3,r5
80002e50:	a7 83       	lsr	r3,0x6
#endif

  // Configure the SDRAM Controller with SDRAM setup and timing information.
  // All timings below are rounded up because they are minimal values.
  AVR32_SDRAMC.cr =
      ((( SDRAM_COL_BITS                 -    8) << AVR32_SDRAMC_CR_NC_OFFSET  ) & AVR32_SDRAMC_CR_NC_MASK  ) |
80002e52:	ec 02 15 05 	lsl	r2,r6,0x5
80002e56:	0c 02       	add	r2,r6
80002e58:	a1 72       	lsl	r2,0x1
80002e5a:	e4 06 00 0b 	add	r11,r2,r6
80002e5e:	f6 cb fc 19 	sub	r11,r11,-999
80002e62:	f6 05 06 4a 	mulu.d	r10,r11,r5
80002e66:	f6 0a 16 06 	lsr	r10,r11,0x6
80002e6a:	bd 6a       	lsl	r10,0x1c
80002e6c:	e8 1a 00 f0 	orl	r10,0xf0
80002e70:	e6 09 15 08 	lsl	r9,r3,0x8
80002e74:	e2 19 0f 00 	andl	r9,0xf00,COH
80002e78:	12 4a       	or	r10,r9
80002e7a:	f0 09 15 02 	lsl	r9,r8,0x2
80002e7e:	f2 c9 fc 19 	sub	r9,r9,-999
80002e82:	f2 05 06 48 	mulu.d	r8,r9,r5
80002e86:	a7 69       	lsl	r9,0x6
80002e88:	e2 19 f0 00 	andl	r9,0xf000,COH
80002e8c:	f5 e9 10 08 	or	r8,r10,r9
80002e90:	e6 09 15 10 	lsl	r9,r3,0x10
80002e94:	e6 19 00 0f 	andh	r9,0xf,COH
80002e98:	12 48       	or	r8,r9
80002e9a:	e6 09 15 14 	lsl	r9,r3,0x14
80002e9e:	e6 19 00 f0 	andh	r9,0xf0,COH
80002ea2:	12 48       	or	r8,r9
80002ea4:	ec 06 00 3b 	add	r11,r6,r6<<0x3
80002ea8:	ec 0b 00 2b 	add	r11,r6,r11<<0x2
80002eac:	f6 cb fc 19 	sub	r11,r11,-999
80002eb0:	f6 05 06 4a 	mulu.d	r10,r11,r5
80002eb4:	f6 09 15 12 	lsl	r9,r11,0x12
80002eb8:	e6 19 0f 00 	andh	r9,0xf00,COH
80002ebc:	12 48       	or	r8,r9
  AVR32_HMATRIXB.sfr[AVR32_EBI_HMATRIX_NR];
#endif

  // Configure the SDRAM Controller with SDRAM setup and timing information.
  // All timings below are rounded up because they are minimal values.
  AVR32_SDRAMC.cr =
80002ebe:	fe 67 2c 00 	mov	r7,-119808
80002ec2:	8f 28       	st.w	r7[0x8],r8
      ((((SDRAM_TRC  * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRC_OFFSET ) & AVR32_SDRAMC_CR_TRC_MASK ) |
      ((((SDRAM_TRP  * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRP_OFFSET ) & AVR32_SDRAMC_CR_TRP_MASK ) |
      ((((SDRAM_TRCD * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRCD_OFFSET) & AVR32_SDRAMC_CR_TRCD_MASK) |
      ((((SDRAM_TRAS * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TRAS_OFFSET) & AVR32_SDRAMC_CR_TRAS_MASK) |
      ((((SDRAM_TXSR * hsb_mhz_up + 999) / 1000) << AVR32_SDRAMC_CR_TXSR_OFFSET) & AVR32_SDRAMC_CR_TXSR_MASK);
  AVR32_SDRAMC.cr;
80002ec4:	6e 28       	ld.w	r8,r7[0x8]

  // Issue a NOP command to the SDRAM in order to start the generation of SDRAMC signals.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_NOP;
80002ec6:	30 18       	mov	r8,1
80002ec8:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002eca:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
80002ecc:	fc 14 d0 00 	movh	r4,0xd000
80002ed0:	88 08       	ld.sh	r8,r4[0x0]

  // Wait during the SDRAM stable-clock initialization delay.
  sdramc_us_delay(SDRAM_STABLE_CLOCK_INIT_DELAY, hsb_mhz_up);
80002ed2:	ec 0c 10 64 	mul	r12,r6,100
80002ed6:	f0 1f 00 1e 	mcall	80002f4c <sdramc_init+0x148>

  // Issue a PRECHARGE ALL command to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_BANKS_PRECHARGE;
80002eda:	30 28       	mov	r8,2
80002edc:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002ede:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
80002ee0:	88 08       	ld.sh	r8,r4[0x0]
  sdramc_ns_delay(SDRAM_TRP, hsb_mhz_up);
80002ee2:	06 9c       	mov	r12,r3
80002ee4:	f0 1f 00 1a 	mcall	80002f4c <sdramc_init+0x148>

  // Issue initialization AUTO REFRESH commands to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
80002ee8:	30 48       	mov	r8,4
80002eea:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002eec:	6e 08       	ld.w	r8,r7[0x0]
  for (i = 0; i < SDRAM_INIT_AUTO_REFRESH_COUNT; i++)
  {
    sdram[0];
    sdramc_ns_delay(SDRAM_TRFC, hsb_mhz_up);
80002eee:	e4 c3 fc 19 	sub	r3,r2,-999
80002ef2:	e6 05 06 42 	mulu.d	r2,r3,r5
80002ef6:	a7 83       	lsr	r3,0x6
  // Issue initialization AUTO REFRESH commands to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
  AVR32_SDRAMC.mr;
  for (i = 0; i < SDRAM_INIT_AUTO_REFRESH_COUNT; i++)
  {
    sdram[0];
80002ef8:	88 08       	ld.sh	r8,r4[0x0]
    sdramc_ns_delay(SDRAM_TRFC, hsb_mhz_up);
80002efa:	06 9c       	mov	r12,r3
80002efc:	f0 1f 00 14 	mcall	80002f4c <sdramc_init+0x148>
  // Issue initialization AUTO REFRESH commands to the SDRAM.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
  AVR32_SDRAMC.mr;
  for (i = 0; i < SDRAM_INIT_AUTO_REFRESH_COUNT; i++)
  {
    sdram[0];
80002f00:	88 08       	ld.sh	r8,r4[0x0]
    sdramc_ns_delay(SDRAM_TRFC, hsb_mhz_up);
80002f02:	06 9c       	mov	r12,r3
80002f04:	f0 1f 00 12 	mcall	80002f4c <sdramc_init+0x148>
  //  - bit 3: burst type: sequential (0b);
  //  - bits 4 to 6: CAS latency: AVR32_SDRAMC.CR.cas;
  //  - bits 7 to 8: operating mode: standard operation (00b);
  //  - bit 9: write burst mode: programmed burst length (0b);
  //  - all other bits: reserved: 0b.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_LOAD_MODE;
80002f08:	30 38       	mov	r8,3
80002f0a:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002f0c:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
80002f0e:	88 08       	ld.sh	r8,r4[0x0]
  sdramc_ns_delay(SDRAM_TMRD, hsb_mhz_up);
80002f10:	ec 09 15 01 	lsl	r9,r6,0x1
80002f14:	f2 c9 fc 19 	sub	r9,r9,-999
80002f18:	f2 05 06 48 	mulu.d	r8,r9,r5
80002f1c:	f2 0c 16 06 	lsr	r12,r9,0x6
80002f20:	f0 1f 00 0b 	mcall	80002f4c <sdramc_init+0x148>

  // Switch the SDRAM Controller to normal mode.
  AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_NORMAL;
80002f24:	30 08       	mov	r8,0
80002f26:	8f 08       	st.w	r7[0x0],r8
  AVR32_SDRAMC.mr;
80002f28:	6e 08       	ld.w	r8,r7[0x0]
  sdram[0];
80002f2a:	88 08       	ld.sh	r8,r4[0x0]

  // Write the refresh period into the SDRAMC Refresh Timer Register.
  // tR is rounded down because it is a maximal value.
  AVR32_SDRAMC.tr = (SDRAM_TR * hsb_mhz_dn) / 1000;
80002f2c:	e2 00 06 40 	mulu.d	r0,r1,r0
80002f30:	b3 81       	lsr	r1,0x12
80002f32:	e0 68 1e 84 	mov	r8,7812
80002f36:	b1 31       	mul	r1,r8
80002f38:	e2 05 06 44 	mulu.d	r4,r1,r5
80002f3c:	a7 85       	lsr	r5,0x6
80002f3e:	8f 15       	st.w	r7[0x4],r5
  AVR32_SDRAMC.tr;
80002f40:	6e 18       	ld.w	r8,r7[0x4]
}
80002f42:	d8 32       	popm	r0-r7,pc
80002f44:	80 01       	ld.sh	r1,r0[0x0]
80002f46:	0c 00       	add	r0,r6
80002f48:	80 00       	ld.sh	r0,r0[0x0]
80002f4a:	31 c4       	mov	r4,28
80002f4c:	80 00       	ld.sh	r0,r0[0x0]
80002f4e:	2d e2       	sub	r2,-34

80002f50 <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
80002f50:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
80002f54:	58 0a       	cp.w	r10,0
80002f56:	c6 30       	breq	8000301c <eic_init+0xcc>
80002f58:	30 08       	mov	r8,0
80002f5a:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002f5c:	30 19       	mov	r9,1
80002f5e:	30 1e       	mov	lr,1
80002f60:	f0 08 00 18 	add	r8,r8,r8<<0x1
80002f64:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002f68:	11 96       	ld.ub	r6,r8[0x1]
80002f6a:	f2 06 18 00 	cp.b	r6,r9
80002f6e:	c0 71       	brne	80002f7c <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
80002f70:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002f72:	11 86       	ld.ub	r6,r8[0x0]
80002f74:	fc 06 09 46 	lsl	r6,lr,r6
80002f78:	0a 46       	or	r6,r5
80002f7a:	c0 78       	rjmp	80002f88 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002f7c:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002f7e:	11 86       	ld.ub	r6,r8[0x0]
80002f80:	fc 06 09 46 	lsl	r6,lr,r6
80002f84:	5c d6       	com	r6
80002f86:	0a 66       	and	r6,r5
80002f88:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002f8a:	11 a6       	ld.ub	r6,r8[0x2]
80002f8c:	f2 06 18 00 	cp.b	r6,r9
80002f90:	c0 71       	brne	80002f9e <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
80002f92:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002f94:	11 86       	ld.ub	r6,r8[0x0]
80002f96:	fc 06 09 46 	lsl	r6,lr,r6
80002f9a:	0a 46       	or	r6,r5
80002f9c:	c0 78       	rjmp	80002faa <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
80002f9e:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002fa0:	11 86       	ld.ub	r6,r8[0x0]
80002fa2:	fc 06 09 46 	lsl	r6,lr,r6
80002fa6:	5c d6       	com	r6
80002fa8:	0a 66       	and	r6,r5
80002faa:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002fac:	11 b6       	ld.ub	r6,r8[0x3]
80002fae:	f2 06 18 00 	cp.b	r6,r9
80002fb2:	c0 71       	brne	80002fc0 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
80002fb4:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002fb6:	11 86       	ld.ub	r6,r8[0x0]
80002fb8:	fc 06 09 46 	lsl	r6,lr,r6
80002fbc:	0a 46       	or	r6,r5
80002fbe:	c0 78       	rjmp	80002fcc <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80002fc0:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002fc2:	11 86       	ld.ub	r6,r8[0x0]
80002fc4:	fc 06 09 46 	lsl	r6,lr,r6
80002fc8:	5c d6       	com	r6
80002fca:	0a 66       	and	r6,r5
80002fcc:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002fce:	11 c6       	ld.ub	r6,r8[0x4]
80002fd0:	f2 06 18 00 	cp.b	r6,r9
80002fd4:	c0 71       	brne	80002fe2 <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
80002fd6:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002fd8:	11 86       	ld.ub	r6,r8[0x0]
80002fda:	fc 06 09 46 	lsl	r6,lr,r6
80002fde:	0a 46       	or	r6,r5
80002fe0:	c0 78       	rjmp	80002fee <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
80002fe2:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002fe4:	11 86       	ld.ub	r6,r8[0x0]
80002fe6:	fc 06 09 46 	lsl	r6,lr,r6
80002fea:	5c d6       	com	r6
80002fec:	0a 66       	and	r6,r5
80002fee:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80002ff0:	11 d6       	ld.ub	r6,r8[0x5]
80002ff2:	f2 06 18 00 	cp.b	r6,r9
80002ff6:	c0 71       	brne	80003004 <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
80002ff8:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80002ffa:	11 88       	ld.ub	r8,r8[0x0]
80002ffc:	fc 08 09 48 	lsl	r8,lr,r8
80003000:	0c 48       	or	r8,r6
80003002:	c0 78       	rjmp	80003010 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
80003004:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80003006:	11 88       	ld.ub	r8,r8[0x0]
80003008:	fc 08 09 48 	lsl	r8,lr,r8
8000300c:	5c d8       	com	r8
8000300e:	0c 68       	and	r8,r6
80003010:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
80003012:	2f f7       	sub	r7,-1
80003014:	0e 98       	mov	r8,r7
80003016:	0e 3a       	cp.w	r10,r7
80003018:	fe 9b ff a4 	brhi	80002f60 <eic_init+0x10>
8000301c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80003020 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
80003020:	30 18       	mov	r8,1
80003022:	f0 0b 09 48 	lsl	r8,r8,r11
80003026:	99 c8       	st.w	r12[0x30],r8
}
80003028:	5e fc       	retal	r12

8000302a <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
8000302a:	30 18       	mov	r8,1
8000302c:	f0 0b 09 48 	lsl	r8,r8,r11
80003030:	99 08       	st.w	r12[0x0],r8
}
80003032:	5e fc       	retal	r12

80003034 <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003034:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003038:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
8000303a:	30 19       	mov	r9,1
8000303c:	f2 0b 09 4b 	lsl	r11,r9,r11
80003040:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
80003042:	78 39       	ld.w	r9,r12[0xc]
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003044:	e3 b8 00 00 	mtsr	0x0,r8
	cpu_irq_restore(flags);
}
80003048:	5e fc       	retal	r12

8000304a <eic_disable_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000304a:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
8000304e:	d3 03       	ssrf	0x10

void eic_disable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->idr = 1 << line_number;
80003050:	30 19       	mov	r9,1
80003052:	f2 0b 09 4b 	lsl	r11,r9,r11
80003056:	99 1b       	st.w	r12[0x4],r11
	eic->imr;
80003058:	78 29       	ld.w	r9,r12[0x8]
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000305a:	e3 b8 00 00 	mtsr	0x0,r8
	cpu_irq_restore(flags);
}
8000305e:	5e fc       	retal	r12

80003060 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80003060:	fe 68 00 00 	mov	r8,-131072
80003064:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
80003066:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000306a:	91 09       	st.w	r8[0x0],r9
}
8000306c:	5e fc       	retal	r12

8000306e <flashc_is_ready>:
//! @{


bool flashc_is_ready(void)
{
	return ((AVR32_FLASHC.fsr & AVR32_FLASHC_FSR_FRDY_MASK) != 0);
8000306e:	fe 68 00 00 	mov	r8,-131072
80003072:	70 2c       	ld.w	r12,r8[0x8]
}
80003074:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80003078:	5e fc       	retal	r12
8000307a:	d7 03       	nop

8000307c <flashc_default_wait_until_ready>:


void flashc_default_wait_until_ready(void)
{
8000307c:	d4 01       	pushm	lr
	while (!flashc_is_ready());
8000307e:	f0 1f 00 03 	mcall	80003088 <flashc_default_wait_until_ready+0xc>
80003082:	cf e0       	breq	8000307e <flashc_default_wait_until_ready+0x2>
}
80003084:	d8 02       	popm	pc
80003086:	00 00       	add	r0,r0
80003088:	80 00       	ld.sh	r0,r0[0x0]
8000308a:	30 6e       	mov	lr,6

8000308c <flashc_issue_command>:
	return (AVR32_FLASHC.fcmd & AVR32_FLASHC_FCMD_PAGEN_MASK) >> AVR32_FLASHC_FCMD_PAGEN_OFFSET;
}


void flashc_issue_command(unsigned int command, int page_number)
{
8000308c:	eb cd 40 c0 	pushm	r6-r7,lr
80003090:	18 96       	mov	r6,r12
80003092:	16 97       	mov	r7,r11
	u_avr32_flashc_fcmd_t u_avr32_flashc_fcmd;

	flashc_wait_until_ready();
80003094:	48 e8       	lddpc	r8,800030cc <flashc_issue_command+0x40>
80003096:	70 08       	ld.w	r8,r8[0x0]
80003098:	5d 18       	icall	r8
	u_avr32_flashc_fcmd.fcmd = AVR32_FLASHC.fcmd;
8000309a:	fe 68 00 00 	mov	r8,-131072
8000309e:	70 18       	ld.w	r8,r8[0x4]
	u_avr32_flashc_fcmd.FCMD.cmd = command;
800030a0:	f1 d6 d0 06 	bfins	r8,r6,0x0,0x6
	if (page_number >= 0) {
800030a4:	58 07       	cp.w	r7,0
800030a6:	c0 35       	brlt	800030ac <flashc_issue_command+0x20>
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
800030a8:	f1 d7 d1 10 	bfins	r8,r7,0x8,0x10
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
800030ac:	3a 59       	mov	r9,-91
800030ae:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
800030b2:	fe 69 00 00 	mov	r9,-131072
800030b6:	93 18       	st.w	r9[0x4],r8
 *          the driver's API which instead presents \ref flashc_is_lock_error
 *          and \ref flashc_is_programming_error.
 */
static unsigned int flashc_get_error_status(void)
{
	return AVR32_FLASHC.fsr & (AVR32_FLASHC_FSR_LOCKE_MASK |
800030b8:	72 29       	ld.w	r9,r9[0x8]
	if (page_number >= 0) {
		u_avr32_flashc_fcmd.FCMD.pagen = page_number;
	}
	u_avr32_flashc_fcmd.FCMD.key = AVR32_FLASHC_FCMD_KEY_KEY;
	AVR32_FLASHC.fcmd = u_avr32_flashc_fcmd.fcmd;
	flashc_error_status = flashc_get_error_status();
800030ba:	e2 19 00 0c 	andl	r9,0xc,COH
800030be:	48 58       	lddpc	r8,800030d0 <flashc_issue_command+0x44>
800030c0:	91 09       	st.w	r8[0x0],r9
	flashc_wait_until_ready();
800030c2:	48 38       	lddpc	r8,800030cc <flashc_issue_command+0x40>
800030c4:	70 08       	ld.w	r8,r8[0x0]
800030c6:	5d 18       	icall	r8
}
800030c8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800030cc:	00 00       	add	r0,r0
800030ce:	00 08       	add	r8,r0
800030d0:	00 00       	add	r0,r0
800030d2:	11 34       	ld.ub	r4,r8++

800030d4 <flashc_set_flash_waitstate_and_readmode>:
}


#if UC3C
void flashc_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
800030d4:	eb cd 40 80 	pushm	r7,lr
800030d8:	18 97       	mov	r7,r12
	#define AVR32_FLASHC_HSEN_FWS_0_MAX_FREQ      33000000
	#define AVR32_FLASHC_HSEN_FWS_1_MAX_FREQ      72000000
	// These defines are missing from or wrong in the toolchain header files uc3cxxx.h
	// Put a Bugzilla

	if (cpu_f_hz > AVR32_FLASHC_HSEN_FWS_0_MAX_FREQ) { // > 33MHz
800030da:	e0 68 8a 40 	mov	r8,35392
800030de:	ea 18 01 f7 	orh	r8,0x1f7
800030e2:	10 3c       	cp.w	r12,r8
800030e4:	e0 88 00 18 	brls	80003114 <flashc_set_flash_waitstate_and_readmode+0x40>
		// Set a wait-state
		flashc_set_wait_state(1);
800030e8:	30 1c       	mov	r12,1
800030ea:	f0 1f 00 10 	mcall	80003128 <flashc_set_flash_waitstate_and_readmode+0x54>
		if (cpu_f_hz <= AVR32_FLASHC_FWS_1_MAX_FREQ) {   // <= 66MHz and >33Mhz
800030ee:	e0 68 14 80 	mov	r8,5248
800030f2:	ea 18 03 ef 	orh	r8,0x3ef
800030f6:	10 37       	cp.w	r7,r8
800030f8:	e0 8b 00 08 	brhi	80003108 <flashc_set_flash_waitstate_and_readmode+0x34>
			// Disable the high-speed read mode.
			flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSDIS, -1);
800030fc:	3f fb       	mov	r11,-1
800030fe:	31 1c       	mov	r12,17
80003100:	f0 1f 00 0b 	mcall	8000312c <flashc_set_flash_waitstate_and_readmode+0x58>
80003104:	e3 cd 80 80 	ldm	sp++,r7,pc
		} else { // > 66Mhz
			// Enable the high-speed read mode.
			flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSEN, -1);
80003108:	3f fb       	mov	r11,-1
8000310a:	31 0c       	mov	r12,16
8000310c:	f0 1f 00 08 	mcall	8000312c <flashc_set_flash_waitstate_and_readmode+0x58>
80003110:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
	} else { // <= 33 MHz
		// Disable wait-state
		flashc_set_wait_state(0);
80003114:	30 0c       	mov	r12,0
80003116:	f0 1f 00 05 	mcall	80003128 <flashc_set_flash_waitstate_and_readmode+0x54>
		// Disable the high-speed read mode.
		flashc_issue_command(AVR32_FLASHC_FCMD_CMD_HSDIS, -1);
8000311a:	3f fb       	mov	r11,-1
8000311c:	31 1c       	mov	r12,17
8000311e:	f0 1f 00 04 	mcall	8000312c <flashc_set_flash_waitstate_and_readmode+0x58>
80003122:	e3 cd 80 80 	ldm	sp++,r7,pc
80003126:	00 00       	add	r0,r0
80003128:	80 00       	ld.sh	r0,r0[0x0]
8000312a:	30 60       	mov	r0,6
8000312c:	80 00       	ld.sh	r0,r0[0x0]
8000312e:	30 8c       	mov	r12,8

80003130 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003130:	f8 08 16 05 	lsr	r8,r12,0x5
80003134:	a9 78       	lsl	r8,0x9
80003136:	e0 28 e0 00 	sub	r8,57344

	/* Enable the correct function. */
	switch (function) {
8000313a:	58 7b       	cp.w	r11,7
8000313c:	e0 8b 00 05 	brhi	80003146 <gpio_enable_module_pin+0x16>
80003140:	4a 09       	lddpc	r9,800031c0 <gpio_enable_module_pin+0x90>
80003142:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
80003146:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80003148:	30 19       	mov	r9,1
8000314a:	f2 0c 09 49 	lsl	r9,r9,r12
8000314e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80003150:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80003152:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80003154:	c3 18       	rjmp	800031b6 <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80003156:	30 19       	mov	r9,1
80003158:	f2 0c 09 49 	lsl	r9,r9,r12
8000315c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000315e:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80003160:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80003162:	c2 a8       	rjmp	800031b6 <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80003164:	30 19       	mov	r9,1
80003166:	f2 0c 09 49 	lsl	r9,r9,r12
8000316a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000316c:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000316e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80003170:	c2 38       	rjmp	800031b6 <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80003172:	30 19       	mov	r9,1
80003174:	f2 0c 09 49 	lsl	r9,r9,r12
80003178:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000317a:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000317c:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000317e:	c1 c8       	rjmp	800031b6 <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80003180:	30 19       	mov	r9,1
80003182:	f2 0c 09 49 	lsl	r9,r9,r12
80003186:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80003188:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000318a:	91 d9       	st.w	r8[0x34],r9
		break;
8000318c:	c1 58       	rjmp	800031b6 <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000318e:	30 19       	mov	r9,1
80003190:	f2 0c 09 49 	lsl	r9,r9,r12
80003194:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80003196:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80003198:	91 d9       	st.w	r8[0x34],r9
		break;
8000319a:	c0 e8       	rjmp	800031b6 <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000319c:	30 19       	mov	r9,1
8000319e:	f2 0c 09 49 	lsl	r9,r9,r12
800031a2:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800031a4:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800031a6:	91 d9       	st.w	r8[0x34],r9
		break;
800031a8:	c0 78       	rjmp	800031b6 <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800031aa:	30 19       	mov	r9,1
800031ac:	f2 0c 09 49 	lsl	r9,r9,r12
800031b0:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800031b2:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800031b4:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800031b6:	30 19       	mov	r9,1
800031b8:	f2 0c 09 4c 	lsl	r12,r9,r12
800031bc:	91 2c       	st.w	r8[0x8],r12
800031be:	5e fd       	retal	0
800031c0:	80 01       	ld.sh	r1,r0[0x0]
800031c2:	0d 28       	ld.uh	r8,r6++

800031c4 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800031c4:	d4 21       	pushm	r4-r7,lr
800031c6:	18 97       	mov	r7,r12
800031c8:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800031ca:	58 0b       	cp.w	r11,0
800031cc:	c0 31       	brne	800031d2 <gpio_enable_module+0xe>
800031ce:	30 05       	mov	r5,0
800031d0:	c0 d8       	rjmp	800031ea <gpio_enable_module+0x26>
800031d2:	30 05       	mov	r5,0
800031d4:	0a 96       	mov	r6,r5
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800031d6:	6e 1b       	ld.w	r11,r7[0x4]
800031d8:	6e 0c       	ld.w	r12,r7[0x0]
800031da:	f0 1f 00 06 	mcall	800031f0 <gpio_enable_module+0x2c>
800031de:	18 45       	or	r5,r12
		gpiomap++;
800031e0:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800031e2:	2f f6       	sub	r6,-1
800031e4:	0c 34       	cp.w	r4,r6
800031e6:	fe 9b ff f8 	brhi	800031d6 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800031ea:	0a 9c       	mov	r12,r5
800031ec:	d8 22       	popm	r4-r7,pc
800031ee:	00 00       	add	r0,r0
800031f0:	80 00       	ld.sh	r0,r0[0x0]
800031f2:	31 30       	mov	r0,19

800031f4 <gpio_enable_pin_pull_up>:
 *
 * \param pin The pin number.
 */
void gpio_enable_pin_pull_up(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800031f4:	f8 08 16 05 	lsr	r8,r12,0x5
800031f8:	a9 78       	lsl	r8,0x9
800031fa:	e0 28 e0 00 	sub	r8,57344
	
	gpio_port->puers = 1 << (pin & 0x1F);
800031fe:	30 19       	mov	r9,1
80003200:	f2 0c 09 4c 	lsl	r12,r9,r12
80003204:	f1 4c 00 74 	st.w	r8[116],r12
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	gpio_port->pderc = 1 << (pin & 0x1F);
80003208:	f1 4c 00 88 	st.w	r8[136],r12
#endif
}
8000320c:	5e fc       	retal	r12

8000320e <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000320e:	f8 08 16 05 	lsr	r8,r12,0x5
80003212:	a9 78       	lsl	r8,0x9
80003214:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80003218:	30 19       	mov	r9,1
8000321a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000321e:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80003222:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003226:	91 1c       	st.w	r8[0x4],r12
}
80003228:	5e fc       	retal	r12

8000322a <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000322a:	f8 08 16 05 	lsr	r8,r12,0x5
8000322e:	a9 78       	lsl	r8,0x9
80003230:	e0 28 e0 00 	sub	r8,57344
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80003234:	30 19       	mov	r9,1
80003236:	f2 0c 09 4c 	lsl	r12,r9,r12
8000323a:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
8000323e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003242:	91 1c       	st.w	r8[0x4],r12
}
80003244:	5e fc       	retal	r12

80003246 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80003246:	c0 08       	rjmp	80003246 <_unhandled_interrupt>

80003248 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80003248:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000324c:	49 99       	lddpc	r9,800032b0 <INTC_register_interrupt+0x68>
8000324e:	f2 08 00 39 	add	r9,r9,r8<<0x3
80003252:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80003256:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80003258:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
8000325c:	58 0a       	cp.w	r10,0
8000325e:	c0 91       	brne	80003270 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003260:	49 59       	lddpc	r9,800032b4 <INTC_register_interrupt+0x6c>
80003262:	49 6a       	lddpc	r10,800032b8 <INTC_register_interrupt+0x70>
80003264:	12 1a       	sub	r10,r9
80003266:	fe 79 00 00 	mov	r9,-65536
8000326a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000326e:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003270:	58 1a       	cp.w	r10,1
80003272:	c0 a1       	brne	80003286 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80003274:	49 09       	lddpc	r9,800032b4 <INTC_register_interrupt+0x6c>
80003276:	49 2a       	lddpc	r10,800032bc <INTC_register_interrupt+0x74>
80003278:	12 1a       	sub	r10,r9
8000327a:	bf aa       	sbr	r10,0x1e
8000327c:	fe 79 00 00 	mov	r9,-65536
80003280:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003284:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80003286:	58 2a       	cp.w	r10,2
80003288:	c0 a1       	brne	8000329c <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000328a:	48 b9       	lddpc	r9,800032b4 <INTC_register_interrupt+0x6c>
8000328c:	48 da       	lddpc	r10,800032c0 <INTC_register_interrupt+0x78>
8000328e:	12 1a       	sub	r10,r9
80003290:	bf ba       	sbr	r10,0x1f
80003292:	fe 79 00 00 	mov	r9,-65536
80003296:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000329a:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
8000329c:	48 69       	lddpc	r9,800032b4 <INTC_register_interrupt+0x6c>
8000329e:	48 aa       	lddpc	r10,800032c4 <INTC_register_interrupt+0x7c>
800032a0:	12 1a       	sub	r10,r9
800032a2:	ea 1a c0 00 	orh	r10,0xc000
800032a6:	fe 79 00 00 	mov	r9,-65536
800032aa:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800032ae:	5e fc       	retal	r12
800032b0:	80 01       	ld.sh	r1,r0[0x0]
800032b2:	0d 48       	ld.w	r8,--r6
800032b4:	80 01       	ld.sh	r1,r0[0x0]
800032b6:	0a 00       	add	r0,r5
800032b8:	80 01       	ld.sh	r1,r0[0x0]
800032ba:	0b 04       	ld.w	r4,r5++
800032bc:	80 01       	ld.sh	r1,r0[0x0]
800032be:	0b 12       	ld.sh	r2,r5++
800032c0:	80 01       	ld.sh	r1,r0[0x0]
800032c2:	0b 20       	ld.uh	r0,r5++
800032c4:	80 01       	ld.sh	r1,r0[0x0]
800032c6:	0b 2e       	ld.uh	lr,r5++

800032c8 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800032c8:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800032ca:	49 18       	lddpc	r8,8000330c <INTC_init_interrupts+0x44>
800032cc:	e3 b8 00 01 	mtsr	0x4,r8
800032d0:	49 0e       	lddpc	lr,80003310 <INTC_init_interrupts+0x48>
800032d2:	30 07       	mov	r7,0
800032d4:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800032d6:	49 0c       	lddpc	r12,80003314 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800032d8:	49 05       	lddpc	r5,80003318 <INTC_init_interrupts+0x50>
800032da:	10 15       	sub	r5,r8
800032dc:	fe 76 00 00 	mov	r6,-65536
800032e0:	c1 18       	rjmp	80003302 <INTC_init_interrupts+0x3a>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800032e2:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800032e4:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800032e6:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800032e8:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
800032ec:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800032ee:	10 3a       	cp.w	r10,r8
800032f0:	fe 9b ff fc 	brhi	800032e8 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800032f4:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800032f8:	2f f7       	sub	r7,-1
800032fa:	2f 8e       	sub	lr,-8
800032fc:	e0 47 00 2f 	cp.w	r7,47
80003300:	c0 50       	breq	8000330a <INTC_init_interrupts+0x42>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003302:	7c 08       	ld.w	r8,lr[0x0]
80003304:	58 08       	cp.w	r8,0
80003306:	ce e1       	brne	800032e2 <INTC_init_interrupts+0x1a>
80003308:	cf 6b       	rjmp	800032f4 <INTC_init_interrupts+0x2c>
8000330a:	d8 22       	popm	r4-r7,pc
8000330c:	80 01       	ld.sh	r1,r0[0x0]
8000330e:	0a 00       	add	r0,r5
80003310:	80 01       	ld.sh	r1,r0[0x0]
80003312:	0d 48       	ld.w	r8,--r6
80003314:	80 00       	ld.sh	r0,r0[0x0]
80003316:	32 46       	mov	r6,36
80003318:	80 01       	ld.sh	r1,r0[0x0]
8000331a:	0b 04       	ld.w	r4,r5++

8000331c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000331c:	fe 78 00 00 	mov	r8,-65536
80003320:	e0 69 00 83 	mov	r9,131
80003324:	f2 0c 01 0c 	sub	r12,r9,r12
80003328:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
8000332c:	f2 ca ff c0 	sub	r10,r9,-64
80003330:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003334:	58 08       	cp.w	r8,0
80003336:	c0 21       	brne	8000333a <_get_interrupt_handler+0x1e>
80003338:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000333a:	f0 08 12 00 	clz	r8,r8
8000333e:	48 5a       	lddpc	r10,80003350 <_get_interrupt_handler+0x34>
80003340:	f4 09 00 39 	add	r9,r10,r9<<0x3
80003344:	f0 08 11 1f 	rsub	r8,r8,31
80003348:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000334a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000334e:	5e fc       	retal	r12
80003350:	80 01       	ld.sh	r1,r0[0x0]
80003352:	0d 48       	ld.w	r8,--r6

80003354 <pm_set_mclk_source>:
 **/

long pm_set_mclk_source(pm_clk_src_t src)
{
  // Unlock the write-protected MCCTRL register
  AVR32_ENTER_CRITICAL_REGION( );
80003354:	e1 b9 00 00 	mfsr	r9,0x0
80003358:	d3 03       	ssrf	0x10
  PM_UNLOCK(AVR32_PM_MCCTRL);
8000335a:	fe 78 04 00 	mov	r8,-64512
8000335e:	fc 1a aa 00 	movh	r10,0xaa00
80003362:	f1 4a 00 58 	st.w	r8[88],r10
  AVR32_PM.mcctrl = src;
80003366:	91 0c       	st.w	r8[0x0],r12
  AVR32_LEAVE_CRITICAL_REGION( );
80003368:	12 98       	mov	r8,r9
8000336a:	e6 18 00 01 	andh	r8,0x1,COH
8000336e:	c0 21       	brne	80003372 <pm_set_mclk_source+0x1e>
80003370:	d5 03       	csrf	0x10

  return PASS;
}
80003372:	5e fd       	retal	0

80003374 <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
80003374:	eb cd 40 c0 	pushm	r6-r7,lr
80003378:	16 97       	mov	r7,r11
8000337a:	14 96       	mov	r6,r10
#else
// Implementation for UC3C, UC3L parts.
  #if AVR32_PM_VERSION_RESETVALUE < 0x400
    return PCL_NOT_SUPPORTED;
  #else
  if(PCL_OSC0 == osc)
8000337c:	58 0c       	cp.w	r12,0
8000337e:	c0 50       	breq	80003388 <pcl_switch_to_osc+0x14>
80003380:	fe 7c d8 f0 	mov	r12,-10000
80003384:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
  {
    // Configure OSC0 in crystal mode, external crystal with a fcrystal Hz frequency.
    scif_configure_osc_crystalmode(SCIF_OSC0, fcrystal);
80003388:	30 0c       	mov	r12,0
8000338a:	f0 1f 00 08 	mcall	800033a8 <pcl_switch_to_osc+0x34>
    // Enable the OSC0
    scif_enable_osc(SCIF_OSC0, startup, true);
8000338e:	30 1a       	mov	r10,1
80003390:	0c 9b       	mov	r11,r6
80003392:	30 0c       	mov	r12,0
80003394:	f0 1f 00 06 	mcall	800033ac <pcl_switch_to_osc+0x38>
    // Set the Flash wait state and the speed read mode (depending on the target CPU frequency).
#if UC3L || UC3D
    flashcdw_set_flash_waitstate_and_readmode(fcrystal);
#elif UC3C
    flashc_set_flash_waitstate_and_readmode(fcrystal);
80003398:	0e 9c       	mov	r12,r7
8000339a:	f0 1f 00 06 	mcall	800033b0 <pcl_switch_to_osc+0x3c>
#endif
    // Set the main clock source as being OSC0.
    pm_set_mclk_source(PM_CLK_SRC_OSC0);
8000339e:	30 1c       	mov	r12,1
800033a0:	f0 1f 00 05 	mcall	800033b4 <pcl_switch_to_osc+0x40>
800033a4:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
800033a8:	80 00       	ld.sh	r0,r0[0x0]
800033aa:	38 1c       	mov	r12,-127
800033ac:	80 00       	ld.sh	r0,r0[0x0]
800033ae:	37 a8       	mov	r8,122
800033b0:	80 00       	ld.sh	r0,r0[0x0]
800033b2:	30 d4       	mov	r4,13
800033b4:	80 00       	ld.sh	r0,r0[0x0]
800033b6:	33 54       	mov	r4,53

800033b8 <pwm_write_protect_sw_unlock>:
}

int pwm_write_protect_sw_unlock(int group)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  switch(group)
800033b8:	58 2c       	cp.w	r12,2
800033ba:	c2 80       	breq	8000340a <pwm_write_protect_sw_unlock+0x52>
800033bc:	e0 89 00 07 	brgt	800033ca <pwm_write_protect_sw_unlock+0x12>
800033c0:	58 0c       	cp.w	r12,0
800033c2:	c0 a0       	breq	800033d6 <pwm_write_protect_sw_unlock+0x1e>
800033c4:	58 1c       	cp.w	r12,1
800033c6:	c5 61       	brne	80003472 <pwm_write_protect_sw_unlock+0xba>
800033c8:	c1 48       	rjmp	800033f0 <pwm_write_protect_sw_unlock+0x38>
800033ca:	58 4c       	cp.w	r12,4
800033cc:	c3 90       	breq	8000343e <pwm_write_protect_sw_unlock+0x86>
800033ce:	c2 b5       	brlt	80003424 <pwm_write_protect_sw_unlock+0x6c>
800033d0:	58 5c       	cp.w	r12,5
800033d2:	c5 01       	brne	80003472 <pwm_write_protect_sw_unlock+0xba>
800033d4:	c4 28       	rjmp	80003458 <pwm_write_protect_sw_unlock+0xa0>
  {
    case 0:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
800033d6:	fe 78 4c 00 	mov	r8,-46080
800033da:	e0 69 4d 04 	mov	r9,19716
800033de:	ea 19 50 57 	orh	r9,0x5057
800033e2:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG0_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
800033e6:	f0 f8 00 e8 	ld.w	r8,r8[232]
800033ea:	58 08       	cp.w	r8,0
800033ec:	c4 30       	breq	80003472 <pwm_write_protect_sw_unlock+0xba>
800033ee:	c4 18       	rjmp	80003470 <pwm_write_protect_sw_unlock+0xb8>
      break;
    case 1:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
800033f0:	fe 78 4c 00 	mov	r8,-46080
800033f4:	e0 69 4d 08 	mov	r9,19720
800033f8:	ea 19 50 57 	orh	r9,0x5057
800033fc:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG1_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
80003400:	f0 f8 00 e8 	ld.w	r8,r8[232]
80003404:	58 08       	cp.w	r8,0
80003406:	c3 60       	breq	80003472 <pwm_write_protect_sw_unlock+0xba>
80003408:	c3 48       	rjmp	80003470 <pwm_write_protect_sw_unlock+0xb8>
      break;
    case 2:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
8000340a:	fe 78 4c 00 	mov	r8,-46080
8000340e:	e0 69 4d 10 	mov	r9,19728
80003412:	ea 19 50 57 	orh	r9,0x5057
80003416:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG2_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
8000341a:	f0 f8 00 e8 	ld.w	r8,r8[232]
8000341e:	58 08       	cp.w	r8,0
80003420:	c2 90       	breq	80003472 <pwm_write_protect_sw_unlock+0xba>
80003422:	c2 78       	rjmp	80003470 <pwm_write_protect_sw_unlock+0xb8>
      break;
    case 3:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
80003424:	fe 78 4c 00 	mov	r8,-46080
80003428:	e0 69 4d 20 	mov	r9,19744
8000342c:	ea 19 50 57 	orh	r9,0x5057
80003430:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG3_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
80003434:	f0 f8 00 e8 	ld.w	r8,r8[232]
80003438:	58 08       	cp.w	r8,0
8000343a:	c1 c0       	breq	80003472 <pwm_write_protect_sw_unlock+0xba>
8000343c:	c1 a8       	rjmp	80003470 <pwm_write_protect_sw_unlock+0xb8>
      break;
    case 4:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
8000343e:	fe 78 4c 00 	mov	r8,-46080
80003442:	e0 69 4d 40 	mov	r9,19776
80003446:	ea 19 50 57 	orh	r9,0x5057
8000344a:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG4_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
8000344e:	f0 f8 00 e8 	ld.w	r8,r8[232]
80003452:	58 08       	cp.w	r8,0
80003454:	c0 f0       	breq	80003472 <pwm_write_protect_sw_unlock+0xba>
80003456:	c0 d8       	rjmp	80003470 <pwm_write_protect_sw_unlock+0xb8>
      break;
    case 5:
      pwm->wpcr = (AVR32_PWM_WPCR_WPKEY_KEY   << AVR32_PWM_WPCR_WPKEY) |
80003458:	fe 78 4c 00 	mov	r8,-46080
8000345c:	e0 69 4d 80 	mov	r9,19840
80003460:	ea 19 50 57 	orh	r9,0x5057
80003464:	f1 49 00 e4 	st.w	r8[228],r9
	          AVR32_PWM_WPCR_WPRG5_MASK                            |
	          (AVR32_PWM_WPCR_WPCMD_SWDIS << AVR32_PWM_WPCR_WPCMD);
      if (pwm->wpsr != 0) return PWM_FAILURE;
80003468:	f0 f8 00 e8 	ld.w	r8,r8[232]
8000346c:	58 08       	cp.w	r8,0
8000346e:	c0 20       	breq	80003472 <pwm_write_protect_sw_unlock+0xba>
80003470:	5e fe       	retal	-1
80003472:	5e fd       	retal	0

80003474 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80003474:	58 0b       	cp.w	r11,0
80003476:	c1 d0       	breq	800034b0 <pwm_channel_init+0x3c>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80003478:	58 4c       	cp.w	r12,4
8000347a:	e0 8b 00 1b 	brhi	800034b0 <pwm_channel_init+0x3c>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
8000347e:	76 0a       	ld.w	r10,r11[0x0]
80003480:	fe 78 4c 00 	mov	r8,-46080
80003484:	f8 c9 ff f0 	sub	r9,r12,-16
80003488:	a5 79       	lsl	r9,0x5
8000348a:	f0 09 00 09 	add	r9,r8,r9
8000348e:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80003490:	76 19       	ld.w	r9,r11[0x4]
80003492:	a5 7c       	lsl	r12,0x5
80003494:	f0 0c 00 0c 	add	r12,r8,r12
80003498:	f8 c8 fd fc 	sub	r8,r12,-516
8000349c:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
8000349e:	76 39       	ld.w	r9,r11[0xc]
800034a0:	f8 c8 fd f4 	sub	r8,r12,-524
800034a4:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].dt= pwm_channel->dt; // Channel period.
800034a6:	76 68       	ld.w	r8,r11[0x18]
800034a8:	f8 cc fd e8 	sub	r12,r12,-536
800034ac:	99 08       	st.w	r12[0x0],r8
800034ae:	5e fd       	retal	0
  return PWM_SUCCESS;
800034b0:	5e ff       	retal	1

800034b2 <pwm_stop_channels>:
  return PWM_SUCCESS;
}

int pwm_stop_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
800034b2:	18 98       	mov	r8,r12
800034b4:	e0 18 ff e0 	andl	r8,0xffe0
800034b8:	c0 20       	breq	800034bc <pwm_stop_channels+0xa>
800034ba:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.dis = channels_bitmask; // Disable channels.
800034bc:	fe 78 4c 00 	mov	r8,-46080
800034c0:	91 2c       	st.w	r8[0x8],r12
800034c2:	5e fd       	retal	0

800034c4 <pwm_update_period_value>:
  return PWM_SUCCESS;
}

int pwm_update_period_value(unsigned int value)
{
  AVR32_PWM.scup = value;
800034c4:	fe 78 4c 00 	mov	r8,-46080
800034c8:	91 bc       	st.w	r8[0x2c],r12
  return PWM_SUCCESS;
}
800034ca:	5e fd       	retal	0

800034cc <pwm_init>:
  else
    return PWM_NO_WRITE_PROTECT_VIOLATION;
}

int pwm_init(pwm_opt_t *opt)
{
800034cc:	eb cd 40 c0 	pushm	r6-r7,lr
800034d0:	18 97       	mov	r7,r12
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
800034d2:	e1 b6 00 00 	mfsr	r6,0x0

  if (opt == 0 ) // Null pointer.
800034d6:	58 0c       	cp.w	r12,0
800034d8:	c0 31       	brne	800034de <pwm_init+0x12>
800034da:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
800034de:	ee 16 00 01 	eorh	r6,0x1
800034e2:	ed d6 c2 01 	bfextu	r6,r6,0x10,0x1
    return PWM_INVALID_INPUT;

  // First Unlock Register
  pwm_write_protect_sw_unlock(0);
800034e6:	30 0c       	mov	r12,0
800034e8:	f0 1f 00 37 	mcall	800035c4 <pwm_init+0xf8>
  pwm_write_protect_sw_unlock(1);
800034ec:	30 1c       	mov	r12,1
800034ee:	f0 1f 00 36 	mcall	800035c4 <pwm_init+0xf8>
  pwm_write_protect_sw_unlock(2);
800034f2:	30 2c       	mov	r12,2
800034f4:	f0 1f 00 34 	mcall	800035c4 <pwm_init+0xf8>
  pwm_write_protect_sw_unlock(3);
800034f8:	30 3c       	mov	r12,3
800034fa:	f0 1f 00 33 	mcall	800035c4 <pwm_init+0xf8>

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
800034fe:	58 06       	cp.w	r6,0
80003500:	c0 20       	breq	80003504 <pwm_init+0x38>
80003502:	d3 03       	ssrf	0x10
  pwm->idr1 = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR1_CHID0_OFFSET;
80003504:	31 f9       	mov	r9,31
80003506:	fe 78 4c 00 	mov	r8,-46080
8000350a:	91 59       	st.w	r8[0x14],r9
  if (opt->fault_detection_activated)
8000350c:	ef 39 00 14 	ld.ub	r9,r7[20]
80003510:	30 08       	mov	r8,0
80003512:	f0 09 18 00 	cp.b	r9,r8
80003516:	c0 70       	breq	80003524 <pwm_init+0x58>
    pwm->idr1 |= ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR1_FCHID0_OFFSET;
80003518:	fe 78 4c 00 	mov	r8,-46080
8000351c:	70 59       	ld.w	r9,r8[0x14]
8000351e:	ea 19 00 1f 	orh	r9,0x1f
80003522:	91 59       	st.w	r8[0x14],r9
  pwm->isr1;
80003524:	fe 78 4c 00 	mov	r8,-46080
80003528:	70 78       	ld.w	r8,r8[0x1c]
  // Check if synchronous channel ...
  if (opt->sync_channel_activated)
8000352a:	ef 39 00 15 	ld.ub	r9,r7[21]
8000352e:	30 08       	mov	r8,0
80003530:	f0 09 18 00 	cp.b	r9,r8
80003534:	c1 40       	breq	8000355c <pwm_init+0x90>
  {
    pwm->idr2 = (1 << AVR32_PWM_IDR2_UNRE_OFFSET) | (1 << AVR32_PWM_IDR2_WRDY_OFFSET);
80003536:	30 99       	mov	r9,9
80003538:	fe 78 4c 00 	mov	r8,-46080
8000353c:	91 e9       	st.w	r8[0x38],r9
    if (opt->sync_update_channel_mode==PWM_SYNC_UPDATE_AUTO_WRITE_AUTO_UPDATE)
8000353e:	ef 39 00 16 	ld.ub	r9,r7[22]
80003542:	30 28       	mov	r8,2
80003544:	f0 09 18 00 	cp.b	r9,r8
80003548:	c0 71       	brne	80003556 <pwm_init+0x8a>
    pwm->idr2 |= (1 << AVR32_PWM_IDR2_ENDTX_OFFSET) | (1 << AVR32_PWM_IDR2_TXBUFE_OFFSET);
8000354a:	fe 78 4c 00 	mov	r8,-46080
8000354e:	70 e9       	ld.w	r9,r8[0x38]
80003550:	e8 19 00 06 	orl	r9,0x6
80003554:	91 e9       	st.w	r8[0x38],r9
    pwm->isr2;
80003556:	fe 78 4c 00 	mov	r8,-46080
8000355a:	71 08       	ld.w	r8,r8[0x40]
  }
  if (global_interrupt_enabled) Enable_global_interrupt();
8000355c:	58 06       	cp.w	r6,0
8000355e:	c0 20       	breq	80003562 <pwm_init+0x96>
80003560:	d5 03       	csrf	0x10

  // Set PWM mode register.
  pwm->clk =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80003562:	6e 08       	ld.w	r8,r7[0x0]
80003564:	6e 39       	ld.w	r9,r7[0xc]
80003566:	a9 69       	lsl	r9,0x8
80003568:	f3 e8 11 09 	or	r9,r9,r8<<0x10
8000356c:	6e 18       	ld.w	r8,r7[0x4]
8000356e:	10 49       	or	r9,r8
80003570:	6e 28       	ld.w	r8,r7[0x8]
80003572:	f3 e8 11 89 	or	r9,r9,r8<<0x18
80003576:	6e 48       	ld.w	r8,r7[0x10]
80003578:	f3 e8 11 f9 	or	r9,r9,r8<<0x1f
    pwm->isr2;
  }
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->clk =
8000357c:	fe 78 4c 00 	mov	r8,-46080
80003580:	91 09       	st.w	r8[0x0],r9
    ((opt->preb)<<AVR32_PWM_PREB_OFFSET) |
    ((opt->cksel)<<AVR32_PWM_CLKSEL_OFFSET)
    ;

  // Set PWM Sync register
  pwm->SCM.updm = opt->sync_update_channel_mode;
80003582:	ef 3a 00 16 	ld.ub	r10,r7[22]
80003586:	70 89       	ld.w	r9,r8[0x20]
80003588:	f3 da d2 02 	bfins	r9,r10,0x10,0x2
8000358c:	91 89       	st.w	r8[0x20],r9
  int i;
  for (i=0;i<PWM_OOV_LINES;i++)
  {
    pwm->scm     |= ((opt->sync_channel_select[i])<<(AVR32_PWM_SCM_SYNC0_OFFSET+i));
8000358e:	70 89       	ld.w	r9,r8[0x20]
80003590:	ef 3a 00 17 	ld.ub	r10,r7[23]
80003594:	f5 e9 10 09 	or	r9,r10,r9
80003598:	91 89       	st.w	r8[0x20],r9
8000359a:	70 89       	ld.w	r9,r8[0x20]
8000359c:	ef 3a 00 18 	ld.ub	r10,r7[24]
800035a0:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800035a4:	91 89       	st.w	r8[0x20],r9
800035a6:	70 89       	ld.w	r9,r8[0x20]
800035a8:	ef 3a 00 19 	ld.ub	r10,r7[25]
800035ac:	f3 ea 10 29 	or	r9,r9,r10<<0x2
800035b0:	91 89       	st.w	r8[0x20],r9
800035b2:	70 89       	ld.w	r9,r8[0x20]
800035b4:	ef 3a 00 1a 	ld.ub	r10,r7[26]
800035b8:	f3 ea 10 39 	or	r9,r9,r10<<0x3
800035bc:	91 89       	st.w	r8[0x20],r9
800035be:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
800035c2:	00 00       	add	r0,r0
800035c4:	80 00       	ld.sh	r0,r0[0x0]
800035c6:	33 b8       	mov	r8,59

800035c8 <scif_pclksr_statushigh_wait>:
 * \return Status.
 *   \retval 0   Status is high.
 *   \retval <0  SCIF_POLL_TIMEOUT Timeout expired before the status was high.
 */
static long int scif_pclksr_statushigh_wait(unsigned long statusMask)
{
800035c8:	e0 78 86 a0 	mov	r8,100000
  unsigned int timeout = SCIF_POLL_TIMEOUT;

  while(!(AVR32_SCIF.pclksr & statusMask))
800035cc:	fe 7a 08 00 	mov	r10,-63488
800035d0:	c0 48       	rjmp	800035d8 <scif_pclksr_statushigh_wait+0x10>
  {
    if(--timeout == 0)
800035d2:	20 18       	sub	r8,1
800035d4:	c0 21       	brne	800035d8 <scif_pclksr_statushigh_wait+0x10>
800035d6:	5e fe       	retal	-1
 */
static long int scif_pclksr_statushigh_wait(unsigned long statusMask)
{
  unsigned int timeout = SCIF_POLL_TIMEOUT;

  while(!(AVR32_SCIF.pclksr & statusMask))
800035d8:	74 59       	ld.w	r9,r10[0x14]
800035da:	f9 e9 00 09 	and	r9,r12,r9
800035de:	cf a0       	breq	800035d2 <scif_pclksr_statushigh_wait+0xa>
800035e0:	5e fd       	retal	0

800035e2 <scif_wait_for_pll_locked>:
}

long int scif_wait_for_pll_locked(scif_pll_t pll)
{

  if (pll == SCIF_PLL0)
800035e2:	58 0c       	cp.w	r12,0
800035e4:	c0 81       	brne	800035f4 <scif_wait_for_pll_locked+0x12>
  {
      // Wait until PLL0 is stable and ready to be used.
      while(!(AVR32_SCIF.pclksr & AVR32_SCIF_PCLKSR_PLL0_LOCK_MASK));
800035e6:	fe 79 08 00 	mov	r9,-63488
800035ea:	72 58       	ld.w	r8,r9[0x14]
800035ec:	e2 18 00 10 	andl	r8,0x10,COH
800035f0:	cf d0       	breq	800035ea <scif_wait_for_pll_locked+0x8>
800035f2:	c0 78       	rjmp	80003600 <scif_wait_for_pll_locked+0x1e>
  }
  else
  {
      // Wait until PLL1 is stable and ready to be used.
      while(!(AVR32_SCIF.pclksr & AVR32_SCIF_PCLKSR_PLL1_LOCK_MASK));
800035f4:	fe 79 08 00 	mov	r9,-63488
800035f8:	72 58       	ld.w	r8,r9[0x14]
800035fa:	e2 18 00 20 	andl	r8,0x20,COH
800035fe:	cf d0       	breq	800035f8 <scif_wait_for_pll_locked+0x16>
  }

  return PASS;
}
80003600:	5e fd       	retal	0

80003602 <scif_stop_gclk>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;
80003602:	fe 78 08 00 	mov	r8,-63488
80003606:	f8 c9 ff e7 	sub	r9,r12,-25
8000360a:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000360e:	a1 ca       	cbr	r10,0x0
80003610:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80003614:	e0 78 86 a0 	mov	r8,100000

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
80003618:	fe 7a 08 00 	mov	r10,-63488
8000361c:	12 9c       	mov	r12,r9
8000361e:	c0 48       	rjmp	80003626 <scif_stop_gclk+0x24>
  {
    if(--timeout == 0)
80003620:	20 18       	sub	r8,1
80003622:	c0 21       	brne	80003626 <scif_stop_gclk+0x24>
80003624:	5e fe       	retal	-1

  // Stop the generic clock.
  AVR32_SCIF.gcctrl[gclk] &= ~AVR32_SCIF_GCCTRL_CEN_MASK;

  // Wait until the generic clock is actually stopped.
  while(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
80003626:	f4 0c 03 29 	ld.w	r9,r10[r12<<0x2]
8000362a:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
8000362e:	cf 91       	brne	80003620 <scif_stop_gclk+0x1e>
80003630:	5e fd       	retal	0
80003632:	d7 03       	nop

80003634 <scif_gc_setup>:
  return PASS;
}


long int scif_gc_setup(unsigned int gclk, scif_gcctrl_oscsel_t clk_src, unsigned int diven, unsigned int divfactor)
{
80003634:	d4 21       	pushm	r4-r7,lr
80003636:	18 97       	mov	r7,r12
80003638:	16 95       	mov	r5,r11
8000363a:	14 96       	mov	r6,r10
  bool restart_gc = false;


  // Change the division factor to conform to the equation: fgclk = fsrc/divfactor = fsrc/(2*(div+1))
  divfactor = (divfactor>>1) -1;
8000363c:	a1 99       	lsr	r9,0x1
8000363e:	f2 c4 00 01 	sub	r4,r9,1
      return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, disable it before changing its setup.
  if(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
80003642:	f8 c9 ff e7 	sub	r9,r12,-25
80003646:	fe 78 08 00 	mov	r8,-63488
8000364a:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000364e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003652:	c0 50       	breq	8000365c <scif_gc_setup+0x28>
  {
    restart_gc = true;
    if(scif_stop_gclk(gclk) < 0)
80003654:	f0 1f 00 18 	mcall	800036b4 <scif_gc_setup+0x80>
80003658:	c1 44       	brge	80003680 <scif_gc_setup+0x4c>
8000365a:	dc 2a       	popm	r4-r7,pc,r12=-1
      return -1;  // Could not stop the generic clock.
  }

  // Setup the generic clock.
  AVR32_SCIF.gcctrl[gclk] = ((divfactor << AVR32_SCIF_GCCTRL_DIV_OFFSET)&AVR32_SCIF_GCCTRL_DIV_MASK)
8000365c:	a1 76       	lsl	r6,0x1
8000365e:	e2 16 00 02 	andl	r6,0x2,COH
80003662:	a9 65       	lsl	r5,0x8
80003664:	e2 15 0f 00 	andl	r5,0xf00,COH
80003668:	0a 46       	or	r6,r5
8000366a:	b1 64       	lsl	r4,0x10
8000366c:	e6 14 00 ff 	andh	r4,0xff,COH
80003670:	ed e4 10 04 	or	r4,r6,r4
80003674:	2e 77       	sub	r7,-25
80003676:	fe 78 08 00 	mov	r8,-63488
8000367a:	f0 07 09 24 	st.w	r8[r7<<0x2],r4
8000367e:	d8 2a       	popm	r4-r7,pc,r12=0
80003680:	ec 09 15 01 	lsl	r9,r6,0x1
80003684:	e2 19 00 02 	andl	r9,0x2,COH
80003688:	ea 08 15 08 	lsl	r8,r5,0x8
8000368c:	e2 18 0f 00 	andl	r8,0xf00,COH
80003690:	10 49       	or	r9,r8
80003692:	e8 08 15 10 	lsl	r8,r4,0x10
80003696:	e6 18 00 ff 	andh	r8,0xff,COH
8000369a:	10 49       	or	r9,r8
8000369c:	fe 78 08 00 	mov	r8,-63488
800036a0:	2e 77       	sub	r7,-25
800036a2:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
                            |((diven << AVR32_SCIF_GCCTRL_DIVEN_OFFSET)&AVR32_SCIF_GCCTRL_DIVEN_MASK)
                            |((clk_src << AVR32_SCIF_GCCTRL_OSCSEL_OFFSET)&AVR32_SCIF_GCCTRL_OSCSEL_MASK);

  // Restart the gc if it previously was enabled.
  if(true == restart_gc)
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK ;
800036a6:	f0 07 03 29 	ld.w	r9,r8[r7<<0x2]
800036aa:	a1 a9       	sbr	r9,0x0
800036ac:	f0 07 09 29 	st.w	r8[r7<<0x2],r9
800036b0:	d8 2a       	popm	r4-r7,pc,r12=0
800036b2:	00 00       	add	r0,r0
800036b4:	80 00       	ld.sh	r0,r0[0x0]
800036b6:	36 02       	mov	r2,96

800036b8 <scif_gc_enable>:
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, do nothing.
  if(!(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK))
800036b8:	f8 c9 ff e7 	sub	r9,r12,-25
800036bc:	fe 78 08 00 	mov	r8,-63488
800036c0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800036c4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800036c8:	c0 91       	brne	800036da <scif_gc_enable+0x22>
    AVR32_SCIF.gcctrl[gclk] |= AVR32_SCIF_GCCTRL_CEN_MASK;
800036ca:	fe 78 08 00 	mov	r8,-63488
800036ce:	12 9c       	mov	r12,r9
800036d0:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
800036d4:	a1 a9       	sbr	r9,0x0
800036d6:	f0 0c 09 29 	st.w	r8[r12<<0x2],r9

  return PASS;

}
800036da:	5e fd       	retal	0

800036dc <scif_pll_enable>:

  return PASS;
}

long int scif_pll_enable(scif_pll_t pll)
{
800036dc:	20 2d       	sub	sp,8

  u_avr32_scif_pll_t   u_avr32_scif_pll;

    // Read Register
    u_avr32_scif_pll.PLL[pll] = AVR32_SCIF.PLL[pll] ;
800036de:	fa c8 ff f8 	sub	r8,sp,-8
800036e2:	f0 0c 00 29 	add	r9,r8,r12<<0x2
800036e6:	fe 78 08 00 	mov	r8,-63488
800036ea:	2f 9c       	sub	r12,-7
800036ec:	f0 0c 03 2a 	ld.w	r10,r8[r12<<0x2]
    // Modify Configuration
    u_avr32_scif_pll.PLL[pll].pllen = ENABLE;
800036f0:	30 1b       	mov	r11,1
800036f2:	f5 db d0 01 	bfins	r10,r11,0x0,0x1
800036f6:	f3 4a ff f8 	st.w	r9[-8],r10
    AVR32_ENTER_CRITICAL_REGION( );
800036fa:	e1 ba 00 00 	mfsr	r10,0x0
800036fe:	d3 03       	ssrf	0x10
    // Unlock the write-protected PLL0 register
    SCIF_UNLOCK(AVR32_SCIF_PLL + 4*pll);
80003700:	f8 0b 15 02 	lsl	r11,r12,0x2
80003704:	ea 1b aa 00 	orh	r11,0xaa00
80003708:	91 6b       	st.w	r8[0x18],r11
    // Write Back
    AVR32_SCIF.PLL[pll] = u_avr32_scif_pll.PLL[pll];
8000370a:	f2 f9 ff f8 	ld.w	r9,r9[-8]
8000370e:	f0 0c 09 29 	st.w	r8[r12<<0x2],r9
    AVR32_LEAVE_CRITICAL_REGION( );
80003712:	14 98       	mov	r8,r10
80003714:	e6 18 00 01 	andh	r8,0x1,COH
80003718:	c0 21       	brne	8000371c <scif_pll_enable+0x40>
8000371a:	d5 03       	csrf	0x10

  return PASS;
}
8000371c:	2f ed       	sub	sp,-8
8000371e:	5e fd       	retal	0

80003720 <scif_pll_setup>:

/**
 ** PLL0/PLL1 Functions
 **/
long int scif_pll_setup(scif_pll_t pll, const scif_pll_opt_t *opt)
{
80003720:	eb cd 40 c0 	pushm	r6-r7,lr
80003724:	20 2d       	sub	sp,8

  u_avr32_scif_pll_t   u_avr32_scif_pll;

  // Read Register
  u_avr32_scif_pll.PLL[pll] = AVR32_SCIF.PLL[pll] ;
80003726:	fa c9 ff f8 	sub	r9,sp,-8
8000372a:	f2 0c 00 28 	add	r8,r9,r12<<0x2
8000372e:	fe 79 08 00 	mov	r9,-63488
80003732:	2f 9c       	sub	r12,-7
80003734:	f2 0c 03 2a 	ld.w	r10,r9[r12<<0x2]
80003738:	f1 4a ff f8 	st.w	r8[-8],r10
  // Modify Configuration
  u_avr32_scif_pll.PLL[pll].pllosc  = opt->osc;
8000373c:	f7 3e 00 10 	ld.ub	lr,r11[16]
80003740:	f5 de d0 22 	bfins	r10,lr,0x1,0x2
80003744:	f1 4a ff f8 	st.w	r8[-8],r10
  u_avr32_scif_pll.PLL[pll].pllopt  = opt->pll_freq | (opt->pll_div2 << 1) | (opt->pll_wbwdisable << 2);
80003748:	17 a7       	ld.ub	r7,r11[0x2]
8000374a:	17 9e       	ld.ub	lr,r11[0x1]
8000374c:	a3 6e       	lsl	lr,0x2
8000374e:	fd e7 10 1e 	or	lr,lr,r7<<0x1
80003752:	17 87       	ld.ub	r7,r11[0x0]
80003754:	0e 96       	mov	r6,r7
80003756:	0e 4e       	or	lr,r7
80003758:	f5 de d0 63 	bfins	r10,lr,0x3,0x3
8000375c:	f1 4a ff f8 	st.w	r8[-8],r10
  u_avr32_scif_pll.PLL[pll].plldiv  = opt->div;
80003760:	76 2e       	ld.w	lr,r11[0x8]
80003762:	f5 de d1 04 	bfins	r10,lr,0x8,0x4
80003766:	f1 4a ff f8 	st.w	r8[-8],r10
  u_avr32_scif_pll.PLL[pll].pllmul  = opt->mul;
8000376a:	76 1e       	ld.w	lr,r11[0x4]
8000376c:	f5 de d2 04 	bfins	r10,lr,0x10,0x4
80003770:	f1 4a ff f8 	st.w	r8[-8],r10
  u_avr32_scif_pll.PLL[pll].pllcount= opt->lockcount;
80003774:	76 3b       	ld.w	r11,r11[0xc]
80003776:	f5 db d3 06 	bfins	r10,r11,0x18,0x6
8000377a:	f1 4a ff f8 	st.w	r8[-8],r10
  AVR32_ENTER_CRITICAL_REGION( );
8000377e:	e1 ba 00 00 	mfsr	r10,0x0
80003782:	d3 03       	ssrf	0x10
  // Unlock the write-protected PLL0 register
  SCIF_UNLOCK(AVR32_SCIF_PLL + 4*pll);
80003784:	f8 0b 15 02 	lsl	r11,r12,0x2
80003788:	ea 1b aa 00 	orh	r11,0xaa00
8000378c:	93 6b       	st.w	r9[0x18],r11
  // Write Back
  AVR32_SCIF.PLL[pll] = u_avr32_scif_pll.PLL[pll];
8000378e:	f0 f8 ff f8 	ld.w	r8,r8[-8]
80003792:	f2 0c 09 28 	st.w	r9[r12<<0x2],r8
  AVR32_LEAVE_CRITICAL_REGION( );
80003796:	14 98       	mov	r8,r10
80003798:	e6 18 00 01 	andh	r8,0x1,COH
8000379c:	c0 21       	brne	800037a0 <scif_pll_setup+0x80>
8000379e:	d5 03       	csrf	0x10

  return PASS;
}
800037a0:	2f ed       	sub	sp,-8
800037a2:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
800037a6:	d7 03       	nop

800037a8 <scif_enable_osc>:

  return PASS;
}

long int scif_enable_osc(scif_osc_t osc, unsigned int startup, bool wait_for_ready)
{
800037a8:	eb cd 40 80 	pushm	r7,lr
800037ac:	20 2d       	sub	sp,8

  u_avr32_scif_oscctrl_t   u_avr32_scif_oscctrl;

  // Read Register
  u_avr32_scif_oscctrl.OSCCTRL[osc] = AVR32_SCIF.OSCCTRL[osc] ;
800037ae:	fa c8 ff f8 	sub	r8,sp,-8
800037b2:	f0 0c 00 2e 	add	lr,r8,r12<<0x2
800037b6:	fe 78 08 00 	mov	r8,-63488
800037ba:	f8 c9 ff f7 	sub	r9,r12,-9
800037be:	f0 09 03 27 	ld.w	r7,r8[r9<<0x2]
  // Modify: Configure the oscillator startup and enable the osc.
  u_avr32_scif_oscctrl.OSCCTRL[osc].startup = startup;
800037c2:	ef db d1 04 	bfins	r7,r11,0x8,0x4
  u_avr32_scif_oscctrl.OSCCTRL[osc].oscen = ENABLE;
800037c6:	30 1b       	mov	r11,1
800037c8:	ef db d2 01 	bfins	r7,r11,0x10,0x1
800037cc:	fd 47 ff f8 	st.w	lr[-8],r7
  AVR32_ENTER_CRITICAL_REGION( );
800037d0:	e1 bb 00 00 	mfsr	r11,0x0
800037d4:	d3 03       	ssrf	0x10
  // Unlock the write-protected OSCCTRL0 register
  SCIF_UNLOCK(AVR32_SCIF_OSCCTRL + 4*osc);
800037d6:	f2 07 15 02 	lsl	r7,r9,0x2
800037da:	ea 17 aa 00 	orh	r7,0xaa00
800037de:	91 67       	st.w	r8[0x18],r7
  // Write Back
  AVR32_SCIF.OSCCTRL[osc] = u_avr32_scif_oscctrl.OSCCTRL[osc];
800037e0:	fc fe ff f8 	ld.w	lr,lr[-8]
800037e4:	f0 09 09 2e 	st.w	r8[r9<<0x2],lr
  AVR32_LEAVE_CRITICAL_REGION( );
800037e8:	16 98       	mov	r8,r11
800037ea:	e6 18 00 01 	andh	r8,0x1,COH
800037ee:	c0 21       	brne	800037f2 <scif_enable_osc+0x4a>
800037f0:	d5 03       	csrf	0x10

  if(true == wait_for_ready)
800037f2:	58 0a       	cp.w	r10,0
800037f4:	c0 e0       	breq	80003810 <scif_enable_osc+0x68>
  {
	  if (osc == SCIF_OSC0) {
800037f6:	58 0c       	cp.w	r12,0
800037f8:	c0 61       	brne	80003804 <scif_enable_osc+0x5c>
		  // Wait until OSC0 is stable and ready to be used.
		  if(scif_pclksr_statushigh_wait(AVR32_SCIF_PCLKSR_OSC0RDY_MASK))
800037fa:	30 1c       	mov	r12,1
800037fc:	f0 1f 00 07 	mcall	80003818 <scif_enable_osc+0x70>
80003800:	c0 80       	breq	80003810 <scif_enable_osc+0x68>
80003802:	c0 58       	rjmp	8000380c <scif_enable_osc+0x64>
			return -1;
	  } else {
		  // Wait until OSC1 is stable and ready to be used.
		  if(scif_pclksr_statushigh_wait(AVR32_SCIF_PCLKSR_OSC1RDY_MASK))
80003804:	30 2c       	mov	r12,2
80003806:	f0 1f 00 05 	mcall	80003818 <scif_enable_osc+0x70>
8000380a:	c0 30       	breq	80003810 <scif_enable_osc+0x68>
8000380c:	3f fc       	mov	r12,-1
8000380e:	c0 28       	rjmp	80003812 <scif_enable_osc+0x6a>
80003810:	30 0c       	mov	r12,0
			return -1;
	  }
  }

  return PASS;
}
80003812:	2f ed       	sub	sp,-8
80003814:	e3 cd 80 80 	ldm	sp++,r7,pc
80003818:	80 00       	ld.sh	r0,r0[0x0]
8000381a:	35 c8       	mov	r8,92

8000381c <scif_configure_osc_crystalmode>:

long int scif_configure_osc_crystalmode(scif_osc_t osc, unsigned int fcrystal)
{
  u_avr32_scif_oscctrl_t   u_avr32_scif_oscctrl;

  if (osc == SCIF_OSC0)
8000381c:	58 0c       	cp.w	r12,0
8000381e:	c3 41       	brne	80003886 <scif_configure_osc_crystalmode+0x6a>
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0] = AVR32_SCIF.OSCCTRL[SCIF_OSC0] ;
80003820:	fe 78 08 00 	mov	r8,-63488
80003824:	70 98       	ld.w	r8,r8[0x24]
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G0 :
80003826:	e0 69 84 7f 	mov	r9,33919
8000382a:	ea 19 00 1e 	orh	r9,0x1e
8000382e:	12 3b       	cp.w	r11,r9
80003830:	e0 8b 00 04 	brhi	80003838 <scif_configure_osc_crystalmode+0x1c>
80003834:	30 0b       	mov	r11,0
80003836:	c1 38       	rjmp	8000385c <scif_configure_osc_crystalmode+0x40>
80003838:	e0 69 96 7f 	mov	r9,38527
8000383c:	ea 19 00 98 	orh	r9,0x98
80003840:	12 3b       	cp.w	r11,r9
80003842:	e0 8b 00 04 	brhi	8000384a <scif_configure_osc_crystalmode+0x2e>
80003846:	30 1b       	mov	r11,1
80003848:	c0 a8       	rjmp	8000385c <scif_configure_osc_crystalmode+0x40>
8000384a:	e0 69 24 00 	mov	r9,9216
8000384e:	ea 19 00 f4 	orh	r9,0xf4
80003852:	12 3b       	cp.w	r11,r9
80003854:	f9 bb 03 02 	movlo	r11,2
80003858:	f9 bb 02 03 	movhs	r11,3
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0] = AVR32_SCIF.OSCCTRL[SCIF_OSC0] ;
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
8000385c:	30 19       	mov	r9,1
8000385e:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G0 :
80003862:	f1 db d0 22 	bfins	r8,r11,0x1,0x2
                                                   (fcrystal < 10000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G1 :
                                                   (fcrystal < 16000000) ? AVR32_SCIF_OSCCTRL0_GAIN_G2 :
                                                                           AVR32_SCIF_OSCCTRL0_GAIN_G3;
    AVR32_ENTER_CRITICAL_REGION( );
80003866:	e1 ba 00 00 	mfsr	r10,0x0
8000386a:	d3 03       	ssrf	0x10
    // Unlock the write-protected OSCCTRL0 register
    SCIF_UNLOCK(AVR32_SCIF_OSCCTRL);
8000386c:	fe 79 08 00 	mov	r9,-63488
80003870:	32 4b       	mov	r11,36
80003872:	ea 1b aa 00 	orh	r11,0xaa00
80003876:	93 6b       	st.w	r9[0x18],r11
    // Write Back
    AVR32_SCIF.OSCCTRL[SCIF_OSC0] = u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC0];
80003878:	93 98       	st.w	r9[0x24],r8
    AVR32_LEAVE_CRITICAL_REGION( );
8000387a:	14 98       	mov	r8,r10
8000387c:	e6 18 00 01 	andh	r8,0x1,COH
80003880:	c3 51       	brne	800038ea <scif_configure_osc_crystalmode+0xce>
80003882:	d5 03       	csrf	0x10
80003884:	c3 38       	rjmp	800038ea <scif_configure_osc_crystalmode+0xce>
  }
  else
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1] = AVR32_SCIF.OSCCTRL[SCIF_OSC1] ;
80003886:	fe 78 08 00 	mov	r8,-63488
8000388a:	70 a8       	ld.w	r8,r8[0x28]
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G0 :
8000388c:	e0 69 84 7f 	mov	r9,33919
80003890:	ea 19 00 1e 	orh	r9,0x1e
80003894:	12 3b       	cp.w	r11,r9
80003896:	e0 8b 00 04 	brhi	8000389e <scif_configure_osc_crystalmode+0x82>
8000389a:	30 0b       	mov	r11,0
8000389c:	c1 38       	rjmp	800038c2 <scif_configure_osc_crystalmode+0xa6>
8000389e:	e0 69 96 7f 	mov	r9,38527
800038a2:	ea 19 00 98 	orh	r9,0x98
800038a6:	12 3b       	cp.w	r11,r9
800038a8:	e0 8b 00 04 	brhi	800038b0 <scif_configure_osc_crystalmode+0x94>
800038ac:	30 1b       	mov	r11,1
800038ae:	c0 a8       	rjmp	800038c2 <scif_configure_osc_crystalmode+0xa6>
800038b0:	e0 69 24 00 	mov	r9,9216
800038b4:	ea 19 00 f4 	orh	r9,0xf4
800038b8:	12 3b       	cp.w	r11,r9
800038ba:	f9 bb 03 02 	movlo	r11,2
800038be:	f9 bb 02 03 	movhs	r11,3
  {
    // Read Register
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1] = AVR32_SCIF.OSCCTRL[SCIF_OSC1] ;
    // Modify : Configure the oscillator mode to crystal and set the gain according to the
    // crystal frequency.
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].mode = SCIF_OSC_MODE_2PIN_CRYSTAL;
800038c2:	30 19       	mov	r9,1
800038c4:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
    u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1].gain = (fcrystal <  2000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G0 :
800038c8:	f1 db d0 22 	bfins	r8,r11,0x1,0x2
                                                   (fcrystal < 10000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G1 :
                                                   (fcrystal < 16000000) ? AVR32_SCIF_OSCCTRL1_GAIN_G2 :
                                                                           AVR32_SCIF_OSCCTRL1_GAIN_G3;
    AVR32_ENTER_CRITICAL_REGION( );
800038cc:	e1 ba 00 00 	mfsr	r10,0x0
800038d0:	d3 03       	ssrf	0x10
    // Unlock the write-protected OSCCTRL1 register
    SCIF_UNLOCK(AVR32_SCIF_OSCCTRL + 4);
800038d2:	fe 79 08 00 	mov	r9,-63488
800038d6:	32 8b       	mov	r11,40
800038d8:	ea 1b aa 00 	orh	r11,0xaa00
800038dc:	93 6b       	st.w	r9[0x18],r11
    // Write Back
    AVR32_SCIF.OSCCTRL[SCIF_OSC1] = u_avr32_scif_oscctrl.OSCCTRL[SCIF_OSC1];
800038de:	93 a8       	st.w	r9[0x28],r8
    AVR32_LEAVE_CRITICAL_REGION( );
800038e0:	14 98       	mov	r8,r10
800038e2:	e6 18 00 01 	andh	r8,0x1,COH
800038e6:	c0 21       	brne	800038ea <scif_configure_osc_crystalmode+0xce>
800038e8:	d5 03       	csrf	0x10
  }

  return PASS;
}
800038ea:	5e fd       	retal	0

800038ec <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
800038ec:	f8 c8 00 01 	sub	r8,r12,1
800038f0:	f0 0b 00 0b 	add	r11,r8,r11
800038f4:	f6 0c 0d 0a 	divu	r10,r11,r12
800038f8:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
800038fa:	f4 c8 00 01 	sub	r8,r10,1
800038fe:	e0 48 00 fe 	cp.w	r8,254
80003902:	e0 88 00 03 	brls	80003908 <getBaudDiv+0x1c>
80003906:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80003908:	5c 8c       	casts.h	r12
}
8000390a:	5e fc       	retal	r12

8000390c <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
8000390c:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003910:	30 18       	mov	r8,1
80003912:	f0 09 18 00 	cp.b	r9,r8
80003916:	e0 88 00 04 	brls	8000391e <spi_initMaster+0x12>
8000391a:	30 2c       	mov	r12,2
8000391c:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000391e:	e0 68 00 80 	mov	r8,128
80003922:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80003924:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80003926:	30 19       	mov	r9,1
80003928:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
8000392c:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003930:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80003934:	30 09       	mov	r9,0
80003936:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
8000393a:	30 fa       	mov	r10,15
8000393c:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80003940:	99 18       	st.w	r12[0x4],r8
80003942:	5e f9       	retal	r9

80003944 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80003944:	eb cd 40 80 	pushm	r7,lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80003948:	30 1e       	mov	lr,1
8000394a:	f6 0e 18 00 	cp.b	lr,r11
8000394e:	f9 be 02 00 	movhs	lr,0
80003952:	30 18       	mov	r8,1
80003954:	f4 08 18 00 	cp.b	r8,r10
80003958:	f9 b8 02 00 	movhs	r8,0
8000395c:	fd e8 10 08 	or	r8,lr,r8
80003960:	30 07       	mov	r7,0
80003962:	ee 08 18 00 	cp.b	r8,r7
80003966:	c0 40       	breq	8000396e <spi_selectionMode+0x2a>
80003968:	30 2c       	mov	r12,2
8000396a:	e3 cd 80 80 	ldm	sp++,r7,pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
8000396e:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80003970:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80003974:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80003978:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
8000397c:	99 18       	st.w	r12[0x4],r8
8000397e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80003982 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003982:	78 18       	ld.w	r8,r12[0x4]
80003984:	ea 18 00 0f 	orh	r8,0xf
80003988:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
8000398a:	78 18       	ld.w	r8,r12[0x4]
8000398c:	e2 18 00 04 	andl	r8,0x4,COH
80003990:	c0 f0       	breq	800039ae <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80003992:	30 e8       	mov	r8,14
80003994:	f0 0b 18 00 	cp.b	r11,r8
80003998:	e0 8b 00 19 	brhi	800039ca <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
8000399c:	78 18       	ld.w	r8,r12[0x4]
8000399e:	b1 6b       	lsl	r11,0x10
800039a0:	ea 1b ff f0 	orh	r11,0xfff0
800039a4:	e8 1b ff ff 	orl	r11,0xffff
800039a8:	10 6b       	and	r11,r8
800039aa:	99 1b       	st.w	r12[0x4],r11
800039ac:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800039ae:	30 38       	mov	r8,3
800039b0:	f0 0b 18 00 	cp.b	r11,r8
800039b4:	e0 8b 00 0b 	brhi	800039ca <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800039b8:	78 18       	ld.w	r8,r12[0x4]
800039ba:	2f 0b       	sub	r11,-16
800039bc:	30 19       	mov	r9,1
800039be:	f2 0b 09 4b 	lsl	r11,r9,r11
800039c2:	5c db       	com	r11
800039c4:	10 6b       	and	r11,r8
800039c6:	99 1b       	st.w	r12[0x4],r11
800039c8:	5e fd       	retal	0
800039ca:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800039cc:	5e fc       	retal	r12

800039ce <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
800039ce:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800039d2:	c0 58       	rjmp	800039dc <spi_unselectChip+0xe>
		if (!timeout--) {
800039d4:	58 08       	cp.w	r8,0
800039d6:	c0 21       	brne	800039da <spi_unselectChip+0xc>
800039d8:	5e ff       	retal	1
800039da:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800039dc:	78 49       	ld.w	r9,r12[0x10]
800039de:	e2 19 02 00 	andl	r9,0x200,COH
800039e2:	cf 90       	breq	800039d4 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800039e4:	78 18       	ld.w	r8,r12[0x4]
800039e6:	ea 18 00 0f 	orh	r8,0xf
800039ea:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
800039ec:	fc 18 01 00 	movh	r8,0x100
800039f0:	99 08       	st.w	r12[0x0],r8
800039f2:	5e fd       	retal	0

800039f4 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
800039f4:	eb cd 40 f8 	pushm	r3-r7,lr
800039f8:	18 95       	mov	r5,r12
800039fa:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800039fc:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003a00:	30 38       	mov	r8,3
80003a02:	f0 06 18 00 	cp.b	r6,r8
80003a06:	e0 8b 00 4d 	brhi	80003aa0 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80003a0a:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003a0e:	30 18       	mov	r8,1
80003a10:	f0 04 18 00 	cp.b	r4,r8
80003a14:	e0 8b 00 46 	brhi	80003aa0 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80003a18:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003a1c:	30 78       	mov	r8,7
80003a1e:	f0 03 18 00 	cp.b	r3,r8
80003a22:	e0 88 00 3f 	brls	80003aa0 <spi_setupChipReg+0xac>
80003a26:	31 08       	mov	r8,16
80003a28:	f0 03 18 00 	cp.b	r3,r8
80003a2c:	e0 8b 00 3a 	brhi	80003aa0 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80003a30:	14 9b       	mov	r11,r10
80003a32:	6e 1c       	ld.w	r12,r7[0x4]
80003a34:	f0 1f 00 1d 	mcall	80003aa8 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80003a38:	c3 45       	brlt	80003aa0 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80003a3a:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80003a3c:	ec 09 16 01 	lsr	r9,r6,0x1
80003a40:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80003a44:	ec 16 00 01 	eorl	r6,0x1
80003a48:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80003a4c:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80003a50:	20 83       	sub	r3,8
80003a52:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80003a56:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80003a5a:	ef 39 00 09 	ld.ub	r9,r7[9]
80003a5e:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80003a62:	ef 39 00 0a 	ld.ub	r9,r7[10]
80003a66:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80003a6a:	0f 89       	ld.ub	r9,r7[0x0]
80003a6c:	30 1a       	mov	r10,1
80003a6e:	f4 09 18 00 	cp.b	r9,r10
80003a72:	c0 e0       	breq	80003a8e <spi_setupChipReg+0x9a>
80003a74:	c0 a3       	brcs	80003a88 <spi_setupChipReg+0x94>
80003a76:	30 2a       	mov	r10,2
80003a78:	f4 09 18 00 	cp.b	r9,r10
80003a7c:	c0 c0       	breq	80003a94 <spi_setupChipReg+0xa0>
80003a7e:	30 3a       	mov	r10,3
80003a80:	f4 09 18 00 	cp.b	r9,r10
80003a84:	c0 e1       	brne	80003aa0 <spi_setupChipReg+0xac>
80003a86:	c0 a8       	rjmp	80003a9a <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80003a88:	8b c8       	st.w	r5[0x30],r8
80003a8a:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80003a8e:	8b d8       	st.w	r5[0x34],r8
80003a90:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003a94:	8b e8       	st.w	r5[0x38],r8
80003a96:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80003a9a:	8b f8       	st.w	r5[0x3c],r8
80003a9c:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80003aa0:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80003aa2:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003aa6:	00 00       	add	r0,r0
80003aa8:	80 00       	ld.sh	r0,r0[0x0]
80003aaa:	38 ec       	mov	r12,-114

80003aac <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80003aac:	30 18       	mov	r8,1
80003aae:	99 08       	st.w	r12[0x0],r8
}
80003ab0:	5e fc       	retal	r12

80003ab2 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80003ab2:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003ab6:	c0 58       	rjmp	80003ac0 <spi_write+0xe>
		if (!timeout--) {
80003ab8:	58 08       	cp.w	r8,0
80003aba:	c0 21       	brne	80003abe <spi_write+0xc>
80003abc:	5e ff       	retal	1
80003abe:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003ac0:	78 49       	ld.w	r9,r12[0x10]
80003ac2:	e2 19 00 02 	andl	r9,0x2,COH
80003ac6:	cf 90       	breq	80003ab8 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003ac8:	5c 7b       	castu.h	r11
80003aca:	99 3b       	st.w	r12[0xc],r11
80003acc:	5e fd       	retal	0

80003ace <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
80003ace:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003ad2:	c0 58       	rjmp	80003adc <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80003ad4:	58 08       	cp.w	r8,0
80003ad6:	c0 21       	brne	80003ada <spi_read+0xc>
80003ad8:	5e ff       	retal	1
80003ada:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003adc:	78 49       	ld.w	r9,r12[0x10]
80003ade:	e2 19 02 01 	andl	r9,0x201,COH
80003ae2:	e0 49 02 01 	cp.w	r9,513
80003ae6:	cf 71       	brne	80003ad4 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80003ae8:	78 28       	ld.w	r8,r12[0x8]
80003aea:	b6 08       	st.h	r11[0x0],r8
80003aec:	5e fd       	retal	0
80003aee:	d7 03       	nop

80003af0 <twim_master_interrupt_handler>:
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80003af0:	4a e8       	lddpc	r8,80003ba8 <twim_master_interrupt_handler+0xb8>
80003af2:	70 08       	ld.w	r8,r8[0x0]
80003af4:	70 79       	ld.w	r9,r8[0x1c]
80003af6:	4a ea       	lddpc	r10,80003bac <twim_master_interrupt_handler+0xbc>
80003af8:	74 0a       	ld.w	r10,r10[0x0]
80003afa:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80003afe:	12 9a       	mov	r10,r9
80003b00:	e2 1a 07 00 	andl	r10,0x700,COH
80003b04:	c1 40       	breq	80003b2c <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80003b06:	e2 19 03 00 	andl	r9,0x300,COH
80003b0a:	f9 b9 01 fc 	movne	r9,-4
80003b0e:	f9 b9 00 fe 	moveq	r9,-2
80003b12:	4a 8a       	lddpc	r10,80003bb0 <twim_master_interrupt_handler+0xc0>
80003b14:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80003b16:	70 3a       	ld.w	r10,r8[0xc]
80003b18:	30 09       	mov	r9,0
80003b1a:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80003b1e:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80003b20:	3f fa       	mov	r10,-1
80003b22:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
80003b24:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
80003b26:	4a 48       	lddpc	r8,80003bb4 <twim_master_interrupt_handler+0xc4>
80003b28:	b0 89       	st.b	r8[0x0],r9
80003b2a:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80003b2c:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80003b30:	c1 30       	breq	80003b56 <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80003b32:	4a 2a       	lddpc	r10,80003bb8 <twim_master_interrupt_handler+0xc8>
80003b34:	70 5b       	ld.w	r11,r8[0x14]
80003b36:	74 09       	ld.w	r9,r10[0x0]
80003b38:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
80003b3a:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80003b3c:	4a 09       	lddpc	r9,80003bbc <twim_master_interrupt_handler+0xcc>
80003b3e:	72 0a       	ld.w	r10,r9[0x0]
80003b40:	20 1a       	sub	r10,1
80003b42:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80003b44:	72 09       	ld.w	r9,r9[0x0]
80003b46:	58 09       	cp.w	r9,0
80003b48:	c2 f1       	brne	80003ba6 <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80003b4a:	30 19       	mov	r9,1
80003b4c:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80003b4e:	30 09       	mov	r9,0
80003b50:	49 98       	lddpc	r8,80003bb4 <twim_master_interrupt_handler+0xc4>
80003b52:	b0 89       	st.b	r8[0x0],r9
80003b54:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
80003b56:	e2 19 00 02 	andl	r9,0x2,COH
80003b5a:	c2 60       	breq	80003ba6 <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80003b5c:	49 99       	lddpc	r9,80003bc0 <twim_master_interrupt_handler+0xd0>
80003b5e:	72 09       	ld.w	r9,r9[0x0]
80003b60:	58 09       	cp.w	r9,0
80003b62:	c0 71       	brne	80003b70 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80003b64:	30 29       	mov	r9,2
80003b66:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80003b68:	30 09       	mov	r9,0
80003b6a:	49 38       	lddpc	r8,80003bb4 <twim_master_interrupt_handler+0xc4>
80003b6c:	b0 89       	st.b	r8[0x0],r9
80003b6e:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80003b70:	49 5a       	lddpc	r10,80003bc4 <twim_master_interrupt_handler+0xd4>
80003b72:	74 09       	ld.w	r9,r10[0x0]
80003b74:	13 3b       	ld.ub	r11,r9++
80003b76:	91 6b       	st.w	r8[0x18],r11
80003b78:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80003b7a:	49 28       	lddpc	r8,80003bc0 <twim_master_interrupt_handler+0xd0>
80003b7c:	70 09       	ld.w	r9,r8[0x0]
80003b7e:	20 19       	sub	r9,1
80003b80:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80003b82:	70 08       	ld.w	r8,r8[0x0]
80003b84:	58 08       	cp.w	r8,0
80003b86:	c1 01       	brne	80003ba6 <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
80003b88:	48 b8       	lddpc	r8,80003bb4 <twim_master_interrupt_handler+0xc4>
80003b8a:	11 88       	ld.ub	r8,r8[0x0]
80003b8c:	58 08       	cp.w	r8,0
80003b8e:	c0 c0       	breq	80003ba6 <twim_master_interrupt_handler+0xb6>
					twim_next = false;
80003b90:	30 09       	mov	r9,0
80003b92:	48 98       	lddpc	r8,80003bb4 <twim_master_interrupt_handler+0xc4>
80003b94:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
80003b96:	48 d8       	lddpc	r8,80003bc8 <twim_master_interrupt_handler+0xd8>
80003b98:	70 08       	ld.w	r8,r8[0x0]
80003b9a:	70 3a       	ld.w	r10,r8[0xc]
80003b9c:	48 99       	lddpc	r9,80003bc0 <twim_master_interrupt_handler+0xd0>
80003b9e:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
80003ba0:	70 29       	ld.w	r9,r8[0x8]
80003ba2:	48 98       	lddpc	r8,80003bc4 <twim_master_interrupt_handler+0xd4>
80003ba4:	91 09       	st.w	r8[0x0],r9
80003ba6:	d6 03       	rete
80003ba8:	00 00       	add	r0,r0
80003baa:	13 00       	ld.w	r0,r9++
80003bac:	00 00       	add	r0,r0
80003bae:	13 14       	ld.sh	r4,r9++
80003bb0:	00 00       	add	r0,r0
80003bb2:	13 0c       	ld.w	r12,r9++
80003bb4:	00 00       	add	r0,r0
80003bb6:	13 18       	ld.sh	r8,r9++
80003bb8:	00 00       	add	r0,r0
80003bba:	13 04       	ld.w	r4,r9++
80003bbc:	00 00       	add	r0,r0
80003bbe:	13 08       	ld.w	r8,r9++
80003bc0:	00 00       	add	r0,r0
80003bc2:	13 20       	ld.uh	r0,r9++
80003bc4:	00 00       	add	r0,r0
80003bc6:	13 10       	ld.sh	r0,r9++
80003bc8:	00 00       	add	r0,r0
80003bca:	13 1c       	ld.sh	r12,r9++

80003bcc <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80003bcc:	eb cd 40 c0 	pushm	r6-r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
80003bd0:	f4 0b 0d 0a 	divu	r10,r10,r11
80003bd4:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80003bd8:	e0 48 00 ff 	cp.w	r8,255
80003bdc:	e0 8b 00 04 	brhi	80003be4 <twim_set_speed+0x18>
80003be0:	30 09       	mov	r9,0
80003be2:	c2 18       	rjmp	80003c24 <twim_set_speed+0x58>
80003be4:	30 09       	mov	r9,0
80003be6:	30 16       	mov	r6,1
80003be8:	30 7a       	mov	r10,7
80003bea:	30 07       	mov	r7,0
		// increase clock divider
		cwgr_exp++;
80003bec:	2f f9       	sub	r9,-1
80003bee:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80003bf0:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80003bf2:	e0 48 00 ff 	cp.w	r8,255
80003bf6:	f9 be 0b 01 	movhi	lr,1
80003bfa:	f9 be 08 00 	movls	lr,0
80003bfe:	f2 0a 18 00 	cp.b	r10,r9
80003c02:	ec 0b 17 20 	movhs	r11,r6
80003c06:	f9 bb 03 00 	movlo	r11,0
80003c0a:	fd eb 00 0b 	and	r11,lr,r11
80003c0e:	ee 0b 18 00 	cp.b	r11,r7
80003c12:	ce d1       	brne	80003bec <twim_set_speed+0x20>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
80003c14:	30 7a       	mov	r10,7
80003c16:	f4 09 18 00 	cp.b	r9,r10
80003c1a:	e0 88 00 05 	brls	80003c24 <twim_set_speed+0x58>
80003c1e:	3f 8c       	mov	r12,-8
80003c20:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
80003c24:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80003c28:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80003c2c:	14 18       	sub	r8,r10
80003c2e:	f7 e8 10 88 	or	r8,r11,r8<<0x8
80003c32:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
80003c36:	99 19       	st.w	r12[0x4],r9
80003c38:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0

80003c3c <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80003c3c:	48 38       	lddpc	r8,80003c48 <twim_status+0xc>
80003c3e:	70 08       	ld.w	r8,r8[0x0]
80003c40:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
80003c42:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
80003c46:	5e fc       	retal	r12
80003c48:	00 00       	add	r0,r0
80003c4a:	13 00       	ld.w	r0,r9++

80003c4c <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80003c4c:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
80003c50:	e6 18 00 01 	andh	r8,0x1,COH
80003c54:	c0 21       	brne	80003c58 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
80003c56:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80003c58:	3f f8       	mov	r8,-1
80003c5a:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80003c5c:	99 b8       	st.w	r12[0x2c],r8
}
80003c5e:	5e fc       	retal	r12

80003c60 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80003c60:	eb cd 40 fe 	pushm	r1-r7,lr
80003c64:	18 97       	mov	r7,r12
80003c66:	16 93       	mov	r3,r11
80003c68:	14 95       	mov	r5,r10
80003c6a:	12 92       	mov	r2,r9
80003c6c:	10 91       	mov	r1,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80003c6e:	30 14       	mov	r4,1
80003c70:	99 04       	st.w	r12[0x0],r4
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80003c72:	e0 68 00 80 	mov	r8,128
80003c76:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80003c78:	30 28       	mov	r8,2
80003c7a:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80003c7c:	49 e6       	lddpc	r6,80003cf4 <twim_write+0x94>
80003c7e:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80003c80:	f0 1f 00 1e 	mcall	80003cf8 <twim_write+0x98>
	// get a pointer to applicative data
	twim_tx_data = buffer;
80003c84:	49 e8       	lddpc	r8,80003cfc <twim_write+0x9c>
80003c86:	91 03       	st.w	r8[0x0],r3
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80003c88:	49 e8       	lddpc	r8,80003d00 <twim_write+0xa0>
80003c8a:	91 05       	st.w	r8[0x0],r5
	// Set next transfer to false
	twim_next = false;
80003c8c:	30 09       	mov	r9,0
80003c8e:	49 e8       	lddpc	r8,80003d04 <twim_write+0xa4>
80003c90:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80003c92:	49 e9       	lddpc	r9,80003d08 <twim_write+0xa8>
80003c94:	30 08       	mov	r8,0
80003c96:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80003c98:	6c 08       	ld.w	r8,r6[0x0]
80003c9a:	b1 65       	lsl	r5,0x10
80003c9c:	e8 15 e0 00 	orl	r5,0xe000
80003ca0:	eb e2 10 12 	or	r2,r5,r2<<0x1
80003ca4:	e5 e1 10 b1 	or	r1,r2,r1<<0xb
80003ca8:	91 31       	st.w	r8[0xc],r1
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
80003caa:	49 9a       	lddpc	r10,80003d0c <twim_write+0xac>
80003cac:	e0 6b 03 02 	mov	r11,770
80003cb0:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80003cb2:	74 0a       	ld.w	r10,r10[0x0]
80003cb4:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80003cb6:	91 04       	st.w	r8[0x0],r4
	// Enable all interrupts
	cpu_irq_enable ();
80003cb8:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80003cba:	72 08       	ld.w	r8,r9[0x0]
80003cbc:	58 08       	cp.w	r8,0
80003cbe:	c0 80       	breq	80003cce <twim_write+0x6e>
80003cc0:	c0 b8       	rjmp	80003cd6 <twim_write+0x76>
		cpu_relax();
80003cc2:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80003cc6:	6c 08       	ld.w	r8,r6[0x0]
80003cc8:	58 08       	cp.w	r8,0
80003cca:	c0 30       	breq	80003cd0 <twim_write+0x70>
80003ccc:	c0 58       	rjmp	80003cd6 <twim_write+0x76>
80003cce:	48 f6       	lddpc	r6,80003d08 <twim_write+0xa8>
80003cd0:	f0 1f 00 10 	mcall	80003d10 <twim_write+0xb0>
80003cd4:	cf 70       	breq	80003cc2 <twim_write+0x62>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80003cd6:	30 28       	mov	r8,2
80003cd8:	8f 08       	st.w	r7[0x0],r8
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80003cda:	48 c8       	lddpc	r8,80003d08 <twim_write+0xa8>
80003cdc:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80003cde:	5b c8       	cp.w	r8,-4
80003ce0:	c0 70       	breq	80003cee <twim_write+0x8e>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80003ce2:	48 a8       	lddpc	r8,80003d08 <twim_write+0xa8>
80003ce4:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80003ce6:	5b e8       	cp.w	r8,-2
80003ce8:	c0 30       	breq	80003cee <twim_write+0x8e>
80003cea:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
80003cee:	e3 cf c0 fe 	ldm	sp++,r1-r7,pc,r12=-1
80003cf2:	00 00       	add	r0,r0
80003cf4:	00 00       	add	r0,r0
80003cf6:	13 00       	ld.w	r0,r9++
80003cf8:	80 00       	ld.sh	r0,r0[0x0]
80003cfa:	3c 4c       	mov	r12,-60
80003cfc:	00 00       	add	r0,r0
80003cfe:	13 10       	ld.sh	r0,r9++
80003d00:	00 00       	add	r0,r0
80003d02:	13 20       	ld.uh	r0,r9++
80003d04:	00 00       	add	r0,r0
80003d06:	13 18       	ld.sh	r8,r9++
80003d08:	00 00       	add	r0,r0
80003d0a:	13 0c       	ld.w	r12,r9++
80003d0c:	00 00       	add	r0,r0
80003d0e:	13 14       	ld.sh	r4,r9++
80003d10:	80 00       	ld.sh	r0,r0[0x0]
80003d12:	3c 3c       	mov	r12,-61

80003d14 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80003d14:	d4 01       	pushm	lr
80003d16:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80003d18:	30 08       	mov	r8,0
80003d1a:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
80003d1c:	30 08       	mov	r8,0
80003d1e:	16 99       	mov	r9,r11
80003d20:	10 9a       	mov	r10,r8
80003d22:	1a 9b       	mov	r11,sp
80003d24:	f0 1f 00 02 	mcall	80003d2c <twim_probe+0x18>
}
80003d28:	2f fd       	sub	sp,-4
80003d2a:	d8 02       	popm	pc
80003d2c:	80 00       	ld.sh	r0,r0[0x0]
80003d2e:	3c 60       	mov	r0,-58

80003d30 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80003d30:	eb cd 40 e0 	pushm	r5-r7,lr
80003d34:	18 97       	mov	r7,r12
80003d36:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80003d38:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80003d3c:	30 0a       	mov	r10,0
80003d3e:	4a 59       	lddpc	r9,80003dd0 <twim_master_init+0xa0>
80003d40:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80003d42:	e6 18 00 01 	andh	r8,0x1,COH
80003d46:	c0 b1       	brne	80003d5c <twim_master_init+0x2c>
		cpu_irq_disable ();
80003d48:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80003d4a:	3f f8       	mov	r8,-1
80003d4c:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80003d4e:	30 18       	mov	r8,1
80003d50:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80003d52:	e0 68 00 80 	mov	r8,128
80003d56:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80003d58:	d5 03       	csrf	0x10
80003d5a:	c0 88       	rjmp	80003d6a <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
80003d5c:	3f f8       	mov	r8,-1
80003d5e:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80003d60:	30 18       	mov	r8,1
80003d62:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80003d64:	e0 68 00 80 	mov	r8,128
80003d68:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
80003d6a:	3f f8       	mov	r8,-1
80003d6c:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003d6e:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80003d72:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80003d74:	30 1a       	mov	r10,1
80003d76:	e0 6b 03 20 	mov	r11,800
80003d7a:	49 7c       	lddpc	r12,80003dd4 <twim_master_init+0xa4>
80003d7c:	f0 1f 00 17 	mcall	80003dd8 <twim_master_init+0xa8>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003d80:	e3 b6 00 00 	mtsr	0x0,r6
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
80003d84:	eb 39 00 0c 	ld.ub	r9,r5[12]
80003d88:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
80003d8a:	f0 09 18 00 	cp.b	r9,r8
80003d8e:	f9 b8 01 10 	movne	r8,16
80003d92:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
80003d96:	f9 b8 01 ff 	movne	r8,-1
80003d9a:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
80003d9e:	6a 0a       	ld.w	r10,r5[0x0]
80003da0:	6a 1b       	ld.w	r11,r5[0x4]
80003da2:	0e 9c       	mov	r12,r7
80003da4:	f0 1f 00 0e 	mcall	80003ddc <twim_master_init+0xac>
80003da8:	5b 8c       	cp.w	r12,-8
80003daa:	c1 00       	breq	80003dca <twim_master_init+0x9a>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
80003dac:	6a 2b       	ld.w	r11,r5[0x8]
80003dae:	0e 9c       	mov	r12,r7
80003db0:	f0 1f 00 0c 	mcall	80003de0 <twim_master_init+0xb0>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80003db4:	48 78       	lddpc	r8,80003dd0 <twim_master_init+0xa0>
80003db6:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80003db8:	5b c8       	cp.w	r8,-4
80003dba:	c0 70       	breq	80003dc8 <twim_master_init+0x98>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80003dbc:	48 58       	lddpc	r8,80003dd0 <twim_master_init+0xa0>
80003dbe:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80003dc0:	5b e8       	cp.w	r8,-2
80003dc2:	c0 30       	breq	80003dc8 <twim_master_init+0x98>
80003dc4:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003dc8:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
80003dca:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003dce:	00 00       	add	r0,r0
80003dd0:	00 00       	add	r0,r0
80003dd2:	13 0c       	ld.w	r12,r9++
80003dd4:	80 00       	ld.sh	r0,r0[0x0]
80003dd6:	3a f0       	mov	r0,-81
80003dd8:	80 00       	ld.sh	r0,r0[0x0]
80003dda:	32 48       	mov	r8,36
80003ddc:	80 00       	ld.sh	r0,r0[0x0]
80003dde:	3b cc       	mov	r12,-68
80003de0:	80 00       	ld.sh	r0,r0[0x0]
80003de2:	3d 14       	mov	r4,-47

80003de4 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80003de4:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80003de6:	f6 08 15 04 	lsl	r8,r11,0x4
80003dea:	14 38       	cp.w	r8,r10
80003dec:	f9 b8 08 10 	movls	r8,16
80003df0:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80003df4:	f0 0b 02 4b 	mul	r11,r8,r11
80003df8:	f6 09 16 01 	lsr	r9,r11,0x1
80003dfc:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003e00:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80003e04:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80003e08:	f2 cb 00 01 	sub	r11,r9,1
80003e0c:	e0 4b ff fe 	cp.w	r11,65534
80003e10:	e0 88 00 03 	brls	80003e16 <usart_set_async_baudrate+0x32>
80003e14:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80003e16:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80003e18:	e8 6e 00 00 	mov	lr,524288
80003e1c:	59 08       	cp.w	r8,16
80003e1e:	fc 08 17 10 	movne	r8,lr
80003e22:	f9 b8 00 00 	moveq	r8,0
80003e26:	e4 1b ff f7 	andh	r11,0xfff7
80003e2a:	e0 1b fe cf 	andl	r11,0xfecf
80003e2e:	16 48       	or	r8,r11
80003e30:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80003e32:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80003e36:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80003e3a:	99 89       	st.w	r12[0x20],r9
80003e3c:	d8 0a       	popm	pc,r12=0

80003e3e <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80003e3e:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80003e40:	e2 18 00 02 	andl	r8,0x2,COH
80003e44:	c0 31       	brne	80003e4a <usart_write_char+0xc>
80003e46:	30 2c       	mov	r12,2
80003e48:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80003e4a:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80003e4e:	99 7b       	st.w	r12[0x1c],r11
80003e50:	5e fd       	retal	0
80003e52:	d7 03       	nop

80003e54 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80003e54:	eb cd 40 e0 	pushm	r5-r7,lr
80003e58:	18 96       	mov	r6,r12
80003e5a:	16 95       	mov	r5,r11
80003e5c:	e0 67 27 0f 	mov	r7,9999
80003e60:	c0 68       	rjmp	80003e6c <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80003e62:	58 07       	cp.w	r7,0
80003e64:	c0 31       	brne	80003e6a <usart_putchar+0x16>
80003e66:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80003e6a:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80003e6c:	0a 9b       	mov	r11,r5
80003e6e:	0c 9c       	mov	r12,r6
80003e70:	f0 1f 00 03 	mcall	80003e7c <usart_putchar+0x28>
80003e74:	cf 71       	brne	80003e62 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80003e76:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003e7a:	00 00       	add	r0,r0
80003e7c:	80 00       	ld.sh	r0,r0[0x0]
80003e7e:	3e 3e       	mov	lr,-29

80003e80 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80003e80:	78 58       	ld.w	r8,r12[0x14]
80003e82:	e2 18 00 e0 	andl	r8,0xe0,COH
80003e86:	c0 30       	breq	80003e8c <usart_read_char+0xc>
80003e88:	30 4c       	mov	r12,4
80003e8a:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80003e8c:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80003e8e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003e92:	c0 31       	brne	80003e98 <usart_read_char+0x18>
80003e94:	30 3c       	mov	r12,3
80003e96:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80003e98:	78 68       	ld.w	r8,r12[0x18]
80003e9a:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80003e9e:	97 08       	st.w	r11[0x0],r8
80003ea0:	5e fd       	retal	0
80003ea2:	d7 03       	nop

80003ea4 <usart_getchar>:
    return USART_RX_EMPTY;
}


int usart_getchar(volatile avr32_usart_t *usart)
{
80003ea4:	eb cd 40 c0 	pushm	r6-r7,lr
80003ea8:	20 1d       	sub	sp,4
80003eaa:	18 96       	mov	r6,r12
  int c, ret;

  while ((ret = usart_read_char(usart, &c)) == USART_RX_EMPTY);
80003eac:	1a 97       	mov	r7,sp
80003eae:	1a 9b       	mov	r11,sp
80003eb0:	0c 9c       	mov	r12,r6
80003eb2:	f0 1f 00 07 	mcall	80003ecc <usart_getchar+0x28>
80003eb6:	58 3c       	cp.w	r12,3
80003eb8:	cf b0       	breq	80003eae <usart_getchar+0xa>

  if (ret == USART_RX_ERROR)
80003eba:	58 4c       	cp.w	r12,4
80003ebc:	f9 bc 00 ff 	moveq	r12,-1
    return USART_FAILURE;

  return c;
80003ec0:	fb fc 10 00 	ld.wne	r12,sp[0x0]
}
80003ec4:	2f fd       	sub	sp,-4
80003ec6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003eca:	00 00       	add	r0,r0
80003ecc:	80 00       	ld.sh	r0,r0[0x0]
80003ece:	3e 80       	mov	r0,-24

80003ed0 <usart_write_line>:


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80003ed0:	eb cd 40 c0 	pushm	r6-r7,lr
80003ed4:	18 96       	mov	r6,r12
80003ed6:	16 97       	mov	r7,r11
  while (*string != '\0')
80003ed8:	17 8b       	ld.ub	r11,r11[0x0]
80003eda:	58 0b       	cp.w	r11,0
80003edc:	c0 80       	breq	80003eec <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80003ede:	2f f7       	sub	r7,-1
80003ee0:	0c 9c       	mov	r12,r6
80003ee2:	f0 1f 00 04 	mcall	80003ef0 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80003ee6:	0f 8b       	ld.ub	r11,r7[0x0]
80003ee8:	58 0b       	cp.w	r11,0
80003eea:	cf a1       	brne	80003ede <usart_write_line+0xe>
80003eec:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003ef0:	80 00       	ld.sh	r0,r0[0x0]
80003ef2:	3e 54       	mov	r4,-27

80003ef4 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003ef4:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003ef8:	e6 18 00 01 	andh	r8,0x1,COH
80003efc:	c0 71       	brne	80003f0a <usart_reset+0x16>
80003efe:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003f00:	3f f8       	mov	r8,-1
80003f02:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003f04:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003f06:	d5 03       	csrf	0x10
80003f08:	c0 48       	rjmp	80003f10 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80003f0a:	3f f8       	mov	r8,-1
80003f0c:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003f0e:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003f10:	30 08       	mov	r8,0
80003f12:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003f14:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003f16:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003f18:	ea 68 61 0c 	mov	r8,680204
80003f1c:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80003f1e:	5e fc       	retal	r12

80003f20 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80003f20:	eb cd 40 e0 	pushm	r5-r7,lr
80003f24:	18 96       	mov	r6,r12
80003f26:	16 97       	mov	r7,r11
80003f28:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80003f2a:	f0 1f 00 2f 	mcall	80003fe4 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80003f2e:	58 07       	cp.w	r7,0
80003f30:	c5 80       	breq	80003fe0 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80003f32:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003f34:	30 49       	mov	r9,4
80003f36:	f2 08 18 00 	cp.b	r8,r9
80003f3a:	e0 88 00 53 	brls	80003fe0 <usart_init_rs232+0xc0>
80003f3e:	30 99       	mov	r9,9
80003f40:	f2 08 18 00 	cp.b	r8,r9
80003f44:	e0 8b 00 4e 	brhi	80003fe0 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80003f48:	0f d9       	ld.ub	r9,r7[0x5]
80003f4a:	30 78       	mov	r8,7
80003f4c:	f0 09 18 00 	cp.b	r9,r8
80003f50:	e0 8b 00 48 	brhi	80003fe0 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80003f54:	8e 39       	ld.sh	r9,r7[0x6]
80003f56:	e0 68 01 01 	mov	r8,257
80003f5a:	f0 09 19 00 	cp.h	r9,r8
80003f5e:	e0 8b 00 41 	brhi	80003fe0 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80003f62:	ef 39 00 08 	ld.ub	r9,r7[8]
80003f66:	30 38       	mov	r8,3
80003f68:	f0 09 18 00 	cp.b	r9,r8
80003f6c:	e0 8b 00 3a 	brhi	80003fe0 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80003f70:	0a 9a       	mov	r10,r5
80003f72:	6e 0b       	ld.w	r11,r7[0x0]
80003f74:	0c 9c       	mov	r12,r6
80003f76:	f0 1f 00 1d 	mcall	80003fe8 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003f7a:	58 1c       	cp.w	r12,1
80003f7c:	c3 20       	breq	80003fe0 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80003f7e:	0f c8       	ld.ub	r8,r7[0x4]
80003f80:	30 99       	mov	r9,9
80003f82:	f2 08 18 00 	cp.b	r8,r9
80003f86:	c0 51       	brne	80003f90 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80003f88:	6c 18       	ld.w	r8,r6[0x4]
80003f8a:	b1 b8       	sbr	r8,0x11
80003f8c:	8d 18       	st.w	r6[0x4],r8
80003f8e:	c0 68       	rjmp	80003f9a <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80003f90:	6c 19       	ld.w	r9,r6[0x4]
80003f92:	20 58       	sub	r8,5
80003f94:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80003f98:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80003f9a:	6c 19       	ld.w	r9,r6[0x4]
80003f9c:	ef 3a 00 08 	ld.ub	r10,r7[8]
80003fa0:	0f d8       	ld.ub	r8,r7[0x5]
80003fa2:	a9 78       	lsl	r8,0x9
80003fa4:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80003fa8:	12 48       	or	r8,r9
80003faa:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80003fac:	8e 38       	ld.sh	r8,r7[0x6]
80003fae:	30 29       	mov	r9,2
80003fb0:	f2 08 19 00 	cp.h	r8,r9
80003fb4:	e0 88 00 09 	brls	80003fc6 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80003fb8:	6c 18       	ld.w	r8,r6[0x4]
80003fba:	ad b8       	sbr	r8,0xd
80003fbc:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80003fbe:	8e b8       	ld.uh	r8,r7[0x6]
80003fc0:	20 28       	sub	r8,2
80003fc2:	8d a8       	st.w	r6[0x28],r8
80003fc4:	c0 68       	rjmp	80003fd0 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80003fc6:	6c 19       	ld.w	r9,r6[0x4]
80003fc8:	5c 78       	castu.h	r8
80003fca:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80003fce:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80003fd0:	6c 18       	ld.w	r8,r6[0x4]
80003fd2:	e0 18 ff f0 	andl	r8,0xfff0
80003fd6:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80003fd8:	35 08       	mov	r8,80
80003fda:	8d 08       	st.w	r6[0x0],r8
80003fdc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80003fe0:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003fe4:	80 00       	ld.sh	r0,r0[0x0]
80003fe6:	3e f4       	mov	r4,-17
80003fe8:	80 00       	ld.sh	r0,r0[0x0]
80003fea:	3d e4       	mov	r4,-34

80003fec <fat_check_open>:
//! @return    true  a file is opened
//! @return    false otherwise
//!
bool  fat_check_open( void )
{
   if( Fat_file_isnot_open() )
80003fec:	48 68       	lddpc	r8,80004004 <fat_check_open+0x18>
80003fee:	11 89       	ld.ub	r9,r8[0x0]
80003ff0:	30 08       	mov	r8,0
80003ff2:	f0 09 18 00 	cp.b	r9,r8
80003ff6:	c0 20       	breq	80003ffa <fat_check_open+0xe>
80003ff8:	5e ff       	retal	1
   {
      fs_g_status = FS_ERR_FILE_NO_OPEN;
80003ffa:	31 79       	mov	r9,23
80003ffc:	48 38       	lddpc	r8,80004008 <fat_check_open+0x1c>
80003ffe:	b0 89       	st.b	r8[0x0],r9
80004000:	5e fd       	retal	0
80004002:	00 00       	add	r0,r0
80004004:	00 00       	add	r0,r0
80004006:	17 70       	ld.ub	r0,--r11
80004008:	00 00       	add	r0,r0
8000400a:	1a 00       	add	r0,sp

8000400c <fat_check_select>:
//! @return    true  a file is selected
//! @return    false otherwise
//!
bool  fat_check_select( void )
{
   if (FS_NO_SEL == fs_g_nav_fast.u16_entry_pos_sel_file)
8000400c:	48 68       	lddpc	r8,80004024 <fat_check_select+0x18>
8000400e:	90 19       	ld.sh	r9,r8[0x2]
80004010:	3f f8       	mov	r8,-1
80004012:	f0 09 19 00 	cp.h	r9,r8
80004016:	c0 20       	breq	8000401a <fat_check_select+0xe>
80004018:	5e ff       	retal	1
   {
      fs_g_status = FS_ERR_NO_FILE_SEL;
8000401a:	30 f9       	mov	r9,15
8000401c:	48 38       	lddpc	r8,80004028 <fat_check_select+0x1c>
8000401e:	b0 89       	st.b	r8[0x0],r9
80004020:	5e fd       	retal	0
80004022:	00 00       	add	r0,r0
80004024:	00 00       	add	r0,r0
80004026:	19 fc       	ld.ub	r12,r12[0x7]
80004028:	00 00       	add	r0,r0
8000402a:	1a 00       	add	r0,sp

8000402c <fat_check_is_file>:
//! @return    true  It is a file and not a directory
//! @return    false otherwise
//!
bool  fat_check_is_file( void )
{
   if( Fat_is_not_a_file )
8000402c:	48 58       	lddpc	r8,80004040 <fat_check_is_file+0x14>
8000402e:	11 a8       	ld.ub	r8,r8[0x2]
80004030:	e2 18 00 18 	andl	r8,0x18,COH
80004034:	c0 21       	brne	80004038 <fat_check_is_file+0xc>
80004036:	5e ff       	retal	1
   {
      fs_g_status = FS_ERR_NO_FILE;   // It isn't a file, it is a directory or a volume id
80004038:	31 39       	mov	r9,19
8000403a:	48 38       	lddpc	r8,80004044 <fat_check_is_file+0x18>
8000403c:	b0 89       	st.b	r8[0x0],r9
8000403e:	5e fd       	retal	0
80004040:	00 00       	add	r0,r0
80004042:	17 70       	ld.ub	r0,--r11
80004044:	00 00       	add	r0,r0
80004046:	1a 00       	add	r0,sp

80004048 <fat_checkcluster>:
//!   fs_g_cluster.u32_val       value to check
//! @endverbatim
//!
uint8_t    fat_checkcluster( void )
{
  if ( !fs_g_cluster.u32_val )
80004048:	49 68       	lddpc	r8,800040a0 <fat_checkcluster+0x58>
8000404a:	70 18       	ld.w	r8,r8[0x4]
8000404c:	58 08       	cp.w	r8,0
8000404e:	c0 21       	brne	80004052 <fat_checkcluster+0xa>
80004050:	5e ff       	retal	1
    return FS_CLUS_BAD;

  // Cluster bad if (FAT12 == 0x0FF7) (FAT16 == 0xFFF7) (FAT32 == 0x0FFFFFF7)
  // Last cluster if (FAT12 > 0x0FF7) (FAT16 > 0xFFF7) (FAT32 > 0x0FFFFFF7)
  if ( Is_fat32 )
80004052:	49 59       	lddpc	r9,800040a4 <fat_checkcluster+0x5c>
80004054:	13 89       	ld.ub	r9,r9[0x0]
80004056:	30 3a       	mov	r10,3
80004058:	f4 09 18 00 	cp.b	r9,r10
8000405c:	c0 a1       	brne	80004070 <fat_checkcluster+0x28>
  {
    if (fs_g_cluster.u32_val >= 0x0FFFFFF8)
8000405e:	e0 69 ff f7 	mov	r9,65527
80004062:	ea 19 0f ff 	orh	r9,0xfff
80004066:	12 38       	cp.w	r8,r9
80004068:	e0 8b 00 19 	brhi	8000409a <fat_checkcluster+0x52>
8000406c:	5f 0c       	sreq	r12
8000406e:	5e fc       	retal	r12
      return FS_CLUS_END;
    else if (fs_g_cluster.u32_val == 0x0FFFFFF7)
      return FS_CLUS_BAD;
  }
  else if ( Is_fat16 )
80004070:	30 2a       	mov	r10,2
80004072:	f4 09 18 00 	cp.b	r9,r10
80004076:	c0 71       	brne	80004084 <fat_checkcluster+0x3c>
  {
    if (fs_g_cluster.u32_val >= 0xFFF8)
80004078:	e0 48 ff f7 	cp.w	r8,65527
8000407c:	e0 8b 00 0f 	brhi	8000409a <fat_checkcluster+0x52>
80004080:	5f 0c       	sreq	r12
80004082:	5e fc       	retal	r12
      return FS_CLUS_END;
    else if (fs_g_cluster.u32_val == 0xFFF7)
      return FS_CLUS_BAD;
  }
  else if ( Is_fat12 )
80004084:	30 1a       	mov	r10,1
80004086:	f4 09 18 00 	cp.b	r9,r10
8000408a:	c0 20       	breq	8000408e <fat_checkcluster+0x46>
8000408c:	5e fd       	retal	0
  {
    if (fs_g_cluster.u32_val >= 0xFF8)
8000408e:	e0 48 0f f7 	cp.w	r8,4087
80004092:	e0 8b 00 04 	brhi	8000409a <fat_checkcluster+0x52>
80004096:	5f 0c       	sreq	r12
80004098:	5e fc       	retal	r12
8000409a:	30 2c       	mov	r12,2
    else if (fs_g_cluster.u32_val == 0xFF7)
      return FS_CLUS_BAD;
  }

  return FS_CLUS_OK;
}
8000409c:	5e fc       	retal	r12
8000409e:	00 00       	add	r0,r0
800040a0:	00 00       	add	r0,r0
800040a2:	1a 50       	eor	r0,sp
800040a4:	00 00       	add	r0,r0
800040a6:	19 fc       	ld.ub	r12,r12[0x7]

800040a8 <fat_cache_clusterlist_reset>:
//! This function resets the cluster list caches
//!
void  fat_cache_clusterlist_reset( void )
{
   uint8_t u8_i;
   fs_g_u8_current_cache=0;
800040a8:	30 0a       	mov	r10,0
800040aa:	48 88       	lddpc	r8,800040c8 <fat_cache_clusterlist_reset+0x20>
800040ac:	b0 8a       	st.b	r8[0x0],r10
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      // The cache list is split in two cache (file cluster list and directory cluster list)
      fs_g_cache_clusterlist[u8_i].b_cache_file = (u8_i<FS_NB_CACHE_CLUSLIST)?true:false;
800040ae:	48 88       	lddpc	r8,800040cc <fat_cache_clusterlist_reset+0x24>
800040b0:	30 19       	mov	r9,1
800040b2:	b0 89       	st.b	r8[0x0],r9
      fs_g_cache_clusterlist[u8_i].u8_lun = 0xFF;
800040b4:	3f f9       	mov	r9,-1
800040b6:	b0 a9       	st.b	r8[0x2],r9
      fs_g_cache_clusterlist[u8_i].u8_level_use = 0xFF;
800040b8:	b0 99       	st.b	r8[0x1],r9
   uint8_t u8_i;
   fs_g_u8_current_cache=0;
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      // The cache list is split in two cache (file cluster list and directory cluster list)
      fs_g_cache_clusterlist[u8_i].b_cache_file = (u8_i<FS_NB_CACHE_CLUSLIST)?true:false;
800040ba:	f1 6a 00 14 	st.b	r8[20],r10
      fs_g_cache_clusterlist[u8_i].u8_lun = 0xFF;
800040be:	f1 69 00 16 	st.b	r8[22],r9
      fs_g_cache_clusterlist[u8_i].u8_level_use = 0xFF;
800040c2:	f1 69 00 15 	st.b	r8[21],r9
   }
}
800040c6:	5e fc       	retal	r12
800040c8:	00 00       	add	r0,r0
800040ca:	1a 02       	add	r2,sp
800040cc:	00 00       	add	r0,r0
800040ce:	17 84       	ld.ub	r4,r11[0x0]

800040d0 <fat_cache_clusterlist_update_start>:
//! This function initializes a cache in cluster list caches
//!
//! @param     b_for_file  If true then it is a file cluster list else a directory cluster list  <br>
//!
void  fat_cache_clusterlist_update_start( bool b_for_file )
{
800040d0:	48 c9       	lddpc	r9,80004100 <fat_cache_clusterlist_update_start+0x30>
800040d2:	13 88       	ld.ub	r8,r9[0x0]
800040d4:	f8 08 18 00 	cp.b	r8,r12
800040d8:	5f 18       	srne	r8
         if( (FS_NB_CACHE_CLUSLIST-2) < fs_g_cache_clusterlist[u8_i].u8_level_use )
#endif
            break;
      }
   }
   fs_g_u8_current_cache = u8_i;
800040da:	48 ba       	lddpc	r10,80004104 <fat_cache_clusterlist_update_start+0x34>
800040dc:	b4 88       	st.b	r10[0x0],r8
   fs_g_cache_clusterlist[fs_g_u8_current_cache].b_cache_file = b_for_file;
800040de:	f0 0a 15 02 	lsl	r10,r8,0x2
800040e2:	10 0a       	add	r10,r8
800040e4:	f2 0a 00 28 	add	r8,r9,r10<<0x2
800040e8:	b0 8c       	st.b	r8[0x0],r12
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u8_lun       = 0xFF;                     // invalid cache
800040ea:	3f fb       	mov	r11,-1
800040ec:	b0 ab       	st.b	r8[0x2],r11
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_cluster  = fs_g_cluster.u32_pos;
800040ee:	2f fa       	sub	r10,-1
800040f0:	48 6b       	lddpc	r11,80004108 <fat_cache_clusterlist_update_start+0x38>
800040f2:	76 0b       	ld.w	r11,r11[0x0]
800040f4:	f2 0a 09 2b 	st.w	r9[r10<<0x2],r11
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start    = fs_g_seg.u32_size_or_pos;
800040f8:	48 59       	lddpc	r9,8000410c <fat_cache_clusterlist_update_start+0x3c>
800040fa:	72 19       	ld.w	r9,r9[0x4]
800040fc:	91 29       	st.w	r8[0x8],r9
}
800040fe:	5e fc       	retal	r12
80004100:	00 00       	add	r0,r0
80004102:	17 84       	ld.ub	r4,r11[0x0]
80004104:	00 00       	add	r0,r0
80004106:	1a 02       	add	r2,sp
80004108:	00 00       	add	r0,r0
8000410a:	1a 50       	eor	r0,sp
8000410c:	00 00       	add	r0,r0
8000410e:	1a 58       	eor	r8,sp

80004110 <fat_cache_clusterlist_update_select>:
{
   uint8_t u8_i;
   uint8_t u8_level_to_update;
   bool b_file_cache;

   b_file_cache         = fs_g_cache_clusterlist[ fs_g_u8_current_cache ].b_cache_file;
80004110:	49 88       	lddpc	r8,80004170 <fat_cache_clusterlist_update_select+0x60>
80004112:	11 88       	ld.ub	r8,r8[0x0]
80004114:	49 8a       	lddpc	r10,80004174 <fat_cache_clusterlist_update_select+0x64>
80004116:	f0 08 00 2b 	add	r11,r8,r8<<0x2
8000411a:	f4 0b 00 2b 	add	r11,r10,r11<<0x2
8000411e:	17 89       	ld.ub	r9,r11[0x0]
   u8_level_to_update   = fs_g_cache_clusterlist[ fs_g_u8_current_cache ].u8_level_use;
80004120:	17 9b       	ld.ub	r11,r11[0x1]
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      if( fs_g_cache_clusterlist[u8_i].b_cache_file == b_file_cache )
80004122:	15 8a       	ld.ub	r10,r10[0x0]
80004124:	f2 0a 18 00 	cp.b	r10,r9
80004128:	c0 a1       	brne	8000413c <fat_cache_clusterlist_update_select+0x2c>
         if( u8_level_to_update > fs_g_cache_clusterlist[u8_i].u8_level_use )
8000412a:	49 3a       	lddpc	r10,80004174 <fat_cache_clusterlist_update_select+0x64>
8000412c:	15 9a       	ld.ub	r10,r10[0x1]
8000412e:	f4 0b 18 00 	cp.b	r11,r10
80004132:	e0 88 00 05 	brls	8000413c <fat_cache_clusterlist_update_select+0x2c>
           fs_g_cache_clusterlist[u8_i].u8_level_use++;
80004136:	2f fa       	sub	r10,-1
80004138:	48 fc       	lddpc	r12,80004174 <fat_cache_clusterlist_update_select+0x64>
8000413a:	b8 9a       	st.b	r12[0x1],r10

   b_file_cache         = fs_g_cache_clusterlist[ fs_g_u8_current_cache ].b_cache_file;
   u8_level_to_update   = fs_g_cache_clusterlist[ fs_g_u8_current_cache ].u8_level_use;
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      if( fs_g_cache_clusterlist[u8_i].b_cache_file == b_file_cache )
8000413c:	48 ea       	lddpc	r10,80004174 <fat_cache_clusterlist_update_select+0x64>
8000413e:	f5 3a 00 14 	ld.ub	r10,r10[20]
80004142:	f2 0a 18 00 	cp.b	r10,r9
80004146:	c0 c1       	brne	8000415e <fat_cache_clusterlist_update_select+0x4e>
         if( u8_level_to_update > fs_g_cache_clusterlist[u8_i].u8_level_use )
80004148:	48 b9       	lddpc	r9,80004174 <fat_cache_clusterlist_update_select+0x64>
8000414a:	f3 39 00 15 	ld.ub	r9,r9[21]
8000414e:	f2 0b 18 00 	cp.b	r11,r9
80004152:	e0 88 00 06 	brls	8000415e <fat_cache_clusterlist_update_select+0x4e>
           fs_g_cache_clusterlist[u8_i].u8_level_use++;
80004156:	2f f9       	sub	r9,-1
80004158:	48 7a       	lddpc	r10,80004174 <fat_cache_clusterlist_update_select+0x64>
8000415a:	f5 69 00 15 	st.b	r10[21],r9
   }
   fs_g_cache_clusterlist[  fs_g_u8_current_cache  ].u8_level_use = 0;
8000415e:	f0 08 00 28 	add	r8,r8,r8<<0x2
80004162:	48 59       	lddpc	r9,80004174 <fat_cache_clusterlist_update_select+0x64>
80004164:	f2 08 00 28 	add	r8,r9,r8<<0x2
80004168:	30 09       	mov	r9,0
8000416a:	b0 99       	st.b	r8[0x1],r9
}
8000416c:	5e fc       	retal	r12
8000416e:	00 00       	add	r0,r0
80004170:	00 00       	add	r0,r0
80004172:	1a 02       	add	r2,sp
80004174:	00 00       	add	r0,r0
80004176:	17 84       	ld.ub	r4,r11[0x0]

80004178 <fat_cache_clusterlist_update_finish>:


//! This function updates a cache of cluster list caches
//!
void  fat_cache_clusterlist_update_finish( void )
{
80004178:	eb cd 40 c0 	pushm	r6-r7,lr
   uint8_t u8_cluster_offset = fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start % fs_g_nav.u8_BPB_SecPerClus;
8000417c:	49 08       	lddpc	r8,800041bc <fat_cache_clusterlist_update_finish+0x44>
8000417e:	11 88       	ld.ub	r8,r8[0x0]
80004180:	f0 08 00 28 	add	r8,r8,r8<<0x2
80004184:	48 f9       	lddpc	r9,800041c0 <fat_cache_clusterlist_update_finish+0x48>
80004186:	f2 08 00 28 	add	r8,r9,r8<<0x2
8000418a:	f0 ca ff f8 	sub	r10,r8,-8
8000418e:	48 eb       	lddpc	r11,800041c4 <fat_cache_clusterlist_update_finish+0x4c>
80004190:	17 97       	ld.ub	r7,r11[0x1]
80004192:	74 09       	ld.w	r9,r10[0x0]
80004194:	f2 07 0d 06 	divu	r6,r9,r7
80004198:	0e 99       	mov	r9,r7
8000419a:	5c 59       	castu.b	r9
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u8_lun       = fs_g_nav.u8_lun;          // valid cache
8000419c:	17 8b       	ld.ub	r11,r11[0x0]
8000419e:	b0 ab       	st.b	r8[0x2],r11
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start   -= u8_cluster_offset;
800041a0:	74 0b       	ld.w	r11,r10[0x0]
800041a2:	12 1b       	sub	r11,r9
800041a4:	95 0b       	st.w	r10[0x0],r11
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_addr     = fs_g_seg.u32_addr - u8_cluster_offset;
800041a6:	48 9a       	lddpc	r10,800041c8 <fat_cache_clusterlist_update_finish+0x50>
800041a8:	74 0b       	ld.w	r11,r10[0x0]
800041aa:	12 1b       	sub	r11,r9
800041ac:	91 3b       	st.w	r8[0xc],r11
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_size     = fs_g_seg.u32_size_or_pos + u8_cluster_offset;
800041ae:	74 1a       	ld.w	r10,r10[0x4]
800041b0:	14 09       	add	r9,r10
800041b2:	91 49       	st.w	r8[0x10],r9

   // Update the "level used" of cache
   fat_cache_clusterlist_update_select();
800041b4:	f0 1f 00 06 	mcall	800041cc <fat_cache_clusterlist_update_finish+0x54>
}
800041b8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800041bc:	00 00       	add	r0,r0
800041be:	1a 02       	add	r2,sp
800041c0:	00 00       	add	r0,r0
800041c2:	17 84       	ld.ub	r4,r11[0x0]
800041c4:	00 00       	add	r0,r0
800041c6:	19 b0       	ld.ub	r0,r12[0x3]
800041c8:	00 00       	add	r0,r0
800041ca:	1a 58       	eor	r8,sp
800041cc:	80 00       	ld.sh	r0,r0[0x0]
800041ce:	41 10       	lddsp	r0,sp[0x44]

800041d0 <fat_cache_clusterlist_update_read>:
//!
//! @return    true  cluster list found and global variable fs_g_seg updated
//! @return    false no found in cluster list caches
//!
bool  fat_cache_clusterlist_update_read( bool b_for_file )
{
800041d0:	eb cd 40 c0 	pushm	r6-r7,lr
   uint32_t u32_tmp;
   uint8_t u8_i;
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      if( (fs_g_cache_clusterlist[u8_i].b_cache_file == b_for_file)
      &&  (fs_g_cache_clusterlist[u8_i].u8_lun == fs_g_nav.u8_lun ) )
800041d4:	4c 18       	lddpc	r8,800042d8 <fat_cache_clusterlist_update_read+0x108>
800041d6:	11 89       	ld.ub	r9,r8[0x0]
      {
         if( fs_g_cache_clusterlist[u8_i].u32_cluster == fs_g_cluster.u32_pos )
800041d8:	4c 18       	lddpc	r8,800042dc <fat_cache_clusterlist_update_read+0x10c>
800041da:	70 0a       	ld.w	r10,r8[0x0]
         {
            if( fs_g_cache_clusterlist[u8_i].u32_start <= fs_g_seg.u32_size_or_pos )
800041dc:	4c 18       	lddpc	r8,800042e0 <fat_cache_clusterlist_update_read+0x110>
800041de:	70 1b       	ld.w	r11,r8[0x4]
{
   uint32_t u32_tmp;
   uint8_t u8_i;
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      if( (fs_g_cache_clusterlist[u8_i].b_cache_file == b_for_file)
800041e0:	4c 18       	lddpc	r8,800042e4 <fat_cache_clusterlist_update_read+0x114>
800041e2:	11 88       	ld.ub	r8,r8[0x0]
800041e4:	f8 08 18 00 	cp.b	r8,r12
800041e8:	c1 11       	brne	8000420a <fat_cache_clusterlist_update_read+0x3a>
800041ea:	4b f8       	lddpc	r8,800042e4 <fat_cache_clusterlist_update_read+0x114>
800041ec:	11 a8       	ld.ub	r8,r8[0x2]
800041ee:	f2 08 18 00 	cp.b	r8,r9
800041f2:	c0 c1       	brne	8000420a <fat_cache_clusterlist_update_read+0x3a>
      &&  (fs_g_cache_clusterlist[u8_i].u8_lun == fs_g_nav.u8_lun ) )
      {
         if( fs_g_cache_clusterlist[u8_i].u32_cluster == fs_g_cluster.u32_pos )
800041f4:	4b c8       	lddpc	r8,800042e4 <fat_cache_clusterlist_update_read+0x114>
800041f6:	70 18       	ld.w	r8,r8[0x4]
800041f8:	14 38       	cp.w	r8,r10
800041fa:	c0 81       	brne	8000420a <fat_cache_clusterlist_update_read+0x3a>
         {
            if( fs_g_cache_clusterlist[u8_i].u32_start <= fs_g_seg.u32_size_or_pos )
800041fc:	4b a8       	lddpc	r8,800042e4 <fat_cache_clusterlist_update_read+0x114>
800041fe:	70 28       	ld.w	r8,r8[0x8]
80004200:	10 3b       	cp.w	r11,r8
80004202:	c0 43       	brcs	8000420a <fat_cache_clusterlist_update_read+0x3a>
80004204:	30 0a       	mov	r10,0
80004206:	14 99       	mov	r9,r10
80004208:	c1 88       	rjmp	80004238 <fat_cache_clusterlist_update_read+0x68>
{
   uint32_t u32_tmp;
   uint8_t u8_i;
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      if( (fs_g_cache_clusterlist[u8_i].b_cache_file == b_for_file)
8000420a:	4b 78       	lddpc	r8,800042e4 <fat_cache_clusterlist_update_read+0x114>
8000420c:	f1 38 00 14 	ld.ub	r8,r8[20]
80004210:	f8 08 18 00 	cp.b	r8,r12
80004214:	c5 e1       	brne	800042d0 <fat_cache_clusterlist_update_read+0x100>
80004216:	4b 48       	lddpc	r8,800042e4 <fat_cache_clusterlist_update_read+0x114>
80004218:	f1 38 00 16 	ld.ub	r8,r8[22]
8000421c:	f2 08 18 00 	cp.b	r8,r9
80004220:	c5 81       	brne	800042d0 <fat_cache_clusterlist_update_read+0x100>
      &&  (fs_g_cache_clusterlist[u8_i].u8_lun == fs_g_nav.u8_lun ) )
      {
         if( fs_g_cache_clusterlist[u8_i].u32_cluster == fs_g_cluster.u32_pos )
80004222:	4b 18       	lddpc	r8,800042e4 <fat_cache_clusterlist_update_read+0x114>
80004224:	70 68       	ld.w	r8,r8[0x18]
80004226:	14 38       	cp.w	r8,r10
80004228:	c5 41       	brne	800042d0 <fat_cache_clusterlist_update_read+0x100>
         {
            if( fs_g_cache_clusterlist[u8_i].u32_start <= fs_g_seg.u32_size_or_pos )
8000422a:	4a f8       	lddpc	r8,800042e4 <fat_cache_clusterlist_update_read+0x114>
8000422c:	70 78       	ld.w	r8,r8[0x1c]
8000422e:	16 38       	cp.w	r8,r11
80004230:	e0 8b 00 50 	brhi	800042d0 <fat_cache_clusterlist_update_read+0x100>
80004234:	30 1a       	mov	r10,1
80004236:	14 99       	mov	r9,r10
            {
               // The segment research is in or after the cache
               if( fs_g_cache_clusterlist[u8_i].u32_size  > (fs_g_seg.u32_size_or_pos-fs_g_cache_clusterlist[u8_i].u32_start) )
80004238:	f2 0e 15 02 	lsl	lr,r9,0x2
8000423c:	12 0e       	add	lr,r9
8000423e:	4a ac       	lddpc	r12,800042e4 <fat_cache_clusterlist_update_read+0x114>
80004240:	f8 0e 00 2c 	add	r12,r12,lr<<0x2
80004244:	78 4c       	ld.w	r12,r12[0x10]
80004246:	f6 08 01 08 	sub	r8,r11,r8
8000424a:	10 3c       	cp.w	r12,r8
8000424c:	e0 88 00 16 	brls	80004278 <fat_cache_clusterlist_update_read+0xa8>
               {
                  //** The segment research is in cache, then compute the segment infos
                  fs_g_seg.u32_size_or_pos -= fs_g_cache_clusterlist[u8_i].u32_start;
                  fs_g_seg.u32_addr = fs_g_cache_clusterlist[u8_i].u32_addr + fs_g_seg.u32_size_or_pos;
80004250:	4a 4b       	lddpc	r11,800042e0 <fat_cache_clusterlist_update_read+0x110>
80004252:	f2 0e 15 02 	lsl	lr,r9,0x2
80004256:	fc 09 00 09 	add	r9,lr,r9
8000425a:	4a 3e       	lddpc	lr,800042e4 <fat_cache_clusterlist_update_read+0x114>
8000425c:	fc 09 00 29 	add	r9,lr,r9<<0x2
80004260:	72 39       	ld.w	r9,r9[0xc]
80004262:	f0 09 00 09 	add	r9,r8,r9
80004266:	97 09       	st.w	r11[0x0],r9
                  fs_g_seg.u32_size_or_pos = fs_g_cache_clusterlist[u8_i].u32_size - fs_g_seg.u32_size_or_pos;
80004268:	10 1c       	sub	r12,r8
8000426a:	97 1c       	st.w	r11[0x4],r12
                  fs_g_u8_current_cache = u8_i;
8000426c:	49 f8       	lddpc	r8,800042e8 <fat_cache_clusterlist_update_read+0x118>
8000426e:	b0 8a       	st.b	r8[0x0],r10
                  fat_cache_clusterlist_update_select();
80004270:	f0 1f 00 1f 	mcall	800042ec <fat_cache_clusterlist_update_read+0x11c>
80004274:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
                  return true;   // the segment is in cluster list cache
               }else{
                  //** It is after the cache then get cache information and continue to read the cluster list in FAT
                  // Store the result in this cache
                  fs_g_u8_current_cache = u8_i;
80004278:	49 c8       	lddpc	r8,800042e8 <fat_cache_clusterlist_update_read+0x118>
8000427a:	b0 8a       	st.b	r8[0x0],r10
                  fs_g_cache_clusterlist[fs_g_u8_current_cache].u8_lun       = 0xFF;   // invalid cache
8000427c:	f2 08 15 02 	lsl	r8,r9,0x2
80004280:	f0 09 00 09 	add	r9,r8,r9
80004284:	49 88       	lddpc	r8,800042e4 <fat_cache_clusterlist_update_read+0x114>
80004286:	f0 09 00 28 	add	r8,r8,r9<<0x2
8000428a:	3f f9       	mov	r9,-1
8000428c:	b0 a9       	st.b	r8[0x2],r9
                  // fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_cluster  = fs_g_cluster.u32_pos;  // It is the same cluster start

                  // Get cache information to take time during the next FAT access
                  // Compute the cluster number corresponding at the last cluster of the cluster list cache
                  fs_g_cluster.u32_pos     = ((fs_g_cache_clusterlist[u8_i].u32_addr -fs_g_nav.u32_ptr_fat - fs_g_nav.u32_offset_data + fs_g_cache_clusterlist[u8_i].u32_size -1)
8000428e:	70 4c       	ld.w	r12,r8[0x10]
80004290:	49 2a       	lddpc	r10,800042d8 <fat_cache_clusterlist_update_read+0x108>
80004292:	15 99       	ld.ub	r9,r10[0x1]
80004294:	70 3e       	ld.w	lr,r8[0xc]
80004296:	f8 0e 00 0e 	add	lr,r12,lr
8000429a:	20 1e       	sub	lr,1
8000429c:	74 57       	ld.w	r7,r10[0x14]
8000429e:	fc 07 01 07 	sub	r7,lr,r7
800042a2:	74 4a       	ld.w	r10,r10[0x10]
800042a4:	14 17       	sub	r7,r10
800042a6:	ee 09 0d 06 	divu	r6,r7,r9
800042aa:	0c 97       	mov	r7,r6
800042ac:	2f e7       	sub	r7,-2
800042ae:	48 ca       	lddpc	r10,800042dc <fat_cache_clusterlist_update_read+0x10c>
800042b0:	95 07       	st.w	r10[0x0],r7
                                             / fs_g_nav.u8_BPB_SecPerClus) +2;
                  u32_tmp  = fs_g_seg.u32_size_or_pos;                                 // save position ask
                  // Compute the position of the end of cluster list cache, and decrement the position asked
                  fs_g_seg.u32_size_or_pos-= ((fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start + fs_g_cache_clusterlist[u8_i].u32_size -1)
800042b2:	2f 88       	sub	r8,-8
800042b4:	70 0a       	ld.w	r10,r8[0x0]
800042b6:	14 0c       	add	r12,r10
800042b8:	f8 c7 00 01 	sub	r7,r12,1
800042bc:	ee 09 0d 06 	divu	r6,r7,r9
800042c0:	ad 39       	mul	r9,r6
800042c2:	48 8a       	lddpc	r10,800042e0 <fat_cache_clusterlist_update_read+0x110>
800042c4:	f6 09 01 09 	sub	r9,r11,r9
800042c8:	95 19       	st.w	r10[0x4],r9
                                             / fs_g_nav.u8_BPB_SecPerClus)
                                             * fs_g_nav.u8_BPB_SecPerClus;
                  fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start = u32_tmp;   // Update cache with the position asked
800042ca:	91 0b       	st.w	r8[0x0],r11
800042cc:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
            }
         }
      }
   }
   // No found in cache then read FAT and store the result in cache
   fat_cache_clusterlist_update_start(b_for_file);
800042d0:	f0 1f 00 08 	mcall	800042f0 <fat_cache_clusterlist_update_read+0x120>
800042d4:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
800042d8:	00 00       	add	r0,r0
800042da:	19 b0       	ld.ub	r0,r12[0x3]
800042dc:	00 00       	add	r0,r0
800042de:	1a 50       	eor	r0,sp
800042e0:	00 00       	add	r0,r0
800042e2:	1a 58       	eor	r8,sp
800042e4:	00 00       	add	r0,r0
800042e6:	17 84       	ld.ub	r4,r11[0x0]
800042e8:	00 00       	add	r0,r0
800042ea:	1a 02       	add	r2,sp
800042ec:	80 00       	ld.sh	r0,r0[0x0]
800042ee:	41 10       	lddsp	r0,sp[0x44]
800042f0:	80 00       	ld.sh	r0,r0[0x0]
800042f2:	40 d0       	lddsp	r0,sp[0x34]

800042f4 <fat_entry_is_dir>:
//! @return    true,    this entry is a directory
//! @return    false,   otherwise
//!
bool  fat_entry_is_dir(void)
{
   fs_g_status = FS_ERR_NO_DIR;
800042f4:	30 d9       	mov	r9,13
800042f6:	48 48       	lddpc	r8,80004304 <fat_entry_is_dir+0x10>
800042f8:	b0 89       	st.b	r8[0x0],r9
800042fa:	48 48       	lddpc	r8,80004308 <fat_entry_is_dir+0x14>
800042fc:	11 ac       	ld.ub	r12,r8[0x2]
   return (FS_ATTR_DIRECTORY & fs_g_nav_entry.u8_attr);
}
800042fe:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
80004302:	5e fc       	retal	r12
80004304:	00 00       	add	r0,r0
80004306:	1a 00       	add	r0,sp
80004308:	00 00       	add	r0,r0
8000430a:	17 70       	ld.ub	r0,--r11

8000430c <fat_clear_entry_info_and_ptr>:

//! This function resets the selection pointers
//!
void  fat_clear_entry_info_and_ptr( void )
{
   fs_g_nav_fast.u16_entry_pos_sel_file= FS_NO_SEL;
8000430c:	3f f9       	mov	r9,-1
8000430e:	48 c8       	lddpc	r8,8000433c <fat_clear_entry_info_and_ptr+0x30>
80004310:	b0 19       	st.h	r8[0x2],r9
   fs_g_nav.u16_pos_sel_file           = FS_NO_SEL;
80004312:	48 c8       	lddpc	r8,80004340 <fat_clear_entry_info_and_ptr+0x34>
80004314:	f1 59 00 24 	st.h	r8[36],r9
   if( !fs_g_nav.b_mode_nav_single )
80004318:	f1 39 00 2d 	ld.ub	r9,r8[45]
8000431c:	30 08       	mov	r8,0
8000431e:	f0 09 18 00 	cp.b	r9,r8
80004322:	c0 51       	brne	8000432c <fat_clear_entry_info_and_ptr+0x20>
   {
      fs_g_nav.b_mode_nav                 = FS_DIR;
80004324:	10 99       	mov	r9,r8
80004326:	48 78       	lddpc	r8,80004340 <fat_clear_entry_info_and_ptr+0x34>
80004328:	f1 69 00 2c 	st.b	r8[44],r9
   }
   fs_g_nav_entry.u8_attr     = 0;
8000432c:	48 68       	lddpc	r8,80004344 <fat_clear_entry_info_and_ptr+0x38>
8000432e:	30 09       	mov	r9,0
80004330:	b0 a9       	st.b	r8[0x2],r9
   fs_g_nav_entry.u32_cluster = 0;
80004332:	30 0a       	mov	r10,0
80004334:	91 1a       	st.w	r8[0x4],r10
   fs_g_nav_entry.u32_size    = 0;
80004336:	91 2a       	st.w	r8[0x8],r10
   Fat_file_close();
80004338:	b0 89       	st.b	r8[0x0],r9
}
8000433a:	5e fc       	retal	r12
8000433c:	00 00       	add	r0,r0
8000433e:	19 fc       	ld.ub	r12,r12[0x7]
80004340:	00 00       	add	r0,r0
80004342:	19 b0       	ld.ub	r0,r12[0x3]
80004344:	00 00       	add	r0,r0
80004346:	17 70       	ld.ub	r0,--r11

80004348 <fat_check_eof_name>:
//! @return    true, it is a character to signal a end of name (0,'\\','/')
//! @return    false, otherwise
//!
bool  fat_check_eof_name( uint16_t character )
{
   return (('\0'==character)||('\\'==character)||('/'==character));
80004348:	30 08       	mov	r8,0
8000434a:	f0 0c 19 00 	cp.h	r12,r8
8000434e:	5f 0a       	sreq	r10
80004350:	35 c9       	mov	r9,92
80004352:	f2 0c 19 00 	cp.h	r12,r9
80004356:	5f 09       	sreq	r9
80004358:	f5 e9 10 09 	or	r9,r10,r9
8000435c:	f0 09 18 00 	cp.b	r9,r8
80004360:	c0 20       	breq	80004364 <fat_check_eof_name+0x1c>
80004362:	5e ff       	retal	1
80004364:	32 f8       	mov	r8,47
80004366:	f0 0c 19 00 	cp.h	r12,r8
8000436a:	5f 0c       	sreq	r12
}
8000436c:	5e fc       	retal	r12
8000436e:	d7 03       	nop

80004370 <fat_get_ptr_entry>:
//! This function returns a cache pointer on the current entry
//!
//! @return a pointer on the internal cache
//!
PTR_CACHE fat_get_ptr_entry( void )
{
80004370:	48 48       	lddpc	r8,80004380 <fat_get_ptr_entry+0x10>
80004372:	90 98       	ld.uh	r8,r8[0x2]
80004374:	a5 78       	lsl	r8,0x5
80004376:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
   return &fs_g_sector[(fs_g_nav_fast.u16_entry_pos_sel_file * FS_SIZE_FILE_ENTRY) & FS_512B_MASK];
}
8000437a:	48 3c       	lddpc	r12,80004384 <fat_get_ptr_entry+0x14>
8000437c:	10 0c       	add	r12,r8
8000437e:	5e fc       	retal	r12
80004380:	00 00       	add	r0,r0
80004382:	19 fc       	ld.ub	r12,r12[0x7]
80004384:	00 00       	add	r0,r0
80004386:	17 b0       	ld.ub	r0,r11[0x3]

80004388 <fat_entry_longname>:
//!   fs_g_sector       The directory sector corresponding at the current position
//!   fs_g_nav_fast.u16_entry_pos_sel_file    Position in directory of the entry file (unit entry)
//! @endverbatim
//!
bool  fat_entry_longname( FS_STRING sz_name , uint8_t u8_size_max , bool b_mode , bool b_match_case )
{
80004388:	d4 31       	pushm	r0-r7,lr
8000438a:	20 3d       	sub	sp,12
8000438c:	18 97       	mov	r7,r12
8000438e:	16 94       	mov	r4,r11
80004390:	14 96       	mov	r6,r10
80004392:	50 09       	stdsp	sp[0x0],r9
   uint8_t u8_pos_name;
   PTR_CACHE ptr_entry;
   uint16_t u16_unicode_entry;
   uint16_t u16_unicode_szname;

   ptr_entry = fat_get_ptr_entry();
80004394:	f0 1f 00 5e 	mcall	8000450c <fat_entry_longname+0x184>

   if( (FS_ENTRY_END == *ptr_entry )            // end of directory
80004398:	19 88       	ld.ub	r8,r12[0x0]
8000439a:	30 09       	mov	r9,0
8000439c:	f2 08 18 00 	cp.b	r8,r9
800043a0:	5f 0b       	sreq	r11
800043a2:	3e 5a       	mov	r10,-27
800043a4:	f4 08 18 00 	cp.b	r8,r10
800043a8:	5f 0a       	sreq	r10
800043aa:	f7 ea 10 0a 	or	r10,r11,r10
800043ae:	f2 0a 18 00 	cp.b	r10,r9
800043b2:	c0 71       	brne	800043c0 <fat_entry_longname+0x38>
   ||  (FS_ENTRY_DEL == *ptr_entry )            // entry deleted
   ||  (FS_ATTR_LFN_ENTRY != ptr_entry[11]) )   // no long name
800043b4:	f9 3a 00 0b 	ld.ub	r10,r12[11]
800043b8:	30 f9       	mov	r9,15
800043ba:	f2 0a 18 00 	cp.b	r10,r9
800043be:	c0 60       	breq	800043ca <fat_entry_longname+0x42>
   {
      fs_g_status = FS_ERR_ENTRY_BAD;
800043c0:	30 b9       	mov	r9,11
800043c2:	4d 48       	lddpc	r8,80004510 <fat_entry_longname+0x188>
800043c4:	b0 89       	st.b	r8[0x0],r9
800043c6:	30 0c       	mov	r12,0
      return false;
800043c8:	c9 c8       	rjmp	80004500 <fat_entry_longname+0x178>
   }

   if( g_b_string_length )
800043ca:	4d 39       	lddpc	r9,80004514 <fat_entry_longname+0x18c>
800043cc:	13 8a       	ld.ub	r10,r9[0x0]
800043ce:	30 09       	mov	r9,0
800043d0:	f2 0a 18 00 	cp.b	r10,r9
800043d4:	c0 90       	breq	800043e6 <fat_entry_longname+0x5e>
   {
      if ( 0 == (FS_ENTRY_LFN_LAST & *ptr_entry))
800043d6:	e2 18 00 40 	andl	r8,0x40,COH
800043da:	c0 61       	brne	800043e6 <fat_entry_longname+0x5e>
      {
         // no necessary -> ((FS_STR_UNICODE)sz_name)[0] = FS_SIZE_LFN_ENTRY;
         fs_g_status = FS_NO_LAST_LFN_ENTRY;
800043dc:	31 09       	mov	r9,16
800043de:	4c d8       	lddpc	r8,80004510 <fat_entry_longname+0x188>
800043e0:	b0 89       	st.b	r8[0x0],r9
800043e2:	30 0c       	mov	r12,0
         return false;                          // Other entry long name
800043e4:	c8 e8       	rjmp	80004500 <fat_entry_longname+0x178>
      }
   }

   ptr_entry++;                                 // The long name start at offset 1 of the entry file
800043e6:	2f fc       	sub	r12,-1
800043e8:	30 08       	mov	r8,0

   u8_pos_name=0;
   while( 1 )
   {
      LSB(u16_unicode_entry) = ptr_entry[0];
800043ea:	fa ca ff f6 	sub	r10,sp,-10
         if( '*' == u16_unicode_szname )
         {  // end of filter name which authorize all next character
            return true;   //*** The name is correct ***
         }

         if( ((0 != u16_unicode_entry ) || (( '\\' != u16_unicode_szname) && ( '/' != u16_unicode_szname)) )
800043ee:	30 0b       	mov	r11,0
   {
      LSB(u16_unicode_entry) = ptr_entry[0];
      MSB(u16_unicode_entry) = ptr_entry[1];
      if( FS_NAME_GET == b_mode )
      {
         if( !g_b_string_length )
800043f0:	4c 95       	lddpc	r5,80004514 <fat_entry_longname+0x18c>
         {
            // Check the end of buffer
            if( u8_pos_name>=(u8_size_max-1) )
800043f2:	20 14       	sub	r4,1
800043f4:	50 14       	stdsp	sp[0x4],r4
           fs_g_status = FS_ERR_NAME_INCORRECT; //  The name don't corresponding at filter name
           return false;
         }
      }

      if( 0 == u16_unicode_entry)
800043f6:	30 01       	mov	r1,0
         {
            ((FS_STR_UNICODE)sz_name)[0] = u8_pos_name+1;
         }
         return true;                           // Last long name entry
      }
      if( 4 == u8_pos_name )
800043f8:	30 44       	mov	r4,4
   ptr_entry++;                                 // The long name start at offset 1 of the entry file

   u8_pos_name=0;
   while( 1 )
   {
      LSB(u16_unicode_entry) = ptr_entry[0];
800043fa:	19 89       	ld.ub	r9,r12[0x0]
800043fc:	b4 99       	st.b	r10[0x1],r9
      MSB(u16_unicode_entry) = ptr_entry[1];
800043fe:	19 99       	ld.ub	r9,r12[0x1]
80004400:	b4 89       	st.b	r10[0x0],r9
      if( FS_NAME_GET == b_mode )
80004402:	58 06       	cp.w	r6,0
80004404:	c0 f0       	breq	80004422 <fat_entry_longname+0x9a>
      {
         if( !g_b_string_length )
80004406:	0b 89       	ld.ub	r9,r5[0x0]
80004408:	f6 09 18 00 	cp.b	r9,r11
8000440c:	c3 91       	brne	8000447e <fat_entry_longname+0xf6>
         {
            // Check the end of buffer
            if( u8_pos_name>=(u8_size_max-1) )
8000440e:	40 1e       	lddsp	lr,sp[0x4]
80004410:	1c 38       	cp.w	r8,lr
80004412:	c0 55       	brlt	8000441c <fat_entry_longname+0x94>
               // Write end of string
               if( Is_unicode )
               {
                  ((FS_STR_UNICODE)sz_name)[0] = 0;
               }else{
                  sz_name[0] = 0;
80004414:	30 08       	mov	r8,0
80004416:	ae 88       	st.b	r7[0x0],r8
80004418:	30 1c       	mov	r12,1
               }
               return true;                     // the buffer is full
8000441a:	c7 38       	rjmp	80004500 <fat_entry_longname+0x178>
            // Read and store the long name
            if( Is_unicode )
            {
               ((FS_STR_UNICODE)sz_name)[0] = u16_unicode_entry;
            }else{
               sz_name[0] = (uint8_t)u16_unicode_entry;
8000441c:	9a 59       	ld.sh	r9,sp[0xa]
8000441e:	ae 89       	st.b	r7[0x0],r9
80004420:	c2 f8       	rjmp	8000447e <fat_entry_longname+0xf6>
      {
         if( Is_unicode )
         {
            u16_unicode_szname = ((FS_STR_UNICODE)sz_name)[0];
         }else{
            u16_unicode_szname = sz_name[0];
80004422:	0f 89       	ld.ub	r9,r7[0x0]
         }
         // Check the name
         if( '*' == u16_unicode_szname )
80004424:	32 a3       	mov	r3,42
80004426:	e6 09 19 00 	cp.h	r9,r3
8000442a:	c6 a0       	breq	800044fe <fat_entry_longname+0x176>
         {  // end of filter name which authorize all next character
            return true;   //*** The name is correct ***
         }

         if( ((0 != u16_unicode_entry ) || (( '\\' != u16_unicode_szname) && ( '/' != u16_unicode_szname)) )
8000442c:	9a 5e       	ld.sh	lr,sp[0xa]
8000442e:	58 0e       	cp.w	lr,0
80004430:	c0 e1       	brne	8000444c <fat_entry_longname+0xc4>
80004432:	35 c0       	mov	r0,92
80004434:	e0 09 19 00 	cp.h	r9,r0
80004438:	5f 12       	srne	r2
8000443a:	32 f3       	mov	r3,47
8000443c:	e6 09 19 00 	cp.h	r9,r3
80004440:	5f 13       	srne	r3
80004442:	e5 e3 00 03 	and	r3,r2,r3
80004446:	f6 03 18 00 	cp.b	r3,r11
8000444a:	c1 e0       	breq	80004486 <fat_entry_longname+0xfe>
         &&  ((u16_unicode_szname != (u16_unicode_entry+('a'-'A'))) || b_match_case)
8000444c:	e7 d9 c0 10 	bfextu	r3,r9,0x0,0x10
80004450:	e5 de c0 10 	bfextu	r2,lr,0x0,0x10
         if( '*' == u16_unicode_szname )
         {  // end of filter name which authorize all next character
            return true;   //*** The name is correct ***
         }

         if( ((0 != u16_unicode_entry ) || (( '\\' != u16_unicode_szname) && ( '/' != u16_unicode_szname)) )
80004454:	e4 c0 ff e0 	sub	r0,r2,-32
80004458:	00 33       	cp.w	r3,r0
8000445a:	c0 41       	brne	80004462 <fat_entry_longname+0xda>
8000445c:	40 00       	lddsp	r0,sp[0x0]
8000445e:	58 00       	cp.w	r0,0
80004460:	c0 f0       	breq	8000447e <fat_entry_longname+0xf6>
80004462:	22 02       	sub	r2,32
80004464:	04 33       	cp.w	r3,r2
80004466:	c0 41       	brne	8000446e <fat_entry_longname+0xe6>
80004468:	40 03       	lddsp	r3,sp[0x0]
8000446a:	58 03       	cp.w	r3,0
8000446c:	c0 90       	breq	8000447e <fat_entry_longname+0xf6>
8000446e:	fc 09 19 00 	cp.h	r9,lr
80004472:	c0 60       	breq	8000447e <fat_entry_longname+0xf6>
         &&  ((u16_unicode_szname != (u16_unicode_entry+('a'-'A'))) || b_match_case)
         &&  ((u16_unicode_szname != (u16_unicode_entry-('a'-'A'))) || b_match_case)
         &&  (u16_unicode_szname != u16_unicode_entry) )
         {
           fs_g_status = FS_ERR_NAME_INCORRECT; //  The name don't corresponding at filter name
80004474:	31 69       	mov	r9,22
80004476:	4a 78       	lddpc	r8,80004510 <fat_entry_longname+0x188>
80004478:	b0 89       	st.b	r8[0x0],r9
8000447a:	30 0c       	mov	r12,0
           return false;
8000447c:	c4 28       	rjmp	80004500 <fat_entry_longname+0x178>
         }
      }

      if( 0 == u16_unicode_entry)
8000447e:	9a 59       	ld.sh	r9,sp[0xa]
80004480:	e2 09 19 00 	cp.h	r9,r1
80004484:	c0 b1       	brne	8000449a <fat_entry_longname+0x112>
      {
         if( g_b_string_length )
80004486:	4a 49       	lddpc	r9,80004514 <fat_entry_longname+0x18c>
80004488:	13 8a       	ld.ub	r10,r9[0x0]
8000448a:	30 09       	mov	r9,0
8000448c:	f2 0a 18 00 	cp.b	r10,r9
80004490:	c3 70       	breq	800044fe <fat_entry_longname+0x176>
         {
            ((FS_STR_UNICODE)sz_name)[0] = u8_pos_name+1;
80004492:	2f f8       	sub	r8,-1
80004494:	ae 08       	st.h	r7[0x0],r8
80004496:	30 1c       	mov	r12,1
80004498:	c3 48       	rjmp	80004500 <fat_entry_longname+0x178>
         }
         return true;                           // Last long name entry
      }
      if( 4 == u8_pos_name )
8000449a:	e8 08 18 00 	cp.b	r8,r4
8000449e:	c0 31       	brne	800044a4 <fat_entry_longname+0x11c>
         ptr_entry += 3;                        // Go to second character
800044a0:	2f dc       	sub	r12,-3
800044a2:	c2 58       	rjmp	800044ec <fat_entry_longname+0x164>

      if( 10 == u8_pos_name )
800044a4:	30 a9       	mov	r9,10
800044a6:	f2 08 18 00 	cp.b	r8,r9
800044aa:	c0 31       	brne	800044b0 <fat_entry_longname+0x128>
         ptr_entry += 2;                        // Go to third character
800044ac:	2f ec       	sub	r12,-2
800044ae:	c1 f8       	rjmp	800044ec <fat_entry_longname+0x164>

      if( 12 == u8_pos_name )
800044b0:	30 c9       	mov	r9,12
800044b2:	f2 08 18 00 	cp.b	r8,r9
800044b6:	c1 b1       	brne	800044ec <fat_entry_longname+0x164>
      {  // End of entry long name
         ptr_entry -= (FS_SIZE_FILE_ENTRY-2);   // Go to the first byte of the file entry
         if ( 0 == (FS_ENTRY_LFN_LAST & ptr_entry[0]))
800044b8:	f9 38 ff e2 	ld.ub	r8,r12[-30]
800044bc:	e2 18 00 40 	andl	r8,0x40,COH
800044c0:	c0 61       	brne	800044cc <fat_entry_longname+0x144>
         {
            fs_g_status = FS_NO_LAST_LFN_ENTRY;
800044c2:	31 09       	mov	r9,16
800044c4:	49 38       	lddpc	r8,80004510 <fat_entry_longname+0x188>
800044c6:	b0 89       	st.b	r8[0x0],r9
800044c8:	30 0c       	mov	r12,0
            return false;                       // Other long name entry is present
800044ca:	c1 b8       	rjmp	80004500 <fat_entry_longname+0x178>
         }
         else
         {  // It is the last long name entry
            // then it is the end of name
            if( (FS_NAME_GET == b_mode) && g_b_string_length )
800044cc:	58 06       	cp.w	r6,0
800044ce:	c0 b0       	breq	800044e4 <fat_entry_longname+0x15c>
800044d0:	49 18       	lddpc	r8,80004514 <fat_entry_longname+0x18c>
800044d2:	11 89       	ld.ub	r9,r8[0x0]
800044d4:	30 08       	mov	r8,0
800044d6:	f0 09 18 00 	cp.b	r9,r8
800044da:	c1 50       	breq	80004504 <fat_entry_longname+0x17c>
            {
               ((FS_STR_UNICODE)sz_name)[0] = 14;
800044dc:	30 e8       	mov	r8,14
800044de:	ae 08       	st.h	r7[0x0],r8
800044e0:	30 1c       	mov	r12,1
               return true;
800044e2:	c0 f8       	rjmp	80004500 <fat_entry_longname+0x178>
               {
                  u16_unicode_szname = ((FS_STR_UNICODE)sz_name)[0];
               }else{
                  u16_unicode_szname = sz_name[0];
               }
               return fat_check_eof_name(u16_unicode_szname);
800044e4:	0f 9c       	ld.ub	r12,r7[0x1]
800044e6:	f0 1f 00 0d 	mcall	80004518 <fat_entry_longname+0x190>
800044ea:	c0 b8       	rjmp	80004500 <fat_entry_longname+0x178>
            }
         }
      }

      if( !g_b_string_length )
800044ec:	0b 89       	ld.ub	r9,r5[0x0]
      {
         sz_name += (Is_unicode? 2 : 1 );
800044ee:	f6 09 18 00 	cp.b	r9,r11
800044f2:	f7 b7 00 ff 	subeq	r7,-1
      }
      u8_pos_name++;
800044f6:	2f f8       	sub	r8,-1
800044f8:	5c 58       	castu.b	r8
      ptr_entry+=2;
800044fa:	2f ec       	sub	r12,-2
   }
800044fc:	c7 fb       	rjmp	800043fa <fat_entry_longname+0x72>
800044fe:	30 1c       	mov	r12,1
}
80004500:	2f dd       	sub	sp,-12
80004502:	d8 32       	popm	r0-r7,pc
               // Write end of string UNICODE
               if( Is_unicode )
               {
                  ((FS_STR_UNICODE)sz_name)[0] = 0;
               }else{
                  sz_name[0] = 0;
80004504:	30 08       	mov	r8,0
80004506:	ae 98       	st.b	r7[0x1],r8
80004508:	30 1c       	mov	r12,1
               }
               return true;
8000450a:	cf bb       	rjmp	80004500 <fat_entry_longname+0x178>
8000450c:	80 00       	ld.sh	r0,r0[0x0]
8000450e:	43 70       	lddsp	r0,sp[0xdc]
80004510:	00 00       	add	r0,r0
80004512:	1a 00       	add	r0,sp
80004514:	00 00       	add	r0,r0
80004516:	1a 01       	add	r1,sp
80004518:	80 00       	ld.sh	r0,r0[0x0]
8000451a:	43 48       	lddsp	r8,sp[0xd0]

8000451c <fat_entry_shortname>:
//!   fs_g_sector       The directory sector corresponding at the current position
//!   fs_g_nav_fast.u16_entry_pos_sel_file    Position in directory of the entry file (unit entry)
//! @endverbatim
//!
bool  fat_entry_shortname( FS_STRING sz_name , uint8_t u8_size_max , bool b_mode )
{
8000451c:	d4 31       	pushm	r0-r7,lr
8000451e:	20 2d       	sub	sp,8
80004520:	18 97       	mov	r7,r12
80004522:	50 1b       	stdsp	sp[0x4],r11
80004524:	14 96       	mov	r6,r10
   uint8_t u8_pos_name;
   uint8_t u8_entry_char, u8_szname_char;
   PTR_CACHE ptr_entry;
   uint8_t u8_pos_entry;

   fs_g_status = FS_ERR_NAME_INCORRECT;  // by default the name don't corresponding at filter name
80004526:	31 69       	mov	r9,22
80004528:	4b c8       	lddpc	r8,80004618 <fat_entry_shortname+0xfc>
8000452a:	b0 89       	st.b	r8[0x0],r9

   u8_pos_name = 0;
   u8_pos_entry = 0;
   ptr_entry = fat_get_ptr_entry();
8000452c:	f0 1f 00 3c 	mcall	8000461c <fat_entry_shortname+0x100>
80004530:	30 08       	mov	r8,0
80004532:	10 9a       	mov	r10,r8
80004534:	30 1b       	mov	r11,1
80004536:	50 0b       	stdsp	sp[0x0],r11

   // for each characters of short name
   while( 1 )
   {
      if( FS_SIZE_SFNAME == u8_pos_entry )
80004538:	30 be       	mov	lr,11
         if( ((FS_SIZE_SFNAME_WITHOUT_EXT == u8_pos_entry) && b_extension_nostart)  // end of name and '.' character not written
         ||  ( ' ' == u8_entry_char) )
         {
            // end of name or extension
            if( (FS_SIZE_SFNAME_WITHOUT_EXT >= u8_pos_entry)         // End of name without extension
            &&  (' ' != ptr_entry[ FS_SIZE_SFNAME_WITHOUT_EXT ]) )   // extension exists
8000453a:	10 93       	mov	r3,r8
         u8_entry_char = 0;   // end of name
      }
      else
      {
         u8_entry_char = ptr_entry[ u8_pos_entry ];
         if( ((FS_SIZE_SFNAME_WITHOUT_EXT == u8_pos_entry) && b_extension_nostart)  // end of name and '.' character not written
8000453c:	30 85       	mov	r5,8
         ||  ( ' ' == u8_entry_char) )
         {
            // end of name or extension
            if( (FS_SIZE_SFNAME_WITHOUT_EXT >= u8_pos_entry)         // End of name without extension
            &&  (' ' != ptr_entry[ FS_SIZE_SFNAME_WITHOUT_EXT ]) )   // extension exists
8000453e:	32 04       	mov	r4,32
         {
            u8_szname_char = ((FS_STR_UNICODE)sz_name)[0];
         }else{
            u8_szname_char = sz_name[0];
         }
         if ('*' == u8_szname_char)
80004540:	32 a2       	mov	r2,42
   ptr_entry = fat_get_ptr_entry();

   // for each characters of short name
   while( 1 )
   {
      if( FS_SIZE_SFNAME == u8_pos_entry )
80004542:	fc 08 18 00 	cp.b	r8,lr
80004546:	c1 90       	breq	80004578 <fat_entry_shortname+0x5c>
      {
         u8_entry_char = 0;   // end of name
      }
      else
      {
         u8_entry_char = ptr_entry[ u8_pos_entry ];
80004548:	f8 08 07 09 	ld.ub	r9,r12[r8]
         if( ((FS_SIZE_SFNAME_WITHOUT_EXT == u8_pos_entry) && b_extension_nostart)  // end of name and '.' character not written
8000454c:	ea 08 18 00 	cp.b	r8,r5
80004550:	c0 41       	brne	80004558 <fat_entry_shortname+0x3c>
80004552:	40 01       	lddsp	r1,sp[0x0]
80004554:	58 01       	cp.w	r1,0
80004556:	c0 81       	brne	80004566 <fat_entry_shortname+0x4a>
80004558:	e8 09 18 00 	cp.b	r9,r4
8000455c:	c0 f1       	brne	8000457a <fat_entry_shortname+0x5e>
         ||  ( ' ' == u8_entry_char) )
         {
            // end of name or extension
            if( (FS_SIZE_SFNAME_WITHOUT_EXT >= u8_pos_entry)         // End of name without extension
8000455e:	ea 08 18 00 	cp.b	r8,r5
80004562:	e0 8b 00 0b 	brhi	80004578 <fat_entry_shortname+0x5c>
            &&  (' ' != ptr_entry[ FS_SIZE_SFNAME_WITHOUT_EXT ]) )   // extension exists
80004566:	f9 39 00 08 	ld.ub	r9,r12[8]
8000456a:	e8 09 18 00 	cp.b	r9,r4
8000456e:	c0 50       	breq	80004578 <fat_entry_shortname+0x5c>
80004570:	30 78       	mov	r8,7
80004572:	32 e9       	mov	r9,46
80004574:	50 03       	stdsp	sp[0x0],r3
80004576:	c0 28       	rjmp	8000457a <fat_entry_shortname+0x5e>
80004578:	06 99       	mov	r9,r3
               u8_entry_char = 0;                                    // end of name
            }
         }
      }

      if( FS_NAME_GET == b_mode )
8000457a:	58 06       	cp.w	r6,0
8000457c:	c1 80       	breq	800045ac <fat_entry_shortname+0x90>
      {
         if( !g_b_string_length )
8000457e:	4a 9b       	lddpc	r11,80004620 <fat_entry_shortname+0x104>
80004580:	17 81       	ld.ub	r1,r11[0x0]
80004582:	30 0b       	mov	r11,0
80004584:	f6 01 18 00 	cp.b	r1,r11
80004588:	c2 c1       	brne	800045e0 <fat_entry_shortname+0xc4>
         {
            if(u8_pos_name >= (u8_size_max-1))
8000458a:	40 1b       	lddsp	r11,sp[0x4]
8000458c:	20 1b       	sub	r11,1
8000458e:	16 3a       	cp.w	r10,r11
80004590:	c0 35       	brlt	80004596 <fat_entry_shortname+0x7a>
80004592:	06 99       	mov	r9,r3
80004594:	c0 a8       	rjmp	800045a8 <fat_entry_shortname+0x8c>
               u8_entry_char = 0;                                    // buffer full then force end of string

            if( ('A'<=u8_entry_char) && (u8_entry_char<='Z'))
80004596:	f2 c1 00 41 	sub	r1,r9,65
8000459a:	31 9b       	mov	r11,25
8000459c:	f6 01 18 00 	cp.b	r1,r11
800045a0:	e0 8b 00 04 	brhi	800045a8 <fat_entry_shortname+0x8c>
               u8_entry_char += ('a'-'A');                           // display short name in down case
800045a4:	2e 09       	sub	r9,-32
800045a6:	5c 59       	castu.b	r9

            if( Is_unicode )
            {
               ((FS_STR_UNICODE)sz_name)[0] = u8_entry_char;
            }else{
               sz_name[0] = u8_entry_char;
800045a8:	ae 89       	st.b	r7[0x0],r9
800045aa:	c1 b8       	rjmp	800045e0 <fat_entry_shortname+0xc4>

         if( Is_unicode )
         {
            u8_szname_char = ((FS_STR_UNICODE)sz_name)[0];
         }else{
            u8_szname_char = sz_name[0];
800045ac:	0f 8b       	ld.ub	r11,r7[0x0]
         }
         if ('*' == u8_szname_char)
800045ae:	e4 0b 18 00 	cp.b	r11,r2
800045b2:	c2 f0       	breq	80004610 <fat_entry_shortname+0xf4>
         {  // end of filter name which authorize all next character
            return true;   //*** The name is correct ***
         }

         if( (0 != u8_entry_char) || (('\\' != u8_szname_char) && ('/' != u8_szname_char)) )
800045b4:	58 09       	cp.w	r9,0
800045b6:	c0 c1       	brne	800045ce <fat_entry_shortname+0xb2>
800045b8:	35 c1       	mov	r1,92
800045ba:	e2 0b 18 00 	cp.b	r11,r1
800045be:	5f 10       	srne	r0
800045c0:	32 f1       	mov	r1,47
800045c2:	e2 0b 18 00 	cp.b	r11,r1
800045c6:	5f 11       	srne	r1
800045c8:	e1 e1 00 01 	and	r1,r0,r1
800045cc:	c0 c0       	breq	800045e4 <fat_entry_shortname+0xc8>
         {
            if((u8_szname_char != u8_entry_char)
800045ce:	f2 0b 18 00 	cp.b	r11,r9
800045d2:	c0 70       	breq	800045e0 <fat_entry_shortname+0xc4>
800045d4:	f2 c1 ff e0 	sub	r1,r9,-32
800045d8:	02 3b       	cp.w	r11,r1
800045da:	c0 30       	breq	800045e0 <fat_entry_shortname+0xc4>
800045dc:	30 0c       	mov	r12,0
800045de:	c1 a8       	rjmp	80004612 <fat_entry_shortname+0xf6>
               return false;  // short name not equal
         }
      }

      // For each characters
      if (0 == u8_entry_char)
800045e0:	58 09       	cp.w	r9,0
800045e2:	c0 b1       	brne	800045f8 <fat_entry_shortname+0xdc>
      {
         if( g_b_string_length )
800045e4:	48 f8       	lddpc	r8,80004620 <fat_entry_shortname+0x104>
800045e6:	11 89       	ld.ub	r9,r8[0x0]
800045e8:	30 08       	mov	r8,0
800045ea:	f0 09 18 00 	cp.b	r9,r8
800045ee:	c1 10       	breq	80004610 <fat_entry_shortname+0xf4>
         {
            ((FS_STR_UNICODE)sz_name)[0] = u8_pos_name+1;      // Get length name
800045f0:	2f fa       	sub	r10,-1
800045f2:	ae 0a       	st.h	r7[0x0],r10
800045f4:	30 1c       	mov	r12,1
800045f6:	c0 e8       	rjmp	80004612 <fat_entry_shortname+0xf6>
         }
         return true;   // End of test correct or end of get name
      }
      if( !g_b_string_length )
800045f8:	48 a9       	lddpc	r9,80004620 <fat_entry_shortname+0x104>
800045fa:	13 8b       	ld.ub	r11,r9[0x0]
800045fc:	30 09       	mov	r9,0
      {
         sz_name += (Is_unicode? 2 : 1 );
800045fe:	f2 0b 18 00 	cp.b	r11,r9
80004602:	f7 b7 00 ff 	subeq	r7,-1
      }
      u8_pos_name++;
80004606:	2f fa       	sub	r10,-1
80004608:	5c 5a       	castu.b	r10
      u8_pos_entry++;
8000460a:	2f f8       	sub	r8,-1
8000460c:	5c 58       	castu.b	r8
   }
8000460e:	c9 ab       	rjmp	80004542 <fat_entry_shortname+0x26>
80004610:	30 1c       	mov	r12,1
}
80004612:	2f ed       	sub	sp,-8
80004614:	d8 32       	popm	r0-r7,pc
80004616:	00 00       	add	r0,r0
80004618:	00 00       	add	r0,r0
8000461a:	1a 00       	add	r0,sp
8000461c:	80 00       	ld.sh	r0,r0[0x0]
8000461e:	43 70       	lddsp	r0,sp[0xdc]
80004620:	00 00       	add	r0,r0
80004622:	1a 01       	add	r1,sp

80004624 <fat_get_entry_info>:
//! OUT:
//!   fs_g_nav_entry. u32_cluster, u8_attr, u32_size
//! @endverbatim
//!
void  fat_get_entry_info( void )
{
80004624:	d4 01       	pushm	lr
   PTR_CACHE ptr_entry;

   ptr_entry = fat_get_ptr_entry();
80004626:	f0 1f 00 10 	mcall	80004664 <fat_get_entry_info+0x40>

   // Get Attribute
   ptr_entry+= 11;
   fs_g_nav_entry.u8_attr = ptr_entry[0];
8000462a:	49 08       	lddpc	r8,80004668 <fat_get_entry_info+0x44>
8000462c:	f9 39 00 0b 	ld.ub	r9,r12[11]
80004630:	b0 a9       	st.b	r8[0x2],r9

   // Get the first cluster of the file cluster list
   ptr_entry += (20-11);
80004632:	f8 ca ff ec 	sub	r10,r12,-20
   LSB2(fs_g_nav_entry.u32_cluster) = ptr_entry[0];
80004636:	f0 c9 ff fc 	sub	r9,r8,-4
8000463a:	15 8b       	ld.ub	r11,r10[0x0]
8000463c:	b2 9b       	st.b	r9[0x1],r11
   LSB3(fs_g_nav_entry.u32_cluster) = ptr_entry[1];
8000463e:	15 9a       	ld.ub	r10,r10[0x1]
80004640:	b2 8a       	st.b	r9[0x0],r10
   ptr_entry += (26-20);
80004642:	f8 ca ff e6 	sub	r10,r12,-26
   LSB0(fs_g_nav_entry.u32_cluster) = ptr_entry[0];
80004646:	15 8b       	ld.ub	r11,r10[0x0]
80004648:	b2 bb       	st.b	r9[0x3],r11
   LSB1(fs_g_nav_entry.u32_cluster) = ptr_entry[1];
8000464a:	15 9a       	ld.ub	r10,r10[0x1]
8000464c:	b2 aa       	st.b	r9[0x2],r10

   // Get the size of file
   ptr_entry += (28-26);
8000464e:	2e 4c       	sub	r12,-28
   LSB0(fs_g_nav_entry.u32_size) = ptr_entry[0];
80004650:	2f 88       	sub	r8,-8
80004652:	19 89       	ld.ub	r9,r12[0x0]
80004654:	b0 b9       	st.b	r8[0x3],r9
   LSB1(fs_g_nav_entry.u32_size) = ptr_entry[1];
80004656:	19 99       	ld.ub	r9,r12[0x1]
80004658:	b0 a9       	st.b	r8[0x2],r9
   LSB2(fs_g_nav_entry.u32_size) = ptr_entry[2];
8000465a:	19 a9       	ld.ub	r9,r12[0x2]
8000465c:	b0 99       	st.b	r8[0x1],r9
   LSB3(fs_g_nav_entry.u32_size) = ptr_entry[3];
8000465e:	19 b9       	ld.ub	r9,r12[0x3]
80004660:	b0 89       	st.b	r8[0x0],r9
}
80004662:	d8 02       	popm	pc
80004664:	80 00       	ld.sh	r0,r0[0x0]
80004666:	43 70       	lddsp	r0,sp[0xdc]
80004668:	00 00       	add	r0,r0
8000466a:	17 70       	ld.ub	r0,--r11

8000466c <fat_entry_check>:
//!   fs_g_sector       The directory sector corresponding at the current position
//!   fs_g_nav_fast.u16_entry_pos_sel_file    Position in directory of the entry file (unit entry)
//! @endverbatim
//!
bool  fat_entry_check( bool b_type )
{
8000466c:	eb cd 40 80 	pushm	r7,lr
80004670:	18 97       	mov	r7,r12
   PTR_CACHE u8_ptr_entry;
   uint8_t u8_first_byte, u8_seconde_byte;
   uint8_t u8_attribut;

   u8_ptr_entry = fat_get_ptr_entry();
80004672:	f0 1f 00 14 	mcall	800046c0 <fat_entry_check+0x54>

   u8_first_byte = u8_ptr_entry[0];
80004676:	19 88       	ld.ub	r8,r12[0x0]
   if ( FS_ENTRY_END == u8_first_byte )
80004678:	58 08       	cp.w	r8,0
8000467a:	c0 61       	brne	80004686 <fat_entry_check+0x1a>
   {
      fs_g_status = FS_ERR_ENTRY_EMPTY;   // end of directory
8000467c:	30 a9       	mov	r9,10
8000467e:	49 28       	lddpc	r8,800046c4 <fat_entry_check+0x58>
80004680:	b0 89       	st.b	r8[0x0],r9
80004682:	30 07       	mov	r7,0
      return false;
80004684:	c1 a8       	rjmp	800046b8 <fat_entry_check+0x4c>
   }
   fs_g_status = FS_ERR_ENTRY_BAD;        // by default BAD ENTRY
80004686:	30 ba       	mov	r10,11
80004688:	48 f9       	lddpc	r9,800046c4 <fat_entry_check+0x58>
8000468a:	b2 8a       	st.b	r9[0x0],r10
   if ( FS_ENTRY_DEL == u8_first_byte )      { return false;   } // entry deleted
8000468c:	3e 59       	mov	r9,-27
8000468e:	f2 08 18 00 	cp.b	r8,r9
80004692:	c1 20       	breq	800046b6 <fat_entry_check+0x4a>
   if (   '.'  == u8_first_byte )            { return false;   } // current dir "."
80004694:	32 e9       	mov	r9,46
80004696:	f2 08 18 00 	cp.b	r8,r9
8000469a:	c0 e0       	breq	800046b6 <fat_entry_check+0x4a>
   if ( ('.'  == u8_first_byte)
   &&   ('.'  == u8_seconde_byte) )          { return false;   } // current dir ".."

   // Check Attribute
   u8_attribut = u8_ptr_entry[11];
   if ( FS_ATTR_VOLUME_ID & u8_attribut )    { return false;   } // volume id
8000469c:	f9 38 00 0b 	ld.ub	r8,r12[11]
800046a0:	10 99       	mov	r9,r8
800046a2:	e2 19 00 08 	andl	r9,0x8,COH
800046a6:	c0 81       	brne	800046b6 <fat_entry_check+0x4a>
   // Optimization, this line isn't necessary because the next test control this case
   // if ( FS_ATTR_LFN_ENTRY == *u8_ptr_entry) { return false;   } // long file name

   // Check entry type
   if( FS_ATTR_DIRECTORY & u8_attribut )
800046a8:	e2 18 00 10 	andl	r8,0x10,COH
800046ac:	c0 60       	breq	800046b8 <fat_entry_check+0x4c>
   {
      return (FS_DIR == b_type);
800046ae:	ec 17 00 01 	eorl	r7,0x1
800046b2:	5c 57       	castu.b	r7
800046b4:	c0 28       	rjmp	800046b8 <fat_entry_check+0x4c>
800046b6:	30 07       	mov	r7,0
   }else{
      return (FS_FILE == b_type);
   }
}
800046b8:	0e 9c       	mov	r12,r7
800046ba:	e3 cd 80 80 	ldm	sp++,r7,pc
800046be:	00 00       	add	r0,r0
800046c0:	80 00       	ld.sh	r0,r0[0x0]
800046c2:	43 70       	lddsp	r0,sp[0xdc]
800046c4:	00 00       	add	r0,r0
800046c6:	1a 00       	add	r0,sp

800046c8 <fat_cache_reset>:

//! This function resets the sector cache
//!
void  fat_cache_reset( void )
{
   fs_g_sectorcache.u8_lun                = FS_BUF_SECTOR_EMPTY;
800046c8:	48 58       	lddpc	r8,800046dc <fat_cache_reset+0x14>
800046ca:	3f f9       	mov	r9,-1
800046cc:	b0 89       	st.b	r8[0x0],r9
   fs_g_sectorcache.u8_dirty              = false;
800046ce:	30 09       	mov	r9,0
800046d0:	f1 69 00 08 	st.b	r8[8],r9
   fs_g_sectorcache.u32_clusterlist_start = 0xFFFFFFFF;
800046d4:	3f f9       	mov	r9,-1
800046d6:	91 39       	st.w	r8[0xc],r9
}
800046d8:	5e fc       	retal	r12
800046da:	00 00       	add	r0,r0
800046dc:	00 00       	add	r0,r0
800046de:	1a 38       	cp.w	r8,sp

800046e0 <fat_cache_mark_sector_as_dirty>:

//! This function sets a flag to signal that sector cache is modified
//!
void  fat_cache_mark_sector_as_dirty( void )
{
   fs_g_sectorcache.u8_dirty = true;
800046e0:	30 19       	mov	r9,1
800046e2:	48 38       	lddpc	r8,800046ec <fat_cache_mark_sector_as_dirty+0xc>
800046e4:	f1 69 00 08 	st.b	r8[8],r9
}
800046e8:	5e fc       	retal	r12
800046ea:	00 00       	add	r0,r0
800046ec:	00 00       	add	r0,r0
800046ee:	1a 38       	cp.w	r8,sp

800046f0 <fat_write_entry_file>:
//! OUT:
//!   fs_g_sector    Updated
//! @endverbatim
//!
void  fat_write_entry_file( void )
{
800046f0:	d4 01       	pushm	lr
   PTR_CACHE ptr_entry;

   fat_cache_mark_sector_as_dirty();
800046f2:	f0 1f 00 11 	mcall	80004734 <fat_write_entry_file+0x44>
   ptr_entry = fat_get_ptr_entry();
800046f6:	f0 1f 00 11 	mcall	80004738 <fat_write_entry_file+0x48>
         fs_g_nav_entry.u32_cluster = 0;
   }

   //! Write the Attribute
   ptr_entry+= 11;
   ptr_entry[0] = fs_g_nav_entry.u8_attr;
800046fa:	49 18       	lddpc	r8,8000473c <fat_write_entry_file+0x4c>
800046fc:	11 a9       	ld.ub	r9,r8[0x2]
800046fe:	f9 69 00 0b 	st.b	r12[11],r9

   // Write the first cluster of file cluster list
   ptr_entry += (20-11);
80004702:	f8 ca ff ec 	sub	r10,r12,-20
   ptr_entry[0] = LSB2(fs_g_nav_entry.u32_cluster);
80004706:	f0 c9 ff fc 	sub	r9,r8,-4
8000470a:	13 9b       	ld.ub	r11,r9[0x1]
8000470c:	b4 8b       	st.b	r10[0x0],r11
   ptr_entry[1] = LSB3(fs_g_nav_entry.u32_cluster);
8000470e:	13 8b       	ld.ub	r11,r9[0x0]
80004710:	b4 9b       	st.b	r10[0x1],r11
   ptr_entry += (26-20);
80004712:	f8 ca ff e6 	sub	r10,r12,-26
   ptr_entry[0] = LSB0(fs_g_nav_entry.u32_cluster);
80004716:	13 bb       	ld.ub	r11,r9[0x3]
80004718:	b4 8b       	st.b	r10[0x0],r11
   ptr_entry[1] = LSB1(fs_g_nav_entry.u32_cluster);
8000471a:	13 a9       	ld.ub	r9,r9[0x2]
8000471c:	b4 99       	st.b	r10[0x1],r9

   //! Write the size of file
   ptr_entry += (28-26);
8000471e:	2e 4c       	sub	r12,-28
   ptr_entry[0] = LSB0(fs_g_nav_entry.u32_size);
80004720:	2f 88       	sub	r8,-8
80004722:	11 b9       	ld.ub	r9,r8[0x3]
80004724:	b8 89       	st.b	r12[0x0],r9
   ptr_entry[1] = LSB1(fs_g_nav_entry.u32_size);
80004726:	11 a9       	ld.ub	r9,r8[0x2]
80004728:	b8 99       	st.b	r12[0x1],r9
   ptr_entry[2] = LSB2(fs_g_nav_entry.u32_size);
8000472a:	11 99       	ld.ub	r9,r8[0x1]
8000472c:	b8 a9       	st.b	r12[0x2],r9
   ptr_entry[3] = LSB3(fs_g_nav_entry.u32_size);
8000472e:	11 88       	ld.ub	r8,r8[0x0]
80004730:	b8 b8       	st.b	r12[0x3],r8
}
80004732:	d8 02       	popm	pc
80004734:	80 00       	ld.sh	r0,r0[0x0]
80004736:	46 e0       	lddsp	r0,sp[0x1b8]
80004738:	80 00       	ld.sh	r0,r0[0x0]
8000473a:	43 70       	lddsp	r0,sp[0xdc]
8000473c:	00 00       	add	r0,r0
8000473e:	17 70       	ld.ub	r0,--r11

80004740 <fat_check_nav_access_file>:

   // For each navigators
   for( i=0 ; i!=(FS_NB_NAVIGATOR-1) ; i++ )
   {
      // Disk mounted ?
      if( FS_TYPE_FAT_UNM != fs_g_navext_fast[i].u8_type_fat )
80004740:	49 88       	lddpc	r8,800047a0 <fat_check_nav_access_file+0x60>
80004742:	11 89       	ld.ub	r9,r8[0x0]
80004744:	30 08       	mov	r8,0
80004746:	f0 09 18 00 	cp.b	r9,r8
8000474a:	c2 a0       	breq	8000479e <fat_check_nav_access_file+0x5e>
      // Is it the same disk ?
      if( fs_g_nav.u8_lun == fs_g_navext[i].u8_lun )
8000474c:	49 68       	lddpc	r8,800047a4 <fat_check_nav_access_file+0x64>
8000474e:	11 89       	ld.ub	r9,r8[0x0]
80004750:	49 68       	lddpc	r8,800047a8 <fat_check_nav_access_file+0x68>
80004752:	11 88       	ld.ub	r8,r8[0x0]
80004754:	f0 09 18 00 	cp.b	r9,r8
80004758:	c2 31       	brne	8000479e <fat_check_nav_access_file+0x5e>
#if (FS_MULTI_PARTITION == true)
      // Is it the same partition ?
      if( fs_g_nav.u8_partition == fs_g_navext[i].u8_partition )
#endif
      // Is it the same directory ?
      if( fs_g_nav.u32_cluster_sel_dir == fs_g_navext[i].u32_cluster_sel_dir )
8000475a:	49 38       	lddpc	r8,800047a4 <fat_check_nav_access_file+0x64>
8000475c:	70 89       	ld.w	r9,r8[0x20]
8000475e:	49 38       	lddpc	r8,800047a8 <fat_check_nav_access_file+0x68>
80004760:	70 88       	ld.w	r8,r8[0x20]
80004762:	10 39       	cp.w	r9,r8
80004764:	c1 d1       	brne	8000479e <fat_check_nav_access_file+0x5e>
      // Is it the same file ?
      if( fs_g_nav_fast.u16_entry_pos_sel_file == fs_g_navext_fast[i].u16_entry_pos_sel_file )
80004766:	49 28       	lddpc	r8,800047ac <fat_check_nav_access_file+0x6c>
80004768:	90 19       	ld.sh	r9,r8[0x2]
8000476a:	48 e8       	lddpc	r8,800047a0 <fat_check_nav_access_file+0x60>
8000476c:	90 18       	ld.sh	r8,r8[0x2]
8000476e:	f0 09 19 00 	cp.h	r9,r8
80004772:	c1 61       	brne	8000479e <fat_check_nav_access_file+0x5e>
      {
         if( mode )
80004774:	58 0c       	cp.w	r12,0
80004776:	c0 b0       	breq	8000478c <fat_check_nav_access_file+0x4c>
         {
            // Is it open ?
            if( fs_g_navext_entry[i].u8_open_mode!=0 )
80004778:	48 e8       	lddpc	r8,800047b0 <fat_check_nav_access_file+0x70>
8000477a:	11 89       	ld.ub	r9,r8[0x0]
8000477c:	30 08       	mov	r8,0
8000477e:	f0 09 18 00 	cp.b	r9,r8
80004782:	c0 e0       	breq	8000479e <fat_check_nav_access_file+0x5e>
            {
               fs_g_status = FS_ERR_FILE_OPEN;
80004784:	32 89       	mov	r9,40
80004786:	48 c8       	lddpc	r8,800047b4 <fat_check_nav_access_file+0x74>
80004788:	b0 89       	st.b	r8[0x0],r9
8000478a:	5e fd       	retal	0
            }
         }
         else
         {
            // Is it open in write mode ?
            if( fs_g_navext_entry[i].u8_open_mode & FOPEN_WRITE_ACCESS )
8000478c:	48 98       	lddpc	r8,800047b0 <fat_check_nav_access_file+0x70>
8000478e:	11 88       	ld.ub	r8,r8[0x0]
80004790:	e2 18 00 02 	andl	r8,0x2,COH
80004794:	c0 50       	breq	8000479e <fat_check_nav_access_file+0x5e>
            {
               fs_g_status = FS_ERR_FILE_OPEN_WR;
80004796:	32 99       	mov	r9,41
80004798:	48 78       	lddpc	r8,800047b4 <fat_check_nav_access_file+0x74>
8000479a:	b0 89       	st.b	r8[0x0],r9
8000479c:	5e fd       	retal	0
               return false;  // File opened in write mode then read access not possible
8000479e:	5e ff       	retal	1
800047a0:	00 00       	add	r0,r0
800047a2:	19 f8       	ld.ub	r8,r12[0x7]
800047a4:	00 00       	add	r0,r0
800047a6:	19 b0       	ld.ub	r0,r12[0x3]
800047a8:	00 00       	add	r0,r0
800047aa:	1a 04       	add	r4,sp
800047ac:	00 00       	add	r0,r0
800047ae:	19 fc       	ld.ub	r12,r12[0x7]
800047b0:	00 00       	add	r0,r0
800047b2:	19 e8       	ld.ub	r8,r12[0x6]
800047b4:	00 00       	add	r0,r0
800047b6:	1a 00       	add	r0,sp

800047b8 <fat_invert_nav>:
//! This function inverts the current navigation with another
//!
//! @param     u8_idnav    Id navigator to invert
//!
void  fat_invert_nav( uint8_t u8_idnav )
{
800047b8:	d4 21       	pushm	r4-r7,lr
800047ba:	20 dd       	sub	sp,52
   _MEM_TYPE_SLOW_ uint8_t Temp[Max(Max(sizeof(Fs_management),sizeof(Fs_management_entry)),sizeof(Fs_management_fast))];

   if( u8_idnav == 0 )
800047bc:	58 0c       	cp.w	r12,0
800047be:	c6 20       	breq	80004882 <fat_invert_nav+0xca>
      return;
   u8_idnav--;

   memcpy_ram2ram(Temp,                              (uint8_t*)&fs_g_nav,                     sizeof(Fs_management));
800047c0:	1a 97       	mov	r7,sp
800047c2:	4b 28       	lddpc	r8,80004888 <fat_invert_nav+0xd0>
800047c4:	70 09       	ld.w	r9,r8[0x0]
800047c6:	50 09       	stdsp	sp[0x0],r9
800047c8:	70 19       	ld.w	r9,r8[0x4]
800047ca:	50 19       	stdsp	sp[0x4],r9
800047cc:	70 29       	ld.w	r9,r8[0x8]
800047ce:	50 29       	stdsp	sp[0x8],r9
800047d0:	70 39       	ld.w	r9,r8[0xc]
800047d2:	50 39       	stdsp	sp[0xc],r9
800047d4:	fa c9 ff f0 	sub	r9,sp,-16
800047d8:	f0 ca ff f0 	sub	r10,r8,-16
800047dc:	74 0b       	ld.w	r11,r10[0x0]
800047de:	93 0b       	st.w	r9[0x0],r11
800047e0:	74 1b       	ld.w	r11,r10[0x4]
800047e2:	93 1b       	st.w	r9[0x4],r11
800047e4:	74 2b       	ld.w	r11,r10[0x8]
800047e6:	93 2b       	st.w	r9[0x8],r11
800047e8:	74 3a       	ld.w	r10,r10[0xc]
800047ea:	93 3a       	st.w	r9[0xc],r10
800047ec:	fa c9 ff e0 	sub	r9,sp,-32
800047f0:	f0 ca ff e0 	sub	r10,r8,-32
800047f4:	74 0b       	ld.w	r11,r10[0x0]
800047f6:	93 0b       	st.w	r9[0x0],r11
800047f8:	74 1b       	ld.w	r11,r10[0x4]
800047fa:	93 1b       	st.w	r9[0x4],r11
800047fc:	74 2b       	ld.w	r11,r10[0x8]
800047fe:	93 2b       	st.w	r9[0x8],r11
80004800:	74 3a       	ld.w	r10,r10[0xc]
80004802:	93 3a       	st.w	r9[0xc],r10
80004804:	70 c9       	ld.w	r9,r8[0x30]
80004806:	50 c9       	stdsp	sp[0x30],r9
   memcpy_ram2ram((uint8_t*)&fs_g_nav,                    (uint8_t*)&fs_g_navext[u8_idnav],        sizeof(Fs_management));
80004808:	f8 c6 00 01 	sub	r6,r12,1
8000480c:	5c 56       	castu.b	r6
8000480e:	ec 04 10 34 	mul	r4,r6,52
80004812:	49 f9       	lddpc	r9,8000488c <fat_invert_nav+0xd4>
80004814:	12 04       	add	r4,r9
80004816:	33 45       	mov	r5,52
80004818:	0a 9a       	mov	r10,r5
8000481a:	08 9b       	mov	r11,r4
8000481c:	10 9c       	mov	r12,r8
8000481e:	f0 1f 00 1d 	mcall	80004890 <fat_invert_nav+0xd8>
   memcpy_ram2ram((uint8_t*)&fs_g_navext[u8_idnav],       Temp,                               sizeof(Fs_management));
80004822:	0a 9a       	mov	r10,r5
80004824:	1a 9b       	mov	r11,sp
80004826:	08 9c       	mov	r12,r4
80004828:	f0 1f 00 1a 	mcall	80004890 <fat_invert_nav+0xd8>

   memcpy_ram2ram(Temp,                              (uint8_t*)&fs_g_nav_entry,               sizeof(Fs_management_entry));
8000482c:	49 ac       	lddpc	r12,80004894 <fat_invert_nav+0xdc>
8000482e:	78 08       	ld.w	r8,r12[0x0]
80004830:	50 08       	stdsp	sp[0x0],r8
80004832:	78 18       	ld.w	r8,r12[0x4]
80004834:	50 18       	stdsp	sp[0x4],r8
80004836:	78 28       	ld.w	r8,r12[0x8]
80004838:	50 28       	stdsp	sp[0x8],r8
8000483a:	78 38       	ld.w	r8,r12[0xc]
8000483c:	50 38       	stdsp	sp[0xc],r8
   memcpy_ram2ram((uint8_t*)&fs_g_nav_entry,              (uint8_t*)&fs_g_navext_entry[u8_idnav],  sizeof(Fs_management_entry));
8000483e:	ec 04 15 04 	lsl	r4,r6,0x4
80004842:	49 68       	lddpc	r8,80004898 <fat_invert_nav+0xe0>
80004844:	10 04       	add	r4,r8
80004846:	31 05       	mov	r5,16
80004848:	0a 9a       	mov	r10,r5
8000484a:	08 9b       	mov	r11,r4
8000484c:	f0 1f 00 11 	mcall	80004890 <fat_invert_nav+0xd8>
   memcpy_ram2ram((uint8_t*)&fs_g_navext_entry[u8_idnav], Temp,                               sizeof(Fs_management_entry));
80004850:	0a 9a       	mov	r10,r5
80004852:	1a 9b       	mov	r11,sp
80004854:	08 9c       	mov	r12,r4
80004856:	f0 1f 00 0f 	mcall	80004890 <fat_invert_nav+0xd8>

   memcpy_ram2ram(Temp,                              (uint8_t*)&fs_g_nav_fast,                sizeof(Fs_management_fast));
8000485a:	49 14       	lddpc	r4,8000489c <fat_invert_nav+0xe4>
8000485c:	30 45       	mov	r5,4
8000485e:	0a 9a       	mov	r10,r5
80004860:	08 9b       	mov	r11,r4
80004862:	1a 9c       	mov	r12,sp
80004864:	f0 1f 00 0b 	mcall	80004890 <fat_invert_nav+0xd8>
   memcpy_ram2ram((uint8_t*)&fs_g_nav_fast,               (uint8_t*)&fs_g_navext_fast[u8_idnav],   sizeof(Fs_management_fast));
80004868:	48 e8       	lddpc	r8,800048a0 <fat_invert_nav+0xe8>
8000486a:	f0 06 00 26 	add	r6,r8,r6<<0x2
8000486e:	0a 9a       	mov	r10,r5
80004870:	0c 9b       	mov	r11,r6
80004872:	08 9c       	mov	r12,r4
80004874:	f0 1f 00 07 	mcall	80004890 <fat_invert_nav+0xd8>
   memcpy_ram2ram((uint8_t*)&fs_g_navext_fast[u8_idnav],  Temp,                               sizeof(Fs_management_fast));
80004878:	0a 9a       	mov	r10,r5
8000487a:	1a 9b       	mov	r11,sp
8000487c:	0c 9c       	mov	r12,r6
8000487e:	f0 1f 00 05 	mcall	80004890 <fat_invert_nav+0xd8>
}
80004882:	2f 3d       	sub	sp,-52
80004884:	d8 22       	popm	r4-r7,pc
80004886:	00 00       	add	r0,r0
80004888:	00 00       	add	r0,r0
8000488a:	19 b0       	ld.ub	r0,r12[0x3]
8000488c:	00 00       	add	r0,r0
8000488e:	1a 04       	add	r4,sp
80004890:	80 00       	ld.sh	r0,r0[0x0]
80004892:	af f6       	*unknown*
80004894:	00 00       	add	r0,r0
80004896:	17 70       	ld.ub	r0,--r11
80004898:	00 00       	add	r0,r0
8000489a:	19 e8       	ld.ub	r8,r12[0x6]
8000489c:	00 00       	add	r0,r0
8000489e:	19 fc       	ld.ub	r12,r12[0x7]
800048a0:	00 00       	add	r0,r0
800048a2:	19 f8       	ld.ub	r8,r12[0x7]

800048a4 <fat_cache_flush>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool  fat_cache_flush( void )
{
800048a4:	d4 01       	pushm	lr
   // If the cache is modified, then write the sector cache on the device
   if ( true == fs_g_sectorcache.u8_dirty )
800048a6:	49 08       	lddpc	r8,800048e4 <fat_cache_flush+0x40>
800048a8:	f1 39 00 08 	ld.ub	r9,r8[8]
800048ac:	30 18       	mov	r8,1
800048ae:	f0 09 18 00 	cp.b	r9,r8
800048b2:	c1 81       	brne	800048e2 <fat_cache_flush+0x3e>
   {
      fs_g_sectorcache.u8_dirty = false; // Always clear, although an error occur
800048b4:	48 c8       	lddpc	r8,800048e4 <fat_cache_flush+0x40>
800048b6:	30 09       	mov	r9,0
800048b8:	f1 69 00 08 	st.b	r8[8],r9
      if( mem_wr_protect( fs_g_sectorcache.u8_lun  ))
800048bc:	11 8c       	ld.ub	r12,r8[0x0]
800048be:	f0 1f 00 0b 	mcall	800048e8 <fat_cache_flush+0x44>
800048c2:	c0 50       	breq	800048cc <fat_cache_flush+0x28>
      {
         fs_g_status = FS_LUN_WP;
800048c4:	31 49       	mov	r9,20
800048c6:	48 a8       	lddpc	r8,800048ec <fat_cache_flush+0x48>
800048c8:	b0 89       	st.b	r8[0x0],r9
800048ca:	d8 0a       	popm	pc,r12=0
         return false;
      }
      if (CTRL_GOOD != ram_2_memory( fs_g_sectorcache.u8_lun , fs_g_sectorcache.u32_addr , fs_g_sector ))
800048cc:	48 68       	lddpc	r8,800048e4 <fat_cache_flush+0x40>
800048ce:	48 9a       	lddpc	r10,800048f0 <fat_cache_flush+0x4c>
800048d0:	70 1b       	ld.w	r11,r8[0x4]
800048d2:	11 8c       	ld.ub	r12,r8[0x0]
800048d4:	f0 1f 00 08 	mcall	800048f4 <fat_cache_flush+0x50>
800048d8:	c0 50       	breq	800048e2 <fat_cache_flush+0x3e>
      {
         fs_g_status = FS_ERR_HW;
800048da:	30 19       	mov	r9,1
800048dc:	48 48       	lddpc	r8,800048ec <fat_cache_flush+0x48>
800048de:	b0 89       	st.b	r8[0x0],r9
800048e0:	d8 0a       	popm	pc,r12=0
         return false;
800048e2:	da 0a       	popm	pc,r12=1
800048e4:	00 00       	add	r0,r0
800048e6:	1a 38       	cp.w	r8,sp
800048e8:	80 00       	ld.sh	r0,r0[0x0]
800048ea:	70 70       	ld.w	r0,r8[0x1c]
800048ec:	00 00       	add	r0,r0
800048ee:	1a 00       	add	r0,sp
800048f0:	00 00       	add	r0,r0
800048f2:	17 b0       	ld.ub	r0,r11[0x3]
800048f4:	80 00       	ld.sh	r0,r0[0x0]
800048f6:	70 a0       	ld.w	r0,r8[0x28]

800048f8 <fat_cache_clear>:

#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
//! This function clears the sector cache
//!
void  fat_cache_clear( void )
{
800048f8:	d4 01       	pushm	lr
   memset( fs_g_sector , 0 , FS_CACHE_SIZE );
800048fa:	e0 6a 02 00 	mov	r10,512
800048fe:	30 0b       	mov	r11,0
80004900:	48 2c       	lddpc	r12,80004908 <fat_cache_clear+0x10>
80004902:	f0 1f 00 03 	mcall	8000490c <fat_cache_clear+0x14>
}
80004906:	d8 02       	popm	pc
80004908:	00 00       	add	r0,r0
8000490a:	17 b0       	ld.ub	r0,r11[0x3]
8000490c:	80 00       	ld.sh	r0,r0[0x0]
8000490e:	b1 3e       	mul	lr,r8

80004910 <fat_cache_read_sector>:
//!   fs_g_nav.u8_lun      drive number to read
//!   fs_gu32_addrsector   address to read (unit sector)
//! @endverbatim
//!
bool  fat_cache_read_sector( bool b_load )
{
80004910:	eb cd 40 80 	pushm	r7,lr
80004914:	18 97       	mov	r7,r12
   // Check if the sector asked is the same in cache
   if( (fs_g_sectorcache.u8_lun     == fs_g_nav.u8_lun )
80004916:	49 78       	lddpc	r8,80004970 <fat_cache_read_sector+0x60>
80004918:	11 89       	ld.ub	r9,r8[0x0]
8000491a:	49 78       	lddpc	r8,80004974 <fat_cache_read_sector+0x64>
8000491c:	11 88       	ld.ub	r8,r8[0x0]
8000491e:	f0 09 18 00 	cp.b	r9,r8
80004922:	c0 91       	brne	80004934 <fat_cache_read_sector+0x24>
80004924:	49 38       	lddpc	r8,80004970 <fat_cache_read_sector+0x60>
80004926:	70 19       	ld.w	r9,r8[0x4]
80004928:	49 48       	lddpc	r8,80004978 <fat_cache_read_sector+0x68>
8000492a:	70 08       	ld.w	r8,r8[0x0]
8000492c:	10 39       	cp.w	r9,r8
8000492e:	c0 31       	brne	80004934 <fat_cache_read_sector+0x24>
80004930:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
   {
      return true;
   }

   // Write previous cache before fill cache with a new sector
   if( !fat_cache_flush())
80004934:	f0 1f 00 12 	mcall	8000497c <fat_cache_read_sector+0x6c>
80004938:	c1 90       	breq	8000496a <fat_cache_read_sector+0x5a>
      return false;

   // Delete informations about the caches
   fat_cache_reset();
8000493a:	f0 1f 00 12 	mcall	80004980 <fat_cache_read_sector+0x70>

   // Init sector cache
   fs_g_sectorcache.u32_addr = fs_gu32_addrsector;
8000493e:	48 f8       	lddpc	r8,80004978 <fat_cache_read_sector+0x68>
80004940:	70 0b       	ld.w	r11,r8[0x0]
80004942:	48 c8       	lddpc	r8,80004970 <fat_cache_read_sector+0x60>
80004944:	91 1b       	st.w	r8[0x4],r11
   if( b_load )
80004946:	58 07       	cp.w	r7,0
80004948:	c0 c0       	breq	80004960 <fat_cache_read_sector+0x50>
   {
      // Load the sector from memory
      if( CTRL_GOOD != memory_2_ram( fs_g_nav.u8_lun  , fs_g_sectorcache.u32_addr, fs_g_sector))
8000494a:	48 fa       	lddpc	r10,80004984 <fat_cache_read_sector+0x74>
8000494c:	48 a8       	lddpc	r8,80004974 <fat_cache_read_sector+0x64>
8000494e:	11 8c       	ld.ub	r12,r8[0x0]
80004950:	f0 1f 00 0e 	mcall	80004988 <fat_cache_read_sector+0x78>
80004954:	c0 60       	breq	80004960 <fat_cache_read_sector+0x50>
      {
         fs_g_status = FS_ERR_HW;
80004956:	30 19       	mov	r9,1
80004958:	48 d8       	lddpc	r8,8000498c <fat_cache_read_sector+0x7c>
8000495a:	b0 89       	st.b	r8[0x0],r9
8000495c:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
         return false;
      }
   }
   // Valid sector cache
   fs_g_sectorcache.u8_lun = fs_g_nav.u8_lun;
80004960:	48 58       	lddpc	r8,80004974 <fat_cache_read_sector+0x64>
80004962:	11 89       	ld.ub	r9,r8[0x0]
80004964:	48 38       	lddpc	r8,80004970 <fat_cache_read_sector+0x60>
80004966:	b0 89       	st.b	r8[0x0],r9
80004968:	30 1c       	mov	r12,1
   return true;
}
8000496a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000496e:	00 00       	add	r0,r0
80004970:	00 00       	add	r0,r0
80004972:	1a 38       	cp.w	r8,sp
80004974:	00 00       	add	r0,r0
80004976:	19 b0       	ld.ub	r0,r12[0x3]
80004978:	00 00       	add	r0,r0
8000497a:	17 6c       	ld.uh	r12,--r11
8000497c:	80 00       	ld.sh	r0,r0[0x0]
8000497e:	48 a4       	lddpc	r4,800049a4 <fat_cluster_readnext+0x14>
80004980:	80 00       	ld.sh	r0,r0[0x0]
80004982:	46 c8       	lddsp	r8,sp[0x1b0]
80004984:	00 00       	add	r0,r0
80004986:	17 b0       	ld.ub	r0,r11[0x3]
80004988:	80 00       	ld.sh	r0,r0[0x0]
8000498a:	70 84       	ld.w	r4,r8[0x20]
8000498c:	00 00       	add	r0,r0
8000498e:	1a 00       	add	r0,sp

80004990 <fat_cluster_readnext>:
//!   fs_g_u16_pos_fat        read cluster position in FAT
//!   fs_g_cluster.u32_val    value of cluster read
//! @endverbatim
//!
bool  fat_cluster_readnext( void )
{
80004990:	d4 01       	pushm	lr
   // Compute the next cluster position in FAT
   if ( Is_fat32 )
80004992:	49 f8       	lddpc	r8,80004a0c <fat_cluster_readnext+0x7c>
80004994:	11 89       	ld.ub	r9,r8[0x0]
80004996:	30 38       	mov	r8,3
80004998:	f0 09 18 00 	cp.b	r9,r8
8000499c:	c0 61       	brne	800049a8 <fat_cluster_readnext+0x18>
   {
      fs_g_u16_pos_fat += 4;
8000499e:	49 d8       	lddpc	r8,80004a10 <fat_cluster_readnext+0x80>
800049a0:	90 09       	ld.sh	r9,r8[0x0]
800049a2:	2f c9       	sub	r9,-4
800049a4:	b0 09       	st.h	r8[0x0],r9
800049a6:	c0 58       	rjmp	800049b0 <fat_cluster_readnext+0x20>
   }else{
      // Is_fat16
      fs_g_u16_pos_fat += 2;
800049a8:	49 a8       	lddpc	r8,80004a10 <fat_cluster_readnext+0x80>
800049aa:	90 09       	ld.sh	r9,r8[0x0]
800049ac:	2f e9       	sub	r9,-2
800049ae:	b0 09       	st.h	r8[0x0],r9
   }

   // Check if next cluster is in internal cache
   if( FS_CACHE_SIZE == fs_g_u16_pos_fat )
800049b0:	49 88       	lddpc	r8,80004a10 <fat_cluster_readnext+0x80>
800049b2:	90 09       	ld.sh	r9,r8[0x0]
800049b4:	e0 68 02 00 	mov	r8,512
800049b8:	f0 09 19 00 	cp.h	r9,r8
800049bc:	c0 c1       	brne	800049d4 <fat_cluster_readnext+0x44>
   {
      // Update cache
      fs_g_u16_pos_fat = 0;
800049be:	30 09       	mov	r9,0
800049c0:	49 48       	lddpc	r8,80004a10 <fat_cluster_readnext+0x80>
800049c2:	b0 09       	st.h	r8[0x0],r9
      fs_gu32_addrsector++;
800049c4:	49 48       	lddpc	r8,80004a14 <fat_cluster_readnext+0x84>
800049c6:	70 09       	ld.w	r9,r8[0x0]
800049c8:	2f f9       	sub	r9,-1
800049ca:	91 09       	st.w	r8[0x0],r9
      if( !fat_cache_read_sector( true ))
800049cc:	30 1c       	mov	r12,1
800049ce:	f0 1f 00 13 	mcall	80004a18 <fat_cluster_readnext+0x88>
800049d2:	c1 b0       	breq	80004a08 <fat_cluster_readnext+0x78>
         return false;
   }

   //**** Read the cluster value
   LSB0( fs_g_cluster.u32_val ) = fs_g_sector[fs_g_u16_pos_fat+0];  // FAT 16,32
800049d4:	49 28       	lddpc	r8,80004a1c <fat_cluster_readnext+0x8c>
800049d6:	2f c8       	sub	r8,-4
800049d8:	48 e9       	lddpc	r9,80004a10 <fat_cluster_readnext+0x80>
800049da:	92 89       	ld.uh	r9,r9[0x0]
800049dc:	49 1a       	lddpc	r10,80004a20 <fat_cluster_readnext+0x90>
800049de:	f4 09 07 0b 	ld.ub	r11,r10[r9]
800049e2:	b0 bb       	st.b	r8[0x3],r11
   LSB1( fs_g_cluster.u32_val ) = fs_g_sector[fs_g_u16_pos_fat+1];  // FAT 16,32
800049e4:	12 0a       	add	r10,r9
800049e6:	15 9a       	ld.ub	r10,r10[0x1]
800049e8:	b0 aa       	st.b	r8[0x2],r10

   if ( Is_fat32 )
800049ea:	48 9a       	lddpc	r10,80004a0c <fat_cluster_readnext+0x7c>
800049ec:	15 8b       	ld.ub	r11,r10[0x0]
800049ee:	30 3a       	mov	r10,3
800049f0:	f4 0b 18 00 	cp.b	r11,r10
800049f4:	c0 20       	breq	800049f8 <fat_cluster_readnext+0x68>
800049f6:	da 0a       	popm	pc,r12=1
   {  // FAT 32
      LSB2( fs_g_cluster.u32_val ) = fs_g_sector[fs_g_u16_pos_fat+2];
800049f8:	48 aa       	lddpc	r10,80004a20 <fat_cluster_readnext+0x90>
800049fa:	f4 09 00 09 	add	r9,r10,r9
800049fe:	13 aa       	ld.ub	r10,r9[0x2]
80004a00:	b0 9a       	st.b	r8[0x1],r10
      LSB3( fs_g_cluster.u32_val ) = fs_g_sector[fs_g_u16_pos_fat+3];
80004a02:	13 b9       	ld.ub	r9,r9[0x3]
80004a04:	b0 89       	st.b	r8[0x0],r9
80004a06:	30 1c       	mov	r12,1
   }
   return true;
}
80004a08:	d8 02       	popm	pc
80004a0a:	00 00       	add	r0,r0
80004a0c:	00 00       	add	r0,r0
80004a0e:	19 fc       	ld.ub	r12,r12[0x7]
80004a10:	00 00       	add	r0,r0
80004a12:	17 80       	ld.ub	r0,r11[0x0]
80004a14:	00 00       	add	r0,r0
80004a16:	17 6c       	ld.uh	r12,--r11
80004a18:	80 00       	ld.sh	r0,r0[0x0]
80004a1a:	49 10       	lddpc	r0,80004a5c <fat_cluster_val+0x38>
80004a1c:	00 00       	add	r0,r0
80004a1e:	1a 50       	eor	r0,sp
80004a20:	00 00       	add	r0,r0
80004a22:	17 b0       	ld.ub	r0,r11[0x3]

80004a24 <fat_cluster_val>:
//!   fs_g_u16_pos_fat        position in FAT of the cluster to read or write
//!                           value init in case of the fat_cluster_readnext() routine is used after
//! @endverbatim
//!
bool  fat_cluster_val( bool b_mode )
{
80004a24:	d4 31       	pushm	r0-r7,lr
80004a26:	18 95       	mov	r5,r12
   _MEM_TYPE_FAST_ uint32_t   u32_offset_fat =0;
   _MEM_TYPE_FAST_ uint8_t    u8_data1, u8_data2,u8_data3,u8_data4;
   _MEM_TYPE_FAST_ PTR_CACHE u8_ptr_cluster;

   //**** Compute the cluster position in FAT (sector address & position in sector)
   if ( Is_fat32 )
80004a28:	fe f8 02 18 	ld.w	r8,pc[536]
80004a2c:	11 88       	ld.ub	r8,r8[0x0]
80004a2e:	30 39       	mov	r9,3
80004a30:	f2 08 18 00 	cp.b	r8,r9
80004a34:	c0 d1       	brne	80004a4e <fat_cluster_val+0x2a>
   {
      // FAT 32
      // Optimization of -> u32_offset_fat = fs_g_cluster.pos * 4 / FS_CACHE_SIZE;
      // Optimization of -> u32_offset_fat = fs_g_cluster.pos / 128
      u32_offset_fat = fs_g_cluster.u32_pos >> (8-1);
80004a36:	fe fa 02 0e 	ld.w	r10,pc[526]
80004a3a:	74 09       	ld.w	r9,r10[0x0]
80004a3c:	a7 99       	lsr	r9,0x7

      // Optimization of -> fs_g_u16_pos_fat = (fs_g_cluster.u32_pos * 4) % FS_CACHE_SIZE;
      // Optimization of -> fs_g_u16_pos_fat = (fs_g_cluster.u32_pos % 128) * 4
      fs_g_u16_pos_fat = ((uint16_t)(LSB0(fs_g_cluster.u32_pos) & 0x7F))<< 2;
80004a3e:	15 bb       	ld.ub	r11,r10[0x3]
80004a40:	f7 db c0 07 	bfextu	r11,r11,0x0,0x7
80004a44:	a3 6b       	lsl	r11,0x2
80004a46:	fe fa 02 02 	ld.w	r10,pc[514]
80004a4a:	b4 0b       	st.h	r10[0x0],r11
80004a4c:	c2 08       	rjmp	80004a8c <fat_cluster_val+0x68>
   }
   else if ( Is_fat16 )
80004a4e:	30 29       	mov	r9,2
80004a50:	f2 08 18 00 	cp.b	r8,r9
80004a54:	c0 81       	brne	80004a64 <fat_cluster_val+0x40>
   {
      // FAT 16
      // Optimization of -> u32_offset_fat = fs_g_cluster.u32_pos * 2 / FS_CACHE_SIZE = fs_g_cluster.u32_pos / 256;
      u32_offset_fat = LSB1(fs_g_cluster.u32_pos);
80004a56:	4f ca       	lddpc	r10,80004c44 <fat_cluster_val+0x220>
80004a58:	15 a9       	ld.ub	r9,r10[0x2]
      // Optimization of -> fs_g_u16_pos_fat = (fs_g_cluster.u32_pos * 2) % FS_CACHE_SIZE;
      // Optimization of -> fs_g_u16_pos_fat = (fs_g_cluster.u32_pos % 256) * 2
      fs_g_u16_pos_fat = ((uint16_t)LSB0(fs_g_cluster.u32_pos)) <<1;
80004a5a:	15 bb       	ld.ub	r11,r10[0x3]
80004a5c:	a1 7b       	lsl	r11,0x1
80004a5e:	4f ba       	lddpc	r10,80004c48 <fat_cluster_val+0x224>
80004a60:	b4 0b       	st.h	r10[0x0],r11
80004a62:	c1 58       	rjmp	80004a8c <fat_cluster_val+0x68>
   }
   else if ( Is_fat12 )
80004a64:	30 19       	mov	r9,1
80004a66:	f2 08 18 00 	cp.b	r8,r9
80004a6a:	c0 30       	breq	80004a70 <fat_cluster_val+0x4c>
80004a6c:	30 09       	mov	r9,0
80004a6e:	c0 f8       	rjmp	80004a8c <fat_cluster_val+0x68>
   {
      // FAT 12
      // Optimization of -> fs_g_u16_pos_fat = fs_g_cluster.u32_pos + (fs_g_cluster.u32_pos/ 2)
      fs_g_u16_pos_fat = (uint16_t)fs_g_cluster.u32_pos + ((uint16_t)fs_g_cluster.u32_pos >>1);
80004a70:	4f 59       	lddpc	r9,80004c44 <fat_cluster_val+0x220>
80004a72:	72 09       	ld.w	r9,r9[0x0]
80004a74:	4f 5a       	lddpc	r10,80004c48 <fat_cluster_val+0x224>
80004a76:	f7 d9 c0 2f 	bfextu	r11,r9,0x1,0xf
80004a7a:	12 0b       	add	r11,r9
80004a7c:	b4 0b       	st.h	r10[0x0],r11
      // Optimization of -> u32_offset_fat = fs_g_cluster.u32_pos / FS_CACHE_SIZE
      u32_offset_fat = MSB(fs_g_u16_pos_fat) >> 1;
80004a7e:	f7 db c1 08 	bfextu	r11,r11,0x8,0x8
80004a82:	f6 09 16 01 	lsr	r9,r11,0x1
      // Optimization of -> fs_g_u16_pos_fat = fs_g_u16_pos_fat % FS_CACHE_SIZE
      MSB( fs_g_u16_pos_fat ) &= 0x01;
80004a86:	f7 db c0 01 	bfextu	r11,r11,0x0,0x1
80004a8a:	b4 8b       	st.b	r10[0x0],r11
   }

#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
   if (b_mode)
80004a8c:	58 05       	cp.w	r5,0
80004a8e:	c2 20       	breq	80004ad2 <fat_cluster_val+0xae>
   {
      // Update information about FAT modification
      if( fs_g_u32_first_mod_fat > u32_offset_fat )
80004a90:	4e fa       	lddpc	r10,80004c4c <fat_cluster_val+0x228>
80004a92:	74 0a       	ld.w	r10,r10[0x0]
80004a94:	14 39       	cp.w	r9,r10
80004a96:	c0 32       	brcc	80004a9c <fat_cluster_val+0x78>
      {
         fs_g_u32_first_mod_fat = u32_offset_fat;
80004a98:	4e da       	lddpc	r10,80004c4c <fat_cluster_val+0x228>
80004a9a:	95 09       	st.w	r10[0x0],r9
      }
      if( fs_g_u32_last_mod_fat < u32_offset_fat )
80004a9c:	4e da       	lddpc	r10,80004c50 <fat_cluster_val+0x22c>
80004a9e:	74 0a       	ld.w	r10,r10[0x0]
80004aa0:	14 39       	cp.w	r9,r10
80004aa2:	e0 88 00 04 	brls	80004aaa <fat_cluster_val+0x86>
      {
         fs_g_u32_last_mod_fat = u32_offset_fat;
80004aa6:	4e ba       	lddpc	r10,80004c50 <fat_cluster_val+0x22c>
80004aa8:	95 09       	st.w	r10[0x0],r9
      }
      if ( Is_fat12 )
80004aaa:	30 1a       	mov	r10,1
80004aac:	f4 08 18 00 	cp.b	r8,r10
80004ab0:	c1 11       	brne	80004ad2 <fat_cluster_val+0xae>
      {  // A cluster may be stored on two sectors
         if( fs_g_u16_pos_fat == (FS_CACHE_SIZE-1) )
80004ab2:	4e 68       	lddpc	r8,80004c48 <fat_cluster_val+0x224>
80004ab4:	90 0a       	ld.sh	r10,r8[0x0]
80004ab6:	e0 68 01 ff 	mov	r8,511
80004aba:	f0 0a 19 00 	cp.h	r10,r8
80004abe:	c0 a1       	brne	80004ad2 <fat_cluster_val+0xae>
         {  // Count the next FAT sector
            if( fs_g_u32_last_mod_fat < (u32_offset_fat+1) )
80004ac0:	f2 c8 ff ff 	sub	r8,r9,-1
80004ac4:	4e 3a       	lddpc	r10,80004c50 <fat_cluster_val+0x22c>
80004ac6:	74 0a       	ld.w	r10,r10[0x0]
80004ac8:	14 38       	cp.w	r8,r10
80004aca:	e0 88 00 04 	brls	80004ad2 <fat_cluster_val+0xae>
            {
               fs_g_u32_last_mod_fat = (u32_offset_fat+1);
80004ace:	4e 1a       	lddpc	r10,80004c50 <fat_cluster_val+0x22c>
80004ad0:	95 08       	st.w	r10[0x0],r8
      }
   }
#endif  // FS_LEVEL_FEATURES

   //**** Read cluster sector in FAT
   fs_gu32_addrsector = fs_g_nav.u32_ptr_fat + u32_offset_fat;   // Computed logical sector address
80004ad2:	4e 18       	lddpc	r8,80004c54 <fat_cluster_val+0x230>
80004ad4:	70 48       	ld.w	r8,r8[0x10]
80004ad6:	10 09       	add	r9,r8
80004ad8:	4e 08       	lddpc	r8,80004c58 <fat_cluster_val+0x234>
80004ada:	91 09       	st.w	r8[0x0],r9
   if( !fat_cache_read_sector( true ))
80004adc:	30 1c       	mov	r12,1
80004ade:	f0 1f 00 60 	mcall	80004c5c <fat_cluster_val+0x238>
80004ae2:	e0 80 00 ad 	breq	80004c3c <fat_cluster_val+0x218>
      return false;

   // Read cluster information
   u8_ptr_cluster = &fs_g_sector[fs_g_u16_pos_fat];
80004ae6:	4d 98       	lddpc	r8,80004c48 <fat_cluster_val+0x224>
80004ae8:	90 08       	ld.sh	r8,r8[0x0]
80004aea:	ed d8 c0 10 	bfextu	r6,r8,0x0,0x10
80004aee:	4d d9       	lddpc	r9,80004c60 <fat_cluster_val+0x23c>
80004af0:	12 06       	add	r6,r9
   u8_data1 = u8_ptr_cluster[0];
80004af2:	0c 97       	mov	r7,r6
80004af4:	0f 32       	ld.ub	r2,r7++
   // Remark: if (fs_g_u16_pos_fat+1)=512 then it isn't a mistake, because this value will be erase in next lines
   u8_data2 = u8_ptr_cluster[1];
80004af6:	0f 8b       	ld.ub	r11,r7[0x0]
   u8_data3 = u8_ptr_cluster[2];
80004af8:	ec c4 ff fe 	sub	r4,r6,-2
80004afc:	09 81       	ld.ub	r1,r4[0x0]
   u8_data4 = u8_ptr_cluster[3];
80004afe:	ec c3 ff fd 	sub	r3,r6,-3
80004b02:	07 80       	ld.ub	r0,r3[0x0]

   if ( Is_fat12 )
80004b04:	4c f9       	lddpc	r9,80004c40 <fat_cluster_val+0x21c>
80004b06:	13 8a       	ld.ub	r10,r9[0x0]
80004b08:	30 19       	mov	r9,1
80004b0a:	f2 0a 18 00 	cp.b	r10,r9
80004b0e:	c1 11       	brne	80004b30 <fat_cluster_val+0x10c>
   {   // A cluster may be stored on two sectors
      if(  fs_g_u16_pos_fat == (FS_CACHE_SIZE-1) )
80004b10:	e0 69 01 ff 	mov	r9,511
80004b14:	f2 08 19 00 	cp.h	r8,r9
80004b18:	c0 c1       	brne	80004b30 <fat_cluster_val+0x10c>
      {  // Go to next sector
         fs_gu32_addrsector++;
80004b1a:	4d 08       	lddpc	r8,80004c58 <fat_cluster_val+0x234>
80004b1c:	70 09       	ld.w	r9,r8[0x0]
80004b1e:	2f f9       	sub	r9,-1
80004b20:	91 09       	st.w	r8[0x0],r9
         if( !fat_cache_read_sector( true ))
80004b22:	30 1c       	mov	r12,1
80004b24:	f0 1f 00 4e 	mcall	80004c5c <fat_cluster_val+0x238>
80004b28:	e0 80 00 8a 	breq	80004c3c <fat_cluster_val+0x218>
           return false;
         u8_data2 = fs_g_sector[0];
80004b2c:	4c d8       	lddpc	r8,80004c60 <fat_cluster_val+0x23c>
80004b2e:	11 8b       	ld.ub	r11,r8[0x0]
      }
   }

   if (false == b_mode)
80004b30:	58 05       	cp.w	r5,0
80004b32:	c3 11       	brne	80004b94 <fat_cluster_val+0x170>
   {
      //**** Read the cluster value
      LSB0( fs_g_cluster.u32_val ) = u8_data1;  // FAT 12,16,32
80004b34:	4c 48       	lddpc	r8,80004c44 <fat_cluster_val+0x220>
80004b36:	f0 c9 ff fc 	sub	r9,r8,-4
80004b3a:	f0 cc ff f9 	sub	r12,r8,-7
80004b3e:	b8 82       	st.b	r12[0x0],r2
      LSB1( fs_g_cluster.u32_val ) = u8_data2;  // FAT 12,16,32
80004b40:	2f a8       	sub	r8,-6
80004b42:	b0 8b       	st.b	r8[0x0],r11

      if ( Is_fat32 )
80004b44:	4b fa       	lddpc	r10,80004c40 <fat_cluster_val+0x21c>
80004b46:	15 8a       	ld.ub	r10,r10[0x0]
80004b48:	30 3b       	mov	r11,3
80004b4a:	f6 0a 18 00 	cp.b	r10,r11
80004b4e:	c0 61       	brne	80004b5a <fat_cluster_val+0x136>
      {  // FAT 32
         LSB2( fs_g_cluster.u32_val ) = u8_data3;
80004b50:	b2 91       	st.b	r9[0x1],r1
         LSB3( fs_g_cluster.u32_val ) = u8_data4 & 0x0F; // The high 4 bits are reserved
80004b52:	e1 d0 c0 04 	bfextu	r0,r0,0x0,0x4
80004b56:	b2 80       	st.b	r9[0x0],r0
80004b58:	da 3a       	popm	r0-r7,pc,r12=1
      }
      else
      {  // FAT 12 & 16 don't use the high bytes
         LSB2( fs_g_cluster.u32_val ) = 0;
80004b5a:	30 0b       	mov	r11,0
80004b5c:	b2 9b       	st.b	r9[0x1],r11
         LSB3( fs_g_cluster.u32_val ) = 0;
80004b5e:	b2 8b       	st.b	r9[0x0],r11

         // FAT 12 translate 16bits value to 12bits
         if ( Is_fat12 )
80004b60:	30 19       	mov	r9,1
80004b62:	f2 0a 18 00 	cp.b	r10,r9
80004b66:	c0 20       	breq	80004b6a <fat_cluster_val+0x146>
80004b68:	da 3a       	popm	r0-r7,pc,r12=1
         {
            if ( 0x01 & LSB0(fs_g_cluster.u32_pos) )
80004b6a:	4b 79       	lddpc	r9,80004c44 <fat_cluster_val+0x220>
80004b6c:	13 b9       	ld.ub	r9,r9[0x3]
80004b6e:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80004b72:	c0 c0       	breq	80004b8a <fat_cluster_val+0x166>
            {  // Read cluster is ODD
               LSB0( fs_g_cluster.u32_val ) = (LSB1( fs_g_cluster.u32_val ) <<4 ) + (LSB0( fs_g_cluster.u32_val ) >>4 );
80004b74:	19 8b       	ld.ub	r11,r12[0x0]
80004b76:	a5 8b       	lsr	r11,0x4
80004b78:	11 89       	ld.ub	r9,r8[0x0]
80004b7a:	f2 0a 15 04 	lsl	r10,r9,0x4
80004b7e:	f6 0a 00 0a 	add	r10,r11,r10
80004b82:	b8 8a       	st.b	r12[0x0],r10
               LSB1( fs_g_cluster.u32_val ) =  LSB1( fs_g_cluster.u32_val ) >>4 ;
80004b84:	a5 89       	lsr	r9,0x4
80004b86:	b0 89       	st.b	r8[0x0],r9
80004b88:	da 3a       	popm	r0-r7,pc,r12=1
            }
            else
            {  // Read cluster is EVEN
               LSB1( fs_g_cluster.u32_val ) &= 0x0F;
80004b8a:	11 89       	ld.ub	r9,r8[0x0]
80004b8c:	f3 d9 c0 04 	bfextu	r9,r9,0x0,0x4
80004b90:	b0 89       	st.b	r8[0x0],r9
80004b92:	da 3a       	popm	r0-r7,pc,r12=1
         }
      }
   } else {
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
      //**** Write the cluster value
      if ( Is_fat12 )
80004b94:	4a b8       	lddpc	r8,80004c40 <fat_cluster_val+0x21c>
80004b96:	11 88       	ld.ub	r8,r8[0x0]
80004b98:	30 19       	mov	r9,1
80004b9a:	f2 08 18 00 	cp.b	r8,r9
80004b9e:	c3 a1       	brne	80004c12 <fat_cluster_val+0x1ee>
      {
         // FAT 12, translate cluster value
         if ( 0x01 & LSB0(fs_g_cluster.u32_pos) )
80004ba0:	4a 98       	lddpc	r8,80004c44 <fat_cluster_val+0x220>
80004ba2:	11 b8       	ld.ub	r8,r8[0x3]
80004ba4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004ba8:	c1 10       	breq	80004bca <fat_cluster_val+0x1a6>
         {  // Cluster writing is ODD
            u8_data1 = (u8_data1 & 0x0F) + (LSB0( fs_g_cluster.u32_val )<<4);
80004baa:	eb d2 c0 04 	bfextu	r5,r2,0x0,0x4
80004bae:	4a 68       	lddpc	r8,80004c44 <fat_cluster_val+0x220>
80004bb0:	2f c8       	sub	r8,-4
80004bb2:	11 b9       	ld.ub	r9,r8[0x3]
80004bb4:	f2 0a 15 04 	lsl	r10,r9,0x4
80004bb8:	14 05       	add	r5,r10
80004bba:	5c 55       	castu.b	r5
            u8_data2 = (LSB1( fs_g_cluster.u32_val )<<4) + (LSB0( fs_g_cluster.u32_val )>>4) ;
80004bbc:	a5 89       	lsr	r9,0x4
80004bbe:	11 a8       	ld.ub	r8,r8[0x2]
80004bc0:	a5 68       	lsl	r8,0x4
80004bc2:	f2 08 00 0a 	add	r10,r9,r8
80004bc6:	5c 5a       	castu.b	r10
80004bc8:	c0 c8       	rjmp	80004be0 <fat_cluster_val+0x1bc>
         } else {
            // Cluster writing is EVEN
            u8_data1 = LSB0( fs_g_cluster.u32_val );
80004bca:	49 f8       	lddpc	r8,80004c44 <fat_cluster_val+0x220>
80004bcc:	2f c8       	sub	r8,-4
80004bce:	11 b5       	ld.ub	r5,r8[0x3]
            u8_data2 = (u8_data2 & 0xF0) + (LSB1( fs_g_cluster.u32_val ) & 0x0F) ;
80004bd0:	16 9a       	mov	r10,r11
80004bd2:	e2 1a 00 f0 	andl	r10,0xf0,COH
80004bd6:	11 a8       	ld.ub	r8,r8[0x2]
80004bd8:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80004bdc:	10 0a       	add	r10,r8
80004bde:	5c 5a       	castu.b	r10
         }

         // A cluster may be stored on two sectors
         if( fs_g_u16_pos_fat == (FS_CACHE_SIZE-1) )
80004be0:	49 a8       	lddpc	r8,80004c48 <fat_cluster_val+0x224>
80004be2:	90 09       	ld.sh	r9,r8[0x0]
80004be4:	e0 68 01 ff 	mov	r8,511
80004be8:	f0 09 19 00 	cp.h	r9,r8
80004bec:	c2 31       	brne	80004c32 <fat_cluster_val+0x20e>
         {
            fs_g_sector[0] = u8_data2;
80004bee:	49 d8       	lddpc	r8,80004c60 <fat_cluster_val+0x23c>
80004bf0:	b0 8a       	st.b	r8[0x0],r10
            fat_cache_mark_sector_as_dirty();
80004bf2:	f0 1f 00 1d 	mcall	80004c64 <fat_cluster_val+0x240>
            // Go to previous sector
            fs_gu32_addrsector--;
80004bf6:	49 98       	lddpc	r8,80004c58 <fat_cluster_val+0x234>
80004bf8:	70 09       	ld.w	r9,r8[0x0]
80004bfa:	20 19       	sub	r9,1
80004bfc:	91 09       	st.w	r8[0x0],r9
            if( !fat_cache_read_sector( true ))
80004bfe:	30 1c       	mov	r12,1
80004c00:	f0 1f 00 17 	mcall	80004c5c <fat_cluster_val+0x238>
80004c04:	c1 c0       	breq	80004c3c <fat_cluster_val+0x218>
              return false;
            // Modify the previous sector
            fs_g_sector[ FS_CACHE_SIZE-1 ] = u8_data1;
80004c06:	49 78       	lddpc	r8,80004c60 <fat_cluster_val+0x23c>
80004c08:	f1 65 01 ff 	st.b	r8[511],r5
            fat_cache_mark_sector_as_dirty();
80004c0c:	f0 1f 00 16 	mcall	80004c64 <fat_cluster_val+0x240>
80004c10:	da 3a       	popm	r0-r7,pc,r12=1
         }
      }
      else
      {
         // FAT 16 & 32
         u8_data1 = LSB0( fs_g_cluster.u32_val );
80004c12:	48 d9       	lddpc	r9,80004c44 <fat_cluster_val+0x220>
80004c14:	2f c9       	sub	r9,-4
80004c16:	13 b5       	ld.ub	r5,r9[0x3]
         u8_data2 = LSB1( fs_g_cluster.u32_val );
80004c18:	13 aa       	ld.ub	r10,r9[0x2]
         if ( Is_fat32 )
80004c1a:	30 3b       	mov	r11,3
80004c1c:	f6 08 18 00 	cp.b	r8,r11
80004c20:	c0 91       	brne	80004c32 <fat_cluster_val+0x20e>
         {  // FAT 32
            u8_ptr_cluster[2] = LSB2( fs_g_cluster.u32_val );
80004c22:	13 98       	ld.ub	r8,r9[0x1]
80004c24:	a8 88       	st.b	r4[0x0],r8
            u8_ptr_cluster[3] = LSB3( fs_g_cluster.u32_val ) + (u8_data4 & 0xF0); // The high 4 bits are reserved
80004c26:	e0 10 ff f0 	andl	r0,0xfff0
80004c2a:	13 88       	ld.ub	r8,r9[0x0]
80004c2c:	f0 00 00 00 	add	r0,r8,r0
80004c30:	a6 80       	st.b	r3[0x0],r0
         }
      }
      // Here for FAT 32, 16 & 12 (only if the cluster values are in the same sector)
      u8_ptr_cluster[0] = u8_data1;
80004c32:	ac 85       	st.b	r6[0x0],r5
      u8_ptr_cluster[1] = u8_data2;
80004c34:	ae 8a       	st.b	r7[0x0],r10
      fat_cache_mark_sector_as_dirty();
80004c36:	f0 1f 00 0c 	mcall	80004c64 <fat_cluster_val+0x240>
80004c3a:	da 3a       	popm	r0-r7,pc,r12=1
80004c3c:	d8 3a       	popm	r0-r7,pc,r12=0
80004c3e:	00 00       	add	r0,r0
80004c40:	00 00       	add	r0,r0
80004c42:	19 fc       	ld.ub	r12,r12[0x7]
80004c44:	00 00       	add	r0,r0
80004c46:	1a 50       	eor	r0,sp
80004c48:	00 00       	add	r0,r0
80004c4a:	17 80       	ld.ub	r0,r11[0x0]
80004c4c:	00 00       	add	r0,r0
80004c4e:	19 e4       	ld.ub	r4,r12[0x6]
80004c50:	00 00       	add	r0,r0
80004c52:	17 ac       	ld.ub	r12,r11[0x2]
80004c54:	00 00       	add	r0,r0
80004c56:	19 b0       	ld.ub	r0,r12[0x3]
80004c58:	00 00       	add	r0,r0
80004c5a:	17 6c       	ld.uh	r12,--r11
80004c5c:	80 00       	ld.sh	r0,r0[0x0]
80004c5e:	49 10       	lddpc	r0,80004ca0 <fat_cluster_list+0x38>
80004c60:	00 00       	add	r0,r0
80004c62:	17 b0       	ld.ub	r0,r11[0x3]
80004c64:	80 00       	ld.sh	r0,r0[0x0]
80004c66:	46 e0       	lddsp	r0,sp[0x1b8]

80004c68 <fat_cluster_list>:
//!   fs_g_seg.u32_addr          The memory segment address corresponding at the beginning of cluster list (only for action FS_CLUST_ACT_SEG & FS_CLUST_ACT_ONE)
//!   fs_g_seg.u32_size_or_pos   The memory segment size corresponding at cluster list read or cleared (unit 512B)
//! @endverbatim
//!
bool  fat_cluster_list( uint8_t opt_action, bool b_for_file )
{
80004c68:	d4 31       	pushm	r0-r7,lr
80004c6a:	20 2d       	sub	sp,8
80004c6c:	18 93       	mov	r3,r12
80004c6e:	16 97       	mov	r7,r11
   _MEM_TYPE_FAST_ uint32_t u32_tmp;
   _MEM_TYPE_FAST_ uint8_t u8_cluster_status;

   fs_g_status = FS_ERR_FS;      // By default system error
80004c70:	30 89       	mov	r9,8
80004c72:	fe f8 02 8e 	ld.w	r8,pc[654]
80004c76:	b0 89       	st.b	r8[0x0],r9

   if(  Is_fat32
   &&  (FS_CLUST_ACT_CLR == opt_action) )
80004c78:	30 38       	mov	r8,3
80004c7a:	f0 0c 18 00 	cp.b	r12,r8
80004c7e:	5f 0a       	sreq	r10
80004c80:	50 0a       	stdsp	sp[0x0],r10
   _MEM_TYPE_FAST_ uint32_t u32_tmp;
   _MEM_TYPE_FAST_ uint8_t u8_cluster_status;

   fs_g_status = FS_ERR_FS;      // By default system error

   if(  Is_fat32
80004c82:	fe f9 02 82 	ld.w	r9,pc[642]
80004c86:	13 89       	ld.ub	r9,r9[0x0]
80004c88:	f0 09 18 00 	cp.b	r9,r8
80004c8c:	5f 08       	sreq	r8
80004c8e:	f5 e8 00 08 	and	r8,r10,r8
80004c92:	c0 60       	breq	80004c9e <fat_cluster_list+0x36>
   &&  (FS_CLUST_ACT_CLR == opt_action) )
   {
#if (FSFEATURE_WRITE_COMPLET == (FS_LEVEL_FEATURES & FSFEATURE_WRITE_COMPLET) )
      // Clear free space information storage in FAT32
      if( !fat_write_fat32_FSInfo( 0xFFFFFFFF ))
80004c94:	3f fc       	mov	r12,-1
80004c96:	f0 1f 00 9d 	mcall	80004f08 <fat_cluster_list+0x2a0>
80004c9a:	e0 80 01 2f 	breq	80004ef8 <fat_cluster_list+0x290>
#else
      return false;
#endif
   }

   if ( 0 == fs_g_seg.u32_addr )
80004c9e:	fe f8 02 6e 	ld.w	r8,pc[622]
80004ca2:	70 08       	ld.w	r8,r8[0x0]
80004ca4:	58 08       	cp.w	r8,0
80004ca6:	c3 b1       	brne	80004d1c <fat_cluster_list+0xb4>
   {
      // Cluster list of root directory
      if( FS_CLUST_ACT_CLR == opt_action )
80004ca8:	40 09       	lddsp	r9,sp[0x0]
80004caa:	58 09       	cp.w	r9,0
80004cac:	e0 81 01 26 	brne	80004ef8 <fat_cluster_list+0x290>
         return false;           // Impossible to erase ROOT DIR

      if ( Is_fat12 || Is_fat16 )
80004cb0:	fe f8 02 54 	ld.w	r8,pc[596]
80004cb4:	11 88       	ld.ub	r8,r8[0x0]
80004cb6:	f0 ca 00 01 	sub	r10,r8,1
80004cba:	30 19       	mov	r9,1
80004cbc:	f2 0a 18 00 	cp.b	r10,r9
80004cc0:	e0 8b 00 23 	brhi	80004d06 <fat_cluster_list+0x9e>
      {
         // For a FAT 12 & 16, the root dir isn't a cluster list
         // Check the position
         if ( fs_g_seg.u32_size_or_pos < fs_g_nav.rootdir.seg.u16_size )
80004cc4:	fe f8 02 48 	ld.w	r8,pc[584]
80004cc8:	70 18       	ld.w	r8,r8[0x4]
80004cca:	fe f9 02 46 	ld.w	r9,pc[582]
80004cce:	f3 19 00 1a 	ld.uh	r9,r9[26]
80004cd2:	12 38       	cp.w	r8,r9
80004cd4:	c1 32       	brcc	80004cfa <fat_cluster_list+0x92>
         {
            // Compute the start address and the size
            fs_g_seg.u32_addr = fs_g_nav.u32_ptr_fat + fs_g_nav.rootdir.seg.u16_pos + fs_g_seg.u32_size_or_pos;
80004cd6:	fe f9 02 36 	ld.w	r9,pc[566]
80004cda:	fe fa 02 36 	ld.w	r10,pc[566]
80004cde:	74 4b       	ld.w	r11,r10[0x10]
80004ce0:	16 08       	add	r8,r11
80004ce2:	f5 1b 00 18 	ld.uh	r11,r10[24]
80004ce6:	16 08       	add	r8,r11
80004ce8:	93 08       	st.w	r9[0x0],r8
            fs_g_seg.u32_size_or_pos = fs_g_nav.rootdir.seg.u16_size - fs_g_seg.u32_size_or_pos;
80004cea:	f5 1a 00 1a 	ld.uh	r10,r10[26]
80004cee:	72 18       	ld.w	r8,r9[0x4]
80004cf0:	f4 08 01 08 	sub	r8,r10,r8
80004cf4:	93 18       	st.w	r9[0x4],r8
80004cf6:	30 1c       	mov	r12,1
            return true;
80004cf8:	c0 19       	rjmp	80004efa <fat_cluster_list+0x292>
         } else {
            fs_g_status = FS_ERR_OUT_LIST;
80004cfa:	31 a9       	mov	r9,26
80004cfc:	fe f8 02 04 	ld.w	r8,pc[516]
80004d00:	b0 89       	st.b	r8[0x0],r9
80004d02:	30 0c       	mov	r12,0
            return false;        // Position outside the root area
80004d04:	cf b8       	rjmp	80004efa <fat_cluster_list+0x292>
         }
      }
      if ( Is_fat32 )
80004d06:	30 39       	mov	r9,3
80004d08:	f2 08 18 00 	cp.b	r8,r9
80004d0c:	c0 a1       	brne	80004d20 <fat_cluster_list+0xb8>
      {
         // For FAT 32, the root is a cluster list and the first cluster is reading during the mount
         fs_g_cluster.u32_pos = fs_g_nav.rootdir.u32_cluster;
80004d0e:	fe f8 02 02 	ld.w	r8,pc[514]
80004d12:	70 69       	ld.w	r9,r8[0x18]
80004d14:	fe f8 02 00 	ld.w	r8,pc[512]
80004d18:	91 09       	st.w	r8[0x0],r9
80004d1a:	c0 38       	rjmp	80004d20 <fat_cluster_list+0xb8>
      }
   } else {
      // It is the first cluster of a cluster list
      fs_g_cluster.u32_pos = fs_g_seg.u32_addr;
80004d1c:	4f e9       	lddpc	r9,80004f14 <fat_cluster_list+0x2ac>
80004d1e:	93 08       	st.w	r9[0x0],r8
   }

   // Management of cluster list caches
   if( FS_CLUST_ACT_CLR != opt_action )
80004d20:	30 38       	mov	r8,3
80004d22:	f0 03 18 00 	cp.b	r3,r8
80004d26:	c0 70       	breq	80004d34 <fat_cluster_list+0xcc>
   {
      if( fat_cache_clusterlist_update_read( b_for_file ) )
80004d28:	0e 9c       	mov	r12,r7
80004d2a:	f0 1f 00 7c 	mcall	80004f18 <fat_cluster_list+0x2b0>
80004d2e:	c0 70       	breq	80004d3c <fat_cluster_list+0xd4>
80004d30:	30 1c       	mov	r12,1
80004d32:	ce 48       	rjmp	80004efa <fat_cluster_list+0x292>
         return true;            // Segment found in cache
      // Segment not found & cache ready to update
   }else{
      fat_cache_clusterlist_reset();   // It is a clear action then clear cluster list caches
80004d34:	f0 1f 00 7a 	mcall	80004f1c <fat_cluster_list+0x2b4>
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
      fat_clear_info_fat_mod();        // Init cache on fat modification range
80004d38:	f0 1f 00 7a 	mcall	80004f20 <fat_cluster_list+0x2b8>
#endif  // FS_LEVEL_FEATURES
   }

   // Init loop with a start segment no found
   MSB0( fs_g_seg.u32_addr ) = 0xFF;
80004d3c:	4f 40       	lddpc	r0,80004f0c <fat_cluster_list+0x2a4>
80004d3e:	3f f8       	mov	r8,-1
80004d40:	a0 88       	st.b	r0[0x0],r8

   //**** Loop to read the cluster list
   while ( 1 )
   {
      if ( fs_g_seg.u32_size_or_pos < fs_g_nav.u8_BPB_SecPerClus )
80004d42:	00 96       	mov	r6,r0
80004d44:	4f 35       	lddpc	r5,80004f10 <fat_cluster_list+0x2a8>
      {
         // The segment starts in this cluster
         // Compute the sector address of this cluster
         fs_g_seg.u32_addr = ((fs_g_cluster.u32_pos - 2) * fs_g_nav.u8_BPB_SecPerClus)
80004d46:	4f 47       	lddpc	r7,80004f14 <fat_cluster_list+0x2ac>
                           + fs_g_nav.u32_ptr_fat + fs_g_nav.u32_offset_data + fs_g_seg.u32_size_or_pos;

         if ( FS_CLUST_ACT_ONE == opt_action )
80004d48:	30 21       	mov	r1,2
            // Send a size of one sector
            fs_g_seg.u32_size_or_pos = 1;
            return true;
         }
         // Update the segment size
         fs_g_seg.u32_size_or_pos = fs_g_nav.u8_BPB_SecPerClus - LSB0( fs_g_seg.u32_size_or_pos );
80004d4a:	e0 c8 ff f9 	sub	r8,r0,-7
80004d4e:	50 18       	stdsp	sp[0x4],r8

         // Take time, during read cluster list on FAT 16 & 32
         if( (FS_CLUST_ACT_SEG == opt_action)
80004d50:	30 12       	mov	r2,1
   MSB0( fs_g_seg.u32_addr ) = 0xFF;

   //**** Loop to read the cluster list
   while ( 1 )
   {
      if ( fs_g_seg.u32_size_or_pos < fs_g_nav.u8_BPB_SecPerClus )
80004d52:	6c 19       	ld.w	r9,r6[0x4]
80004d54:	0b 98       	ld.ub	r8,r5[0x1]
80004d56:	10 39       	cp.w	r9,r8
80004d58:	c4 32       	brcc	80004dde <fat_cluster_list+0x176>
      {
         // The segment starts in this cluster
         // Compute the sector address of this cluster
         fs_g_seg.u32_addr = ((fs_g_cluster.u32_pos - 2) * fs_g_nav.u8_BPB_SecPerClus)
80004d5a:	6a 4a       	ld.w	r10,r5[0x10]
80004d5c:	14 09       	add	r9,r10
80004d5e:	6a 5a       	ld.w	r10,r5[0x14]
80004d60:	14 09       	add	r9,r10
80004d62:	6e 0a       	ld.w	r10,r7[0x0]
80004d64:	20 2a       	sub	r10,2
80004d66:	f4 08 02 48 	mul	r8,r10,r8
80004d6a:	f2 08 00 08 	add	r8,r9,r8
80004d6e:	8d 08       	st.w	r6[0x0],r8
                           + fs_g_nav.u32_ptr_fat + fs_g_nav.u32_offset_data + fs_g_seg.u32_size_or_pos;

         if ( FS_CLUST_ACT_ONE == opt_action )
80004d70:	e2 03 18 00 	cp.b	r3,r1
80004d74:	c0 d1       	brne	80004d8e <fat_cluster_list+0x126>
         {
            // Compute the maximum size
            fs_g_seg.u32_size_or_pos = fs_g_nav.u8_BPB_SecPerClus-fs_g_seg.u32_size_or_pos;
80004d76:	4e 67       	lddpc	r7,80004f0c <fat_cluster_list+0x2a4>
80004d78:	4e 68       	lddpc	r8,80004f10 <fat_cluster_list+0x2a8>
80004d7a:	11 99       	ld.ub	r9,r8[0x1]
80004d7c:	6e 18       	ld.w	r8,r7[0x4]
80004d7e:	f2 08 01 08 	sub	r8,r9,r8
80004d82:	8f 18       	st.w	r7[0x4],r8
            fat_cache_clusterlist_update_finish();
80004d84:	f0 1f 00 68 	mcall	80004f24 <fat_cluster_list+0x2bc>
            // Send a size of one sector
            fs_g_seg.u32_size_or_pos = 1;
80004d88:	30 1c       	mov	r12,1
80004d8a:	8f 1c       	st.w	r7[0x4],r12
            return true;
80004d8c:	cb 78       	rjmp	80004efa <fat_cluster_list+0x292>
         }
         // Update the segment size
         fs_g_seg.u32_size_or_pos = fs_g_nav.u8_BPB_SecPerClus - LSB0( fs_g_seg.u32_size_or_pos );
80004d8e:	0b 99       	ld.ub	r9,r5[0x1]
80004d90:	40 1a       	lddsp	r10,sp[0x4]
80004d92:	15 88       	ld.ub	r8,r10[0x0]
80004d94:	f2 08 01 08 	sub	r8,r9,r8
80004d98:	8d 18       	st.w	r6[0x4],r8

         // Take time, during read cluster list on FAT 16 & 32
         if( (FS_CLUST_ACT_SEG == opt_action)
80004d9a:	e4 03 18 00 	cp.b	r3,r2
80004d9e:	c2 01       	brne	80004dde <fat_cluster_list+0x176>
80004da0:	4d 99       	lddpc	r9,80004f04 <fat_cluster_list+0x29c>
80004da2:	13 88       	ld.ub	r8,r9[0x0]
80004da4:	e4 08 18 00 	cp.b	r8,r2
80004da8:	c1 b0       	breq	80004dde <fat_cluster_list+0x176>
         &&  (!Is_fat12) )
         {
            // Init loop with the current cluster
            u32_tmp = fs_g_cluster.u32_pos;
80004daa:	6e 04       	ld.w	r4,r7[0x0]
            if( !fat_cluster_val( FS_CLUST_VAL_READ ))
80004dac:	30 0c       	mov	r12,0
80004dae:	f0 1f 00 5f 	mcall	80004f28 <fat_cluster_list+0x2c0>
80004db2:	e0 80 00 a3 	breq	80004ef8 <fat_cluster_list+0x290>
               return false;
            // Read cluster list, while this one is continue
            while(1)
            {
               if ( (++fs_g_cluster.u32_pos) != fs_g_cluster.u32_val )
80004db6:	6e 09       	ld.w	r9,r7[0x0]
80004db8:	f2 c8 ff ff 	sub	r8,r9,-1
80004dbc:	8f 08       	st.w	r7[0x0],r8
80004dbe:	6e 1a       	ld.w	r10,r7[0x4]
80004dc0:	14 38       	cp.w	r8,r10
80004dc2:	c0 a0       	breq	80004dd6 <fat_cluster_list+0x16e>
               {
                  fs_g_cluster.u32_pos--;                   // Recompute previous value
80004dc4:	8f 09       	st.w	r7[0x0],r9
                  u32_tmp = fs_g_cluster.u32_pos - u32_tmp; // Compute the size of cluster list
                  fs_g_seg.u32_size_or_pos += u32_tmp * fs_g_nav.u8_BPB_SecPerClus;
80004dc6:	08 19       	sub	r9,r4
80004dc8:	0b 98       	ld.ub	r8,r5[0x1]
80004dca:	b1 39       	mul	r9,r8
80004dcc:	6c 18       	ld.w	r8,r6[0x4]
80004dce:	f2 08 00 08 	add	r8,r9,r8
80004dd2:	8d 18       	st.w	r6[0x4],r8
                  break;
80004dd4:	c0 58       	rjmp	80004dde <fat_cluster_list+0x176>
               }
               if( !fat_cluster_readnext() )
80004dd6:	f0 1f 00 56 	mcall	80004f2c <fat_cluster_list+0x2c4>
80004dda:	ce e1       	brne	80004db6 <fat_cluster_list+0x14e>
80004ddc:	c8 e8       	rjmp	80004ef8 <fat_cluster_list+0x290>
                  return false;
            }
         }
      }
      // Get the cluster value
      if( !fat_cluster_val( FS_CLUST_VAL_READ ))
80004dde:	30 0c       	mov	r12,0
80004de0:	f0 1f 00 52 	mcall	80004f28 <fat_cluster_list+0x2c0>
80004de4:	e0 80 00 8a 	breq	80004ef8 <fat_cluster_list+0x290>
         return false;

      // Read and check the status of the new cluster
      u8_cluster_status = fat_checkcluster();
80004de8:	f0 1f 00 52 	mcall	80004f30 <fat_cluster_list+0x2c8>
80004dec:	18 94       	mov	r4,r12
      if (FS_CLUS_BAD == u8_cluster_status)
80004dee:	e4 0c 18 00 	cp.b	r12,r2
80004df2:	e0 80 00 83 	breq	80004ef8 <fat_cluster_list+0x290>
         return false; // error, end of cluster list

      if (0xFF == MSB0(fs_g_seg.u32_addr))
80004df6:	01 89       	ld.ub	r9,r0[0x0]
80004df8:	3f f8       	mov	r8,-1
80004dfa:	f0 09 18 00 	cp.b	r9,r8
80004dfe:	c4 61       	brne	80004e8a <fat_cluster_list+0x222>
      {
         // The beginning of the segment isn't found
         if (FS_CLUS_END == u8_cluster_status)
80004e00:	e2 0c 18 00 	cp.b	r12,r1
80004e04:	c2 b1       	brne	80004e5a <fat_cluster_list+0x1f2>
         {
            u32_tmp = fs_g_seg.u32_size_or_pos;       // Save number of sector remaining
80004e06:	4c 28       	lddpc	r8,80004f0c <fat_cluster_list+0x2a4>
80004e08:	70 17       	ld.w	r7,r8[0x4]

            // Compute the sector address of this last cluster to take time during a future request with the same cluster list
            fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start -= fs_g_seg.u32_size_or_pos;
80004e0a:	4c b9       	lddpc	r9,80004f34 <fat_cluster_list+0x2cc>
80004e0c:	13 89       	ld.ub	r9,r9[0x0]
80004e0e:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004e12:	4c aa       	lddpc	r10,80004f38 <fat_cluster_list+0x2d0>
80004e14:	f4 09 00 29 	add	r9,r10,r9<<0x2
80004e18:	72 2a       	ld.w	r10,r9[0x8]
80004e1a:	0e 1a       	sub	r10,r7
80004e1c:	93 2a       	st.w	r9[0x8],r10
            fs_g_seg.u32_addr = ((fs_g_cluster.u32_pos - 2) * fs_g_nav.u8_BPB_SecPerClus)
80004e1e:	4b d9       	lddpc	r9,80004f10 <fat_cluster_list+0x2a8>
80004e20:	72 5b       	ld.w	r11,r9[0x14]
80004e22:	72 4a       	ld.w	r10,r9[0x10]
80004e24:	14 0b       	add	r11,r10
80004e26:	13 99       	ld.ub	r9,r9[0x1]
80004e28:	4b ba       	lddpc	r10,80004f14 <fat_cluster_list+0x2ac>
80004e2a:	74 0a       	ld.w	r10,r10[0x0]
80004e2c:	20 2a       	sub	r10,2
80004e2e:	f2 0a 02 4a 	mul	r10,r9,r10
80004e32:	f6 0a 00 0a 	add	r10,r11,r10
80004e36:	91 0a       	st.w	r8[0x0],r10
                              + fs_g_nav.u32_ptr_fat + fs_g_nav.u32_offset_data;
            fs_g_seg.u32_size_or_pos = fs_g_nav.u8_BPB_SecPerClus;
80004e38:	91 19       	st.w	r8[0x4],r9
            if (FS_CLUST_ACT_CLR != opt_action)
80004e3a:	30 38       	mov	r8,3
80004e3c:	f0 03 18 00 	cp.b	r3,r8
80004e40:	c0 30       	breq	80004e46 <fat_cluster_list+0x1de>
               fat_cache_clusterlist_update_finish();
80004e42:	f0 1f 00 39 	mcall	80004f24 <fat_cluster_list+0x2bc>

            // The position is outside the cluster list
            fs_g_seg.u32_addr = fs_g_cluster.u32_pos; // Send the last cluster value
80004e46:	4b 28       	lddpc	r8,80004f0c <fat_cluster_list+0x2a4>
80004e48:	4b 39       	lddpc	r9,80004f14 <fat_cluster_list+0x2ac>
80004e4a:	72 09       	ld.w	r9,r9[0x0]
80004e4c:	91 09       	st.w	r8[0x0],r9
            fs_g_seg.u32_size_or_pos = u32_tmp;       // Restore number of sector remaining
80004e4e:	91 17       	st.w	r8[0x4],r7
            fs_g_status = FS_ERR_OUT_LIST;
80004e50:	31 a9       	mov	r9,26
80004e52:	4a c8       	lddpc	r8,80004f00 <fat_cluster_list+0x298>
80004e54:	b0 89       	st.b	r8[0x0],r9
80004e56:	30 0c       	mov	r12,0
            return false;
80004e58:	c5 18       	rjmp	80004efa <fat_cluster_list+0x292>
         }
         // Good cluster then continue
         fs_g_seg.u32_size_or_pos -= fs_g_nav.u8_BPB_SecPerClus;
80004e5a:	0b 98       	ld.ub	r8,r5[0x1]
80004e5c:	6c 19       	ld.w	r9,r6[0x4]
80004e5e:	f2 08 01 08 	sub	r8,r9,r8
80004e62:	8d 18       	st.w	r6[0x4],r8
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
         if (FS_CLUST_ACT_CLR == opt_action)
80004e64:	40 0a       	lddsp	r10,sp[0x0]
80004e66:	58 0a       	cp.w	r10,0
80004e68:	c4 50       	breq	80004ef2 <fat_cluster_list+0x28a>
         {
            if( fs_g_seg.u32_size_or_pos == 0)
80004e6a:	58 08       	cp.w	r8,0
80004e6c:	c4 31       	brne	80004ef2 <fat_cluster_list+0x28a>
            {
               // At cluster position, set the flag end of cluster list
               fs_g_seg.u32_addr = fs_g_cluster.u32_val; // Save the next cluster
80004e6e:	6e 18       	ld.w	r8,r7[0x4]
80004e70:	8d 08       	st.w	r6[0x0],r8
               fs_g_cluster.u32_val = FS_CLUST_VAL_EOL;
80004e72:	e0 68 ff ff 	mov	r8,65535
80004e76:	ea 18 0f ff 	orh	r8,0xfff
80004e7a:	8f 18       	st.w	r7[0x4],r8
               if( !fat_cluster_val( FS_CLUST_VAL_WRITE ))
80004e7c:	30 1c       	mov	r12,1
80004e7e:	f0 1f 00 2b 	mcall	80004f28 <fat_cluster_list+0x2c0>
80004e82:	c3 b0       	breq	80004ef8 <fat_cluster_list+0x290>
                  return false;
               fs_g_cluster.u32_val = fs_g_seg.u32_addr; // Restore the next cluster
80004e84:	6c 08       	ld.w	r8,r6[0x0]
80004e86:	8f 18       	st.w	r7[0x4],r8
80004e88:	c3 58       	rjmp	80004ef2 <fat_cluster_list+0x28a>
#endif  // FS_LEVEL_FEATURES
      }
      else
      {
         // The beginning of segment is found
         if (FS_CLUST_ACT_SEG == opt_action)
80004e8a:	e4 03 18 00 	cp.b	r3,r2
80004e8e:	c0 a1       	brne	80004ea2 <fat_cluster_list+0x23a>
         {
            if ( (fs_g_cluster.u32_pos+1) != fs_g_cluster.u32_val )
80004e90:	6e 09       	ld.w	r9,r7[0x0]
80004e92:	2f f9       	sub	r9,-1
80004e94:	6e 18       	ld.w	r8,r7[0x4]
80004e96:	10 39       	cp.w	r9,r8
80004e98:	c1 b0       	breq	80004ece <fat_cluster_list+0x266>
            {
               // The cluster is not a continue cluster or a invalid cluster
               fat_cache_clusterlist_update_finish();
80004e9a:	f0 1f 00 23 	mcall	80004f24 <fat_cluster_list+0x2bc>
80004e9e:	30 1c       	mov	r12,1
               return true;                              // End of segment
80004ea0:	c2 d8       	rjmp	80004efa <fat_cluster_list+0x292>
            }
         }
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
         if (FS_CLUST_ACT_CLR == opt_action)
80004ea2:	40 09       	lddsp	r9,sp[0x0]
80004ea4:	58 09       	cp.w	r9,0
80004ea6:	c1 40       	breq	80004ece <fat_cluster_list+0x266>
         {
            //** Clear cluster position
            fs_g_seg.u32_addr = fs_g_cluster.u32_val;    // Save the next cluster
80004ea8:	6e 18       	ld.w	r8,r7[0x4]
80004eaa:	8d 08       	st.w	r6[0x0],r8
            fs_g_cluster.u32_val = 0;                    // by default free cluster
80004eac:	30 08       	mov	r8,0
80004eae:	8f 18       	st.w	r7[0x4],r8
            // If it is the first cluster (fs_g_seg.u32_size_or_pos <= fs_g_nav.u8_BPB_SecPerClus)
            // and doesn't start at the beginning of cluster (fs_g_seg.u32_size_or_pos != fs_g_nav.u8_BPB_SecPerClus)
            if (fs_g_seg.u32_size_or_pos < fs_g_nav.u8_BPB_SecPerClus)
80004eb0:	0b 98       	ld.ub	r8,r5[0x1]
80004eb2:	6c 19       	ld.w	r9,r6[0x4]
80004eb4:	10 39       	cp.w	r9,r8
80004eb6:	c0 62       	brcc	80004ec2 <fat_cluster_list+0x25a>
            {
               fs_g_cluster.u32_val = FS_CLUST_VAL_EOL;  // End of cluster list allocated
80004eb8:	e0 68 ff ff 	mov	r8,65535
80004ebc:	ea 18 0f ff 	orh	r8,0xfff
80004ec0:	8f 18       	st.w	r7[0x4],r8
            }
            if( !fat_cluster_val( FS_CLUST_VAL_WRITE ))
80004ec2:	30 1c       	mov	r12,1
80004ec4:	f0 1f 00 19 	mcall	80004f28 <fat_cluster_list+0x2c0>
80004ec8:	c1 80       	breq	80004ef8 <fat_cluster_list+0x290>
               return false;
            fs_g_cluster.u32_val = fs_g_seg.u32_addr;    // Restore the next cluster
80004eca:	6c 08       	ld.w	r8,r6[0x0]
80004ecc:	8f 18       	st.w	r7[0x4],r8
            // !!!! because it isn't possible that MSB0( fs_g_cluster.val ) = 0xFF.
         }
#endif  // FS_LEVEL_FEATURES

         // Check the end of cluster list
         if (FS_CLUS_END == u8_cluster_status)
80004ece:	e2 04 18 00 	cp.b	r4,r1
80004ed2:	c0 b1       	brne	80004ee8 <fat_cluster_list+0x280>
         {
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
            if (FS_CLUST_ACT_CLR == opt_action)
80004ed4:	40 0a       	lddsp	r10,sp[0x0]
80004ed6:	58 0a       	cp.w	r10,0
80004ed8:	c0 40       	breq	80004ee0 <fat_cluster_list+0x278>
            {
               return fat_update_fat2();
80004eda:	f0 1f 00 19 	mcall	80004f3c <fat_cluster_list+0x2d4>
80004ede:	c0 e8       	rjmp	80004efa <fat_cluster_list+0x292>
            }
#endif  // FS_LEVEL_FEATURES
            fat_cache_clusterlist_update_finish();
80004ee0:	f0 1f 00 11 	mcall	80004f24 <fat_cluster_list+0x2bc>
80004ee4:	30 1c       	mov	r12,1
            return true; // End of segment
80004ee6:	c0 a8       	rjmp	80004efa <fat_cluster_list+0x292>
         }

         // Update the segment size
         fs_g_seg.u32_size_or_pos += fs_g_nav.u8_BPB_SecPerClus;
80004ee8:	0b 99       	ld.ub	r9,r5[0x1]
80004eea:	6c 18       	ld.w	r8,r6[0x4]
80004eec:	f2 08 00 08 	add	r8,r9,r8
80004ef0:	8d 18       	st.w	r6[0x4],r8
      }
      // HERE, Continue to read the cluster list
      // The next cluster is the value of previous cluster
      fs_g_cluster.u32_pos = fs_g_cluster.u32_val;
80004ef2:	6e 18       	ld.w	r8,r7[0x4]
80004ef4:	8f 08       	st.w	r7[0x0],r8
   }  // End of main loop
80004ef6:	c2 eb       	rjmp	80004d52 <fat_cluster_list+0xea>
80004ef8:	30 0c       	mov	r12,0
}
80004efa:	2f ed       	sub	sp,-8
80004efc:	d8 32       	popm	r0-r7,pc
80004efe:	00 00       	add	r0,r0
80004f00:	00 00       	add	r0,r0
80004f02:	1a 00       	add	r0,sp
80004f04:	00 00       	add	r0,r0
80004f06:	19 fc       	ld.ub	r12,r12[0x7]
80004f08:	80 00       	ld.sh	r0,r0[0x0]
80004f0a:	57 3c       	stdsp	sp[0x1cc],r12
80004f0c:	00 00       	add	r0,r0
80004f0e:	1a 58       	eor	r8,sp
80004f10:	00 00       	add	r0,r0
80004f12:	19 b0       	ld.ub	r0,r12[0x3]
80004f14:	00 00       	add	r0,r0
80004f16:	1a 50       	eor	r0,sp
80004f18:	80 00       	ld.sh	r0,r0[0x0]
80004f1a:	41 d0       	lddsp	r0,sp[0x74]
80004f1c:	80 00       	ld.sh	r0,r0[0x0]
80004f1e:	40 a8       	lddsp	r8,sp[0x28]
80004f20:	80 00       	ld.sh	r0,r0[0x0]
80004f22:	53 98       	stdsp	sp[0xe4],r8
80004f24:	80 00       	ld.sh	r0,r0[0x0]
80004f26:	41 78       	lddsp	r8,sp[0x5c]
80004f28:	80 00       	ld.sh	r0,r0[0x0]
80004f2a:	4a 24       	lddpc	r4,80004fb0 <fat_read_dir+0x70>
80004f2c:	80 00       	ld.sh	r0,r0[0x0]
80004f2e:	49 90       	lddpc	r0,80004f90 <fat_read_dir+0x50>
80004f30:	80 00       	ld.sh	r0,r0[0x0]
80004f32:	40 48       	lddsp	r8,sp[0x10]
80004f34:	00 00       	add	r0,r0
80004f36:	1a 02       	add	r2,sp
80004f38:	00 00       	add	r0,r0
80004f3a:	17 84       	ld.ub	r4,r11[0x0]
80004f3c:	80 00       	ld.sh	r0,r0[0x0]
80004f3e:	54 24       	stdsp	sp[0x108],r4

80004f40 <fat_read_dir>:
//!   fs_g_nav.u32_cluster_sel_dir           First cluster of current directory
//!   fs_g_nav_fast.u16_entry_pos_sel_file   Position in directory (unit entry)
//! @endverbatim
//!
bool  fat_read_dir( void )
{
80004f40:	eb cd 40 80 	pushm	r7,lr
   uint32_t u32_cluster_pos;

   // Compute the cluster list position corresponding of the current entry
   u32_cluster_pos = fs_g_nav_fast.u16_entry_pos_sel_file >> (FS_512B_SHIFT_BIT - FS_SHIFT_B_TO_FILE_ENTRY);
80004f44:	49 98       	lddpc	r8,80004fa8 <fat_read_dir+0x68>
80004f46:	90 97       	ld.uh	r7,r8[0x2]
80004f48:	a5 87       	lsr	r7,0x4

   if( (fs_g_sectorcache.u8_lun                 == fs_g_nav.u8_lun )
80004f4a:	49 98       	lddpc	r8,80004fac <fat_read_dir+0x6c>
80004f4c:	11 89       	ld.ub	r9,r8[0x0]
80004f4e:	49 98       	lddpc	r8,80004fb0 <fat_read_dir+0x70>
80004f50:	11 88       	ld.ub	r8,r8[0x0]
80004f52:	f0 09 18 00 	cp.b	r9,r8
80004f56:	c0 d1       	brne	80004f70 <fat_read_dir+0x30>
80004f58:	49 58       	lddpc	r8,80004fac <fat_read_dir+0x6c>
80004f5a:	70 39       	ld.w	r9,r8[0xc]
80004f5c:	49 58       	lddpc	r8,80004fb0 <fat_read_dir+0x70>
80004f5e:	70 88       	ld.w	r8,r8[0x20]
80004f60:	10 39       	cp.w	r9,r8
80004f62:	c0 71       	brne	80004f70 <fat_read_dir+0x30>
80004f64:	49 28       	lddpc	r8,80004fac <fat_read_dir+0x6c>
80004f66:	70 48       	ld.w	r8,r8[0x10]
80004f68:	0e 38       	cp.w	r8,r7
80004f6a:	c0 31       	brne	80004f70 <fat_read_dir+0x30>
80004f6c:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
   {
         return true;      // The internal cache contains the sector asked
   }

   // Get sector address corresponding at cluster list position
   fs_g_seg.u32_addr = fs_g_nav.u32_cluster_sel_dir;
80004f70:	49 18       	lddpc	r8,80004fb4 <fat_read_dir+0x74>
80004f72:	49 09       	lddpc	r9,80004fb0 <fat_read_dir+0x70>
80004f74:	72 89       	ld.w	r9,r9[0x20]
80004f76:	91 09       	st.w	r8[0x0],r9
   fs_g_seg.u32_size_or_pos = u32_cluster_pos;
80004f78:	91 17       	st.w	r8[0x4],r7
   if( fat_cluster_list( FS_CLUST_ACT_ONE, false ) )
80004f7a:	30 0b       	mov	r11,0
80004f7c:	30 2c       	mov	r12,2
80004f7e:	f0 1f 00 0f 	mcall	80004fb8 <fat_read_dir+0x78>
80004f82:	c1 00       	breq	80004fa2 <fat_read_dir+0x62>
   {
      // Read the sector
      fs_gu32_addrsector = fs_g_seg.u32_addr;
80004f84:	48 c8       	lddpc	r8,80004fb4 <fat_read_dir+0x74>
80004f86:	70 09       	ld.w	r9,r8[0x0]
80004f88:	48 d8       	lddpc	r8,80004fbc <fat_read_dir+0x7c>
80004f8a:	91 09       	st.w	r8[0x0],r9
      if( fat_cache_read_sector( true ) )
80004f8c:	30 1c       	mov	r12,1
80004f8e:	f0 1f 00 0d 	mcall	80004fc0 <fat_read_dir+0x80>
80004f92:	c0 80       	breq	80004fa2 <fat_read_dir+0x62>
      {
         // Update information about internal sector cache
         fs_g_sectorcache.u32_clusterlist_start  = fs_g_nav.u32_cluster_sel_dir;
80004f94:	48 68       	lddpc	r8,80004fac <fat_read_dir+0x6c>
80004f96:	48 79       	lddpc	r9,80004fb0 <fat_read_dir+0x70>
80004f98:	72 89       	ld.w	r9,r9[0x20]
80004f9a:	91 39       	st.w	r8[0xc],r9
         fs_g_sectorcache.u32_clusterlist_pos    = u32_cluster_pos;
80004f9c:	91 47       	st.w	r8[0x10],r7
80004f9e:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
         return true;
80004fa2:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80004fa6:	00 00       	add	r0,r0
80004fa8:	00 00       	add	r0,r0
80004faa:	19 fc       	ld.ub	r12,r12[0x7]
80004fac:	00 00       	add	r0,r0
80004fae:	1a 38       	cp.w	r8,sp
80004fb0:	00 00       	add	r0,r0
80004fb2:	19 b0       	ld.ub	r0,r12[0x3]
80004fb4:	00 00       	add	r0,r0
80004fb6:	1a 58       	eor	r8,sp
80004fb8:	80 00       	ld.sh	r0,r0[0x0]
80004fba:	4c 68       	lddpc	r8,800050d0 <fat_write_file+0x30>
80004fbc:	00 00       	add	r0,r0
80004fbe:	17 6c       	ld.uh	r12,--r11
80004fc0:	80 00       	ld.sh	r0,r0[0x0]
80004fc2:	49 10       	lddpc	r0,80005004 <fat_read_file+0x40>

80004fc4 <fat_read_file>:
//!   fs_g_nav_entry.u32_cluster       First cluster of selected file
//!   fs_g_nav_entry.u32_pos_in_file   Position in file (unit byte)
//! @endverbatim
//!
bool  fat_read_file( uint8_t mode )
{
80004fc4:	eb cd 40 c0 	pushm	r6-r7,lr
80004fc8:	18 97       	mov	r7,r12
   uint32_t   u32_sector_pos;

   // Compute sector position
   u32_sector_pos = fs_g_nav_entry.u32_pos_in_file >> FS_512B_SHIFT_BIT;
80004fca:	4a e8       	lddpc	r8,80005080 <fat_read_file+0xbc>
80004fcc:	70 38       	ld.w	r8,r8[0xc]
80004fce:	f0 06 16 09 	lsr	r6,r8,0x9

   if(FS_CLUST_ACT_ONE  == mode)
80004fd2:	30 29       	mov	r9,2
80004fd4:	f2 0c 18 00 	cp.b	r12,r9
80004fd8:	c1 31       	brne	80004ffe <fat_read_file+0x3a>
   {
      if( (fs_g_sectorcache.u8_lun                 == fs_g_nav.u8_lun )
80004fda:	4a b8       	lddpc	r8,80005084 <fat_read_file+0xc0>
80004fdc:	11 89       	ld.ub	r9,r8[0x0]
80004fde:	4a b8       	lddpc	r8,80005088 <fat_read_file+0xc4>
80004fe0:	11 88       	ld.ub	r8,r8[0x0]
80004fe2:	f0 09 18 00 	cp.b	r9,r8
80004fe6:	c1 91       	brne	80005018 <fat_read_file+0x54>
80004fe8:	4a 78       	lddpc	r8,80005084 <fat_read_file+0xc0>
80004fea:	70 39       	ld.w	r9,r8[0xc]
80004fec:	4a 58       	lddpc	r8,80005080 <fat_read_file+0xbc>
80004fee:	70 18       	ld.w	r8,r8[0x4]
80004ff0:	10 39       	cp.w	r9,r8
80004ff2:	c1 31       	brne	80005018 <fat_read_file+0x54>
80004ff4:	4a 48       	lddpc	r8,80005084 <fat_read_file+0xc0>
80004ff6:	70 48       	ld.w	r8,r8[0x10]
80004ff8:	0c 38       	cp.w	r8,r6
80004ffa:	c0 f1       	brne	80005018 <fat_read_file+0x54>
80004ffc:	c3 38       	rjmp	80005062 <fat_read_file+0x9e>
         return true;      // The internal cache contains the sector requested
      }
   }
   else
   {
      if( FS_CLUST_ACT_CLR == mode )
80004ffe:	30 39       	mov	r9,3
80005000:	f2 0c 18 00 	cp.b	r12,r9
80005004:	c3 31       	brne	8000506a <fat_read_file+0xa6>
      {
         // Clear cluster list
         if( 0 == fs_g_nav_entry.u32_cluster )
80005006:	49 f9       	lddpc	r9,80005080 <fat_read_file+0xbc>
80005008:	72 19       	ld.w	r9,r9[0x4]
8000500a:	58 09       	cp.w	r9,0
8000500c:	c2 b0       	breq	80005062 <fat_read_file+0x9e>
            return true;   // No cluster list is linked with the file, then no clear is necessary

         if(0 != (fs_g_nav_entry.u32_pos_in_file & FS_512B_MASK) )
8000500e:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80005012:	c2 c0       	breq	8000506a <fat_read_file+0xa6>
         {
            // The actual sector is used, then start clear on the next sector
            u32_sector_pos++;
80005014:	2f f6       	sub	r6,-1
80005016:	c2 a8       	rjmp	8000506a <fat_read_file+0xa6>
         }
      }
   }

   // Get the segment which start at the current position
   fs_g_seg.u32_addr = fs_g_nav_entry.u32_cluster;
80005018:	49 d8       	lddpc	r8,8000508c <fat_read_file+0xc8>
8000501a:	49 a9       	lddpc	r9,80005080 <fat_read_file+0xbc>
8000501c:	72 19       	ld.w	r9,r9[0x4]
8000501e:	91 09       	st.w	r8[0x0],r9
   fs_g_seg.u32_size_or_pos = u32_sector_pos;
80005020:	91 16       	st.w	r8[0x4],r6
      if( fat_cluster_list( mode, true ) )
         return true;      // Get or clear segment OK
   }
   else
   {
      if( fat_cluster_list( FS_CLUST_ACT_SEG, true ) )   // Read all segment
80005022:	30 1b       	mov	r11,1
80005024:	16 9c       	mov	r12,r11
80005026:	f0 1f 00 1b 	mcall	80005090 <fat_read_file+0xcc>
8000502a:	c1 e0       	breq	80005066 <fat_read_file+0xa2>
      {
         // Read the sector corresponding at the position file (= first sector of segment)
         fs_gu32_addrsector = fs_g_seg.u32_addr ;
8000502c:	49 88       	lddpc	r8,8000508c <fat_read_file+0xc8>
8000502e:	70 09       	ld.w	r9,r8[0x0]
80005030:	49 98       	lddpc	r8,80005094 <fat_read_file+0xd0>
80005032:	91 09       	st.w	r8[0x0],r9
         if( fat_cache_read_sector( true ) )
80005034:	30 1c       	mov	r12,1
80005036:	f0 1f 00 19 	mcall	80005098 <fat_read_file+0xd4>
8000503a:	c1 60       	breq	80005066 <fat_read_file+0xa2>
         {
            fs_g_sectorcache.u32_clusterlist_start  = fs_g_nav_entry.u32_cluster;
8000503c:	49 28       	lddpc	r8,80005084 <fat_read_file+0xc0>
8000503e:	49 19       	lddpc	r9,80005080 <fat_read_file+0xbc>
80005040:	72 19       	ld.w	r9,r9[0x4]
80005042:	91 39       	st.w	r8[0xc],r9
            fs_g_sectorcache.u32_clusterlist_pos    = u32_sector_pos;
80005044:	91 46       	st.w	r8[0x10],r6
80005046:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
            return true;
         }
      }
   }
   if( (FS_CLUST_ACT_CLR == mode       )
8000504a:	30 38       	mov	r8,3
8000504c:	f0 07 18 00 	cp.b	r7,r8
80005050:	c0 b1       	brne	80005066 <fat_read_file+0xa2>
//! IN :
//!   fs_g_nav_entry.u32_cluster       First cluster of selected file
//!   fs_g_nav_entry.u32_pos_in_file   Position in file (unit byte)
//! @endverbatim
//!
bool  fat_read_file( uint8_t mode )
80005052:	49 38       	lddpc	r8,8000509c <fat_read_file+0xd8>
80005054:	11 89       	ld.ub	r9,r8[0x0]
80005056:	31 a8       	mov	r8,26
80005058:	f0 09 18 00 	cp.b	r9,r8
8000505c:	5f 0c       	sreq	r12
8000505e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005062:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80005066:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
         }
      }
   }

   // Get the segment which start at the current position
   fs_g_seg.u32_addr = fs_g_nav_entry.u32_cluster;
8000506a:	48 98       	lddpc	r8,8000508c <fat_read_file+0xc8>
8000506c:	48 59       	lddpc	r9,80005080 <fat_read_file+0xbc>
8000506e:	72 19       	ld.w	r9,r9[0x4]
80005070:	91 09       	st.w	r8[0x0],r9
   fs_g_seg.u32_size_or_pos = u32_sector_pos;
80005072:	91 16       	st.w	r8[0x4],r6
   if( FS_CLUST_ACT_ONE != mode )
   {
      if( fat_cluster_list( mode, true ) )
80005074:	30 1b       	mov	r11,1
80005076:	0e 9c       	mov	r12,r7
80005078:	f0 1f 00 06 	mcall	80005090 <fat_read_file+0xcc>
8000507c:	ce 70       	breq	8000504a <fat_read_file+0x86>
8000507e:	cf 2b       	rjmp	80005062 <fat_read_file+0x9e>
80005080:	00 00       	add	r0,r0
80005082:	17 70       	ld.ub	r0,--r11
80005084:	00 00       	add	r0,r0
80005086:	1a 38       	cp.w	r8,sp
80005088:	00 00       	add	r0,r0
8000508a:	19 b0       	ld.ub	r0,r12[0x3]
8000508c:	00 00       	add	r0,r0
8000508e:	1a 58       	eor	r8,sp
80005090:	80 00       	ld.sh	r0,r0[0x0]
80005092:	4c 68       	lddpc	r8,800051a8 <fat_check_device>
80005094:	00 00       	add	r0,r0
80005096:	17 6c       	ld.uh	r12,--r11
80005098:	80 00       	ld.sh	r0,r0[0x0]
8000509a:	49 10       	lddpc	r0,800050dc <fat_write_file+0x3c>
8000509c:	00 00       	add	r0,r0
8000509e:	1a 00       	add	r0,sp

800050a0 <fat_write_file>:
//!   fs_g_nav_entry.u32_cluster       First cluster of selected file
//!   fs_g_nav_entry.u32_pos_in_file   Position in the file (unit byte)
//! @endverbatim
//!
bool  fat_write_file( uint8_t mode , uint32_t u32_nb_sector_write )
{
800050a0:	eb cd 40 c0 	pushm	r6-r7,lr
800050a4:	18 97       	mov	r7,r12
800050a6:	16 96       	mov	r6,r11
   if( 0 == fs_g_nav_entry.u32_cluster )
800050a8:	4b 68       	lddpc	r8,80005180 <fat_write_file+0xe0>
800050aa:	70 18       	ld.w	r8,r8[0x4]
800050ac:	58 08       	cp.w	r8,0
800050ae:	c0 a1       	brne	800050c2 <fat_write_file+0x22>
   {
      // File don't have a cluster list, then alloc the first cluster list of the file
      MSB0(fs_g_seg.u32_addr)    = 0xFF;     // It is a new cluster list
800050b0:	4b 58       	lddpc	r8,80005184 <fat_write_file+0xe4>
800050b2:	3f f9       	mov	r9,-1
800050b4:	b0 89       	st.b	r8[0x0],r9
      // Update cluster list caches
      // fs_g_cluster.u32_pos    = ?         // To fill after alloc
      fs_g_seg.u32_size_or_pos   = 0;
800050b6:	30 09       	mov	r9,0
800050b8:	91 19       	st.w	r8[0x4],r9
      fat_cache_clusterlist_update_start(true);
800050ba:	30 1c       	mov	r12,1
800050bc:	f0 1f 00 33 	mcall	80005188 <fat_write_file+0xe8>
800050c0:	c1 c8       	rjmp	800050f8 <fat_write_file+0x58>
   }
   else
   {
      if( fat_read_file( mode ) )
800050c2:	f0 1f 00 33 	mcall	8000518c <fat_write_file+0xec>
800050c6:	c0 30       	breq	800050cc <fat_write_file+0x2c>
800050c8:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
         return true;      // A segment is available (no alloc necessary)

      if( FS_ERR_OUT_LIST != fs_g_status )
800050cc:	4b 18       	lddpc	r8,80005190 <fat_write_file+0xf0>
800050ce:	11 89       	ld.ub	r9,r8[0x0]
800050d0:	31 a8       	mov	r8,26
800050d2:	f0 09 18 00 	cp.b	r9,r8
800050d6:	c5 21       	brne	8000517a <fat_write_file+0xda>
         return false;     // Error system
      }
      // fat_read_file is outsize the list then the current cluster list cache contains the last cluster

      // Initialize cluster list caches before alloc routine
      fs_g_cache_clusterlist[fs_g_u8_current_cache].u8_lun       = 0xFF;                     // invalid cache
800050d8:	4a f8       	lddpc	r8,80005194 <fat_write_file+0xf4>
800050da:	11 88       	ld.ub	r8,r8[0x0]
800050dc:	f0 08 00 28 	add	r8,r8,r8<<0x2
800050e0:	4a e9       	lddpc	r9,80005198 <fat_write_file+0xf8>
800050e2:	f2 08 00 28 	add	r8,r9,r8<<0x2
800050e6:	3f f9       	mov	r9,-1
800050e8:	b0 a9       	st.b	r8[0x2],r9
      // fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_cluster  = fs_g_cluster.u32_pos;  // it is the same
      fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start += fs_g_nav.u8_BPB_SecPerClus; // Position of next cluster (the first new)
800050ea:	2f 88       	sub	r8,-8
800050ec:	4a c9       	lddpc	r9,8000519c <fat_write_file+0xfc>
800050ee:	13 9a       	ld.ub	r10,r9[0x1]
800050f0:	70 09       	ld.w	r9,r8[0x0]
800050f2:	f4 09 00 09 	add	r9,r10,r9
800050f6:	91 09       	st.w	r8[0x0],r9
   }

   // Alloc a cluster list
   if( FS_CLUST_ACT_SEG == mode )
800050f8:	30 18       	mov	r8,1
800050fa:	f0 07 18 00 	cp.b	r7,r8
800050fe:	c0 41       	brne	80005106 <fat_write_file+0x66>
   {
      fs_g_seg.u32_size_or_pos = u32_nb_sector_write;
80005100:	4a 18       	lddpc	r8,80005184 <fat_write_file+0xe4>
80005102:	91 16       	st.w	r8[0x4],r6
80005104:	c0 48       	rjmp	8000510c <fat_write_file+0x6c>
   }else{
      fs_g_seg.u32_size_or_pos = 1;                                                          // only one sector
80005106:	30 19       	mov	r9,1
80005108:	49 f8       	lddpc	r8,80005184 <fat_write_file+0xe4>
8000510a:	91 19       	st.w	r8[0x4],r9
   }

   //note: fs_g_seg.u32_addr is already initialized with the last cluster value (see fat_cluster_list())
   if( !fat_allocfreespace())
8000510c:	f0 1f 00 25 	mcall	800051a0 <fat_write_file+0x100>
80005110:	c3 50       	breq	8000517a <fat_write_file+0xda>
      return false;
   //note: fs_g_seg.u32_addr is the first cluster of the cluster list allocated by alloc_free_space()
   //note: fs_g_seg.u32_size_or_pos = number of sectors remaining

   if( 0 == fs_g_nav_entry.u32_cluster )
80005112:	49 c8       	lddpc	r8,80005180 <fat_write_file+0xe0>
80005114:	70 18       	ld.w	r8,r8[0x4]
80005116:	58 08       	cp.w	r8,0
80005118:	c0 d1       	brne	80005132 <fat_write_file+0x92>
   {
      // It is the first cluster list of file, then update following values in cluster list cache
      // fs_g_seg.u32_addr = already contains the first cluster of the file (see alloc_free_space())
      fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_cluster = fs_g_seg.u32_addr;
8000511a:	49 b8       	lddpc	r8,80005184 <fat_write_file+0xe4>
8000511c:	70 08       	ld.w	r8,r8[0x0]
8000511e:	49 e9       	lddpc	r9,80005194 <fat_write_file+0xf4>
80005120:	13 89       	ld.ub	r9,r9[0x0]
80005122:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005126:	2f f9       	sub	r9,-1
80005128:	49 ca       	lddpc	r10,80005198 <fat_write_file+0xf8>
8000512a:	f4 09 09 28 	st.w	r10[r9<<0x2],r8
      // Update file entry
      fs_g_nav_entry.u32_cluster = fs_g_seg.u32_addr;
8000512e:	49 59       	lddpc	r9,80005180 <fat_write_file+0xe0>
80005130:	93 18       	st.w	r9[0x4],r8
   }

   // Update cluster list cache
   if( FS_CLUST_ACT_SEG == mode )
80005132:	30 18       	mov	r8,1
80005134:	f0 07 18 00 	cp.b	r7,r8
80005138:	c0 71       	brne	80005146 <fat_write_file+0xa6>
   {
      fs_g_seg.u32_size_or_pos = u32_nb_sector_write - fs_g_seg.u32_size_or_pos;
8000513a:	49 38       	lddpc	r8,80005184 <fat_write_file+0xe4>
8000513c:	70 19       	ld.w	r9,r8[0x4]
8000513e:	ec 09 01 09 	sub	r9,r6,r9
80005142:	91 19       	st.w	r8[0x4],r9
80005144:	c0 68       	rjmp	80005150 <fat_write_file+0xb0>
   }else{
      fs_g_seg.u32_size_or_pos = 1 - fs_g_seg.u32_size_or_pos;
80005146:	49 08       	lddpc	r8,80005184 <fat_write_file+0xe4>
80005148:	70 19       	ld.w	r9,r8[0x4]
8000514a:	f2 09 11 01 	rsub	r9,r9,1
8000514e:	91 19       	st.w	r8[0x4],r9
   }
   fs_g_seg.u32_addr = ((fs_g_seg.u32_addr - 2) * fs_g_nav.u8_BPB_SecPerClus)
80005150:	48 d9       	lddpc	r9,80005184 <fat_write_file+0xe4>
80005152:	49 38       	lddpc	r8,8000519c <fat_write_file+0xfc>
80005154:	70 5b       	ld.w	r11,r8[0x14]
80005156:	70 4a       	ld.w	r10,r8[0x10]
80005158:	f6 0a 00 0a 	add	r10,r11,r10
8000515c:	11 9b       	ld.ub	r11,r8[0x1]
8000515e:	72 08       	ld.w	r8,r9[0x0]
80005160:	20 28       	sub	r8,2
80005162:	f6 08 02 48 	mul	r8,r11,r8
80005166:	f4 08 00 08 	add	r8,r10,r8
8000516a:	93 08       	st.w	r9[0x0],r8
                     + fs_g_nav.u32_ptr_fat + fs_g_nav.u32_offset_data;
   fat_cache_clusterlist_update_finish();
8000516c:	f0 1f 00 0e 	mcall	800051a4 <fat_write_file+0x104>

   return fat_read_file( mode );    // load the new cluster list
80005170:	0e 9c       	mov	r12,r7
80005172:	f0 1f 00 07 	mcall	8000518c <fat_write_file+0xec>
80005176:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000517a:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
8000517e:	00 00       	add	r0,r0
80005180:	00 00       	add	r0,r0
80005182:	17 70       	ld.ub	r0,--r11
80005184:	00 00       	add	r0,r0
80005186:	1a 58       	eor	r8,sp
80005188:	80 00       	ld.sh	r0,r0[0x0]
8000518a:	40 d0       	lddsp	r0,sp[0x34]
8000518c:	80 00       	ld.sh	r0,r0[0x0]
8000518e:	4f c4       	lddpc	r4,8000537c <fat_translate_char_shortname+0x30>
80005190:	00 00       	add	r0,r0
80005192:	1a 00       	add	r0,sp
80005194:	00 00       	add	r0,r0
80005196:	1a 02       	add	r2,sp
80005198:	00 00       	add	r0,r0
8000519a:	17 84       	ld.ub	r4,r11[0x0]
8000519c:	00 00       	add	r0,r0
8000519e:	19 b0       	ld.ub	r0,r12[0x3]
800051a0:	80 00       	ld.sh	r0,r0[0x0]
800051a2:	57 dc       	stdsp	sp[0x1f4],r12
800051a4:	80 00       	ld.sh	r0,r0[0x0]
800051a6:	41 78       	lddsp	r8,sp[0x5c]

800051a8 <fat_check_device>:
//! @verbatim
//! This function updates all navigator data when the device state change.
//! @endverbatim
//!
bool  fat_check_device( void )
{
800051a8:	d4 31       	pushm	r0-r7,lr
   uint8_t i;
#endif
   Ctrl_status status;

   // Possibility to ignore the disk check. Used to take time during multi read/write access
   if( g_b_no_check_disk )
800051aa:	4a 28       	lddpc	r8,80005230 <fat_check_device+0x88>
800051ac:	11 89       	ld.ub	r9,r8[0x0]
800051ae:	30 08       	mov	r8,0
800051b0:	f0 09 18 00 	cp.b	r9,r8
800051b4:	c3 c1       	brne	8000522c <fat_check_device+0x84>
      return true;

   if( 0xFF == fs_g_nav.u8_lun )
800051b6:	4a 08       	lddpc	r8,80005234 <fat_check_device+0x8c>
800051b8:	11 89       	ld.ub	r9,r8[0x0]
800051ba:	3f f8       	mov	r8,-1
800051bc:	f0 09 18 00 	cp.b	r9,r8
800051c0:	c0 51       	brne	800051ca <fat_check_device+0x22>
   {
      fs_g_status = FS_ERR_HW;
800051c2:	30 19       	mov	r9,1
800051c4:	49 d8       	lddpc	r8,80005238 <fat_check_device+0x90>
800051c6:	b0 89       	st.b	r8[0x0],r9
800051c8:	d8 3a       	popm	r0-r7,pc,r12=0
      return false;                                // No device selected
800051ca:	30 02       	mov	r2,0
   }

   for( retry=0 ; retry<100 ; retry++ )
   {
      // Check device
      status = mem_test_unit_ready( fs_g_nav.u8_lun );
800051cc:	49 a5       	lddpc	r5,80005234 <fat_check_device+0x8c>
      if( CTRL_GOOD       == status )
         return true;                              // drive ready

      //* HERE error or state change
      // Clean all navigator data which use this device
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM; // By default the fat isn't mounted
800051ce:	49 c1       	lddpc	r1,8000523c <fat_check_device+0x94>
800051d0:	30 06       	mov	r6,0
      Fat_file_close();                            // By default the file is not open
800051d2:	49 c0       	lddpc	r0,80005240 <fat_check_device+0x98>
#if (FS_NB_NAVIGATOR > 1)
      for( i=0 ; i!=(FS_NB_NAVIGATOR-1) ; i++ )
      {
         if( fs_g_nav.u8_lun == fs_g_navext[i].u8_lun )
800051d4:	49 c4       	lddpc	r4,80005244 <fat_check_device+0x9c>
            fs_g_navext_entry[i].u8_open_mode   = 0;                 // By default the file is not open
         }
      }
#endif
      // If the internal cache corresponding at device then clean it
      if( fs_g_nav.u8_lun == fs_g_sectorcache.u8_lun )
800051d6:	49 d3       	lddpc	r3,80005248 <fat_check_device+0xa0>
   }

   for( retry=0 ; retry<100 ; retry++ )
   {
      // Check device
      status = mem_test_unit_ready( fs_g_nav.u8_lun );
800051d8:	0b 8c       	ld.ub	r12,r5[0x0]
800051da:	f0 1f 00 1d 	mcall	8000524c <fat_check_device+0xa4>
800051de:	18 97       	mov	r7,r12
      if( CTRL_GOOD       == status )
800051e0:	c2 60       	breq	8000522c <fat_check_device+0x84>
         return true;                              // drive ready

      //* HERE error or state change
      // Clean all navigator data which use this device
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM; // By default the fat isn't mounted
800051e2:	a2 86       	st.b	r1[0x0],r6
      Fat_file_close();                            // By default the file is not open
800051e4:	a0 86       	st.b	r0[0x0],r6
#if (FS_NB_NAVIGATOR > 1)
      for( i=0 ; i!=(FS_NB_NAVIGATOR-1) ; i++ )
      {
         if( fs_g_nav.u8_lun == fs_g_navext[i].u8_lun )
800051e6:	0b 88       	ld.ub	r8,r5[0x0]
800051e8:	09 89       	ld.ub	r9,r4[0x0]
800051ea:	f0 09 18 00 	cp.b	r9,r8
800051ee:	c0 51       	brne	800051f8 <fat_check_device+0x50>
         {
            fs_g_navext_fast[i].u8_type_fat     = FS_TYPE_FAT_UNM;   // By default the fat isn't mounted
800051f0:	49 89       	lddpc	r9,80005250 <fat_check_device+0xa8>
800051f2:	b2 86       	st.b	r9[0x0],r6
            fs_g_navext_entry[i].u8_open_mode   = 0;                 // By default the file is not open
800051f4:	49 89       	lddpc	r9,80005254 <fat_check_device+0xac>
800051f6:	b2 86       	st.b	r9[0x0],r6
         }
      }
#endif
      // If the internal cache corresponding at device then clean it
      if( fs_g_nav.u8_lun == fs_g_sectorcache.u8_lun )
800051f8:	07 89       	ld.ub	r9,r3[0x0]
800051fa:	f0 09 18 00 	cp.b	r9,r8
800051fe:	c0 31       	brne	80005204 <fat_check_device+0x5c>
      {
         fat_cache_reset();
80005200:	f0 1f 00 16 	mcall	80005258 <fat_check_device+0xb0>
      }
      fat_cache_clusterlist_reset();
80005204:	f0 1f 00 16 	mcall	8000525c <fat_check_device+0xb4>

      fs_g_status = FS_ERR_HW;                     // By default HW error
80005208:	30 18       	mov	r8,1
8000520a:	48 c9       	lddpc	r9,80005238 <fat_check_device+0x90>
8000520c:	b2 88       	st.b	r9[0x0],r8
      if( CTRL_BUSY == status )
8000520e:	58 37       	cp.w	r7,3
80005210:	c0 81       	brne	80005220 <fat_check_device+0x78>
   {
      fs_g_status = FS_ERR_HW;
      return false;                                // No device selected
   }

   for( retry=0 ; retry<100 ; retry++ )
80005212:	10 02       	add	r2,r8
80005214:	5c 52       	castu.b	r2
80005216:	36 48       	mov	r8,100
80005218:	f0 02 18 00 	cp.b	r2,r8
8000521c:	cd e1       	brne	800051d8 <fat_check_device+0x30>
8000521e:	c0 88       	rjmp	8000522e <fat_check_device+0x86>

      fs_g_status = FS_ERR_HW;                     // By default HW error
      if( CTRL_BUSY == status )
         continue;                                 // If device busy then retry

      if( CTRL_NO_PRESENT == status )
80005220:	58 27       	cp.w	r7,2
80005222:	c0 61       	brne	8000522e <fat_check_device+0x86>
         fs_g_status = FS_ERR_HW_NO_PRESENT;       // Update error flag
80005224:	31 89       	mov	r9,24
80005226:	48 58       	lddpc	r8,80005238 <fat_check_device+0x90>
80005228:	b0 89       	st.b	r8[0x0],r9
8000522a:	d8 3a       	popm	r0-r7,pc,r12=0
8000522c:	da 3a       	popm	r0-r7,pc,r12=1
8000522e:	d8 3a       	popm	r0-r7,pc,r12=0
80005230:	00 00       	add	r0,r0
80005232:	17 82       	ld.ub	r2,r11[0x0]
80005234:	00 00       	add	r0,r0
80005236:	19 b0       	ld.ub	r0,r12[0x3]
80005238:	00 00       	add	r0,r0
8000523a:	1a 00       	add	r0,sp
8000523c:	00 00       	add	r0,r0
8000523e:	19 fc       	ld.ub	r12,r12[0x7]
80005240:	00 00       	add	r0,r0
80005242:	17 70       	ld.ub	r0,--r11
80005244:	00 00       	add	r0,r0
80005246:	1a 04       	add	r4,sp
80005248:	00 00       	add	r0,r0
8000524a:	1a 38       	cp.w	r8,sp
8000524c:	80 00       	ld.sh	r0,r0[0x0]
8000524e:	70 3c       	ld.w	r12,r8[0xc]
80005250:	00 00       	add	r0,r0
80005252:	19 f8       	ld.ub	r8,r12[0x7]
80005254:	00 00       	add	r0,r0
80005256:	19 e8       	ld.ub	r8,r12[0x6]
80005258:	80 00       	ld.sh	r0,r0[0x0]
8000525a:	46 c8       	lddsp	r8,sp[0x1b0]
8000525c:	80 00       	ld.sh	r0,r0[0x0]
8000525e:	40 a8       	lddsp	r8,sp[0x28]

80005260 <fat_check_noopen>:
//!
//! @return    true  no file opened
//! @return    false otherwise
//!
bool  fat_check_noopen( void )
{
80005260:	d4 01       	pushm	lr
   if( !fat_check_device() )
80005262:	f0 1f 00 0b 	mcall	8000528c <fat_check_noopen+0x2c>
80005266:	c1 10       	breq	80005288 <fat_check_noopen+0x28>
      return true;
   if (FS_TYPE_FAT_UNM == fs_g_nav_fast.u8_type_fat)
80005268:	48 a8       	lddpc	r8,80005290 <fat_check_noopen+0x30>
8000526a:	11 89       	ld.ub	r9,r8[0x0]
8000526c:	30 08       	mov	r8,0
8000526e:	f0 09 18 00 	cp.b	r9,r8
80005272:	c0 b0       	breq	80005288 <fat_check_noopen+0x28>
      return true;
   if( Fat_file_is_open() )
80005274:	48 88       	lddpc	r8,80005294 <fat_check_noopen+0x34>
80005276:	11 89       	ld.ub	r9,r8[0x0]
80005278:	30 08       	mov	r8,0
8000527a:	f0 09 18 00 	cp.b	r9,r8
8000527e:	c0 50       	breq	80005288 <fat_check_noopen+0x28>
   {
      fs_g_status = FS_ERR_TOO_FILE_OPEN;  // The navigation have already open a file
80005280:	30 59       	mov	r9,5
80005282:	48 68       	lddpc	r8,80005298 <fat_check_noopen+0x38>
80005284:	b0 89       	st.b	r8[0x0],r9
80005286:	d8 0a       	popm	pc,r12=0
      return false;
80005288:	da 0a       	popm	pc,r12=1
8000528a:	00 00       	add	r0,r0
8000528c:	80 00       	ld.sh	r0,r0[0x0]
8000528e:	51 a8       	stdsp	sp[0x68],r8
80005290:	00 00       	add	r0,r0
80005292:	19 fc       	ld.ub	r12,r12[0x7]
80005294:	00 00       	add	r0,r0
80005296:	17 70       	ld.ub	r0,--r11
80005298:	00 00       	add	r0,r0
8000529a:	1a 00       	add	r0,sp

8000529c <fat_check_mount>:
//!
//! @return    true  partition mounted
//! @return    false otherwise
//!
bool  fat_check_mount( void )
{
8000529c:	d4 01       	pushm	lr
   if( !fat_check_device() )
8000529e:	f0 1f 00 0a 	mcall	800052c4 <fat_check_mount+0x28>
800052a2:	c0 f0       	breq	800052c0 <fat_check_mount+0x24>
      return false;
   if (FS_TYPE_FAT_UNM == fs_g_nav_fast.u8_type_fat)
800052a4:	48 98       	lddpc	r8,800052c8 <fat_check_mount+0x2c>
800052a6:	11 89       	ld.ub	r9,r8[0x0]
800052a8:	30 08       	mov	r8,0
800052aa:	f0 09 18 00 	cp.b	r9,r8
800052ae:	c0 81       	brne	800052be <fat_check_mount+0x22>
   {
      if( !fat_mount() )
800052b0:	f0 1f 00 07 	mcall	800052cc <fat_check_mount+0x30>
800052b4:	c0 51       	brne	800052be <fat_check_mount+0x22>
      {
         fs_g_status = FS_ERR_NO_MOUNT;
800052b6:	30 e9       	mov	r9,14
800052b8:	48 68       	lddpc	r8,800052d0 <fat_check_mount+0x34>
800052ba:	b0 89       	st.b	r8[0x0],r9
         return false;
800052bc:	d8 02       	popm	pc
800052be:	30 1c       	mov	r12,1
      }
   }
   return true;
}
800052c0:	d8 02       	popm	pc
800052c2:	00 00       	add	r0,r0
800052c4:	80 00       	ld.sh	r0,r0[0x0]
800052c6:	51 a8       	stdsp	sp[0x68],r8
800052c8:	00 00       	add	r0,r0
800052ca:	19 fc       	ld.ub	r12,r12[0x7]
800052cc:	80 00       	ld.sh	r0,r0[0x0]
800052ce:	5d 74       	*unknown*
800052d0:	00 00       	add	r0,r0
800052d2:	1a 00       	add	r0,sp

800052d4 <fat_check_mount_select>:
//!
//! @return    true  partition mounted and a file is selected
//! @return    false otherwise
//!
bool  fat_check_mount_select( void )
{
800052d4:	d4 01       	pushm	lr
   if( !fat_check_mount() )
800052d6:	f0 1f 00 04 	mcall	800052e4 <fat_check_mount_select+0x10>
800052da:	c0 30       	breq	800052e0 <fat_check_mount_select+0xc>
      return false;
   return fat_check_select();
800052dc:	f0 1f 00 03 	mcall	800052e8 <fat_check_mount_select+0x14>
}
800052e0:	d8 02       	popm	pc
800052e2:	00 00       	add	r0,r0
800052e4:	80 00       	ld.sh	r0,r0[0x0]
800052e6:	52 9c       	stdsp	sp[0xa4],r12
800052e8:	80 00       	ld.sh	r0,r0[0x0]
800052ea:	40 0c       	lddsp	r12,sp[0x0]

800052ec <fat_check_mount_select_open>:
//!
//! @return    true  partition mounted and a file is opened
//! @return    false otherwise
//!
bool  fat_check_mount_select_open( void )
{
800052ec:	d4 01       	pushm	lr
   if( !fat_check_mount() )
800052ee:	f0 1f 00 06 	mcall	80005304 <fat_check_mount_select_open+0x18>
800052f2:	c0 70       	breq	80005300 <fat_check_mount_select_open+0x14>
      return false;
   if( !fat_check_select() )
800052f4:	f0 1f 00 05 	mcall	80005308 <fat_check_mount_select_open+0x1c>
800052f8:	c0 40       	breq	80005300 <fat_check_mount_select_open+0x14>
      return false;
   return fat_check_open();
800052fa:	f0 1f 00 05 	mcall	8000530c <fat_check_mount_select_open+0x20>
800052fe:	d8 02       	popm	pc
80005300:	d8 0a       	popm	pc,r12=0
80005302:	00 00       	add	r0,r0
80005304:	80 00       	ld.sh	r0,r0[0x0]
80005306:	52 9c       	stdsp	sp[0xa4],r12
80005308:	80 00       	ld.sh	r0,r0[0x0]
8000530a:	40 0c       	lddsp	r12,sp[0x0]
8000530c:	80 00       	ld.sh	r0,r0[0x0]
8000530e:	3f ec       	mov	r12,-2

80005310 <fat_check_mount_select_noopen>:
//!
//! @return    true  partition mounted and no file is opened and a file is selected
//! @return    false otherwise
//!
bool  fat_check_mount_select_noopen( void )
{
80005310:	d4 01       	pushm	lr
   if( !fat_check_mount() )
80005312:	f0 1f 00 06 	mcall	80005328 <fat_check_mount_select_noopen+0x18>
80005316:	c0 70       	breq	80005324 <fat_check_mount_select_noopen+0x14>
      return false;
   if( !fat_check_select() )
80005318:	f0 1f 00 05 	mcall	8000532c <fat_check_mount_select_noopen+0x1c>
8000531c:	c0 40       	breq	80005324 <fat_check_mount_select_noopen+0x14>
      return false;
   return fat_check_noopen();
8000531e:	f0 1f 00 05 	mcall	80005330 <fat_check_mount_select_noopen+0x20>
80005322:	d8 02       	popm	pc
80005324:	d8 0a       	popm	pc,r12=0
80005326:	00 00       	add	r0,r0
80005328:	80 00       	ld.sh	r0,r0[0x0]
8000532a:	52 9c       	stdsp	sp[0xa4],r12
8000532c:	80 00       	ld.sh	r0,r0[0x0]
8000532e:	40 0c       	lddsp	r12,sp[0x0]
80005330:	80 00       	ld.sh	r0,r0[0x0]
80005332:	52 60       	stdsp	sp[0x98],r0

80005334 <fat_check_mount_noopen>:
//!
//! @return    true  partition mounted and no file is opened
//! @return    false otherwise
//!
bool  fat_check_mount_noopen( void )
{
80005334:	d4 01       	pushm	lr
   if( !fat_check_mount() )
80005336:	f0 1f 00 04 	mcall	80005344 <fat_check_mount_noopen+0x10>
8000533a:	c0 30       	breq	80005340 <fat_check_mount_noopen+0xc>
      return false;
   return fat_check_noopen();
8000533c:	f0 1f 00 03 	mcall	80005348 <fat_check_mount_noopen+0x14>
}
80005340:	d8 02       	popm	pc
80005342:	00 00       	add	r0,r0
80005344:	80 00       	ld.sh	r0,r0[0x0]
80005346:	52 9c       	stdsp	sp[0xa4],r12
80005348:	80 00       	ld.sh	r0,r0[0x0]
8000534a:	52 60       	stdsp	sp[0x98],r0

8000534c <fat_translate_char_shortname>:
//!
uint8_t    fat_translate_char_shortname( uint8_t character )
{
   uint8_t u8_j;

   if( (character<=' ') || ('~'<character) )
8000534c:	f8 c9 00 21 	sub	r9,r12,33
80005350:	35 d8       	mov	r8,93
80005352:	f0 09 18 00 	cp.b	r9,r8
80005356:	e0 8b 00 1d 	brhi	80005390 <fat_translate_char_shortname+0x44>
      return 0;
   if( ('a'<=character) && (character<='z') )
8000535a:	f8 c9 00 61 	sub	r9,r12,97
8000535e:	31 98       	mov	r8,25
80005360:	f0 09 18 00 	cp.b	r9,r8
80005364:	e0 88 00 07 	brls	80005372 <fat_translate_char_shortname+0x26>
   {
      return (character - ('a'-'A'));  // Change to upper case
   }
   for( u8_j = 0 ; u8_j < sizeof(fs_s_execption_char) ; u8_j++ )
   {
      if( character == fs_s_execption_char[u8_j] )
80005368:	32 b8       	mov	r8,43
8000536a:	f0 0c 18 00 	cp.b	r12,r8
8000536e:	c0 51       	brne	80005378 <fat_translate_char_shortname+0x2c>
80005370:	c1 08       	rjmp	80005390 <fat_translate_char_shortname+0x44>

   if( (character<=' ') || ('~'<character) )
      return 0;
   if( ('a'<=character) && (character<='z') )
   {
      return (character - ('a'-'A'));  // Change to upper case
80005372:	22 0c       	sub	r12,32
80005374:	5c 5c       	castu.b	r12
80005376:	5e fc       	retal	r12
80005378:	48 7a       	lddpc	r10,80005394 <fat_translate_char_shortname+0x48>
8000537a:	f4 c8 ff ff 	sub	r8,r10,-1
//! @param     character   character to translate
//!
//! @return    character translated <br>
//!            if no supported then 0
//!
uint8_t    fat_translate_char_shortname( uint8_t character )
8000537e:	2f 9a       	sub	r10,-7
   {
      return (character - ('a'-'A'));  // Change to upper case
   }
   for( u8_j = 0 ; u8_j < sizeof(fs_s_execption_char) ; u8_j++ )
   {
      if( character == fs_s_execption_char[u8_j] )
80005380:	11 89       	ld.ub	r9,r8[0x0]
80005382:	f8 09 18 00 	cp.b	r9,r12
80005386:	c0 50       	breq	80005390 <fat_translate_char_shortname+0x44>
80005388:	2f f8       	sub	r8,-1
      return 0;
   if( ('a'<=character) && (character<='z') )
   {
      return (character - ('a'-'A'));  // Change to upper case
   }
   for( u8_j = 0 ; u8_j < sizeof(fs_s_execption_char) ; u8_j++ )
8000538a:	14 38       	cp.w	r8,r10
8000538c:	cf a1       	brne	80005380 <fat_translate_char_shortname+0x34>
8000538e:	5e fc       	retal	r12
80005390:	5e fd       	retal	0
80005392:	00 00       	add	r0,r0
80005394:	80 01       	ld.sh	r1,r0[0x0]
80005396:	0e cc       	st.b	r7++,r12

80005398 <fat_clear_info_fat_mod>:
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
//! This function clears the cache information about FAT modifications
//!
void  fat_clear_info_fat_mod( void )
{
   fs_g_u32_first_mod_fat = 0xFFFFFFFF;
80005398:	3f f9       	mov	r9,-1
8000539a:	48 48       	lddpc	r8,800053a8 <fat_clear_info_fat_mod+0x10>
8000539c:	91 09       	st.w	r8[0x0],r9
   fs_g_u32_last_mod_fat = 0;
8000539e:	30 09       	mov	r9,0
800053a0:	48 38       	lddpc	r8,800053ac <fat_clear_info_fat_mod+0x14>
800053a2:	91 09       	st.w	r8[0x0],r9
}
800053a4:	5e fc       	retal	r12
800053a6:	00 00       	add	r0,r0
800053a8:	00 00       	add	r0,r0
800053aa:	19 e4       	ld.ub	r4,r12[0x6]
800053ac:	00 00       	add	r0,r0
800053ae:	17 ac       	ld.ub	r12,r11[0x2]

800053b0 <fat_clear_cluster>:
//! IN :
//!   fs_g_seg.u32_addr          Cluster value to clear
//! @endverbatim
//!
bool  fat_clear_cluster( void )
{
800053b0:	d4 21       	pushm	r4-r7,lr
   uint8_t u8_loop;

   // Compute the cluster sector address
   fs_g_seg.u32_size_or_pos  = 0;   // Select the beginning of cluster
800053b2:	30 0b       	mov	r11,0
800053b4:	49 58       	lddpc	r8,80005408 <fat_clear_cluster+0x58>
800053b6:	91 1b       	st.w	r8[0x4],r11
   if( !fat_cluster_list( FS_CLUST_ACT_ONE, false ))
800053b8:	30 2c       	mov	r12,2
800053ba:	f0 1f 00 15 	mcall	8000540c <fat_clear_cluster+0x5c>
800053be:	c2 30       	breq	80005404 <fat_clear_cluster+0x54>
      return false;

   // Loop in the cluster (start at the end of cluster)
   fs_gu32_addrsector = fs_g_seg.u32_addr + (fs_g_nav.u8_BPB_SecPerClus -1);
800053c0:	49 48       	lddpc	r8,80005410 <fat_clear_cluster+0x60>
800053c2:	11 98       	ld.ub	r8,r8[0x1]
800053c4:	49 19       	lddpc	r9,80005408 <fat_clear_cluster+0x58>
800053c6:	72 0a       	ld.w	r10,r9[0x0]
800053c8:	20 1a       	sub	r10,1
800053ca:	10 0a       	add	r10,r8
800053cc:	49 29       	lddpc	r9,80005414 <fat_clear_cluster+0x64>
800053ce:	93 0a       	st.w	r9[0x0],r10
   for(  u8_loop = 0
800053d0:	58 08       	cp.w	r8,0
800053d2:	c1 a0       	breq	80005406 <fat_clear_cluster+0x56>
800053d4:	30 07       	mov	r7,0
   ;     fs_g_nav.u8_BPB_SecPerClus != u8_loop
   ;     u8_loop++ )
   {
      // Update internal cache with cluster sector information but don't read data from memory
      if( !fat_cache_read_sector( false ))
800053d6:	0e 94       	mov	r4,r7
      if(0 == u8_loop)
      {  // Clean internal cache (just for the sector)
         fat_cache_clear();
      }
      fat_cache_mark_sector_as_dirty();
      fs_gu32_addrsector--;         // go to previous sector
800053d8:	12 96       	mov	r6,r9
   if( !fat_cluster_list( FS_CLUST_ACT_ONE, false ))
      return false;

   // Loop in the cluster (start at the end of cluster)
   fs_gu32_addrsector = fs_g_seg.u32_addr + (fs_g_nav.u8_BPB_SecPerClus -1);
   for(  u8_loop = 0
800053da:	48 e5       	lddpc	r5,80005410 <fat_clear_cluster+0x60>
   ;     fs_g_nav.u8_BPB_SecPerClus != u8_loop
   ;     u8_loop++ )
   {
      // Update internal cache with cluster sector information but don't read data from memory
      if( !fat_cache_read_sector( false ))
800053dc:	08 9c       	mov	r12,r4
800053de:	f0 1f 00 0f 	mcall	80005418 <fat_clear_cluster+0x68>
800053e2:	c1 10       	breq	80005404 <fat_clear_cluster+0x54>
         return false;

      if(0 == u8_loop)
800053e4:	58 07       	cp.w	r7,0
800053e6:	c0 31       	brne	800053ec <fat_clear_cluster+0x3c>
      {  // Clean internal cache (just for the sector)
         fat_cache_clear();
800053e8:	f0 1f 00 0d 	mcall	8000541c <fat_clear_cluster+0x6c>
      }
      fat_cache_mark_sector_as_dirty();
800053ec:	f0 1f 00 0d 	mcall	80005420 <fat_clear_cluster+0x70>
      fs_gu32_addrsector--;         // go to previous sector
800053f0:	6c 08       	ld.w	r8,r6[0x0]
800053f2:	20 18       	sub	r8,1
800053f4:	8d 08       	st.w	r6[0x0],r8

   // Loop in the cluster (start at the end of cluster)
   fs_gu32_addrsector = fs_g_seg.u32_addr + (fs_g_nav.u8_BPB_SecPerClus -1);
   for(  u8_loop = 0
   ;     fs_g_nav.u8_BPB_SecPerClus != u8_loop
   ;     u8_loop++ )
800053f6:	2f f7       	sub	r7,-1
800053f8:	5c 57       	castu.b	r7
   if( !fat_cluster_list( FS_CLUST_ACT_ONE, false ))
      return false;

   // Loop in the cluster (start at the end of cluster)
   fs_gu32_addrsector = fs_g_seg.u32_addr + (fs_g_nav.u8_BPB_SecPerClus -1);
   for(  u8_loop = 0
800053fa:	0b 98       	ld.ub	r8,r5[0x1]
800053fc:	ee 08 18 00 	cp.b	r8,r7
80005400:	ce e1       	brne	800053dc <fat_clear_cluster+0x2c>
80005402:	c0 28       	rjmp	80005406 <fat_clear_cluster+0x56>
80005404:	d8 2a       	popm	r4-r7,pc,r12=0
80005406:	da 2a       	popm	r4-r7,pc,r12=1
80005408:	00 00       	add	r0,r0
8000540a:	1a 58       	eor	r8,sp
8000540c:	80 00       	ld.sh	r0,r0[0x0]
8000540e:	4c 68       	lddpc	r8,80005524 <fat_initialize_dir+0x8c>
80005410:	00 00       	add	r0,r0
80005412:	19 b0       	ld.ub	r0,r12[0x3]
80005414:	00 00       	add	r0,r0
80005416:	17 6c       	ld.uh	r12,--r11
80005418:	80 00       	ld.sh	r0,r0[0x0]
8000541a:	49 10       	lddpc	r0,8000545c <fat_update_fat2+0x38>
8000541c:	80 00       	ld.sh	r0,r0[0x0]
8000541e:	48 f8       	lddpc	r8,80005458 <fat_update_fat2+0x34>
80005420:	80 00       	ld.sh	r0,r0[0x0]
80005422:	46 e0       	lddsp	r0,sp[0x1b8]

80005424 <fat_update_fat2>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool  fat_update_fat2( void )
{
80005424:	eb cd 40 fc 	pushm	r2-r7,lr
  while( fs_g_u32_first_mod_fat <= fs_g_u32_last_mod_fat )
80005428:	49 68       	lddpc	r8,80005480 <fat_update_fat2+0x5c>
8000542a:	70 08       	ld.w	r8,r8[0x0]
8000542c:	49 69       	lddpc	r9,80005484 <fat_update_fat2+0x60>
8000542e:	72 09       	ld.w	r9,r9[0x0]
80005430:	12 38       	cp.w	r8,r9
80005432:	e0 8b 00 25 	brhi	8000547c <fat_update_fat2+0x58>
  {
     // Compute the modification position of FAT 1
     fs_gu32_addrsector = fs_g_nav.u32_ptr_fat + fs_g_u32_first_mod_fat;
80005436:	49 55       	lddpc	r5,80005488 <fat_update_fat2+0x64>
80005438:	49 57       	lddpc	r7,8000548c <fat_update_fat2+0x68>
     // Read FAT1
      if( !fat_cache_read_sector( true ))
8000543a:	30 13       	mov	r3,1
         return false;
     // Compute the modification position of FAT 2
     fs_gu32_addrsector = fs_g_nav.u32_ptr_fat + (fs_g_u32_first_mod_fat + fs_g_nav.u32_fat_size);
8000543c:	49 16       	lddpc	r6,80005480 <fat_update_fat2+0x5c>
     // Init the sector FAT2 with the previous sector of the FAT1
     if( !fat_cache_read_sector( false ))
8000543e:	30 02       	mov	r2,0
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool  fat_update_fat2( void )
{
  while( fs_g_u32_first_mod_fat <= fs_g_u32_last_mod_fat )
80005440:	49 14       	lddpc	r4,80005484 <fat_update_fat2+0x60>
  {
     // Compute the modification position of FAT 1
     fs_gu32_addrsector = fs_g_nav.u32_ptr_fat + fs_g_u32_first_mod_fat;
80005442:	6e 49       	ld.w	r9,r7[0x10]
80005444:	12 08       	add	r8,r9
80005446:	8b 08       	st.w	r5[0x0],r8
     // Read FAT1
      if( !fat_cache_read_sector( true ))
80005448:	06 9c       	mov	r12,r3
8000544a:	f0 1f 00 12 	mcall	80005490 <fat_update_fat2+0x6c>
8000544e:	c1 50       	breq	80005478 <fat_update_fat2+0x54>
         return false;
     // Compute the modification position of FAT 2
     fs_gu32_addrsector = fs_g_nav.u32_ptr_fat + (fs_g_u32_first_mod_fat + fs_g_nav.u32_fat_size);
80005450:	6e 19       	ld.w	r9,r7[0x4]
80005452:	6e 48       	ld.w	r8,r7[0x10]
80005454:	f2 08 00 08 	add	r8,r9,r8
80005458:	6c 09       	ld.w	r9,r6[0x0]
8000545a:	12 08       	add	r8,r9
8000545c:	8b 08       	st.w	r5[0x0],r8
     // Init the sector FAT2 with the previous sector of the FAT1
     if( !fat_cache_read_sector( false ))
8000545e:	04 9c       	mov	r12,r2
80005460:	f0 1f 00 0c 	mcall	80005490 <fat_update_fat2+0x6c>
80005464:	c0 a0       	breq	80005478 <fat_update_fat2+0x54>
         return false;
     // Flag the sector FAT2 like modify
     fat_cache_mark_sector_as_dirty();
80005466:	f0 1f 00 0c 	mcall	80005494 <fat_update_fat2+0x70>
     fs_g_u32_first_mod_fat++;
8000546a:	6c 08       	ld.w	r8,r6[0x0]
8000546c:	2f f8       	sub	r8,-1
8000546e:	8d 08       	st.w	r6[0x0],r8
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool  fat_update_fat2( void )
{
  while( fs_g_u32_first_mod_fat <= fs_g_u32_last_mod_fat )
80005470:	68 09       	ld.w	r9,r4[0x0]
80005472:	10 39       	cp.w	r9,r8
80005474:	ce 72       	brcc	80005442 <fat_update_fat2+0x1e>
80005476:	c0 38       	rjmp	8000547c <fat_update_fat2+0x58>
80005478:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
8000547c:	e3 cf 90 fc 	ldm	sp++,r2-r7,pc,r12=1
80005480:	00 00       	add	r0,r0
80005482:	19 e4       	ld.ub	r4,r12[0x6]
80005484:	00 00       	add	r0,r0
80005486:	17 ac       	ld.ub	r12,r11[0x2]
80005488:	00 00       	add	r0,r0
8000548a:	17 6c       	ld.uh	r12,--r11
8000548c:	00 00       	add	r0,r0
8000548e:	19 b0       	ld.ub	r0,r12[0x3]
80005490:	80 00       	ld.sh	r0,r0[0x0]
80005492:	49 10       	lddpc	r0,800054d4 <fat_initialize_dir+0x3c>
80005494:	80 00       	ld.sh	r0,r0[0x0]
80005496:	46 e0       	lddsp	r0,sp[0x1b8]

80005498 <fat_initialize_dir>:
//! OUT:
//!   update the sector cache with init directory data
//! @endverbatim
//!
bool  fat_initialize_dir( void )
{
80005498:	d4 01       	pushm	lr
   uint8_t u8_i;

   // Clear the cluster corresponding at directory
   if( !fat_clear_cluster())
8000549a:	f0 1f 00 21 	mcall	8000551c <fat_initialize_dir+0x84>
8000549e:	c3 e0       	breq	8000551a <fat_initialize_dir+0x82>
      return false;
   fat_cache_mark_sector_as_dirty();
800054a0:	f0 1f 00 20 	mcall	80005520 <fat_initialize_dir+0x88>
   // here, the internal cache is the first sector of the cluster

   // Create the dot "." entry, this one is a directory that points to itself
   fs_g_sector[0]='.';
800054a4:	4a 0b       	lddpc	r11,80005524 <fat_initialize_dir+0x8c>
800054a6:	16 98       	mov	r8,r11
800054a8:	32 e9       	mov	r9,46
800054aa:	10 c9       	st.b	r8++,r9
//!   fs_g_seg.u32_addr          cluster value of a directory
//! OUT:
//!   update the sector cache with init directory data
//! @endverbatim
//!
bool  fat_initialize_dir( void )
800054ac:	f6 ca ff f5 	sub	r10,r11,-11
   // here, the internal cache is the first sector of the cluster

   // Create the dot "." entry, this one is a directory that points to itself
   fs_g_sector[0]='.';
   for( u8_i=1 ; u8_i<11 ; u8_i++ )
      fs_g_sector[u8_i]=' ';
800054b0:	32 09       	mov	r9,32
800054b2:	10 c9       	st.b	r8++,r9
   fat_cache_mark_sector_as_dirty();
   // here, the internal cache is the first sector of the cluster

   // Create the dot "." entry, this one is a directory that points to itself
   fs_g_sector[0]='.';
   for( u8_i=1 ; u8_i<11 ; u8_i++ )
800054b4:	14 38       	cp.w	r8,r10
800054b6:	cf e1       	brne	800054b2 <fat_initialize_dir+0x1a>
      fs_g_sector[u8_i]=' ';
   fs_g_sector[11]=FS_ATTR_DIRECTORY;
800054b8:	49 b8       	lddpc	r8,80005524 <fat_initialize_dir+0x8c>
800054ba:	31 09       	mov	r9,16
800054bc:	f1 69 00 0b 	st.b	r8[11],r9
   fs_g_sector[26]= LSB0( fs_g_nav_entry.u32_cluster );
800054c0:	49 a9       	lddpc	r9,80005528 <fat_initialize_dir+0x90>
800054c2:	2f c9       	sub	r9,-4
800054c4:	13 ba       	ld.ub	r10,r9[0x3]
800054c6:	f1 6a 00 1a 	st.b	r8[26],r10
   fs_g_sector[27]= LSB1( fs_g_nav_entry.u32_cluster );
800054ca:	13 aa       	ld.ub	r10,r9[0x2]
800054cc:	f1 6a 00 1b 	st.b	r8[27],r10
   fs_g_sector[20]= LSB2( fs_g_nav_entry.u32_cluster );
800054d0:	13 9a       	ld.ub	r10,r9[0x1]
800054d2:	f1 6a 00 14 	st.b	r8[20],r10
   fs_g_sector[21]= LSB3( fs_g_nav_entry.u32_cluster );
800054d6:	13 89       	ld.ub	r9,r9[0x0]
800054d8:	f1 69 00 15 	st.b	r8[21],r9
   // Create the dotdot ".." entry, this one points to the starting cluster of the parent directory
   fs_g_sector[FS_SIZE_FILE_ENTRY+0]='.';
800054dc:	32 e9       	mov	r9,46
800054de:	f1 69 00 20 	st.b	r8[32],r9
   fs_g_sector[FS_SIZE_FILE_ENTRY+1]='.';
800054e2:	f1 69 00 21 	st.b	r8[33],r9
800054e6:	2d e8       	sub	r8,-34
//!   fs_g_seg.u32_addr          cluster value of a directory
//! OUT:
//!   update the sector cache with init directory data
//! @endverbatim
//!
bool  fat_initialize_dir( void )
800054e8:	f6 ca ff d5 	sub	r10,r11,-43
   fs_g_sector[21]= LSB3( fs_g_nav_entry.u32_cluster );
   // Create the dotdot ".." entry, this one points to the starting cluster of the parent directory
   fs_g_sector[FS_SIZE_FILE_ENTRY+0]='.';
   fs_g_sector[FS_SIZE_FILE_ENTRY+1]='.';
   for( u8_i=2 ; u8_i<11 ; u8_i++ )
      fs_g_sector[FS_SIZE_FILE_ENTRY+u8_i]=' ';
800054ec:	32 09       	mov	r9,32
800054ee:	10 c9       	st.b	r8++,r9
   fs_g_sector[20]= LSB2( fs_g_nav_entry.u32_cluster );
   fs_g_sector[21]= LSB3( fs_g_nav_entry.u32_cluster );
   // Create the dotdot ".." entry, this one points to the starting cluster of the parent directory
   fs_g_sector[FS_SIZE_FILE_ENTRY+0]='.';
   fs_g_sector[FS_SIZE_FILE_ENTRY+1]='.';
   for( u8_i=2 ; u8_i<11 ; u8_i++ )
800054f0:	14 38       	cp.w	r8,r10
800054f2:	cf e1       	brne	800054ee <fat_initialize_dir+0x56>
      fs_g_sector[FS_SIZE_FILE_ENTRY+u8_i]=' ';
   fs_g_sector[FS_SIZE_FILE_ENTRY+11]=FS_ATTR_DIRECTORY;
800054f4:	48 c8       	lddpc	r8,80005524 <fat_initialize_dir+0x8c>
800054f6:	31 09       	mov	r9,16
800054f8:	f1 69 00 2b 	st.b	r8[43],r9
   fs_g_sector[FS_SIZE_FILE_ENTRY+26]= LSB0( fs_g_nav.u32_cluster_sel_dir );
800054fc:	48 c9       	lddpc	r9,8000552c <fat_initialize_dir+0x94>
800054fe:	2e 09       	sub	r9,-32
80005500:	13 ba       	ld.ub	r10,r9[0x3]
80005502:	f1 6a 00 3a 	st.b	r8[58],r10
   fs_g_sector[FS_SIZE_FILE_ENTRY+27]= LSB1( fs_g_nav.u32_cluster_sel_dir );
80005506:	13 aa       	ld.ub	r10,r9[0x2]
80005508:	f1 6a 00 3b 	st.b	r8[59],r10
   fs_g_sector[FS_SIZE_FILE_ENTRY+20]= LSB2( fs_g_nav.u32_cluster_sel_dir );
8000550c:	13 9a       	ld.ub	r10,r9[0x1]
8000550e:	f1 6a 00 34 	st.b	r8[52],r10
   fs_g_sector[FS_SIZE_FILE_ENTRY+21]= LSB3( fs_g_nav.u32_cluster_sel_dir );
80005512:	13 89       	ld.ub	r9,r9[0x0]
80005514:	f1 69 00 35 	st.b	r8[53],r9
80005518:	30 1c       	mov	r12,1

   return true;
}
8000551a:	d8 02       	popm	pc
8000551c:	80 00       	ld.sh	r0,r0[0x0]
8000551e:	53 b0       	stdsp	sp[0xec],r0
80005520:	80 00       	ld.sh	r0,r0[0x0]
80005522:	46 e0       	lddsp	r0,sp[0x1b8]
80005524:	00 00       	add	r0,r0
80005526:	17 b0       	ld.ub	r0,r11[0x3]
80005528:	00 00       	add	r0,r0
8000552a:	17 70       	ld.ub	r0,--r11
8000552c:	00 00       	add	r0,r0
8000552e:	19 b0       	ld.ub	r0,r12[0x3]

80005530 <fat_create_long_name_entry>:
//! @verbatim
//! OUT: Update the entry in internal cache sector with a new long name entry
//! @endverbatim
//!
void  fat_create_long_name_entry( FS_STRING sz_name , uint8_t u8_crc , uint8_t u8_id  )
{
80005530:	d4 31       	pushm	r0-r7,lr
80005532:	20 5d       	sub	sp,20
80005534:	18 97       	mov	r7,r12
80005536:	50 3b       	stdsp	sp[0xc],r11
80005538:	14 96       	mov	r6,r10
   PTR_CACHE ptr_entry;
   bool b_end_of_name = false;

   fat_cache_mark_sector_as_dirty();
8000553a:	f0 1f 00 30 	mcall	800055f8 <fat_create_long_name_entry+0xc8>
   ptr_entry = fat_get_ptr_entry();
8000553e:	f0 1f 00 30 	mcall	800055fc <fat_create_long_name_entry+0xcc>
   *ptr_entry = u8_id;
80005542:	18 c6       	st.b	r12++,r6
   ptr_entry++;   // The long name start at offset 1 of the entry file
80005544:	30 01       	mov	r1,0
80005546:	30 18       	mov	r8,1

   for( u8_id=1; u8_id<FS_SIZE_FILE_ENTRY ; u8_id++ , ptr_entry++ )
   {
      // fields with no character
      if( 11 == u8_id)
80005548:	30 b9       	mov	r9,11
      {
         *ptr_entry = FS_ATTR_LFN_ENTRY;  // Attribute field
8000554a:	30 f3       	mov	r3,15
         continue;
      }
      if( (12 == u8_id)
8000554c:	30 c6       	mov	r6,12
8000554e:	31 ab       	mov	r11,26
80005550:	30 0a       	mov	r10,0
   fat_cache_mark_sector_as_dirty();
   ptr_entry = fat_get_ptr_entry();
   *ptr_entry = u8_id;
   ptr_entry++;   // The long name start at offset 1 of the entry file

   for( u8_id=1; u8_id<FS_SIZE_FILE_ENTRY ; u8_id++ , ptr_entry++ )
80005552:	31 fe       	mov	lr,31
      if( 11 == u8_id)
      {
         *ptr_entry = FS_ATTR_LFN_ENTRY;  // Attribute field
         continue;
      }
      if( (12 == u8_id)
80005554:	31 b5       	mov	r5,27
      {
         // Reserved field
         // *ptr_entry = 0x00;            // No necessary because the cache must be clean
         continue;
      }
      if( 13 == u8_id)
80005556:	30 d2       	mov	r2,13
         u8_id++;
         sz_name += (Is_unicode? 2 : 1 );
      }
      else
      {  // end of name
         *ptr_entry = 0xFF;               // Padding mandatory
80005558:	50 01       	stdsp	sp[0x0],r1
   ptr_entry++;   // The long name start at offset 1 of the entry file

   for( u8_id=1; u8_id<FS_SIZE_FILE_ENTRY ; u8_id++ , ptr_entry++ )
   {
      // fields with no character
      if( 11 == u8_id)
8000555a:	f2 08 18 00 	cp.b	r8,r9
8000555e:	c0 31       	brne	80005564 <fat_create_long_name_entry+0x34>
      {
         *ptr_entry = FS_ATTR_LFN_ENTRY;  // Attribute field
80005560:	b8 83       	st.b	r12[0x0],r3
         continue;
80005562:	c4 58       	rjmp	800055ec <fat_create_long_name_entry+0xbc>
      }
      if( (12 == u8_id)
80005564:	ec 08 18 00 	cp.b	r8,r6
80005568:	5f 00       	sreq	r0
8000556a:	f6 08 18 00 	cp.b	r8,r11
8000556e:	5f 04       	sreq	r4
80005570:	08 40       	or	r0,r4
80005572:	00 94       	mov	r4,r0
80005574:	f4 00 18 00 	cp.b	r0,r10
80005578:	c3 21       	brne	800055dc <fat_create_long_name_entry+0xac>
8000557a:	ea 08 18 00 	cp.b	r8,r5
8000557e:	c3 70       	breq	800055ec <fat_create_long_name_entry+0xbc>
      {
         // Reserved field
         // *ptr_entry = 0x00;            // No necessary because the cache must be clean
         continue;
      }
      if( 13 == u8_id)
80005580:	e4 08 18 00 	cp.b	r8,r2
80005584:	c0 41       	brne	8000558c <fat_create_long_name_entry+0x5c>
      {
         *ptr_entry = u8_crc;             // CRC field
80005586:	40 34       	lddsp	r4,sp[0xc]
80005588:	b8 84       	st.b	r12[0x0],r4
         continue;
8000558a:	c3 18       	rjmp	800055ec <fat_create_long_name_entry+0xbc>
      }

      // fields with a character
      if( !b_end_of_name )
8000558c:	40 01       	lddsp	r1,sp[0x0]
8000558e:	58 01       	cp.w	r1,0
80005590:	c2 41       	brne	800055d8 <fat_create_long_name_entry+0xa8>
         uint16_t u16_tmp;
         if( Is_unicode )
         {
            u16_tmp = ((FS_STR_UNICODE)sz_name)[0];
         }else{
            u16_tmp = sz_name[0];
80005592:	0f 84       	ld.ub	r4,r7[0x0]
80005594:	fb 54 00 12 	st.h	sp[18],r4
         }
         if(('\\' == u16_tmp )
80005598:	35 c1       	mov	r1,92
8000559a:	e2 04 19 00 	cp.h	r4,r1
8000559e:	5f 00       	sreq	r0
800055a0:	50 20       	stdsp	sp[0x8],r0
800055a2:	32 f0       	mov	r0,47
800055a4:	e0 04 19 00 	cp.h	r4,r0
800055a8:	5f 01       	sreq	r1
800055aa:	40 20       	lddsp	r0,sp[0x8]
800055ac:	02 40       	or	r0,r1
800055ae:	f4 00 18 00 	cp.b	r0,r10
800055b2:	c0 50       	breq	800055bc <fat_create_long_name_entry+0x8c>
         || ('/'  == u16_tmp ) )
         {  // end of name
            u16_tmp = 0;                  // Set a end of name flag
800055b4:	30 04       	mov	r4,0
800055b6:	fb 54 00 12 	st.h	sp[18],r4
800055ba:	c0 38       	rjmp	800055c0 <fat_create_long_name_entry+0x90>
         }
         if( 0 == u16_tmp )
800055bc:	58 04       	cp.w	r4,0
800055be:	c0 31       	brne	800055c4 <fat_create_long_name_entry+0x94>
800055c0:	30 14       	mov	r4,1
800055c2:	50 04       	stdsp	sp[0x0],r4
         {
            b_end_of_name = true;
         }
         *ptr_entry = LSB(u16_tmp);
800055c4:	fa c4 ff ee 	sub	r4,sp,-18
800055c8:	09 90       	ld.ub	r0,r4[0x1]
800055ca:	18 c0       	st.b	r12++,r0
         ptr_entry++;
         *ptr_entry = MSB(u16_tmp);
800055cc:	09 84       	ld.ub	r4,r4[0x0]
800055ce:	b8 84       	st.b	r12[0x0],r4
         u8_id++;
800055d0:	2f f8       	sub	r8,-1
800055d2:	5c 58       	castu.b	r8
         sz_name += (Is_unicode? 2 : 1 );
800055d4:	2f f7       	sub	r7,-1
800055d6:	c0 38       	rjmp	800055dc <fat_create_long_name_entry+0xac>
      }
      else
      {  // end of name
         *ptr_entry = 0xFF;               // Padding mandatory
800055d8:	3f f1       	mov	r1,-1
800055da:	b8 81       	st.b	r12[0x0],r1
   fat_cache_mark_sector_as_dirty();
   ptr_entry = fat_get_ptr_entry();
   *ptr_entry = u8_id;
   ptr_entry++;   // The long name start at offset 1 of the entry file

   for( u8_id=1; u8_id<FS_SIZE_FILE_ENTRY ; u8_id++ , ptr_entry++ )
800055dc:	2f f8       	sub	r8,-1
800055de:	5c 58       	castu.b	r8
800055e0:	fc 08 18 00 	cp.b	r8,lr
800055e4:	e0 8b 00 08 	brhi	800055f4 <fat_create_long_name_entry+0xc4>
800055e8:	2f fc       	sub	r12,-1
800055ea:	cb 8b       	rjmp	8000555a <fat_create_long_name_entry+0x2a>
800055ec:	2f f8       	sub	r8,-1
800055ee:	5c 58       	castu.b	r8
800055f0:	2f fc       	sub	r12,-1
800055f2:	cb 4b       	rjmp	8000555a <fat_create_long_name_entry+0x2a>
      else
      {  // end of name
         *ptr_entry = 0xFF;               // Padding mandatory
      }
   } // end of loop
}
800055f4:	2f bd       	sub	sp,-20
800055f6:	d8 32       	popm	r0-r7,pc
800055f8:	80 00       	ld.sh	r0,r0[0x0]
800055fa:	46 e0       	lddsp	r0,sp[0x1b8]
800055fc:	80 00       	ld.sh	r0,r0[0x0]
800055fe:	43 70       	lddsp	r0,sp[0xdc]

80005600 <fat_delete_file>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool  fat_delete_file( bool b_cluster_list )
{
80005600:	d4 31       	pushm	r0-r7,lr
80005602:	18 90       	mov	r0,r12
80005604:	30 04       	mov	r4,0

      // Get pointer on the current entry
      ptr_entry = fat_get_ptr_entry();
      u8_tmp = ptr_entry[0];

      if( (FS_ATTR_LFN_ENTRY != ptr_entry[11])
80005606:	30 f5       	mov	r5,15
         break;   // Go to delete cluster list
      }

      // Delete entry
      b_short_del = true;
      ptr_entry[0] = FS_ENTRY_DEL;
80005608:	3e 53       	mov	r3,-27
         // It is the last entry of long name
         break;   // Go to delete cluster list
      }

      // Go to previous entry
      fs_g_nav_fast.u16_entry_pos_sel_file--;
8000560a:	49 56       	lddpc	r6,8000565c <fat_delete_file+0x5c>
8000560c:	30 11       	mov	r1,1

   // loop in directory
   while( 1 )
   {
      // Fill internal cache with a sector from directory
      if( !fat_read_dir() )
8000560e:	f0 1f 00 15 	mcall	80005660 <fat_delete_file+0x60>
80005612:	c2 40       	breq	8000565a <fat_delete_file+0x5a>
         return false;

      // Get pointer on the current entry
      ptr_entry = fat_get_ptr_entry();
80005614:	f0 1f 00 14 	mcall	80005664 <fat_delete_file+0x64>
      u8_tmp = ptr_entry[0];
80005618:	19 82       	ld.ub	r2,r12[0x0]

      if( (FS_ATTR_LFN_ENTRY != ptr_entry[11])
8000561a:	f8 c7 ff f5 	sub	r7,r12,-11
8000561e:	0f 88       	ld.ub	r8,r7[0x0]
80005620:	ea 08 18 00 	cp.b	r8,r5
80005624:	c0 30       	breq	8000562a <fat_delete_file+0x2a>
80005626:	58 04       	cp.w	r4,0
80005628:	c1 01       	brne	80005648 <fat_delete_file+0x48>
         break;   // Go to delete cluster list
      }

      // Delete entry
      b_short_del = true;
      ptr_entry[0] = FS_ENTRY_DEL;
8000562a:	b8 83       	st.b	r12[0x0],r3
      fat_cache_mark_sector_as_dirty();
8000562c:	f0 1f 00 0f 	mcall	80005668 <fat_delete_file+0x68>

      if( (FS_ATTR_LFN_ENTRY == ptr_entry[11])
80005630:	0f 88       	ld.ub	r8,r7[0x0]
80005632:	ea 08 18 00 	cp.b	r8,r5
80005636:	c0 41       	brne	8000563e <fat_delete_file+0x3e>
80005638:	e2 12 00 40 	andl	r2,0x40,COH
8000563c:	c0 61       	brne	80005648 <fat_delete_file+0x48>
         // It is the last entry of long name
         break;   // Go to delete cluster list
      }

      // Go to previous entry
      fs_g_nav_fast.u16_entry_pos_sel_file--;
8000563e:	8c 18       	ld.sh	r8,r6[0x2]
80005640:	20 18       	sub	r8,1
80005642:	ac 18       	st.h	r6[0x2],r8
80005644:	02 94       	mov	r4,r1
   }  // end of while(1)
80005646:	ce 4b       	rjmp	8000560e <fat_delete_file+0xe>

   if( b_cluster_list )
80005648:	58 00       	cp.w	r0,0
8000564a:	c0 21       	brne	8000564e <fat_delete_file+0x4e>
8000564c:	da 3a       	popm	r0-r7,pc,r12=1
   {
      // Delete cluster list
      fs_g_nav_entry.u32_pos_in_file=0;      // Delete ALL list (start at begining)
8000564e:	30 09       	mov	r9,0
80005650:	48 78       	lddpc	r8,8000566c <fat_delete_file+0x6c>
80005652:	91 39       	st.w	r8[0xc],r9
      if( !fat_read_file( FS_CLUST_ACT_CLR ))
80005654:	30 3c       	mov	r12,3
80005656:	f0 1f 00 07 	mcall	80005670 <fat_delete_file+0x70>
         return false;
   }

   return true;
}
8000565a:	d8 32       	popm	r0-r7,pc
8000565c:	00 00       	add	r0,r0
8000565e:	19 fc       	ld.ub	r12,r12[0x7]
80005660:	80 00       	ld.sh	r0,r0[0x0]
80005662:	4f 40       	lddpc	r0,80005830 <fat_allocfreespace+0x54>
80005664:	80 00       	ld.sh	r0,r0[0x0]
80005666:	43 70       	lddsp	r0,sp[0xdc]
80005668:	80 00       	ld.sh	r0,r0[0x0]
8000566a:	46 e0       	lddsp	r0,sp[0x1b8]
8000566c:	00 00       	add	r0,r0
8000566e:	17 70       	ld.ub	r0,--r11
80005670:	80 00       	ld.sh	r0,r0[0x0]
80005672:	4f c4       	lddpc	r4,80005860 <fat_allocfreespace+0x84>

80005674 <fat_garbage_collector_entry>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool fat_garbage_collector_entry( void )
{
80005674:	eb cd 40 fc 	pushm	r2-r7,lr
80005678:	20 8d       	sub	sp,32
8000567a:	30 06       	mov	r6,0
8000567c:	0c 97       	mov	r7,r6

   // Loop in directory
   while( 1 )
   {
      // Go to old entry list
      fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_old;
8000567e:	4a 95       	lddpc	r5,80005720 <fat_garbage_collector_entry+0xac>
            fs_g_nav_fast.u16_entry_pos_sel_file++;
         }
         return true;  // End of garbage
      }

      if ( FS_ENTRY_DEL != *ptr_entry )
80005680:	3e 54       	mov	r4,-27
      {
         // entry valid
         if( u16_pos_old != u16_pos_new )
         {
            // A free space exist then move entry
            memcpy_ram2ram( entry, ptr_entry, FS_SIZE_FILE_ENTRY );
80005682:	1a 93       	mov	r3,sp
80005684:	32 02       	mov	r2,32

   // Loop in directory
   while( 1 )
   {
      // Go to old entry list
      fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_old;
80005686:	aa 17       	st.h	r5[0x2],r7
      // Fill internal cache with a sector from directory
      if( !fat_read_dir() )
80005688:	f0 1f 00 27 	mcall	80005724 <fat_garbage_collector_entry+0xb0>
8000568c:	c0 81       	brne	8000569c <fat_garbage_collector_entry+0x28>
      {
         if( FS_ERR_OUT_LIST != fs_g_status )
8000568e:	4a 78       	lddpc	r8,80005728 <fat_garbage_collector_entry+0xb4>
80005690:	11 89       	ld.ub	r9,r8[0x0]
80005692:	31 a8       	mov	r8,26
80005694:	f0 09 18 00 	cp.b	r9,r8
80005698:	c3 d1       	brne	80005712 <fat_garbage_collector_entry+0x9e>
8000569a:	c0 68       	rjmp	800056a6 <fat_garbage_collector_entry+0x32>
            return false;
         goto fat_garbage_collector_entry_endofdir;
      }

      // Check entry
      ptr_entry = fat_get_ptr_entry();
8000569c:	f0 1f 00 24 	mcall	8000572c <fat_garbage_collector_entry+0xb8>

      if ( FS_ENTRY_END == *ptr_entry )
800056a0:	19 88       	ld.ub	r8,r12[0x0]
800056a2:	58 08       	cp.w	r8,0
800056a4:	c1 b1       	brne	800056da <fat_garbage_collector_entry+0x66>
      {
         // The entry is free, then it is the end of entry list
fat_garbage_collector_entry_endofdir:
         // Fill empty entry in old list
         fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_new;
800056a6:	49 f8       	lddpc	r8,80005720 <fat_garbage_collector_entry+0xac>
800056a8:	b0 16       	st.h	r8[0x2],r6
         while( fs_g_nav_fast.u16_entry_pos_sel_file != u16_pos_old )
800056aa:	ec 07 19 00 	cp.h	r7,r6
800056ae:	c3 40       	breq	80005716 <fat_garbage_collector_entry+0xa2>
         {
            // Fill internal cache with a sector from directory
            if( !fat_read_dir() )
               return false;
            memset( fat_get_ptr_entry() , 0 , 32 );
800056b0:	32 05       	mov	r5,32
800056b2:	30 04       	mov	r4,0
            fat_cache_mark_sector_as_dirty();
            fs_g_nav_fast.u16_entry_pos_sel_file++;
800056b4:	49 b6       	lddpc	r6,80005720 <fat_garbage_collector_entry+0xac>
         // Fill empty entry in old list
         fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_new;
         while( fs_g_nav_fast.u16_entry_pos_sel_file != u16_pos_old )
         {
            // Fill internal cache with a sector from directory
            if( !fat_read_dir() )
800056b6:	f0 1f 00 1c 	mcall	80005724 <fat_garbage_collector_entry+0xb0>
800056ba:	c2 c0       	breq	80005712 <fat_garbage_collector_entry+0x9e>
               return false;
            memset( fat_get_ptr_entry() , 0 , 32 );
800056bc:	f0 1f 00 1c 	mcall	8000572c <fat_garbage_collector_entry+0xb8>
800056c0:	0a 9a       	mov	r10,r5
800056c2:	08 9b       	mov	r11,r4
800056c4:	f0 1f 00 1b 	mcall	80005730 <fat_garbage_collector_entry+0xbc>
            fat_cache_mark_sector_as_dirty();
800056c8:	f0 1f 00 1b 	mcall	80005734 <fat_garbage_collector_entry+0xc0>
            fs_g_nav_fast.u16_entry_pos_sel_file++;
800056cc:	8c 18       	ld.sh	r8,r6[0x2]
800056ce:	2f f8       	sub	r8,-1
800056d0:	ac 18       	st.h	r6[0x2],r8
      {
         // The entry is free, then it is the end of entry list
fat_garbage_collector_entry_endofdir:
         // Fill empty entry in old list
         fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_new;
         while( fs_g_nav_fast.u16_entry_pos_sel_file != u16_pos_old )
800056d2:	f0 07 19 00 	cp.h	r7,r8
800056d6:	cf 01       	brne	800056b6 <fat_garbage_collector_entry+0x42>
800056d8:	c1 f8       	rjmp	80005716 <fat_garbage_collector_entry+0xa2>
            fs_g_nav_fast.u16_entry_pos_sel_file++;
         }
         return true;  // End of garbage
      }

      if ( FS_ENTRY_DEL != *ptr_entry )
800056da:	e8 08 18 00 	cp.b	r8,r4
800056de:	c1 70       	breq	8000570c <fat_garbage_collector_entry+0x98>
      {
         // entry valid
         if( u16_pos_old != u16_pos_new )
800056e0:	ec 07 19 00 	cp.h	r7,r6
800056e4:	c1 20       	breq	80005708 <fat_garbage_collector_entry+0x94>
         {
            // A free space exist then move entry
            memcpy_ram2ram( entry, ptr_entry, FS_SIZE_FILE_ENTRY );
800056e6:	04 9a       	mov	r10,r2
800056e8:	18 9b       	mov	r11,r12
800056ea:	1a 9c       	mov	r12,sp
800056ec:	f0 1f 00 13 	mcall	80005738 <fat_garbage_collector_entry+0xc4>
            fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_new;
800056f0:	aa 16       	st.h	r5[0x2],r6
            // Fill internal cache with a sector from directory
            if( !fat_read_dir() )
800056f2:	f0 1f 00 0d 	mcall	80005724 <fat_garbage_collector_entry+0xb0>
800056f6:	c0 e0       	breq	80005712 <fat_garbage_collector_entry+0x9e>
               return false;
            memcpy_ram2ram( fat_get_ptr_entry(), entry, FS_SIZE_FILE_ENTRY );
800056f8:	f0 1f 00 0d 	mcall	8000572c <fat_garbage_collector_entry+0xb8>
800056fc:	04 9a       	mov	r10,r2
800056fe:	1a 9b       	mov	r11,sp
80005700:	f0 1f 00 0e 	mcall	80005738 <fat_garbage_collector_entry+0xc4>
            fat_cache_mark_sector_as_dirty();
80005704:	f0 1f 00 0c 	mcall	80005734 <fat_garbage_collector_entry+0xc0>
         }
         u16_pos_new++;
80005708:	2f f6       	sub	r6,-1
8000570a:	5c 86       	casts.h	r6
      }
      u16_pos_old++;
8000570c:	2f f7       	sub	r7,-1
8000570e:	5c 87       	casts.h	r7
   }  // end of while(1)
80005710:	cb bb       	rjmp	80005686 <fat_garbage_collector_entry+0x12>
80005712:	30 0c       	mov	r12,0
80005714:	c0 28       	rjmp	80005718 <fat_garbage_collector_entry+0xa4>
80005716:	30 1c       	mov	r12,1
}
80005718:	2f 8d       	sub	sp,-32
8000571a:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
8000571e:	00 00       	add	r0,r0
80005720:	00 00       	add	r0,r0
80005722:	19 fc       	ld.ub	r12,r12[0x7]
80005724:	80 00       	ld.sh	r0,r0[0x0]
80005726:	4f 40       	lddpc	r0,800058f4 <fat_allocfreespace+0x118>
80005728:	00 00       	add	r0,r0
8000572a:	1a 00       	add	r0,sp
8000572c:	80 00       	ld.sh	r0,r0[0x0]
8000572e:	43 70       	lddsp	r0,sp[0xdc]
80005730:	80 00       	ld.sh	r0,r0[0x0]
80005732:	b1 3e       	mul	lr,r8
80005734:	80 00       	ld.sh	r0,r0[0x0]
80005736:	46 e0       	lddsp	r0,sp[0x1b8]
80005738:	80 00       	ld.sh	r0,r0[0x0]
8000573a:	af f6       	*unknown*

8000573c <fat_write_fat32_FSInfo>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool  fat_write_fat32_FSInfo( uint32_t u32_nb_free_cluster )
{
8000573c:	eb cd 40 c0 	pushm	r6-r7,lr
80005740:	20 1d       	sub	sp,4
80005742:	50 0c       	stdsp	sp[0x0],r12
   // Init sector
   fs_gu32_addrsector = fs_g_nav.u32_ptr_fat - fs_g_nav.u16_offset_FSInfo;
80005744:	49 c8       	lddpc	r8,800057b4 <fat_write_fat32_FSInfo+0x78>
80005746:	90 c9       	ld.uh	r9,r8[0x8]
80005748:	70 4a       	ld.w	r10,r8[0x10]
8000574a:	49 c8       	lddpc	r8,800057b8 <fat_write_fat32_FSInfo+0x7c>
8000574c:	12 1a       	sub	r10,r9
8000574e:	91 0a       	st.w	r8[0x0],r10

   if( !fat_cache_read_sector( false ))
80005750:	30 0c       	mov	r12,0
80005752:	f0 1f 00 1b 	mcall	800057bc <fat_write_fat32_FSInfo+0x80>
80005756:	c2 c0       	breq	800057ae <fat_write_fat32_FSInfo+0x72>
      return false;
   fat_cache_mark_sector_as_dirty();
80005758:	f0 1f 00 1a 	mcall	800057c0 <fat_write_fat32_FSInfo+0x84>
   fat_cache_clear();
8000575c:	f0 1f 00 1a 	mcall	800057c4 <fat_write_fat32_FSInfo+0x88>

   // Fill sector
   // offset 00-04, This lead signature
   memcpy_code2ram( &fs_g_sector[0], const_FSI_LeadSig, sizeof(const_FSI_LeadSig) );
80005760:	49 a7       	lddpc	r7,800057c8 <fat_write_fat32_FSInfo+0x8c>
80005762:	30 46       	mov	r6,4
80005764:	0c 9a       	mov	r10,r6
80005766:	49 ab       	lddpc	r11,800057cc <fat_write_fat32_FSInfo+0x90>
80005768:	0e 9c       	mov	r12,r7
8000576a:	f0 1f 00 1a 	mcall	800057d0 <fat_write_fat32_FSInfo+0x94>
   // offset 004-483, reserved (fill with 0)
   // offset 484-487, signature
   memcpy_code2ram( &fs_g_sector[484], const_FSI_StrucSig, sizeof(const_FSI_StrucSig) );
8000576e:	0c 9a       	mov	r10,r6
80005770:	49 9b       	lddpc	r11,800057d4 <fat_write_fat32_FSInfo+0x98>
80005772:	ee cc fe 1c 	sub	r12,r7,-484
80005776:	f0 1f 00 17 	mcall	800057d0 <fat_write_fat32_FSInfo+0x94>
   // offset 488-491, free cluster count (by default NO value)
   fs_g_sector[488] = LSB0(u32_nb_free_cluster);
8000577a:	1b b9       	ld.ub	r9,sp[0x3]
8000577c:	ef 69 01 e8 	st.b	r7[488],r9
   fs_g_sector[489] = LSB1(u32_nb_free_cluster);
80005780:	1b a9       	ld.ub	r9,sp[0x2]
80005782:	ef 69 01 e9 	st.b	r7[489],r9
   fs_g_sector[490] = LSB2(u32_nb_free_cluster);
80005786:	1b 99       	ld.ub	r9,sp[0x1]
80005788:	ef 69 01 ea 	st.b	r7[490],r9
   fs_g_sector[491] = LSB3(u32_nb_free_cluster);
8000578c:	1b 88       	ld.ub	r8,sp[0x0]
8000578e:	ef 68 01 eb 	st.b	r7[491],r8
   // offset 492-495, indicates the cluster number at which the driver should start looking for free clusters (by default NO value)
   memset( &fs_g_sector[492] , 0xFF , 4 );
80005792:	0c 9a       	mov	r10,r6
80005794:	e0 6b 00 ff 	mov	r11,255
80005798:	ee cc fe 14 	sub	r12,r7,-492
8000579c:	f0 1f 00 0f 	mcall	800057d8 <fat_write_fat32_FSInfo+0x9c>
   // offset 496-509, reserved (fill with 0)
   // offset 510-511, Signature
   fs_g_sector[510] = FS_BR_SIGNATURE_LOW;
800057a0:	35 58       	mov	r8,85
800057a2:	ef 68 01 fe 	st.b	r7[510],r8
   fs_g_sector[511] = FS_BR_SIGNATURE_HIGH;
800057a6:	3a a8       	mov	r8,-86
800057a8:	ef 68 01 ff 	st.b	r7[511],r8
800057ac:	30 1c       	mov	r12,1
   return true;
}
800057ae:	2f fd       	sub	sp,-4
800057b0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800057b4:	00 00       	add	r0,r0
800057b6:	19 b0       	ld.ub	r0,r12[0x3]
800057b8:	00 00       	add	r0,r0
800057ba:	17 6c       	ld.uh	r12,--r11
800057bc:	80 00       	ld.sh	r0,r0[0x0]
800057be:	49 10       	lddpc	r0,80005800 <fat_allocfreespace+0x24>
800057c0:	80 00       	ld.sh	r0,r0[0x0]
800057c2:	46 e0       	lddsp	r0,sp[0x1b8]
800057c4:	80 00       	ld.sh	r0,r0[0x0]
800057c6:	48 f8       	lddpc	r8,80005800 <fat_allocfreespace+0x24>
800057c8:	00 00       	add	r0,r0
800057ca:	17 b0       	ld.ub	r0,r11[0x3]
800057cc:	80 01       	ld.sh	r1,r0[0x0]
800057ce:	0e c0       	st.b	r7++,r0
800057d0:	80 00       	ld.sh	r0,r0[0x0]
800057d2:	af f6       	*unknown*
800057d4:	80 01       	ld.sh	r1,r0[0x0]
800057d6:	0e d4       	st.w	--r7,r4
800057d8:	80 00       	ld.sh	r0,r0[0x0]
800057da:	b1 3e       	mul	lr,r8

800057dc <fat_allocfreespace>:
//!   fs_g_seg.u32_addr          Return the first cluster value of the new cluster list
//!   fs_g_seg.u32_size_or_pos   The number of sector remaining (no allocated sectors, because disk fragmented or disk full)
//! @endverbatim
//!
bool  fat_allocfreespace( void )
{
800057dc:	d4 31       	pushm	r0-r7,lr
   // Flag to signal the first step which search the first free cluster of the new list
   bool first_cluster_free_is_found = false;
   // If true then use a quick procedure but don't scan all FAT else use a slow procedure but scan all FAT
   bool b_quick_find = true;

   if( Is_fat32 )
800057de:	4c 78       	lddpc	r8,800058f8 <fat_allocfreespace+0x11c>
800057e0:	11 89       	ld.ub	r9,r8[0x0]
800057e2:	30 38       	mov	r8,3
800057e4:	f0 09 18 00 	cp.b	r9,r8
800057e8:	c0 61       	brne	800057f4 <fat_allocfreespace+0x18>
   {
      // Clear info about free space
      if( !fat_write_fat32_FSInfo( 0xFFFFFFFF ))
800057ea:	3f fc       	mov	r12,-1
800057ec:	f0 1f 00 44 	mcall	800058fc <fat_allocfreespace+0x120>
800057f0:	e0 80 00 83 	breq	800058f6 <fat_allocfreespace+0x11a>
         return false;
   }

   if( 0xFF == MSB0(fs_g_seg.u32_addr) )
800057f4:	4c 31       	lddpc	r1,80005900 <fat_allocfreespace+0x124>
800057f6:	03 89       	ld.ub	r9,r1[0x0]
800057f8:	3f f8       	mov	r8,-1
800057fa:	f0 09 18 00 	cp.b	r9,r8
800057fe:	c0 61       	brne	8000580a <fat_allocfreespace+0x2e>
80005800:	30 10       	mov	r0,1
   {
fat_allocfreespace_start:
      // New cluster list, then research at the beginning of FAT
      fs_g_cluster.u32_pos = 2;
80005802:	30 29       	mov	r9,2
80005804:	4c 08       	lddpc	r8,80005904 <fat_allocfreespace+0x128>
80005806:	91 09       	st.w	r8[0x0],r9
80005808:	c0 78       	rjmp	80005816 <fat_allocfreespace+0x3a>
   }else{
      // Continue the cluster list then start after the end of the cluster list
      fs_g_cluster.u32_pos = fs_g_seg.u32_addr+1;
8000580a:	4b e8       	lddpc	r8,80005900 <fat_allocfreespace+0x124>
8000580c:	70 09       	ld.w	r9,r8[0x0]
8000580e:	2f f9       	sub	r9,-1
80005810:	4b d8       	lddpc	r8,80005904 <fat_allocfreespace+0x128>
80005812:	91 09       	st.w	r8[0x0],r9
80005814:	30 10       	mov	r0,1
   }

   fat_clear_info_fat_mod();
80005816:	f0 1f 00 3d 	mcall	80005908 <fat_allocfreespace+0x12c>

   // Read ALL FAT1
   for(
8000581a:	4b b8       	lddpc	r8,80005904 <fat_allocfreespace+0x128>
8000581c:	70 09       	ld.w	r9,r8[0x0]
8000581e:	4b c8       	lddpc	r8,8000590c <fat_allocfreespace+0x130>
80005820:	70 38       	ld.w	r8,r8[0xc]
80005822:	10 39       	cp.w	r9,r8
80005824:	c5 e2       	brcc	800058e0 <fat_allocfreespace+0x104>
80005826:	30 04       	mov	r4,0
   ;     fs_g_cluster.u32_pos < fs_g_nav.u32_CountofCluster
   ;     fs_g_cluster.u32_pos++ )
   {
      // Get the value of the cluster
      if ( !fat_cluster_val( FS_CLUST_VAL_READ ) )
80005828:	08 92       	mov	r2,r4
         return false;

      if ( 0 == fs_g_cluster.u32_val )
8000582a:	4b 77       	lddpc	r7,80005904 <fat_allocfreespace+0x128>
         }

         // At the new cluster position, set the flag end of list
         fs_g_cluster.u32_pos = fs_g_cluster.u32_val;    // Select the new cluster
         fs_g_cluster.u32_val = FS_CLUST_VAL_EOL;        // Cluster value is the flag end of list
         if ( !fat_cluster_val( FS_CLUST_VAL_WRITE ) )
8000582c:	30 13       	mov	r3,1
            return false;

         // Compute the remaining sectors
         if ( fs_g_seg.u32_size_or_pos <= fs_g_nav.u8_BPB_SecPerClus )
8000582e:	4b 55       	lddpc	r5,80005900 <fat_allocfreespace+0x124>
80005830:	4b 76       	lddpc	r6,8000590c <fat_allocfreespace+0x130>
   for(
   ;     fs_g_cluster.u32_pos < fs_g_nav.u32_CountofCluster
   ;     fs_g_cluster.u32_pos++ )
   {
      // Get the value of the cluster
      if ( !fat_cluster_val( FS_CLUST_VAL_READ ) )
80005832:	04 9c       	mov	r12,r2
80005834:	f0 1f 00 37 	mcall	80005910 <fat_allocfreespace+0x134>
80005838:	c5 f0       	breq	800058f6 <fat_allocfreespace+0x11a>
         return false;

      if ( 0 == fs_g_cluster.u32_val )
8000583a:	6e 18       	ld.w	r8,r7[0x4]
8000583c:	58 08       	cp.w	r8,0
8000583e:	c4 01       	brne	800058be <fat_allocfreespace+0xe2>
      {
         // A free cluster is found
         fs_g_cluster.u32_val = fs_g_cluster.u32_pos;    // value of the cluster is the new free cluster
80005840:	6e 08       	ld.w	r8,r7[0x0]
80005842:	8f 18       	st.w	r7[0x4],r8
         if( true == first_cluster_free_is_found )
80005844:	58 04       	cp.w	r4,0
80005846:	c0 80       	breq	80005856 <fat_allocfreespace+0x7a>
         {
            // Link the new cluster with previous cluster
            fs_g_cluster.u32_pos--;                      // select the previous cluster
80005848:	20 18       	sub	r8,1
8000584a:	8f 08       	st.w	r7[0x0],r8
            if ( !fat_cluster_val( FS_CLUST_VAL_WRITE ) )
8000584c:	06 9c       	mov	r12,r3
8000584e:	f0 1f 00 31 	mcall	80005910 <fat_allocfreespace+0x134>
80005852:	c1 e1       	brne	8000588e <fat_allocfreespace+0xb2>
80005854:	c5 18       	rjmp	800058f6 <fat_allocfreespace+0x11a>
         else
         {
            // It is the first cluster of the new list
            first_cluster_free_is_found = true;

            if( 0xFF != MSB0(fs_g_seg.u32_addr) )
80005856:	03 88       	ld.ub	r8,r1[0x0]
80005858:	3f f9       	mov	r9,-1
8000585a:	f2 08 18 00 	cp.b	r8,r9
8000585e:	c1 60       	breq	8000588a <fat_allocfreespace+0xae>
            {
               // Link this new cluster with the current cluster list
               // Select the last cluster of the current list
               if( 0 == fs_g_seg.u32_addr )
80005860:	6a 08       	ld.w	r8,r5[0x0]
80005862:	58 08       	cp.w	r8,0
80005864:	c0 e1       	brne	80005880 <fat_allocfreespace+0xa4>
               {  // The current cluster list is the cluster list of root directory
                  if( FS_TYPE_FAT_32 != fs_g_nav_fast.u8_type_fat )
80005866:	4a 59       	lddpc	r9,800058f8 <fat_allocfreespace+0x11c>
80005868:	13 88       	ld.ub	r8,r9[0x0]
8000586a:	30 39       	mov	r9,3
8000586c:	f2 08 18 00 	cp.b	r8,r9
80005870:	c0 50       	breq	8000587a <fat_allocfreespace+0x9e>
                  {
                     // Impossible to increment ROOT DIR size of FAT12 or FAT16
                     fs_g_status = FS_ERR_NO_FREE_SPACE;
80005872:	31 b9       	mov	r9,27
80005874:	4a 88       	lddpc	r8,80005914 <fat_allocfreespace+0x138>
80005876:	b0 89       	st.b	r8[0x0],r9
80005878:	d8 3a       	popm	r0-r7,pc,r12=0
                     return false;
                  }
                  fs_g_cluster.u32_pos = fs_g_nav.rootdir.u32_cluster;
8000587a:	6c 68       	ld.w	r8,r6[0x18]
8000587c:	8f 08       	st.w	r7[0x0],r8
8000587e:	c0 28       	rjmp	80005882 <fat_allocfreespace+0xa6>
               }
               else
               {
                  fs_g_cluster.u32_pos = fs_g_seg.u32_addr;
80005880:	8f 08       	st.w	r7[0x0],r8
               }
               if ( !fat_cluster_val( FS_CLUST_VAL_WRITE ) )
80005882:	06 9c       	mov	r12,r3
80005884:	f0 1f 00 23 	mcall	80005910 <fat_allocfreespace+0x134>
80005888:	c3 70       	breq	800058f6 <fat_allocfreespace+0x11a>
                  return false;
            }  // else no writing the first cluster value in FAT because no current cluster list
            fs_g_seg.u32_addr = fs_g_cluster.u32_val;    // save the first cluster value
8000588a:	6e 18       	ld.w	r8,r7[0x4]
8000588c:	8b 08       	st.w	r5[0x0],r8
         }

         // At the new cluster position, set the flag end of list
         fs_g_cluster.u32_pos = fs_g_cluster.u32_val;    // Select the new cluster
8000588e:	6e 18       	ld.w	r8,r7[0x4]
80005890:	8f 08       	st.w	r7[0x0],r8
         fs_g_cluster.u32_val = FS_CLUST_VAL_EOL;        // Cluster value is the flag end of list
80005892:	e0 68 ff ff 	mov	r8,65535
80005896:	ea 18 0f ff 	orh	r8,0xfff
8000589a:	8f 18       	st.w	r7[0x4],r8
         if ( !fat_cluster_val( FS_CLUST_VAL_WRITE ) )
8000589c:	06 9c       	mov	r12,r3
8000589e:	f0 1f 00 1d 	mcall	80005910 <fat_allocfreespace+0x134>
800058a2:	c2 a0       	breq	800058f6 <fat_allocfreespace+0x11a>
            return false;

         // Compute the remaining sectors
         if ( fs_g_seg.u32_size_or_pos <= fs_g_nav.u8_BPB_SecPerClus )
800058a4:	6a 19       	ld.w	r9,r5[0x4]
800058a6:	0d 98       	ld.ub	r8,r6[0x1]
800058a8:	10 39       	cp.w	r9,r8
800058aa:	e0 8b 00 06 	brhi	800058b6 <fat_allocfreespace+0xda>
         {
            fs_g_seg.u32_size_or_pos = 0; // All space found
800058ae:	30 09       	mov	r9,0
800058b0:	49 48       	lddpc	r8,80005900 <fat_allocfreespace+0x124>
800058b2:	91 19       	st.w	r8[0x4],r9
            break;                        // Stop loop
800058b4:	c1 e8       	rjmp	800058f0 <fat_allocfreespace+0x114>
         }
         fs_g_seg.u32_size_or_pos -= fs_g_nav.u8_BPB_SecPerClus;
800058b6:	10 19       	sub	r9,r8
800058b8:	8b 19       	st.w	r5[0x4],r9
800058ba:	06 94       	mov	r4,r3
800058bc:	c0 98       	rjmp	800058ce <fat_allocfreespace+0xf2>
      }
      else
      {
         // The next cluster is not free
         if( true == first_cluster_free_is_found )
800058be:	58 04       	cp.w	r4,0
800058c0:	c1 81       	brne	800058f0 <fat_allocfreespace+0x114>
         }
         else
         {
            // It is the first step to search the first free cluster
            // then ignore this cluster no free and continue search
            if( b_quick_find )
800058c2:	58 00       	cp.w	r0,0
800058c4:	c0 50       	breq	800058ce <fat_allocfreespace+0xf2>
            {
               fs_g_cluster.u32_pos += 500;
800058c6:	6e 08       	ld.w	r8,r7[0x0]
800058c8:	f0 c8 fe 0c 	sub	r8,r8,-500
800058cc:	8f 08       	st.w	r7[0x0],r8
   fat_clear_info_fat_mod();

   // Read ALL FAT1
   for(
   ;     fs_g_cluster.u32_pos < fs_g_nav.u32_CountofCluster
   ;     fs_g_cluster.u32_pos++ )
800058ce:	6e 08       	ld.w	r8,r7[0x0]
800058d0:	2f f8       	sub	r8,-1
800058d2:	8f 08       	st.w	r7[0x0],r8
   }

   fat_clear_info_fat_mod();

   // Read ALL FAT1
   for(
800058d4:	6c 39       	ld.w	r9,r6[0xc]
800058d6:	10 39       	cp.w	r9,r8
800058d8:	fe 9b ff ad 	brhi	80005832 <fat_allocfreespace+0x56>
         }
      }
   }

   // End of alloc
   if( false == first_cluster_free_is_found )
800058dc:	58 04       	cp.w	r4,0
800058de:	c0 91       	brne	800058f0 <fat_allocfreespace+0x114>
   {
      if( b_quick_find )
800058e0:	58 00       	cp.w	r0,0
800058e2:	c0 30       	breq	800058e8 <fat_allocfreespace+0x10c>
800058e4:	30 00       	mov	r0,0
800058e6:	c8 eb       	rjmp	80005802 <fat_allocfreespace+0x26>
      {
         // Retry in normal mode to scan all FAT (= no quick mode)
         b_quick_find = false;
         goto fat_allocfreespace_start;
      }
      fs_g_status = FS_ERR_NO_FREE_SPACE; // NO FREE CLUSTER FIND
800058e8:	31 b9       	mov	r9,27
800058ea:	48 b8       	lddpc	r8,80005914 <fat_allocfreespace+0x138>
800058ec:	b0 89       	st.b	r8[0x0],r9
800058ee:	d8 3a       	popm	r0-r7,pc,r12=0
      return false;
   }

   return fat_update_fat2();
800058f0:	f0 1f 00 0a 	mcall	80005918 <fat_allocfreespace+0x13c>
800058f4:	d8 32       	popm	r0-r7,pc
800058f6:	d8 3a       	popm	r0-r7,pc,r12=0
800058f8:	00 00       	add	r0,r0
800058fa:	19 fc       	ld.ub	r12,r12[0x7]
800058fc:	80 00       	ld.sh	r0,r0[0x0]
800058fe:	57 3c       	stdsp	sp[0x1cc],r12
80005900:	00 00       	add	r0,r0
80005902:	1a 58       	eor	r8,sp
80005904:	00 00       	add	r0,r0
80005906:	1a 50       	eor	r0,sp
80005908:	80 00       	ld.sh	r0,r0[0x0]
8000590a:	53 98       	stdsp	sp[0xe4],r8
8000590c:	00 00       	add	r0,r0
8000590e:	19 b0       	ld.ub	r0,r12[0x3]
80005910:	80 00       	ld.sh	r0,r0[0x0]
80005912:	4a 24       	lddpc	r4,80005998 <fat_alloc_entry_free+0x7c>
80005914:	00 00       	add	r0,r0
80005916:	1a 00       	add	r0,sp
80005918:	80 00       	ld.sh	r0,r0[0x0]
8000591a:	54 24       	stdsp	sp[0x108],r4

8000591c <fat_alloc_entry_free>:
//! @verbatim
//! OUT: Initialize the system on the last alloced free entry
//! @endverbatim
//!
bool  fat_alloc_entry_free( uint8_t u8_nb_entry )
{
8000591c:	d4 31       	pushm	r0-r7,lr
8000591e:	20 1d       	sub	sp,4
   uint8_t u8_nb_entry_save;

   u8_nb_entry_save = u8_nb_entry;

   // Start at the beginning of dir
   fs_g_nav_fast.u16_entry_pos_sel_file=0;
80005920:	30 09       	mov	r9,0
80005922:	4a 38       	lddpc	r8,800059ac <fat_alloc_entry_free+0x90>
80005924:	b0 19       	st.h	r8[0x2],r9
80005926:	18 92       	mov	r2,r12
80005928:	30 04       	mov	r4,0
   while( 1 )
   {
      // Fill internal cache with a sector from directory
      if( !fat_read_dir() )
      {
         if( FS_ERR_OUT_LIST != fs_g_status )
8000592a:	4a 26       	lddpc	r6,800059b0 <fat_alloc_entry_free+0x94>
8000592c:	31 a3       	mov	r3,26
            return false;

         // The position is outside the cluster list
         // then alloc a new sector (= new cluster)
         // Remark: The fs_g_seg.u32_addr contains the last cluster value of a directory list to link with the new list
         fs_g_seg.u32_size_or_pos = 1;
8000592e:	4a 21       	lddpc	r1,800059b4 <fat_alloc_entry_free+0x98>
80005930:	30 15       	mov	r5,1
            if( b_garbage_collector_used )
               return false;
            if( !fat_garbage_collector_entry())
               return false;
            b_garbage_collector_used = true;
            fs_g_nav_fast.u16_entry_pos_sel_file=0;
80005932:	10 97       	mov	r7,r8
80005934:	12 90       	mov	r0,r9
80005936:	50 0c       	stdsp	sp[0x0],r12
   fs_g_nav_fast.u16_entry_pos_sel_file=0;
   // Loop in directory
   while( 1 )
   {
      // Fill internal cache with a sector from directory
      if( !fat_read_dir() )
80005938:	f0 1f 00 20 	mcall	800059b8 <fat_alloc_entry_free+0x9c>
8000593c:	c1 61       	brne	80005968 <fat_alloc_entry_free+0x4c>
      {
         if( FS_ERR_OUT_LIST != fs_g_status )
8000593e:	0d 88       	ld.ub	r8,r6[0x0]
80005940:	e6 08 18 00 	cp.b	r8,r3
80005944:	c3 11       	brne	800059a6 <fat_alloc_entry_free+0x8a>
            return false;

         // The position is outside the cluster list
         // then alloc a new sector (= new cluster)
         // Remark: The fs_g_seg.u32_addr contains the last cluster value of a directory list to link with the new list
         fs_g_seg.u32_size_or_pos = 1;
80005946:	83 15       	st.w	r1[0x4],r5
         if( !fat_allocfreespace())
80005948:	f0 1f 00 1d 	mcall	800059bc <fat_alloc_entry_free+0xa0>
8000594c:	c0 a1       	brne	80005960 <fat_alloc_entry_free+0x44>
         {
            // Garbage collector on entry file
            if( b_garbage_collector_used )
8000594e:	58 04       	cp.w	r4,0
80005950:	c2 b1       	brne	800059a6 <fat_alloc_entry_free+0x8a>
               return false;
            if( !fat_garbage_collector_entry())
80005952:	f0 1f 00 1c 	mcall	800059c0 <fat_alloc_entry_free+0xa4>
80005956:	c2 80       	breq	800059a6 <fat_alloc_entry_free+0x8a>
               return false;
            b_garbage_collector_used = true;
            fs_g_nav_fast.u16_entry_pos_sel_file=0;
80005958:	ae 10       	st.h	r7[0x2],r0
8000595a:	40 02       	lddsp	r2,sp[0x0]
8000595c:	0a 94       	mov	r4,r5
            u8_nb_entry = u8_nb_entry_save;
            continue;
8000595e:	ce db       	rjmp	80005938 <fat_alloc_entry_free+0x1c>
         }

         // Clean this new cluster
         // Remark: The fs_g_seg.u32_addr contains the new cluster value
         if( !fat_clear_cluster())
80005960:	f0 1f 00 19 	mcall	800059c4 <fat_alloc_entry_free+0xa8>
80005964:	ce a1       	brne	80005938 <fat_alloc_entry_free+0x1c>
80005966:	c2 08       	rjmp	800059a6 <fat_alloc_entry_free+0x8a>

         continue;  // Rescan the directory list to find the new allocated sector
      }

      // Check entry
      ptr_entry = fat_get_ptr_entry();
80005968:	f0 1f 00 18 	mcall	800059c8 <fat_alloc_entry_free+0xac>
      if ( FS_ENTRY_END == *ptr_entry )
8000596c:	19 88       	ld.ub	r8,r12[0x0]
8000596e:	30 09       	mov	r9,0
80005970:	f2 08 18 00 	cp.b	r8,r9
80005974:	c0 61       	brne	80005980 <fat_alloc_entry_free+0x64>
      {  // The entry is free
         u8_nb_entry--;
80005976:	20 12       	sub	r2,1
80005978:	5c 52       	castu.b	r2
         if( 0 == u8_nb_entry )
8000597a:	c0 31       	brne	80005980 <fat_alloc_entry_free+0x64>
8000597c:	30 1c       	mov	r12,1
8000597e:	c1 58       	rjmp	800059a8 <fat_alloc_entry_free+0x8c>
            return true;  // All free entry is found
         }
      }

      // go to next entry
      fs_g_nav_fast.u16_entry_pos_sel_file++;
80005980:	8e 18       	ld.sh	r8,r7[0x2]
80005982:	2f f8       	sub	r8,-1
80005984:	5c 88       	casts.h	r8
80005986:	ae 18       	st.h	r7[0x2],r8
      if( 0 == fs_g_nav_fast.u16_entry_pos_sel_file )
80005988:	cd 81       	brne	80005938 <fat_alloc_entry_free+0x1c>
      {
         // Here, the directory have the maximum size
         // Garbage collector on entry file
         if( b_garbage_collector_used )
8000598a:	58 04       	cp.w	r4,0
8000598c:	c0 60       	breq	80005998 <fat_alloc_entry_free+0x7c>
         {
            // Directory full (FAT Norm limit directory to 65535 entrys)
            fs_g_status = FS_ERR_NO_FREE_SPACE;
8000598e:	31 b9       	mov	r9,27
80005990:	48 88       	lddpc	r8,800059b0 <fat_alloc_entry_free+0x94>
80005992:	b0 89       	st.b	r8[0x0],r9
80005994:	30 0c       	mov	r12,0
            return false;
80005996:	c0 98       	rjmp	800059a8 <fat_alloc_entry_free+0x8c>
         }
         if( !fat_garbage_collector_entry())
80005998:	f0 1f 00 0a 	mcall	800059c0 <fat_alloc_entry_free+0xa4>
8000599c:	c0 50       	breq	800059a6 <fat_alloc_entry_free+0x8a>
            return false;
         b_garbage_collector_used = true;
         fs_g_nav_fast.u16_entry_pos_sel_file=0;
8000599e:	ae 10       	st.h	r7[0x2],r0
800059a0:	40 02       	lddsp	r2,sp[0x0]
800059a2:	0a 94       	mov	r4,r5
800059a4:	cc ab       	rjmp	80005938 <fat_alloc_entry_free+0x1c>
800059a6:	30 0c       	mov	r12,0
         u8_nb_entry = u8_nb_entry_save;
         continue;
      }
   }  // end of while(1)
}
800059a8:	2f fd       	sub	sp,-4
800059aa:	d8 32       	popm	r0-r7,pc
800059ac:	00 00       	add	r0,r0
800059ae:	19 fc       	ld.ub	r12,r12[0x7]
800059b0:	00 00       	add	r0,r0
800059b2:	1a 00       	add	r0,sp
800059b4:	00 00       	add	r0,r0
800059b6:	1a 58       	eor	r8,sp
800059b8:	80 00       	ld.sh	r0,r0[0x0]
800059ba:	4f 40       	lddpc	r0,80005b88 <fat_create_short_entry_name+0x148>
800059bc:	80 00       	ld.sh	r0,r0[0x0]
800059be:	57 dc       	stdsp	sp[0x1f4],r12
800059c0:	80 00       	ld.sh	r0,r0[0x0]
800059c2:	56 74       	stdsp	sp[0x19c],r4
800059c4:	80 00       	ld.sh	r0,r0[0x0]
800059c6:	53 b0       	stdsp	sp[0xec],r0
800059c8:	80 00       	ld.sh	r0,r0[0x0]
800059ca:	43 70       	lddsp	r0,sp[0xdc]

800059cc <fat_check_name>:
//!
//! @return    number of entry file to store the name (short + long name) <br>
//!            if name incorrect then 0 is returned.
//!
uint8_t    fat_check_name( FS_STRING sz_name  )
{
800059cc:	d4 31       	pushm	r0-r7,lr
800059ce:	18 94       	mov	r4,r12
      if( fat_check_eof_name( u16_character ) )
         break;

      for( u8_j = 0 ; u8_j < sizeof(fs_s_tab_incorrect_char) ; u8_j++ )
      {
         if( u16_character == fs_s_tab_incorrect_char[u8_j] )
800059d0:	33 a2       	mov	r2,58
800059d2:	30 d5       	mov	r5,13
800059d4:	30 23       	mov	r3,2
800059d6:	49 86       	lddpc	r6,80005a34 <fat_check_name+0x68>
800059d8:	ec c1 ff ff 	sub	r1,r6,-1
//! @param     sz_name     original name to create
//!
//! @return    number of entry file to store the name (short + long name) <br>
//!            if name incorrect then 0 is returned.
//!
uint8_t    fat_check_name( FS_STRING sz_name  )
800059dc:	2f 96       	sub	r6,-7
            return 0;      // incorrect character
         }
      }
      if( 0 == u8_i )
      {
         u8_nb_entry++;
800059de:	0a 90       	mov	r0,r5
   {
      if( Is_unicode )
      {
         u16_character = ((FS_STR_UNICODE)sz_name)[0];
      }else{
         u16_character = sz_name[0];
800059e0:	09 87       	ld.ub	r7,r4[0x0]
      }
      if( fat_check_eof_name( u16_character ) )
800059e2:	0e 9c       	mov	r12,r7
800059e4:	f0 1f 00 15 	mcall	80005a38 <fat_check_name+0x6c>
800059e8:	c1 a1       	brne	80005a1c <fat_check_name+0x50>
         break;

      for( u8_j = 0 ; u8_j < sizeof(fs_s_tab_incorrect_char) ; u8_j++ )
      {
         if( u16_character == fs_s_tab_incorrect_char[u8_j] )
800059ea:	ee 02 19 00 	cp.h	r2,r7
800059ee:	c0 60       	breq	800059fa <fat_check_name+0x2e>
800059f0:	02 98       	mov	r8,r1
800059f2:	11 89       	ld.ub	r9,r8[0x0]
800059f4:	ee 09 19 00 	cp.h	r9,r7
800059f8:	c0 61       	brne	80005a04 <fat_check_name+0x38>
         {
            fs_g_status = FS_ERR_INCORRECT_NAME;
800059fa:	31 c9       	mov	r9,28
800059fc:	49 08       	lddpc	r8,80005a3c <fat_check_name+0x70>
800059fe:	b0 89       	st.b	r8[0x0],r9
80005a00:	30 03       	mov	r3,0
            return 0;      // incorrect character
80005a02:	c1 68       	rjmp	80005a2e <fat_check_name+0x62>
80005a04:	2f f8       	sub	r8,-1
         u16_character = sz_name[0];
      }
      if( fat_check_eof_name( u16_character ) )
         break;

      for( u8_j = 0 ; u8_j < sizeof(fs_s_tab_incorrect_char) ; u8_j++ )
80005a06:	0c 38       	cp.w	r8,r6
80005a08:	cf 51       	brne	800059f2 <fat_check_name+0x26>
         {
            fs_g_status = FS_ERR_INCORRECT_NAME;
            return 0;      // incorrect character
         }
      }
      if( 0 == u8_i )
80005a0a:	58 05       	cp.w	r5,0
80005a0c:	c0 41       	brne	80005a14 <fat_check_name+0x48>
      {
         u8_nb_entry++;
80005a0e:	2f f3       	sub	r3,-1
80005a10:	5c 53       	castu.b	r3
80005a12:	00 95       	mov	r5,r0
         u8_i = FS_SIZE_LFN_ENTRY;
      }
      u8_i--;
80005a14:	20 15       	sub	r5,1
80005a16:	5c 55       	castu.b	r5
      sz_name += (Is_unicode? 2 : 1 );
80005a18:	2f f4       	sub	r4,-1
   }
80005a1a:	ce 3b       	rjmp	800059e0 <fat_check_name+0x14>
   if( 0x14 < u8_nb_entry )
80005a1c:	31 48       	mov	r8,20
80005a1e:	f0 03 18 00 	cp.b	r3,r8
80005a22:	e0 88 00 06 	brls	80005a2e <fat_check_name+0x62>
   {
      fs_g_status = FS_ERR_NAME_TOO_LARGE;
80005a26:	32 b9       	mov	r9,43
80005a28:	48 58       	lddpc	r8,80005a3c <fat_check_name+0x70>
80005a2a:	b0 89       	st.b	r8[0x0],r9
80005a2c:	30 03       	mov	r3,0
      return 0;            // Name too large
   }
   return u8_nb_entry;
}
80005a2e:	06 9c       	mov	r12,r3
80005a30:	d8 32       	popm	r0-r7,pc
80005a32:	00 00       	add	r0,r0
80005a34:	80 01       	ld.sh	r1,r0[0x0]
80005a36:	0e c4       	st.b	r7++,r4
80005a38:	80 00       	ld.sh	r0,r0[0x0]
80005a3a:	43 48       	lddsp	r8,sp[0xd0]
80005a3c:	00 00       	add	r0,r0
80005a3e:	1a 00       	add	r0,sp

80005a40 <fat_create_short_entry_name>:
//!                           false to write in internal cache
//!
//! @return    short name CRC
//!
uint8_t    fat_create_short_entry_name( FS_STRING sz_name , FS_STRING short_name , uint8_t nb , bool mode  )
{
80005a40:	d4 31       	pushm	r0-r7,lr
80005a42:	20 8d       	sub	sp,32
80005a44:	18 94       	mov	r4,r12
80005a46:	50 2b       	stdsp	sp[0x8],r11
80005a48:	14 97       	mov	r7,r10
80005a4a:	50 09       	stdsp	sp[0x0],r9
   PTR_CACHE ptr_entry = 0;
   uint8_t u8_i, u8_step, character;
   uint8_t crc;
   uint8_t nb_digit;

   if( !mode )
80005a4c:	58 09       	cp.w	r9,0
80005a4e:	c0 40       	breq	80005a56 <fat_create_short_entry_name+0x16>
80005a50:	30 09       	mov	r9,0
80005a52:	50 19       	stdsp	sp[0x4],r9
80005a54:	c0 68       	rjmp	80005a60 <fat_create_short_entry_name+0x20>
   {
      // Modify internal cache to create short name entry in the current entry
      fat_cache_mark_sector_as_dirty();
80005a56:	f0 1f 00 66 	mcall	80005bec <fat_create_short_entry_name+0x1ac>
      // Get pointer on current entry
      ptr_entry = fat_get_ptr_entry();
80005a5a:	f0 1f 00 66 	mcall	80005bf0 <fat_create_short_entry_name+0x1b0>
80005a5e:	50 1c       	stdsp	sp[0x4],r12
   }

   // Compute the digit number
   if( nb < 10 )        nb_digit = 1;
80005a60:	30 98       	mov	r8,9
80005a62:	f0 07 18 00 	cp.b	r7,r8
80005a66:	e0 8b 00 04 	brhi	80005a6e <fat_create_short_entry_name+0x2e>
80005a6a:	30 18       	mov	r8,1
80005a6c:	c0 88       	rjmp	80005a7c <fat_create_short_entry_name+0x3c>
   else if( nb < 100 )  nb_digit = 2;
80005a6e:	36 38       	mov	r8,99
80005a70:	ee 08 18 00 	cp.b	r8,r7
80005a74:	f9 b8 02 02 	movhs	r8,2
80005a78:	f9 b8 03 03 	movlo	r8,3
         }
         character = ' ';
      }
      if( 5 == u8_step )
      {  // step 4 = add unit 1 of number
         character = '0'+(nb%10);
80005a7c:	e0 6a cc cd 	mov	r10,52429
80005a80:	ea 1a cc cc 	orh	r10,0xcccc
80005a84:	ee 0a 06 42 	mulu.d	r2,r7,r10
80005a88:	e6 09 16 03 	lsr	r9,r3,0x3
80005a8c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80005a90:	ee 09 01 19 	sub	r9,r7,r9<<0x1
80005a94:	2d 09       	sub	r9,-48
80005a96:	5c 59       	castu.b	r9
80005a98:	50 69       	stdsp	sp[0x18],r9
         u8_step++;                                      // go to next step
      }
      if( 4 == u8_step )
      {  // step 3 = add unit 10 of number
         character = '0'+((nb%100)/10);
80005a9a:	e0 63 85 1f 	mov	r3,34079
80005a9e:	ea 13 51 eb 	orh	r3,0x51eb
80005aa2:	ee 03 06 42 	mulu.d	r2,r7,r3
80005aa6:	e6 09 16 05 	lsr	r9,r3,0x5
80005aaa:	f2 0b 10 64 	mul	r11,r9,100
80005aae:	ee 0b 01 0b 	sub	r11,r7,r11
80005ab2:	5c 5b       	castu.b	r11
80005ab4:	f6 0a 06 4a 	mulu.d	r10,r11,r10
80005ab8:	f6 0a 16 03 	lsr	r10,r11,0x3
80005abc:	2d 0a       	sub	r10,-48
80005abe:	5c 5a       	castu.b	r10
80005ac0:	50 5a       	stdsp	sp[0x14],r10
         u8_step++;                                      // go to next step
      }
      if( 3 == u8_step )
      {  // step 2 = add unit 100 of number
         character = '0'+(nb/100);
80005ac2:	2d 09       	sub	r9,-48
80005ac4:	5c 59       	castu.b	r9
80005ac6:	50 49       	stdsp	sp[0x10],r9
80005ac8:	30 01       	mov	r1,0
80005aca:	30 17       	mov	r7,1
80005acc:	02 95       	mov	r5,r1
         character = ((FS_STR_UNICODE)sz_name)[0];
      }else{
         character = sz_name[0];
      }

      if( 1 == u8_step )
80005ace:	30 13       	mov	r3,1
      {  // step 1 = translate the name
         if( ((FS_SIZE_SFNAME_WITHOUT_EXT-(1+nb_digit)) == u8_i)    // name field is full (-2 for "~1")
80005ad0:	f0 09 11 ff 	rsub	r9,r8,-1
80005ad4:	2f 89       	sub	r9,-8
80005ad6:	50 39       	stdsp	sp[0xc],r9
80005ad8:	32 e0       	mov	r0,46
         {
            u8_step++;                                   // go to next step
            continue;
         }
      }
      if( 8 == u8_step )
80005ada:	30 82       	mov	r2,8
         u8_step++;                                      // go to next step
      }
      if( 2 == u8_step )
      {  // step 2 = add character '~'
         character = '~';
         u8_step+=(4-nb_digit);                          // go to next step
80005adc:	f0 08 11 06 	rsub	r8,r8,6
80005ae0:	5c 58       	castu.b	r8
80005ae2:	50 78       	stdsp	sp[0x1c],r8
80005ae4:	c0 28       	rjmp	80005ae8 <fat_create_short_entry_name+0xa8>
         character = '0'+((nb%100)/10);
         u8_step++;                                      // go to next step
      }
      if( 3 == u8_step )
      {  // step 2 = add unit 100 of number
         character = '0'+(nb/100);
80005ae6:	30 77       	mov	r7,7
   {
      if( Is_unicode )
      {
         character = ((FS_STR_UNICODE)sz_name)[0];
      }else{
         character = sz_name[0];
80005ae8:	09 86       	ld.ub	r6,r4[0x0]
      }

      if( 1 == u8_step )
80005aea:	e6 07 18 00 	cp.b	r7,r3
80005aee:	c1 41       	brne	80005b16 <fat_create_short_entry_name+0xd6>
      {  // step 1 = translate the name
         if( ((FS_SIZE_SFNAME_WITHOUT_EXT-(1+nb_digit)) == u8_i)    // name field is full (-2 for "~1")
80005af0:	40 39       	lddsp	r9,sp[0xc]
80005af2:	0a 39       	cp.w	r9,r5
80005af4:	5f 09       	sreq	r9
80005af6:	e0 06 18 00 	cp.b	r6,r0
80005afa:	5f 08       	sreq	r8
80005afc:	f3 e8 10 08 	or	r8,r9,r8
80005b00:	30 09       	mov	r9,0
80005b02:	f2 08 18 00 	cp.b	r8,r9
80005b06:	c0 51       	brne	80005b10 <fat_create_short_entry_name+0xd0>
80005b08:	0c 9c       	mov	r12,r6
80005b0a:	f0 1f 00 3b 	mcall	80005bf4 <fat_create_short_entry_name+0x1b4>
80005b0e:	c1 10       	breq	80005b30 <fat_create_short_entry_name+0xf0>
         ||  ('.'    == character)                       // is the end of name without extension
         ||  fat_check_eof_name(character)            )  // is the end of name
         {
            u8_step++;                                   // go to next step
80005b10:	2f f7       	sub	r7,-1
80005b12:	5c 57       	castu.b	r7
            continue;
80005b14:	ce ab       	rjmp	80005ae8 <fat_create_short_entry_name+0xa8>
         }
      }
      if( 8 == u8_step )
80005b16:	e4 07 18 00 	cp.b	r7,r2
80005b1a:	c1 21       	brne	80005b3e <fat_create_short_entry_name+0xfe>
      {  // step 8 = translate the extension
         if( (u8_i == FS_SIZE_SFNAME)                    // name field is full
80005b1c:	30 b9       	mov	r9,11
80005b1e:	f2 05 18 00 	cp.b	r5,r9
80005b22:	c0 50       	breq	80005b2c <fat_create_short_entry_name+0xec>
80005b24:	0c 9c       	mov	r12,r6
80005b26:	f0 1f 00 34 	mcall	80005bf4 <fat_create_short_entry_name+0x1b4>
80005b2a:	c0 30       	breq	80005b30 <fat_create_short_entry_name+0xf0>
80005b2c:	30 97       	mov	r7,9
         ||  fat_check_eof_name(character)            )  // is the end of name
         {
            u8_step++;                                   // go to next step
            continue;
80005b2e:	cd db       	rjmp	80005ae8 <fat_create_short_entry_name+0xa8>
         }
      }
      if( (1==u8_step) || (8==u8_step) )
      {  // steps to translate name
         character = fat_translate_char_shortname( character );
80005b30:	0c 9c       	mov	r12,r6
80005b32:	f0 1f 00 32 	mcall	80005bf8 <fat_create_short_entry_name+0x1b8>
80005b36:	18 96       	mov	r6,r12
         sz_name += (Is_unicode? 2 : 1 );
80005b38:	2f f4       	sub	r4,-1
         if( 0 == character )
80005b3a:	58 0c       	cp.w	r12,0
80005b3c:	cd 60       	breq	80005ae8 <fat_create_short_entry_name+0xa8>
         {
            continue;                                    // Bad character, ignore this one
         }
      }
      if( 7 == u8_step )
80005b3e:	30 78       	mov	r8,7
80005b40:	f0 07 18 00 	cp.b	r7,r8
80005b44:	c0 c1       	brne	80005b5c <fat_create_short_entry_name+0x11c>
      {  // step 5 = find character '.'
         if( ('.'    == character)                       // is the end of name without extension
80005b46:	e0 06 18 00 	cp.b	r6,r0
80005b4a:	c0 50       	breq	80005b54 <fat_create_short_entry_name+0x114>
80005b4c:	0c 9c       	mov	r12,r6
80005b4e:	f0 1f 00 2a 	mcall	80005bf4 <fat_create_short_entry_name+0x1b4>
80005b52:	c0 30       	breq	80005b58 <fat_create_short_entry_name+0x118>
80005b54:	30 87       	mov	r7,8
80005b56:	cc 9b       	rjmp	80005ae8 <fat_create_short_entry_name+0xa8>
         ||  fat_check_eof_name(character)            )  // is the end of name
         {
            u8_step++;                                   // go to next step
         } else {
            sz_name += (Is_unicode? 2 : 1 );
80005b58:	2f f4       	sub	r4,-1
80005b5a:	cc 7b       	rjmp	80005ae8 <fat_create_short_entry_name+0xa8>
         }
         continue;                                       // this step don't add a character in the short name
      }
      if( 6 == u8_step )
80005b5c:	30 68       	mov	r8,6
80005b5e:	f0 07 18 00 	cp.b	r7,r8
80005b62:	c0 61       	brne	80005b6e <fat_create_short_entry_name+0x12e>
      {  // step 4 = add padding
         if( u8_i == FS_SIZE_SFNAME_WITHOUT_EXT )        // end of field name without extension
80005b64:	e4 05 18 00 	cp.b	r5,r2
80005b68:	cb f0       	breq	80005ae6 <fat_create_short_entry_name+0xa6>
80005b6a:	32 06       	mov	r6,32
80005b6c:	c1 28       	rjmp	80005b90 <fat_create_short_entry_name+0x150>
            u8_step++;                                   // go to next step
            continue;
         }
         character = ' ';
      }
      if( 9 == u8_step )
80005b6e:	30 98       	mov	r8,9
80005b70:	f0 07 18 00 	cp.b	r7,r8
80005b74:	c0 71       	brne	80005b82 <fat_create_short_entry_name+0x142>
      {  // step 7 = add padding in extension name
         if( u8_i == FS_SIZE_SFNAME )                    // end of field name with extension
80005b76:	30 b8       	mov	r8,11
80005b78:	f0 05 18 00 	cp.b	r5,r8
80005b7c:	c3 50       	breq	80005be6 <fat_create_short_entry_name+0x1a6>
80005b7e:	32 06       	mov	r6,32
80005b80:	c0 f8       	rjmp	80005b9e <fat_create_short_entry_name+0x15e>
         {
            break;                                       // end of loop while(1)
         }
         character = ' ';
      }
      if( 5 == u8_step )
80005b82:	30 58       	mov	r8,5
80005b84:	f0 07 18 00 	cp.b	r7,r8
80005b88:	c0 41       	brne	80005b90 <fat_create_short_entry_name+0x150>
80005b8a:	40 66       	lddsp	r6,sp[0x18]
80005b8c:	30 67       	mov	r7,6
80005b8e:	c0 f8       	rjmp	80005bac <fat_create_short_entry_name+0x16c>
      {  // step 4 = add unit 1 of number
         character = '0'+(nb%10);
         u8_step++;                                      // go to next step
      }
      if( 4 == u8_step )
80005b90:	30 48       	mov	r8,4
80005b92:	f0 07 18 00 	cp.b	r7,r8
80005b96:	c0 41       	brne	80005b9e <fat_create_short_entry_name+0x15e>
80005b98:	40 56       	lddsp	r6,sp[0x14]
80005b9a:	30 57       	mov	r7,5
80005b9c:	c1 28       	rjmp	80005bc0 <fat_create_short_entry_name+0x180>
      {  // step 3 = add unit 10 of number
         character = '0'+((nb%100)/10);
         u8_step++;                                      // go to next step
      }
      if( 3 == u8_step )
80005b9e:	30 38       	mov	r8,3
80005ba0:	f0 07 18 00 	cp.b	r7,r8
80005ba4:	c0 41       	brne	80005bac <fat_create_short_entry_name+0x16c>
80005ba6:	40 46       	lddsp	r6,sp[0x10]
80005ba8:	30 47       	mov	r7,4
80005baa:	c0 b8       	rjmp	80005bc0 <fat_create_short_entry_name+0x180>
      {  // step 2 = add unit 100 of number
         character = '0'+(nb/100);
         u8_step++;                                      // go to next step
      }
      if( 2 == u8_step )
80005bac:	30 28       	mov	r8,2
80005bae:	0e 99       	mov	r9,r7
      {  // step 2 = add character '~'
         character = '~';
         u8_step+=(4-nb_digit);                          // go to next step
80005bb0:	f0 07 18 00 	cp.b	r7,r8
80005bb4:	fb f7 00 07 	ld.weq	r7,sp[0x1c]
80005bb8:	f0 09 18 00 	cp.b	r9,r8
80005bbc:	f9 b6 00 7e 	moveq	r6,126
      }

      if( mode )
80005bc0:	40 08       	lddsp	r8,sp[0x0]
80005bc2:	58 08       	cp.w	r8,0
80005bc4:	c0 50       	breq	80005bce <fat_create_short_entry_name+0x18e>
      {
         // Record the short name in buffer
         *short_name = character;
80005bc6:	40 29       	lddsp	r9,sp[0x8]
80005bc8:	12 c6       	st.b	r9++,r6
80005bca:	50 29       	stdsp	sp[0x8],r9
80005bcc:	c0 48       	rjmp	80005bd4 <fat_create_short_entry_name+0x194>
         short_name++;
      }else{
         // Record the character in short entry file
         *ptr_entry = character;
80005bce:	40 18       	lddsp	r8,sp[0x4]
80005bd0:	10 c6       	st.b	r8++,r6
80005bd2:	50 18       	stdsp	sp[0x4],r8
         ptr_entry++;
      }
      u8_i++;
80005bd4:	2f f5       	sub	r5,-1
80005bd6:	5c 55       	castu.b	r5

      // Compute the CRC of the short name
      crc = (crc >> 1) + ((crc & 1) << 7);               // rotate
80005bd8:	e2 08 16 01 	lsr	r8,r1,0x1
80005bdc:	a7 71       	lsl	r1,0x7
80005bde:	10 01       	add	r1,r8
      crc += character;                                  // add next char
80005be0:	0c 01       	add	r1,r6
80005be2:	5c 51       	castu.b	r1
80005be4:	c8 2b       	rjmp	80005ae8 <fat_create_short_entry_name+0xa8>
   } // End of loop while
   return crc;
}
80005be6:	02 9c       	mov	r12,r1
80005be8:	2f 8d       	sub	sp,-32
80005bea:	d8 32       	popm	r0-r7,pc
80005bec:	80 00       	ld.sh	r0,r0[0x0]
80005bee:	46 e0       	lddsp	r0,sp[0x1b8]
80005bf0:	80 00       	ld.sh	r0,r0[0x0]
80005bf2:	43 70       	lddsp	r0,sp[0xdc]
80005bf4:	80 00       	ld.sh	r0,r0[0x0]
80005bf6:	43 48       	lddsp	r8,sp[0xd0]
80005bf8:	80 00       	ld.sh	r0,r0[0x0]
80005bfa:	53 4c       	stdsp	sp[0xd0],r12

80005bfc <fat_entry_shortname_compare>:
//!
//! @return    true it is the same
//! @return    false in case of error, see global value "fs_g_status" for more detail
//!
bool  fat_entry_shortname_compare( FS_STRING short_name )
{
80005bfc:	eb cd 40 80 	pushm	r7,lr
80005c00:	18 97       	mov	r7,r12
   PTR_CACHE ptr_entry;

   ptr_entry = fat_get_ptr_entry();
80005c02:	f0 1f 00 12 	mcall	80005c48 <fat_entry_shortname_compare+0x4c>
   if( FS_ENTRY_END == *ptr_entry )             // end of directory
80005c06:	19 88       	ld.ub	r8,r12[0x0]
80005c08:	58 08       	cp.w	r8,0
80005c0a:	c0 61       	brne	80005c16 <fat_entry_shortname_compare+0x1a>
   {
      fs_g_status = FS_ERR_ENTRY_EMPTY;
80005c0c:	30 a9       	mov	r9,10
80005c0e:	49 08       	lddpc	r8,80005c4c <fat_entry_shortname_compare+0x50>
80005c10:	b0 89       	st.b	r8[0x0],r9
80005c12:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }
   if( (FS_ENTRY_DEL == *ptr_entry )            // deleted entry
80005c16:	3e 59       	mov	r9,-27
80005c18:	f2 08 18 00 	cp.b	r8,r9
80005c1c:	c0 70       	breq	80005c2a <fat_entry_shortname_compare+0x2e>
   ||  (FS_ATTR_LFN_ENTRY == ptr_entry[11]) )   // long file name
80005c1e:	f9 39 00 0b 	ld.ub	r9,r12[11]
80005c22:	30 f8       	mov	r8,15
80005c24:	f0 09 18 00 	cp.b	r9,r8
80005c28:	c0 61       	brne	80005c34 <fat_entry_shortname_compare+0x38>
   {
      fs_g_status = FS_ERR_ENTRY_BAD;
80005c2a:	30 b9       	mov	r9,11
80005c2c:	48 88       	lddpc	r8,80005c4c <fat_entry_shortname_compare+0x50>
80005c2e:	b0 89       	st.b	r8[0x0],r9
80005c30:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }
   fs_g_status = FS_ERR_ENTRY_BAD;              // by default this entry is different then bad
80005c34:	30 b9       	mov	r9,11
80005c36:	48 68       	lddpc	r8,80005c4c <fat_entry_shortname_compare+0x50>
80005c38:	b0 89       	st.b	r8[0x0],r9
   return (0==memcmp_ram2ram(ptr_entry , short_name , 8+3 ));
80005c3a:	30 ba       	mov	r10,11
80005c3c:	0e 9b       	mov	r11,r7
80005c3e:	f0 1f 00 05 	mcall	80005c50 <fat_entry_shortname_compare+0x54>
80005c42:	5f 0c       	sreq	r12
}
80005c44:	e3 cd 80 80 	ldm	sp++,r7,pc
80005c48:	80 00       	ld.sh	r0,r0[0x0]
80005c4a:	43 70       	lddsp	r0,sp[0xdc]
80005c4c:	00 00       	add	r0,r0
80005c4e:	1a 00       	add	r0,sp
80005c50:	80 00       	ld.sh	r0,r0[0x0]
80005c52:	af d0       	cbr	r0,0xf

80005c54 <fat_find_short_entry_name>:
//!
//! @return the number used to create the short name
//! @return 0 in case of error
//!
uint8_t    fat_find_short_entry_name( FS_STRING sz_name  )
{
80005c54:	d4 31       	pushm	r0-r7,lr
80005c56:	20 3d       	sub	sp,12
80005c58:	18 93       	mov	r3,r12
80005c5a:	30 07       	mov	r7,0
   {
      if( 0xFF == u8_nb )
         return 0;                                       // All short name exist

      u8_nb++;                                           // Try next short name
      fat_create_short_entry_name( sz_name , short_name , u8_nb , true  ); // Compute the short name
80005c5c:	1a 96       	mov	r6,sp
80005c5e:	30 12       	mov	r2,1
      fs_g_nav_fast.u16_entry_pos_sel_file = 0;          // Go to beginning of directory
80005c60:	49 65       	lddpc	r5,80005cb8 <fat_find_short_entry_name+0x64>
80005c62:	30 04       	mov	r4,0
               return u8_nb;                             // short name don't exist, then good number
            return 0;                                    // System or Disk Error
         }
         if( fat_entry_shortname_compare( short_name ) ) // Check entry
            break;                                       // Short name exist
         if( FS_ERR_ENTRY_EMPTY == fs_g_status )
80005c64:	49 61       	lddpc	r1,80005cbc <fat_find_short_entry_name+0x68>
80005c66:	30 a0       	mov	r0,10
80005c68:	c0 58       	rjmp	80005c72 <fat_find_short_entry_name+0x1e>
   uint8_t u8_nb;

   u8_nb = 0;
   while(1)
   {
      if( 0xFF == u8_nb )
80005c6a:	3f f8       	mov	r8,-1
80005c6c:	f0 07 18 00 	cp.b	r7,r8
80005c70:	c2 00       	breq	80005cb0 <fat_find_short_entry_name+0x5c>
         return 0;                                       // All short name exist

      u8_nb++;                                           // Try next short name
80005c72:	2f f7       	sub	r7,-1
80005c74:	5c 57       	castu.b	r7
      fat_create_short_entry_name( sz_name , short_name , u8_nb , true  ); // Compute the short name
80005c76:	04 99       	mov	r9,r2
80005c78:	0e 9a       	mov	r10,r7
80005c7a:	1a 9b       	mov	r11,sp
80005c7c:	06 9c       	mov	r12,r3
80005c7e:	f0 1f 00 11 	mcall	80005cc0 <fat_find_short_entry_name+0x6c>
      fs_g_nav_fast.u16_entry_pos_sel_file = 0;          // Go to beginning of directory
80005c82:	aa 14       	st.h	r5[0x2],r4
      // Scan directory to find a short entry
      while(1)
      {
         if ( !fat_read_dir())                           // Read directory
80005c84:	f0 1f 00 10 	mcall	80005cc4 <fat_find_short_entry_name+0x70>
80005c88:	c0 81       	brne	80005c98 <fat_find_short_entry_name+0x44>
         {
            if( FS_ERR_OUT_LIST == fs_g_status )
80005c8a:	48 d8       	lddpc	r8,80005cbc <fat_find_short_entry_name+0x68>
80005c8c:	11 89       	ld.ub	r9,r8[0x0]
80005c8e:	31 a8       	mov	r8,26
80005c90:	f0 09 18 00 	cp.b	r9,r8
80005c94:	c0 e1       	brne	80005cb0 <fat_find_short_entry_name+0x5c>
80005c96:	c0 e8       	rjmp	80005cb2 <fat_find_short_entry_name+0x5e>
               return u8_nb;                             // short name don't exist, then good number
            return 0;                                    // System or Disk Error
         }
         if( fat_entry_shortname_compare( short_name ) ) // Check entry
80005c98:	1a 9c       	mov	r12,sp
80005c9a:	f0 1f 00 0c 	mcall	80005cc8 <fat_find_short_entry_name+0x74>
80005c9e:	ce 61       	brne	80005c6a <fat_find_short_entry_name+0x16>
            break;                                       // Short name exist
         if( FS_ERR_ENTRY_EMPTY == fs_g_status )
80005ca0:	03 88       	ld.ub	r8,r1[0x0]
80005ca2:	e0 08 18 00 	cp.b	r8,r0
80005ca6:	c0 60       	breq	80005cb2 <fat_find_short_entry_name+0x5e>
            return u8_nb;                                // Short name don't exist, then good number
         fs_g_nav_fast.u16_entry_pos_sel_file++;         // Go to next entry
80005ca8:	8a 18       	ld.sh	r8,r5[0x2]
80005caa:	2f f8       	sub	r8,-1
80005cac:	aa 18       	st.h	r5[0x2],r8
      }
80005cae:	ce bb       	rjmp	80005c84 <fat_find_short_entry_name+0x30>
80005cb0:	30 07       	mov	r7,0
   }
}
80005cb2:	0e 9c       	mov	r12,r7
80005cb4:	2f dd       	sub	sp,-12
80005cb6:	d8 32       	popm	r0-r7,pc
80005cb8:	00 00       	add	r0,r0
80005cba:	19 fc       	ld.ub	r12,r12[0x7]
80005cbc:	00 00       	add	r0,r0
80005cbe:	1a 00       	add	r0,sp
80005cc0:	80 00       	ld.sh	r0,r0[0x0]
80005cc2:	5a 40       	cp.w	r0,-28
80005cc4:	80 00       	ld.sh	r0,r0[0x0]
80005cc6:	4f 40       	lddpc	r0,80005e94 <fat_mount+0x120>
80005cc8:	80 00       	ld.sh	r0,r0[0x0]
80005cca:	5b fc       	cp.w	r12,-1

80005ccc <fat_create_entry_file_name>:
//! b_unicode is a global flag to select UNICODE or ASCII
//! The name must be terminated by NULL and it can't have two dot characters.
//! @endverbatim
//!
bool  fat_create_entry_file_name( FS_STRING sz_name )
{
80005ccc:	eb cd 40 fc 	pushm	r2-r7,lr
80005cd0:	18 96       	mov	r6,r12
   uint8_t u8_i, u8_nb;
   uint8_t u8_crc, u8_nb_entry;

   // Compute the number of entry for this name
   u8_nb_entry = fat_check_name( sz_name  );
80005cd2:	f0 1f 00 21 	mcall	80005d54 <fat_create_entry_file_name+0x88>
80005cd6:	18 95       	mov	r5,r12
   if( 0 == u8_nb_entry )
80005cd8:	c3 b0       	breq	80005d4e <fat_create_entry_file_name+0x82>
      return false;

   // Search a unique short entry
   u8_nb = fat_find_short_entry_name( sz_name  );
80005cda:	0c 9c       	mov	r12,r6
80005cdc:	f0 1f 00 1f 	mcall	80005d58 <fat_create_entry_file_name+0x8c>
80005ce0:	18 97       	mov	r7,r12
   if( 0 == u8_nb )
80005ce2:	c0 61       	brne	80005cee <fat_create_entry_file_name+0x22>
   {
      fs_g_status = FS_ERR_FILE_EXIST;
80005ce4:	32 a9       	mov	r9,42
80005ce6:	49 e8       	lddpc	r8,80005d5c <fat_create_entry_file_name+0x90>
80005ce8:	b0 89       	st.b	r8[0x0],r9
80005cea:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
      return false;  // All short name exist
   }

   // Alloc a space for entries
   if( !fat_alloc_entry_free( u8_nb_entry ))
80005cee:	0a 9c       	mov	r12,r5
80005cf0:	f0 1f 00 1c 	mcall	80005d60 <fat_create_entry_file_name+0x94>
80005cf4:	c2 d0       	breq	80005d4e <fat_create_entry_file_name+0x82>
      return false;
   // Remark: here the pointer of entry is on the last free entry of new space allocated

   // Add short name entry
   u8_crc = fat_create_short_entry_name( sz_name , 0 , u8_nb, false  );
80005cf6:	30 09       	mov	r9,0
80005cf8:	0e 9a       	mov	r10,r7
80005cfa:	12 9b       	mov	r11,r9
80005cfc:	0c 9c       	mov	r12,r6
80005cfe:	f0 1f 00 1a 	mcall	80005d64 <fat_create_entry_file_name+0x98>
80005d02:	18 92       	mov	r2,r12
   u8_nb_entry--;
80005d04:	20 15       	sub	r5,1
80005d06:	5c 55       	castu.b	r5

   // For each long name entry
   for( u8_i=1 ; u8_i<=u8_nb_entry ; u8_i++ )
80005d08:	c1 c0       	breq	80005d40 <fat_create_entry_file_name+0x74>
80005d0a:	30 17       	mov	r7,1
   {
      // Go to previous entry
      fs_g_nav_fast.u16_entry_pos_sel_file--;
80005d0c:	49 74       	lddpc	r4,80005d68 <fat_create_entry_file_name+0x9c>
      if( !fat_read_dir())
         return false;
      // Write a long name entry
      if( u8_i == u8_nb_entry )
      {
         u8_i += FS_ENTRY_LFN_LAST;
80005d0e:	ea c3 ff c0 	sub	r3,r5,-64
80005d12:	5c 53       	castu.b	r3

   // For each long name entry
   for( u8_i=1 ; u8_i<=u8_nb_entry ; u8_i++ )
   {
      // Go to previous entry
      fs_g_nav_fast.u16_entry_pos_sel_file--;
80005d14:	88 18       	ld.sh	r8,r4[0x2]
80005d16:	20 18       	sub	r8,1
80005d18:	a8 18       	st.h	r4[0x2],r8
      if( !fat_read_dir())
80005d1a:	f0 1f 00 15 	mcall	80005d6c <fat_create_entry_file_name+0xa0>
80005d1e:	c1 80       	breq	80005d4e <fat_create_entry_file_name+0x82>
         return false;
      // Write a long name entry
      if( u8_i == u8_nb_entry )
      {
         u8_i += FS_ENTRY_LFN_LAST;
80005d20:	ea 07 18 00 	cp.b	r7,r5
80005d24:	e6 07 17 00 	moveq	r7,r3
      }
      fat_create_long_name_entry( sz_name , u8_crc , u8_i );
80005d28:	0e 9a       	mov	r10,r7
80005d2a:	04 9b       	mov	r11,r2
80005d2c:	0c 9c       	mov	r12,r6
80005d2e:	f0 1f 00 11 	mcall	80005d70 <fat_create_entry_file_name+0xa4>
   // Add short name entry
   u8_crc = fat_create_short_entry_name( sz_name , 0 , u8_nb, false  );
   u8_nb_entry--;

   // For each long name entry
   for( u8_i=1 ; u8_i<=u8_nb_entry ; u8_i++ )
80005d32:	2f f7       	sub	r7,-1
80005d34:	5c 57       	castu.b	r7
80005d36:	ee 05 18 00 	cp.b	r5,r7
80005d3a:	c0 33       	brcs	80005d40 <fat_create_entry_file_name+0x74>
      if( u8_i == u8_nb_entry )
      {
         u8_i += FS_ENTRY_LFN_LAST;
      }
      fat_create_long_name_entry( sz_name , u8_crc , u8_i );
      sz_name += FS_SIZE_LFN_ENTRY*(Is_unicode? 2 : 1 );
80005d3c:	2f 36       	sub	r6,-13
80005d3e:	ce bb       	rjmp	80005d14 <fat_create_entry_file_name+0x48>
  }
  // Go back to the short name entry
  fs_g_nav_fast.u16_entry_pos_sel_file += u8_nb_entry;
80005d40:	48 a8       	lddpc	r8,80005d68 <fat_create_entry_file_name+0x9c>
80005d42:	90 19       	ld.sh	r9,r8[0x2]
80005d44:	f2 05 00 05 	add	r5,r9,r5
80005d48:	b0 15       	st.h	r8[0x2],r5
80005d4a:	e3 cf 90 fc 	ldm	sp++,r2-r7,pc,r12=1
  return true;
80005d4e:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80005d52:	00 00       	add	r0,r0
80005d54:	80 00       	ld.sh	r0,r0[0x0]
80005d56:	59 cc       	cp.w	r12,28
80005d58:	80 00       	ld.sh	r0,r0[0x0]
80005d5a:	5c 54       	castu.b	r4
80005d5c:	00 00       	add	r0,r0
80005d5e:	1a 00       	add	r0,sp
80005d60:	80 00       	ld.sh	r0,r0[0x0]
80005d62:	59 1c       	cp.w	r12,17
80005d64:	80 00       	ld.sh	r0,r0[0x0]
80005d66:	5a 40       	cp.w	r0,-28
80005d68:	00 00       	add	r0,r0
80005d6a:	19 fc       	ld.ub	r12,r12[0x7]
80005d6c:	80 00       	ld.sh	r0,r0[0x0]
80005d6e:	4f 40       	lddpc	r0,80005f3c <fat_mount+0x1c8>
80005d70:	80 00       	ld.sh	r0,r0[0x0]
80005d72:	55 30       	stdsp	sp[0x14c],r0

80005d74 <fat_mount>:
//! If the FS_MULTI_PARTITION option is disabled
//! then the mount routine selects the first partition supported by file system. <br>
//! @endverbatim
//!
bool  fat_mount( void )
{
80005d74:	d4 31       	pushm	r0-r7,lr
80005d76:	20 3d       	sub	sp,12
   uint8_t  u8_tmp;
   uint16_t u16_tmp;
   uint32_t u32_tmp;

   // Select the root directory
   fs_g_nav.u32_cluster_sel_dir   = 0;
80005d78:	30 07       	mov	r7,0
80005d7a:	fe f8 02 d2 	ld.w	r8,pc[722]
80005d7e:	91 87       	st.w	r8[0x20],r7
   // No selected file
   fat_clear_entry_info_and_ptr();
80005d80:	f0 1f 00 b4 	mcall	80006050 <fat_mount+0x2dc>

   fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM;
80005d84:	fe f8 02 d0 	ld.w	r8,pc[720]
80005d88:	b0 87       	st.b	r8[0x0],r7
   fs_gu32_addrsector = 0;    // Start read at the beginning of memory
80005d8a:	fe f8 02 ce 	ld.w	r8,pc[718]
80005d8e:	91 07       	st.w	r8[0x0],r7

   // Check if the drive is available
   if( !fat_check_device() )
80005d90:	f0 1f 00 b3 	mcall	8000605c <fat_mount+0x2e8>
80005d94:	e0 80 01 58 	breq	80006044 <fat_mount+0x2d0>
      // Read one sector
      if( !fat_cache_read_sector( true ))
         return false;

      // Check PBR/MBR signature
      if ( (fs_g_sector[510] != FS_BR_SIGNATURE_LOW  )
80005d98:	fe f5 02 c8 	ld.w	r5,pc[712]
      {
         fs_g_status = FS_ERR_NO_FORMAT;
         return false;
      }

      if ( 0 == fs_gu32_addrsector )
80005d9c:	ea c8 fe 42 	sub	r8,r5,-446
80005da0:	50 08       	stdsp	sp[0x0],r8
         u16_tmp=0;  // Init to "no valid partition found"
#endif
         for( u8_tmp=0 ; u8_tmp!=4 ; u8_tmp++ )
         {
            // The first sector must be a MBR, then check the partition entry in the MBR
            if ( ((fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+0] == FS_PART_BOOTABLE             )||
80005da2:	38 04       	mov	r4,-128
80005da4:	30 46       	mov	r6,4
      return false;

   while( 1 )  // Search a valid partition
   {
      // Read one sector
      if( !fat_cache_read_sector( true ))
80005da6:	30 1c       	mov	r12,1
80005da8:	f0 1f 00 af 	mcall	80006064 <fat_mount+0x2f0>
80005dac:	e0 80 01 4c 	breq	80006044 <fat_mount+0x2d0>
         return false;

      // Check PBR/MBR signature
      if ( (fs_g_sector[510] != FS_BR_SIGNATURE_LOW  )
80005db0:	eb 39 01 fe 	ld.ub	r9,r5[510]
80005db4:	35 58       	mov	r8,85
80005db6:	f0 09 18 00 	cp.b	r9,r8
80005dba:	c0 d0       	breq	80005dd4 <fat_mount+0x60>
      &&   (fs_g_sector[511] != FS_BR_SIGNATURE_HIGH ) )
80005dbc:	eb 39 01 ff 	ld.ub	r9,r5[511]
80005dc0:	3a a8       	mov	r8,-86
80005dc2:	f0 09 18 00 	cp.b	r9,r8
80005dc6:	c0 70       	breq	80005dd4 <fat_mount+0x60>
      {
         fs_g_status = FS_ERR_NO_FORMAT;
80005dc8:	30 29       	mov	r9,2
80005dca:	fe f8 02 9e 	ld.w	r8,pc[670]
80005dce:	b0 89       	st.b	r8[0x0],r9
80005dd0:	30 0c       	mov	r12,0
         return false;
80005dd2:	c3 a9       	rjmp	80006046 <fat_mount+0x2d2>
      }

      if ( 0 == fs_gu32_addrsector )
80005dd4:	fe f8 02 84 	ld.w	r8,pc[644]
80005dd8:	70 08       	ld.w	r8,r8[0x0]
80005dda:	58 08       	cp.w	r8,0
80005ddc:	c5 21       	brne	80005e80 <fat_mount+0x10c>
80005dde:	40 08       	lddsp	r8,sp[0x0]
80005de0:	30 0a       	mov	r10,0
         u16_tmp=0;  // Init to "no valid partition found"
#endif
         for( u8_tmp=0 ; u8_tmp!=4 ; u8_tmp++ )
         {
            // The first sector must be a MBR, then check the partition entry in the MBR
            if ( ((fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+0] == FS_PART_BOOTABLE             )||
80005de2:	30 1e       	mov	lr,1
80005de4:	30 63       	mov	r3,6
80005de6:	30 e2       	mov	r2,14
80005de8:	30 b1       	mov	r1,11
80005dea:	30 c0       	mov	r0,12
80005dec:	11 89       	ld.ub	r9,r8[0x0]
80005dee:	e8 09 18 00 	cp.b	r9,r4
80005df2:	5f 0b       	sreq	r11
80005df4:	ee 09 18 00 	cp.b	r9,r7
80005df8:	5f 09       	sreq	r9
80005dfa:	f7 e9 10 09 	or	r9,r11,r9
80005dfe:	ee 09 18 00 	cp.b	r9,r7
80005e02:	c1 90       	breq	80005e34 <fat_mount+0xc0>
                  (fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+0] == FS_PART_NO_BOOTABLE          )  )
            &&   ((fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+4] == FS_PART_TYPE_FAT12           )||
80005e04:	11 c9       	ld.ub	r9,r8[0x4]
         u16_tmp=0;  // Init to "no valid partition found"
#endif
         for( u8_tmp=0 ; u8_tmp!=4 ; u8_tmp++ )
         {
            // The first sector must be a MBR, then check the partition entry in the MBR
            if ( ((fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+0] == FS_PART_BOOTABLE             )||
80005e06:	fc 09 18 00 	cp.b	r9,lr
80005e0a:	5f 0c       	sreq	r12
80005e0c:	ec 09 18 00 	cp.b	r9,r6
80005e10:	5f 0b       	sreq	r11
80005e12:	f9 eb 10 0b 	or	r11,r12,r11
80005e16:	ee 0b 18 00 	cp.b	r11,r7
80005e1a:	c1 41       	brne	80005e42 <fat_mount+0xce>
80005e1c:	e6 09 18 00 	cp.b	r9,r3
80005e20:	c1 10       	breq	80005e42 <fat_mount+0xce>
80005e22:	e4 09 18 00 	cp.b	r9,r2
80005e26:	c0 e0       	breq	80005e42 <fat_mount+0xce>
80005e28:	e2 09 18 00 	cp.b	r9,r1
80005e2c:	c0 b0       	breq	80005e42 <fat_mount+0xce>
80005e2e:	e0 09 18 00 	cp.b	r9,r0
80005e32:	c0 80       	breq	80005e42 <fat_mount+0xce>
         //** first sector then check a MBR structure
         // Search the first partition supported
#if (FS_MULTI_PARTITION == true)
         u16_tmp=0;  // Init to "no valid partition found"
#endif
         for( u8_tmp=0 ; u8_tmp!=4 ; u8_tmp++ )
80005e34:	2f fa       	sub	r10,-1
80005e36:	5c 5a       	castu.b	r10
80005e38:	2f 08       	sub	r8,-16
80005e3a:	ec 0a 18 00 	cp.b	r10,r6
80005e3e:	cd 71       	brne	80005dec <fat_mount+0x78>
80005e40:	c2 08       	rjmp	80005e80 <fat_mount+0x10c>
#else
               break;
#endif
            }
         }
         if( u8_tmp != 4 )
80005e42:	ec 0a 18 00 	cp.b	r10,r6
80005e46:	c1 d0       	breq	80005e80 <fat_mount+0x10c>
         {
            // Partition found -> Get partition position (unit sector) at offset 8
            LSB0(fs_gu32_addrsector) = fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+8];
80005e48:	fe f3 02 10 	ld.w	r3,pc[528]
80005e4c:	a5 6a       	lsl	r10,0x4
80005e4e:	f4 ca fe 42 	sub	r10,r10,-446
80005e52:	ea 0a 00 0a 	add	r10,r5,r10
80005e56:	f5 38 00 08 	ld.ub	r8,r10[8]
80005e5a:	a6 b8       	st.b	r3[0x3],r8
            LSB1(fs_gu32_addrsector) = fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+9];
80005e5c:	f5 38 00 09 	ld.ub	r8,r10[9]
80005e60:	a6 a8       	st.b	r3[0x2],r8
            LSB2(fs_gu32_addrsector) = fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+10];
80005e62:	f5 38 00 0a 	ld.ub	r8,r10[10]
80005e66:	a6 98       	st.b	r3[0x1],r8
            LSB3(fs_gu32_addrsector) = fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+11];
80005e68:	f5 38 00 0b 	ld.ub	r8,r10[11]
80005e6c:	a6 88       	st.b	r3[0x0],r8
            fs_gu32_addrsector *= mem_sector_size( fs_g_nav.u8_lun );
80005e6e:	4f 88       	lddpc	r8,8000604c <fat_mount+0x2d8>
80005e70:	11 8c       	ld.ub	r12,r8[0x0]
80005e72:	f0 1f 00 7f 	mcall	8000606c <fat_mount+0x2f8>
80005e76:	66 08       	ld.w	r8,r3[0x0]
80005e78:	f8 08 02 48 	mul	r8,r12,r8
80005e7c:	87 08       	st.w	r3[0x0],r8
         break;   // valid PBR found
      }
      // PBR not found
      fs_g_status = FS_ERR_NO_PART;
      return false;
   }
80005e7e:	c9 4b       	rjmp	80005da6 <fat_mount+0x32>
         }
#endif
      }

      //** Check a PBR structure
      if ( (fs_g_sector[0] == 0xEB) &&          // PBR Byte 0
80005e80:	4f 88       	lddpc	r8,80006060 <fat_mount+0x2ec>
80005e82:	11 89       	ld.ub	r9,r8[0x0]
80005e84:	3e b8       	mov	r8,-21
80005e86:	f0 09 18 00 	cp.b	r9,r8
80005e8a:	c0 f1       	brne	80005ea8 <fat_mount+0x134>
           (fs_g_sector[2] == 0x90) &&          // PBR Byte 2
80005e8c:	4f 58       	lddpc	r8,80006060 <fat_mount+0x2ec>
80005e8e:	11 a9       	ld.ub	r9,r8[0x2]
80005e90:	39 08       	mov	r8,-112
80005e92:	f0 09 18 00 	cp.b	r9,r8
80005e96:	c0 91       	brne	80005ea8 <fat_mount+0x134>
           ((fs_g_sector[21] & 0xF0) == 0xF0) ) // PBR Byte 21 : Media byte
80005e98:	4f 28       	lddpc	r8,80006060 <fat_mount+0x2ec>
80005e9a:	f1 38 00 15 	ld.ub	r8,r8[21]
80005e9e:	e2 18 00 f0 	andl	r8,0xf0,COH
80005ea2:	e0 48 00 f0 	cp.w	r8,240
80005ea6:	c0 60       	breq	80005eb2 <fat_mount+0x13e>
      {
         break;   // valid PBR found
      }
      // PBR not found
      fs_g_status = FS_ERR_NO_PART;
80005ea8:	30 39       	mov	r9,3
80005eaa:	4f 08       	lddpc	r8,80006068 <fat_mount+0x2f4>
80005eac:	b0 89       	st.b	r8[0x0],r9
80005eae:	30 0c       	mov	r12,0
      return false;
80005eb0:	cc b8       	rjmp	80006046 <fat_mount+0x2d2>
   }

   fs_g_status = FS_ERR_NO_SUPPORT_PART;  // by default partition no supported
80005eb2:	30 49       	mov	r9,4
80005eb4:	4e d8       	lddpc	r8,80006068 <fat_mount+0x2f4>
80005eb6:	b0 89       	st.b	r8[0x0],r9

   // Get sector size of File System (unit 512B)
   // To translate from sector disk unit to sector 512B unit
   u8_sector_size = HIGH_16_BPB_BytsPerSec/2;
80005eb8:	4e aa       	lddpc	r10,80006060 <fat_mount+0x2ec>
80005eba:	f5 39 00 0c 	ld.ub	r9,r10[12]
80005ebe:	a1 99       	lsr	r9,0x1

   // Read BPB_SecPerClus (unit sector)
   fs_g_nav.u8_BPB_SecPerClus = U8_BPB_SecPerClus * u8_sector_size;
80005ec0:	f5 38 00 0d 	ld.ub	r8,r10[13]
80005ec4:	b3 38       	mul	r8,r9
80005ec6:	5c 58       	castu.b	r8
80005ec8:	4e 1b       	lddpc	r11,8000604c <fat_mount+0x2d8>
80005eca:	b6 98       	st.b	r11[0x1],r8

   //** FAT Type determination (algorithm of "Hardware White Paper FAT")
   // Get FAT size (unit sector)
   u32_tmp=0;
80005ecc:	30 0b       	mov	r11,0
80005ece:	50 1b       	stdsp	sp[0x4],r11
   LSB0( u32_tmp ) = LOW_16_BPB_FATSz16;
80005ed0:	fa cb ff fc 	sub	r11,sp,-4
80005ed4:	fa c7 ff f9 	sub	r7,sp,-7
80005ed8:	f5 3c 00 16 	ld.ub	r12,r10[22]
80005edc:	ae 8c       	st.b	r7[0x0],r12
   LSB1( u32_tmp ) = HIGH_16_BPB_FATSz16;
80005ede:	fa ce ff fa 	sub	lr,sp,-6
80005ee2:	f5 3a 00 17 	ld.ub	r10,r10[23]
80005ee6:	bc 8a       	st.b	lr[0x0],r10
   if ( 0==u32_tmp )
80005ee8:	40 1a       	lddsp	r10,sp[0x4]
80005eea:	58 0a       	cp.w	r10,0
80005eec:	c0 e1       	brne	80005f08 <fat_mount+0x194>
   {
      LSB0( u32_tmp ) = LOW0_32_BPB_FATSz32;
80005eee:	4d da       	lddpc	r10,80006060 <fat_mount+0x2ec>
80005ef0:	f5 3c 00 24 	ld.ub	r12,r10[36]
80005ef4:	ae 8c       	st.b	r7[0x0],r12
      LSB1( u32_tmp ) = LOW1_32_BPB_FATSz32;
80005ef6:	f5 3c 00 25 	ld.ub	r12,r10[37]
80005efa:	bc 8c       	st.b	lr[0x0],r12
      LSB2( u32_tmp ) = LOW2_32_BPB_FATSz32;
80005efc:	f5 3c 00 26 	ld.ub	r12,r10[38]
80005f00:	b6 9c       	st.b	r11[0x1],r12
      LSB3( u32_tmp ) = LOW3_32_BPB_FATSz32;
80005f02:	f5 3a 00 27 	ld.ub	r10,r10[39]
80005f06:	b6 8a       	st.b	r11[0x0],r10
   }
   fs_g_nav.u32_fat_size = u32_tmp * u8_sector_size;
80005f08:	12 95       	mov	r5,r9
80005f0a:	40 1c       	lddsp	r12,sp[0x4]
80005f0c:	f2 0c 02 4c 	mul	r12,r9,r12
80005f10:	4c fa       	lddpc	r10,8000604c <fat_mount+0x2d8>
80005f12:	95 1c       	st.w	r10[0x4],r12

   // Get total count of sectors in partition
   if ( (0==LOW_16_BPB_TotSec16) && (0==HIGH_16_BPB_TotSec16) )
80005f14:	4d 3a       	lddpc	r10,80006060 <fat_mount+0x2ec>
80005f16:	f5 3a 00 13 	ld.ub	r10,r10[19]
80005f1a:	58 0a       	cp.w	r10,0
80005f1c:	c1 61       	brne	80005f48 <fat_mount+0x1d4>
80005f1e:	4d 16       	lddpc	r6,80006060 <fat_mount+0x2ec>
80005f20:	ed 34 00 14 	ld.ub	r4,r6[20]
80005f24:	30 06       	mov	r6,0
80005f26:	ec 04 18 00 	cp.b	r4,r6
80005f2a:	c0 f1       	brne	80005f48 <fat_mount+0x1d4>
   {
      LSB0( u32_tmp ) = LOW0_32_BPB_TotSec32;
80005f2c:	4c da       	lddpc	r10,80006060 <fat_mount+0x2ec>
80005f2e:	f5 36 00 20 	ld.ub	r6,r10[32]
80005f32:	ae 86       	st.b	r7[0x0],r6
      LSB1( u32_tmp ) = LOW1_32_BPB_TotSec32;
80005f34:	f5 37 00 21 	ld.ub	r7,r10[33]
80005f38:	bc 87       	st.b	lr[0x0],r7
      LSB2( u32_tmp ) = LOW2_32_BPB_TotSec32;
80005f3a:	f5 3e 00 22 	ld.ub	lr,r10[34]
80005f3e:	b6 9e       	st.b	r11[0x1],lr
      LSB3( u32_tmp ) = LOW3_32_BPB_TotSec32;
80005f40:	f5 3a 00 23 	ld.ub	r10,r10[35]
80005f44:	b6 8a       	st.b	r11[0x0],r10
      LSB3( u32_tmp ) = LOW3_32_BPB_FATSz32;
   }
   fs_g_nav.u32_fat_size = u32_tmp * u8_sector_size;

   // Get total count of sectors in partition
   if ( (0==LOW_16_BPB_TotSec16) && (0==HIGH_16_BPB_TotSec16) )
80005f46:	c0 98       	rjmp	80005f58 <fat_mount+0x1e4>
      LSB2( u32_tmp ) = LOW2_32_BPB_TotSec32;
      LSB3( u32_tmp ) = LOW3_32_BPB_TotSec32;
   }
   else
   {
      LSB0( u32_tmp ) = LOW_16_BPB_TotSec16;
80005f48:	ae 8a       	st.b	r7[0x0],r10
      LSB1( u32_tmp ) = HIGH_16_BPB_TotSec16;
80005f4a:	4c 6a       	lddpc	r10,80006060 <fat_mount+0x2ec>
80005f4c:	f5 3a 00 14 	ld.ub	r10,r10[20]
80005f50:	bc 8a       	st.b	lr[0x0],r10
      LSB2( u32_tmp ) = 0;
80005f52:	30 0a       	mov	r10,0
80005f54:	b6 9a       	st.b	r11[0x1],r10
      LSB3( u32_tmp ) = 0;
80005f56:	b6 8a       	st.b	r11[0x0],r10
   }
   u32_tmp *= u8_sector_size;   // Translate from sector disk unit to sector 512B unit
80005f58:	40 14       	lddsp	r4,sp[0x4]

   // Compute the offset (unit 512B) between the end of FAT (beginning of root dir in FAT1x) and the beginning of PBR
   fs_g_nav.rootdir.seg.u16_pos = FS_NB_FAT * (uint16_t)fs_g_nav.u32_fat_size;
80005f5a:	4b da       	lddpc	r10,8000604c <fat_mount+0x2d8>
80005f5c:	f8 0b 15 01 	lsl	r11,r12,0x1
80005f60:	f5 5b 00 18 	st.h	r10[24],r11

   // Compute the root directory size (unit sector), for FAT32 is always 0
   LSB( u16_tmp ) = LOW_16_BPB_RootEntCnt;
80005f64:	fa c6 ff f6 	sub	r6,sp,-10
80005f68:	fa c7 ff f4 	sub	r7,sp,-12
80005f6c:	4b db       	lddpc	r11,80006060 <fat_mount+0x2ec>
80005f6e:	f7 3e 00 11 	ld.ub	lr,r11[17]
80005f72:	0e fe       	st.b	--r7,lr
   MSB( u16_tmp ) = HIGH_16_BPB_RootEntCnt;
80005f74:	f7 3e 00 12 	ld.ub	lr,r11[18]
80005f78:	ac 8e       	st.b	r6[0x0],lr
   fs_g_nav.rootdir.seg.u16_size = ((u16_tmp * FS_SIZE_FILE_ENTRY) + ((FS_512B*u8_sector_size)-1)) / (FS_512B*u8_sector_size);
   fs_g_nav.rootdir.seg.u16_size *= u8_sector_size;
80005f7a:	f2 03 15 04 	lsl	r3,r9,0x4
80005f7e:	9a de       	ld.uh	lr,sp[0xa]
80005f80:	e6 0e 00 0e 	add	lr,r3,lr
80005f84:	a5 7e       	lsl	lr,0x5
80005f86:	20 1e       	sub	lr,1
80005f88:	f2 03 15 09 	lsl	r3,r9,0x9
80005f8c:	fc 03 0c 02 	divs	r2,lr,r3
80005f90:	e4 09 02 4e 	mul	lr,r2,r9
80005f94:	f5 5e 00 1a 	st.h	r10[26],lr

   // Get number of reserved sector
   LSB( u16_tmp ) = LOW_16_BPB_ResvSecCnt;
80005f98:	f7 33 00 0e 	ld.ub	r3,r11[14]
80005f9c:	ae 83       	st.b	r7[0x0],r3
   MSB( u16_tmp ) = HIGH_16_BPB_ResvSecCnt;
80005f9e:	f7 37 00 0f 	ld.ub	r7,r11[15]
80005fa2:	ac 87       	st.b	r6[0x0],r7
   // Get FSInfo position
   fs_g_nav.u16_offset_FSInfo = (u16_tmp-LOW_16_BPB_FSInfo)*u8_sector_size;
80005fa4:	9a 57       	ld.sh	r7,sp[0xa]
80005fa6:	f7 3b 00 30 	ld.ub	r11,r11[48]
80005faa:	0e 96       	mov	r6,r7
80005fac:	ee 0b 01 0b 	sub	r11,r7,r11
80005fb0:	b3 3b       	mul	r11,r9
80005fb2:	b4 4b       	st.h	r10[0x8],r11
   u16_tmp *= u8_sector_size; // number of reserved sector translated in unit 512B

   // Compute the FAT address (unit 512B)
   fs_g_nav.u32_ptr_fat = fs_gu32_addrsector + u16_tmp;
80005fb4:	ee 09 02 49 	mul	r9,r7,r9
80005fb8:	5c 79       	castu.h	r9
80005fba:	4a 8b       	lddpc	r11,80006058 <fat_mount+0x2e4>
80005fbc:	76 0b       	ld.w	r11,r11[0x0]
80005fbe:	f2 0b 00 0b 	add	r11,r9,r11
80005fc2:	95 4b       	st.w	r10[0x10],r11

   // Compute the offset (unit 512B) between the first data cluster and the FAT beginning
   fs_g_nav.u32_offset_data = (FS_NB_FAT * fs_g_nav.u32_fat_size) + (uint32_t)fs_g_nav.rootdir.seg.u16_size;
80005fc4:	5c 7e       	castu.h	lr
80005fc6:	fc 0c 00 1c 	add	r12,lr,r12<<0x1
80005fca:	95 5c       	st.w	r10[0x14],r12
   // Compute the data region (clusters space = Total - Sector used) size (unit 512B)
   u32_tmp -= ((uint32_t)u16_tmp + fs_g_nav.u32_offset_data);

   // Compute the count of CLUSTER in the data region
   // !!!Optimization -> u32_CountofCluster (unit 512B)/ fs_g_nav.u8_BPB_SecPerClus (unit 512B & power of 2)
   if (!fs_g_nav.u8_BPB_SecPerClus)
80005fcc:	58 08       	cp.w	r8,0
80005fce:	c3 b0       	breq	80006044 <fat_mount+0x2d0>

   // Compute the offset (unit 512B) between the first data cluster and the FAT beginning
   fs_g_nav.u32_offset_data = (FS_NB_FAT * fs_g_nav.u32_fat_size) + (uint32_t)fs_g_nav.rootdir.seg.u16_size;

   // Compute the data region (clusters space = Total - Sector used) size (unit 512B)
   u32_tmp -= ((uint32_t)u16_tmp + fs_g_nav.u32_offset_data);
80005fd0:	a9 35       	mul	r5,r4
80005fd2:	ea 09 01 09 	sub	r9,r5,r9
80005fd6:	18 19       	sub	r9,r12
80005fd8:	50 19       	stdsp	sp[0x4],r9

   // Compute the count of CLUSTER in the data region
   // !!!Optimization -> u32_CountofCluster (unit 512B)/ fs_g_nav.u8_BPB_SecPerClus (unit 512B & power of 2)
   if (!fs_g_nav.u8_BPB_SecPerClus)
     return false;
   for( u8_tmp = fs_g_nav.u8_BPB_SecPerClus; u8_tmp!=1 ; u8_tmp >>= 1 )
80005fda:	30 1a       	mov	r10,1
80005fdc:	f4 08 18 00 	cp.b	r8,r10
80005fe0:	c0 70       	breq	80005fee <fat_mount+0x27a>
   {
     u32_tmp  >>= 1;   // This computation round down
80005fe2:	a1 99       	lsr	r9,0x1

   // Compute the count of CLUSTER in the data region
   // !!!Optimization -> u32_CountofCluster (unit 512B)/ fs_g_nav.u8_BPB_SecPerClus (unit 512B & power of 2)
   if (!fs_g_nav.u8_BPB_SecPerClus)
     return false;
   for( u8_tmp = fs_g_nav.u8_BPB_SecPerClus; u8_tmp!=1 ; u8_tmp >>= 1 )
80005fe4:	a1 98       	lsr	r8,0x1
80005fe6:	f4 08 18 00 	cp.b	r8,r10
80005fea:	cf c1       	brne	80005fe2 <fat_mount+0x26e>
80005fec:	50 19       	stdsp	sp[0x4],r9
   {
     u32_tmp  >>= 1;   // This computation round down
   }
   fs_g_nav.u32_CountofCluster = u32_tmp+2; // The total of cluster include the two reserved clusters
80005fee:	40 18       	lddsp	r8,sp[0x4]
80005ff0:	f0 ca ff fe 	sub	r10,r8,-2
80005ff4:	49 69       	lddpc	r9,8000604c <fat_mount+0x2d8>
80005ff6:	93 3a       	st.w	r9[0xc],r10

   // Determine the FAT type
   if (u32_tmp < FS_FAT12_MAX_CLUSTERS)
80005ff8:	e0 48 0f f4 	cp.w	r8,4084
80005ffc:	e0 8b 00 07 	brhi	8000600a <fat_mount+0x296>
   {
      // Is FAT 12
#if (FS_FAT_12 == false)
      return false;
#endif
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_12;
80006000:	30 19       	mov	r9,1
80006002:	49 58       	lddpc	r8,80006054 <fat_mount+0x2e0>
80006004:	b0 89       	st.b	r8[0x0],r9
80006006:	30 1c       	mov	r12,1
80006008:	c1 f8       	rjmp	80006046 <fat_mount+0x2d2>
   } else {
   if (u32_tmp < FS_FAT16_MAX_CLUSTERS)
8000600a:	e0 48 ff f4 	cp.w	r8,65524
8000600e:	e0 8b 00 07 	brhi	8000601c <fat_mount+0x2a8>
   {
      // Is FAT 16
#if (FS_FAT_16 == false)
      return FS_NO_SUPPORT_PART;
#endif
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_16;
80006012:	30 29       	mov	r9,2
80006014:	49 08       	lddpc	r8,80006054 <fat_mount+0x2e0>
80006016:	b0 89       	st.b	r8[0x0],r9
80006018:	30 1c       	mov	r12,1
8000601a:	c1 68       	rjmp	80006046 <fat_mount+0x2d2>
   } else {
      // Is FAT 32
#if (FS_FAT_32 == false)
      return false;
#endif
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_32;
8000601c:	30 39       	mov	r9,3
8000601e:	48 e8       	lddpc	r8,80006054 <fat_mount+0x2e0>
80006020:	b0 89       	st.b	r8[0x0],r9
      // In FAT32, the root dir is like another directory, this one have a cluster list
      // Get the first cluster number of root
      LSB0( fs_g_nav.rootdir.u32_cluster ) = LOW0_32_BPB_RootClus;
80006022:	48 b8       	lddpc	r8,8000604c <fat_mount+0x2d8>
80006024:	2e 88       	sub	r8,-24
80006026:	48 f9       	lddpc	r9,80006060 <fat_mount+0x2ec>
80006028:	f3 3a 00 2c 	ld.ub	r10,r9[44]
8000602c:	b0 ba       	st.b	r8[0x3],r10
      LSB1( fs_g_nav.rootdir.u32_cluster ) = LOW1_32_BPB_RootClus;
8000602e:	f3 3a 00 2d 	ld.ub	r10,r9[45]
80006032:	b0 aa       	st.b	r8[0x2],r10
      LSB2( fs_g_nav.rootdir.u32_cluster ) = LOW2_32_BPB_RootClus;
80006034:	f3 3a 00 2e 	ld.ub	r10,r9[46]
80006038:	b0 9a       	st.b	r8[0x1],r10
      LSB3( fs_g_nav.rootdir.u32_cluster ) = LOW3_32_BPB_RootClus;
8000603a:	f3 39 00 2f 	ld.ub	r9,r9[47]
8000603e:	b0 89       	st.b	r8[0x0],r9
80006040:	30 1c       	mov	r12,1
80006042:	c0 28       	rjmp	80006046 <fat_mount+0x2d2>
80006044:	30 0c       	mov	r12,0
   }
   }

   return true;
}
80006046:	2f dd       	sub	sp,-12
80006048:	d8 32       	popm	r0-r7,pc
8000604a:	00 00       	add	r0,r0
8000604c:	00 00       	add	r0,r0
8000604e:	19 b0       	ld.ub	r0,r12[0x3]
80006050:	80 00       	ld.sh	r0,r0[0x0]
80006052:	43 0c       	lddsp	r12,sp[0xc0]
80006054:	00 00       	add	r0,r0
80006056:	19 fc       	ld.ub	r12,r12[0x7]
80006058:	00 00       	add	r0,r0
8000605a:	17 6c       	ld.uh	r12,--r11
8000605c:	80 00       	ld.sh	r0,r0[0x0]
8000605e:	51 a8       	stdsp	sp[0x68],r8
80006060:	00 00       	add	r0,r0
80006062:	17 b0       	ld.ub	r0,r11[0x3]
80006064:	80 00       	ld.sh	r0,r0[0x0]
80006066:	49 10       	lddpc	r0,800060a8 <file_close+0x38>
80006068:	00 00       	add	r0,r0
8000606a:	1a 00       	add	r0,sp
8000606c:	80 00       	ld.sh	r0,r0[0x0]
8000606e:	70 68       	ld.w	r8,r8[0x18]

80006070 <file_close>:


//! This function closes the file
//!
void  file_close( void )
{
80006070:	d4 01       	pushm	lr
   // If a file is opened, then close this one
   if( fat_check_mount_select_open() )
80006072:	f0 1f 00 0a 	mcall	80006098 <file_close+0x28>
80006076:	c1 00       	breq	80006096 <file_close+0x26>
   {

#if (FSFEATURE_WRITE == (FS_LEVEL_FEATURES & FSFEATURE_WRITE))
      if( FOPEN_WRITE_ACCESS & fs_g_nav_entry.u8_open_mode )
80006078:	48 98       	lddpc	r8,8000609c <file_close+0x2c>
8000607a:	11 88       	ld.ub	r8,r8[0x0]
8000607c:	e2 18 00 02 	andl	r8,0x2,COH
80006080:	c0 80       	breq	80006090 <file_close+0x20>
      {
         // Write file information
         if( !fat_read_dir() )
80006082:	f0 1f 00 08 	mcall	800060a0 <file_close+0x30>
80006086:	c0 80       	breq	80006096 <file_close+0x26>
            return;           // error
         fat_write_entry_file();
80006088:	f0 1f 00 07 	mcall	800060a4 <file_close+0x34>
         fat_cache_flush();   // In case of error during writing data, flush the data before exit function
8000608c:	f0 1f 00 07 	mcall	800060a8 <file_close+0x38>
      }
#endif  // FS_LEVEL_FEATURES
      Fat_file_close();
80006090:	30 09       	mov	r9,0
80006092:	48 38       	lddpc	r8,8000609c <file_close+0x2c>
80006094:	b0 89       	st.b	r8[0x0],r9
80006096:	d8 02       	popm	pc
80006098:	80 00       	ld.sh	r0,r0[0x0]
8000609a:	52 ec       	stdsp	sp[0xb8],r12
8000609c:	00 00       	add	r0,r0
8000609e:	17 70       	ld.ub	r0,--r11
800060a0:	80 00       	ld.sh	r0,r0[0x0]
800060a2:	4f 40       	lddpc	r0,80006270 <file_getc+0x50>
800060a4:	80 00       	ld.sh	r0,r0[0x0]
800060a6:	46 f0       	lddsp	r0,sp[0x1bc]
800060a8:	80 00       	ld.sh	r0,r0[0x0]
800060aa:	48 a4       	lddpc	r4,800060d0 <file_write_buf+0x24>

800060ac <file_write_buf>:
//!
//! @return    number of byte write
//! @return    0, in case of error
//!
uint16_t   file_write_buf( uint8_t _MEM_TYPE_SLOW_ *buffer , uint16_t u16_buf_size )
{
800060ac:	d4 31       	pushm	r0-r7,lr
800060ae:	20 1d       	sub	sp,4
800060b0:	18 95       	mov	r5,r12
800060b2:	16 96       	mov	r6,r11
   _MEM_TYPE_FAST_ uint16_t u16_nb_write_tmp;
   _MEM_TYPE_FAST_ uint16_t u16_nb_write;
   _MEM_TYPE_FAST_ uint16_t u16_pos_in_sector;

   if( !fat_check_mount_select_open())
800060b4:	f0 1f 00 4f 	mcall	800061f0 <file_write_buf+0x144>
800060b8:	e0 80 00 98 	breq	800061e8 <file_write_buf+0x13c>
      return false;

   if(!(FOPEN_WRITE_ACCESS & fs_g_nav_entry.u8_open_mode))
800060bc:	4c e8       	lddpc	r8,800061f4 <file_write_buf+0x148>
800060be:	11 88       	ld.ub	r8,r8[0x0]
800060c0:	e2 18 00 02 	andl	r8,0x2,COH
800060c4:	c0 40       	breq	800060cc <file_write_buf+0x20>
      return false;
   }

   u16_nb_write = 0;

   while( 0 != u16_buf_size )
800060c6:	58 06       	cp.w	r6,0
800060c8:	c0 71       	brne	800060d6 <file_write_buf+0x2a>
800060ca:	c8 f8       	rjmp	800061e8 <file_write_buf+0x13c>
   if( !fat_check_mount_select_open())
      return false;

   if(!(FOPEN_WRITE_ACCESS & fs_g_nav_entry.u8_open_mode))
   {
      fs_g_status = FS_ERR_READ_ONLY;
800060cc:	31 59       	mov	r9,21
800060ce:	4c b8       	lddpc	r8,800061f8 <file_write_buf+0x14c>
800060d0:	b0 89       	st.b	r8[0x0],r9
800060d2:	30 00       	mov	r0,0
      return false;
800060d4:	c8 b8       	rjmp	800061ea <file_write_buf+0x13e>
800060d6:	30 00       	mov	r0,0
   u16_nb_write = 0;

   while( 0 != u16_buf_size )
   {
      // The file data sector can been directly transfer from buffer to memory (don't use internal cache)
      u16_pos_in_sector = fs_g_nav_entry.u32_pos_in_file % FS_512B;
800060d8:	4c 74       	lddpc	r4,800061f4 <file_write_buf+0x148>
      if( (0== u16_pos_in_sector)
800060da:	e0 61 01 ff 	mov	r1,511
         {
            // Eventually alloc one new sector for the file
            if( !fat_write_file( FS_CLUST_ACT_SEG  , 1 ))
               return false;
            // Update the cache
            fs_gu32_addrsector = fs_g_seg.u32_addr;
800060de:	4c 87       	lddpc	r7,800061fc <file_write_buf+0x150>
   u16_nb_write = 0;

   while( 0 != u16_buf_size )
   {
      // The file data sector can been directly transfer from buffer to memory (don't use internal cache)
      u16_pos_in_sector = fs_g_nav_entry.u32_pos_in_file % FS_512B;
800060e0:	68 39       	ld.w	r9,r4[0xc]
800060e2:	e5 d9 c0 09 	bfextu	r2,r9,0x0,0x9
      if( (0== u16_pos_in_sector)
800060e6:	30 0b       	mov	r11,0
800060e8:	f6 02 19 00 	cp.h	r2,r11
800060ec:	5f 08       	sreq	r8
800060ee:	ec 01 19 00 	cp.h	r1,r6
800060f2:	f9 ba 03 01 	movlo	r10,1
800060f6:	f9 ba 02 00 	movhs	r10,0
800060fa:	f1 ea 00 0a 	and	r10,r8,r10
800060fe:	f6 0a 18 00 	cp.b	r10,r11
80006102:	c3 10       	breq	80006164 <file_write_buf+0xb8>
80006104:	f5 d5 c0 02 	bfextu	r10,r5,0x0,0x2
80006108:	c2 e1       	brne	80006164 <file_write_buf+0xb8>
#if (defined __GNUC__) && (defined __AVR32__) || (defined __ICCAVR32__)
      &&  (Test_align((uint32_t)buffer, sizeof(uint32_t)))
#endif
      )
      {
         u16_nb_write_tmp = u16_buf_size / FS_512B;  // read a modulo sector size
8000610a:	e5 d6 c1 27 	bfextu	r2,r6,0x9,0x7

         // Get and eventually alloc the following sector segment of file
         if( !fat_write_file( FS_CLUST_ACT_SEG , u16_nb_write_tmp ))
8000610e:	e7 d2 c0 10 	bfextu	r3,r2,0x0,0x10
80006112:	06 9b       	mov	r11,r3
80006114:	30 1c       	mov	r12,1
80006116:	f0 1f 00 3b 	mcall	80006200 <file_write_buf+0x154>
8000611a:	c6 70       	breq	800061e8 <file_write_buf+0x13c>
            return false;
         // Truncate the segment found if more larger than asked size
         if( u16_nb_write_tmp < fs_g_seg.u32_size_or_pos)
8000611c:	6e 18       	ld.w	r8,r7[0x4]
8000611e:	10 33       	cp.w	r3,r8
80006120:	c0 62       	brcc	8000612c <file_write_buf+0x80>
         {
            fs_g_seg.u32_size_or_pos = u16_nb_write_tmp;
80006122:	8f 13       	st.w	r7[0x4],r3
         }else{
            u16_nb_write_tmp = fs_g_seg.u32_size_or_pos;
         }

         // Directly data transfers from buffer to memory
         while( 0 != fs_g_seg.u32_size_or_pos )
80006124:	6e 18       	ld.w	r8,r7[0x4]
80006126:	58 08       	cp.w	r8,0
80006128:	c0 51       	brne	80006132 <file_write_buf+0x86>
8000612a:	c1 98       	rjmp	8000615c <file_write_buf+0xb0>
         // Truncate the segment found if more larger than asked size
         if( u16_nb_write_tmp < fs_g_seg.u32_size_or_pos)
         {
            fs_g_seg.u32_size_or_pos = u16_nb_write_tmp;
         }else{
            u16_nb_write_tmp = fs_g_seg.u32_size_or_pos;
8000612c:	e5 d8 b0 10 	bfexts	r2,r8,0x0,0x10
80006130:	cf ab       	rjmp	80006124 <file_write_buf+0x78>
         }

         // Directly data transfers from buffer to memory
         while( 0 != fs_g_seg.u32_size_or_pos )
         {
            if( CTRL_GOOD != ram_2_memory( fs_g_nav.u8_lun  , fs_g_seg.u32_addr, buffer))
80006132:	0a 9a       	mov	r10,r5
80006134:	6e 0b       	ld.w	r11,r7[0x0]
80006136:	4b 49       	lddpc	r9,80006204 <file_write_buf+0x158>
80006138:	13 8c       	ld.ub	r12,r9[0x0]
8000613a:	f0 1f 00 34 	mcall	80006208 <file_write_buf+0x15c>
8000613e:	c0 50       	breq	80006148 <file_write_buf+0x9c>
            {
               fs_g_status = FS_ERR_HW;
80006140:	30 19       	mov	r9,1
80006142:	4a e8       	lddpc	r8,800061f8 <file_write_buf+0x14c>
80006144:	b0 89       	st.b	r8[0x0],r9
               return u16_nb_write;
80006146:	c5 28       	rjmp	800061ea <file_write_buf+0x13e>
            }
            fs_g_seg.u32_size_or_pos--;
80006148:	6e 18       	ld.w	r8,r7[0x4]
8000614a:	20 18       	sub	r8,1
8000614c:	8f 18       	st.w	r7[0x4],r8
            fs_g_seg.u32_addr++;
8000614e:	6e 09       	ld.w	r9,r7[0x0]
80006150:	2f f9       	sub	r9,-1
80006152:	8f 09       	st.w	r7[0x0],r9
            buffer += FS_512B;
80006154:	ea c5 fe 00 	sub	r5,r5,-512
         }else{
            u16_nb_write_tmp = fs_g_seg.u32_size_or_pos;
         }

         // Directly data transfers from buffer to memory
         while( 0 != fs_g_seg.u32_size_or_pos )
80006158:	58 08       	cp.w	r8,0
8000615a:	ce c1       	brne	80006132 <file_write_buf+0x86>
            fs_g_seg.u32_size_or_pos--;
            fs_g_seg.u32_addr++;
            buffer += FS_512B;
         }
         // Translate from sector unit to byte unit
         u16_nb_write_tmp *= FS_512B;
8000615c:	e4 03 15 09 	lsl	r3,r2,0x9
80006160:	5c 83       	casts.h	r3

   while( 0 != u16_buf_size )
   {
      // The file data sector can been directly transfer from buffer to memory (don't use internal cache)
      u16_pos_in_sector = fs_g_nav_entry.u32_pos_in_file % FS_512B;
      if( (0== u16_pos_in_sector)
80006162:	c3 08       	rjmp	800061c2 <file_write_buf+0x116>
      else
      {
         // The file data can't been directly transfer from buffer to memory, the internal cache must be used

         // Transfer and eventually alloc a data sector from internal cache to memory
         if((fs_g_nav_entry.u32_pos_in_file == fs_g_nav_entry.u32_size)
80006164:	68 2a       	ld.w	r10,r4[0x8]
80006166:	14 39       	cp.w	r9,r10
80006168:	5f 09       	sreq	r9
8000616a:	12 68       	and	r8,r9
8000616c:	30 0b       	mov	r11,0
8000616e:	f6 08 18 00 	cp.b	r8,r11
80006172:	c0 e0       	breq	8000618e <file_write_buf+0xe2>
         && (0==u16_pos_in_sector) )
         {
            // Eventually alloc one new sector for the file
            if( !fat_write_file( FS_CLUST_ACT_SEG  , 1 ))
80006174:	30 1b       	mov	r11,1
80006176:	16 9c       	mov	r12,r11
80006178:	f0 1f 00 22 	mcall	80006200 <file_write_buf+0x154>
8000617c:	c3 60       	breq	800061e8 <file_write_buf+0x13c>
               return false;
            // Update the cache
            fs_gu32_addrsector = fs_g_seg.u32_addr;
8000617e:	6e 09       	ld.w	r9,r7[0x0]
80006180:	4a 38       	lddpc	r8,8000620c <file_write_buf+0x160>
80006182:	91 09       	st.w	r8[0x0],r9
            if( !fat_cache_read_sector( false ))         // The memory is not read because it is a new sector
80006184:	30 0c       	mov	r12,0
80006186:	f0 1f 00 23 	mcall	80006210 <file_write_buf+0x164>
8000618a:	c0 71       	brne	80006198 <file_write_buf+0xec>
8000618c:	c2 e8       	rjmp	800061e8 <file_write_buf+0x13c>
               return false;
         }else{
            // The sector must existed then alloc no necessary
            if( !fat_write_file( FS_CLUST_ACT_ONE  , 1 ))
8000618e:	30 1b       	mov	r11,1
80006190:	30 2c       	mov	r12,2
80006192:	f0 1f 00 1c 	mcall	80006200 <file_write_buf+0x154>
80006196:	c2 90       	breq	800061e8 <file_write_buf+0x13c>
               return false;
         }

         // Flag internal cache modified
         fat_cache_mark_sector_as_dirty();
80006198:	f0 1f 00 1f 	mcall	80006214 <file_write_buf+0x168>

         // Compute the number of data to transfer
         u16_nb_write_tmp = FS_512B - u16_pos_in_sector; // The number is limited at sector size
8000619c:	e0 63 02 00 	mov	r3,512
800061a0:	04 13       	sub	r3,r2
800061a2:	ec 03 19 00 	cp.h	r3,r6
800061a6:	ec 03 17 20 	movhs	r3,r6
800061aa:	5c 83       	casts.h	r3
         if( u16_nb_write_tmp > u16_buf_size )
            u16_nb_write_tmp = u16_buf_size;

         // Transfer data from buffer to internal cache
         memcpy_ram2ram( &fs_g_sector[ u16_pos_in_sector ], buffer , u16_nb_write_tmp );
800061ac:	f3 d3 c0 10 	bfextu	r9,r3,0x0,0x10
800061b0:	50 09       	stdsp	sp[0x0],r9
800061b2:	12 9a       	mov	r10,r9
800061b4:	0a 9b       	mov	r11,r5
800061b6:	49 9c       	lddpc	r12,80006218 <file_write_buf+0x16c>
800061b8:	04 0c       	add	r12,r2
800061ba:	f0 1f 00 19 	mcall	8000621c <file_write_buf+0x170>
         buffer += u16_nb_write_tmp;
800061be:	40 08       	lddsp	r8,sp[0x0]
800061c0:	10 05       	add	r5,r8
      }
      // Update positions
      fs_g_nav_entry.u32_pos_in_file+= u16_nb_write_tmp;
800061c2:	f3 d3 c0 10 	bfextu	r9,r3,0x0,0x10
800061c6:	68 38       	ld.w	r8,r4[0xc]
800061c8:	f2 08 00 08 	add	r8,r9,r8
800061cc:	89 38       	st.w	r4[0xc],r8
      u16_nb_write                  += u16_nb_write_tmp;
800061ce:	e6 00 00 00 	add	r0,r3,r0
800061d2:	5c 80       	casts.h	r0
      u16_buf_size                  -= u16_nb_write_tmp;
800061d4:	06 16       	sub	r6,r3
800061d6:	5c 86       	casts.h	r6
      // Update file size
      if( fs_g_nav_entry.u32_pos_in_file > fs_g_nav_entry.u32_size )
800061d8:	68 29       	ld.w	r9,r4[0x8]
      {
         fs_g_nav_entry.u32_size = fs_g_nav_entry.u32_pos_in_file;
800061da:	12 38       	cp.w	r8,r9
800061dc:	e9 f8 ba 02 	st.whi	r4[0x8],r8
      return false;
   }

   u16_nb_write = 0;

   while( 0 != u16_buf_size )
800061e0:	58 06       	cp.w	r6,0
800061e2:	fe 91 ff 7f 	brne	800060e0 <file_write_buf+0x34>
800061e6:	c0 28       	rjmp	800061ea <file_write_buf+0x13e>
800061e8:	30 00       	mov	r0,0
      {
         fs_g_nav_entry.u32_size = fs_g_nav_entry.u32_pos_in_file;
      }
   }
   return u16_nb_write;  // All buffer is written
}
800061ea:	00 9c       	mov	r12,r0
800061ec:	2f fd       	sub	sp,-4
800061ee:	d8 32       	popm	r0-r7,pc
800061f0:	80 00       	ld.sh	r0,r0[0x0]
800061f2:	52 ec       	stdsp	sp[0xb8],r12
800061f4:	00 00       	add	r0,r0
800061f6:	17 70       	ld.ub	r0,--r11
800061f8:	00 00       	add	r0,r0
800061fa:	1a 00       	add	r0,sp
800061fc:	00 00       	add	r0,r0
800061fe:	1a 58       	eor	r8,sp
80006200:	80 00       	ld.sh	r0,r0[0x0]
80006202:	50 a0       	stdsp	sp[0x28],r0
80006204:	00 00       	add	r0,r0
80006206:	19 b0       	ld.ub	r0,r12[0x3]
80006208:	80 00       	ld.sh	r0,r0[0x0]
8000620a:	70 a0       	ld.w	r0,r8[0x28]
8000620c:	00 00       	add	r0,r0
8000620e:	17 6c       	ld.uh	r12,--r11
80006210:	80 00       	ld.sh	r0,r0[0x0]
80006212:	49 10       	lddpc	r0,80006254 <file_getc+0x34>
80006214:	80 00       	ld.sh	r0,r0[0x0]
80006216:	46 e0       	lddsp	r0,sp[0x1b8]
80006218:	00 00       	add	r0,r0
8000621a:	17 b0       	ld.ub	r0,r11[0x3]
8000621c:	80 00       	ld.sh	r0,r0[0x0]
8000621e:	af f6       	*unknown*

80006220 <file_getc>:
//!
//! @return    The byte read
//! @return    EOF, in case of error or end of file
//!
uint16_t   file_getc( void )
{
80006220:	d4 01       	pushm	lr
   uint16_t   u16_byte;

   while(1)
   {
      if(!(FOPEN_READ_ACCESS & fs_g_nav_entry.u8_open_mode))
80006222:	49 78       	lddpc	r8,8000627c <file_getc+0x5c>
80006224:	11 88       	ld.ub	r8,r8[0x0]
80006226:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000622a:	c0 51       	brne	80006234 <file_getc+0x14>
      {
         fs_g_status = FS_ERR_WRITE_ONLY;
8000622c:	31 e9       	mov	r9,30
8000622e:	49 58       	lddpc	r8,80006280 <file_getc+0x60>
80006230:	b0 89       	st.b	r8[0x0],r9
80006232:	dc 0a       	popm	pc,r12=-1
         break;
      }
      if( fs_g_nav_entry.u32_size <= fs_g_nav_entry.u32_pos_in_file )
80006234:	49 28       	lddpc	r8,8000627c <file_getc+0x5c>
80006236:	70 29       	ld.w	r9,r8[0x8]
80006238:	70 38       	ld.w	r8,r8[0xc]
8000623a:	10 39       	cp.w	r9,r8
8000623c:	e0 8b 00 06 	brhi	80006248 <file_getc+0x28>
      {
         fs_g_status = FS_ERR_EOF;
80006240:	32 09       	mov	r9,32
80006242:	49 08       	lddpc	r8,80006280 <file_getc+0x60>
80006244:	b0 89       	st.b	r8[0x0],r9
80006246:	dc 0a       	popm	pc,r12=-1
         break;
      }

      if( !fat_read_file( FS_CLUST_ACT_ONE ))
80006248:	30 2c       	mov	r12,2
8000624a:	f0 1f 00 0f 	mcall	80006284 <file_getc+0x64>
8000624e:	c0 c1       	brne	80006266 <file_getc+0x46>
      {
         if( FS_ERR_OUT_LIST == fs_g_status )
80006250:	48 c8       	lddpc	r8,80006280 <file_getc+0x60>
80006252:	11 89       	ld.ub	r9,r8[0x0]
80006254:	31 a8       	mov	r8,26
80006256:	f0 09 18 00 	cp.b	r9,r8
8000625a:	c0 20       	breq	8000625e <file_getc+0x3e>
8000625c:	dc 0a       	popm	pc,r12=-1
         {  // Translate the error
            fs_g_status = FS_ERR_EOF;   // End of file
8000625e:	32 09       	mov	r9,32
80006260:	48 88       	lddpc	r8,80006280 <file_getc+0x60>
80006262:	b0 89       	st.b	r8[0x0],r9
80006264:	dc 0a       	popm	pc,r12=-1
         }
         break;
      }

      u16_byte = fs_g_sector[ fs_g_nav_entry.u32_pos_in_file & FS_512B_MASK ];
80006266:	48 68       	lddpc	r8,8000627c <file_getc+0x5c>
80006268:	70 39       	ld.w	r9,r8[0xc]
8000626a:	f5 d9 c0 09 	bfextu	r10,r9,0x0,0x9
8000626e:	48 7b       	lddpc	r11,80006288 <file_getc+0x68>
80006270:	f6 0a 07 0c 	ld.ub	r12,r11[r10]
      fs_g_nav_entry.u32_pos_in_file++;
80006274:	2f f9       	sub	r9,-1
80006276:	91 39       	st.w	r8[0xc],r9
      return u16_byte;
   }
   return FS_EOF;   // No data read
}
80006278:	d8 02       	popm	pc
8000627a:	00 00       	add	r0,r0
8000627c:	00 00       	add	r0,r0
8000627e:	17 70       	ld.ub	r0,--r11
80006280:	00 00       	add	r0,r0
80006282:	1a 00       	add	r0,sp
80006284:	80 00       	ld.sh	r0,r0[0x0]
80006286:	4f c4       	lddpc	r4,80006474 <nav_filelist_set+0x38>
80006288:	00 00       	add	r0,r0
8000628a:	17 b0       	ld.ub	r0,r11[0x3]

8000628c <file_open>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool  file_open( uint8_t fopen_mode )
{
8000628c:	eb cd 40 c0 	pushm	r6-r7,lr
80006290:	18 97       	mov	r7,r12
   if( !fat_check_mount_select_noopen())
80006292:	f0 1f 00 20 	mcall	80006310 <file_open+0x84>
80006296:	c3 a0       	breq	8000630a <file_open+0x7e>
      return false;

   if( !fat_check_is_file())
80006298:	f0 1f 00 1f 	mcall	80006314 <file_open+0x88>
8000629c:	c3 70       	breq	8000630a <file_open+0x7e>
      return false;

   if(FOPEN_WRITE_ACCESS & fopen_mode)
8000629e:	0e 96       	mov	r6,r7
800062a0:	0e 98       	mov	r8,r7
800062a2:	e2 18 00 02 	andl	r8,0x2,COH
800062a6:	c1 90       	breq	800062d8 <file_open+0x4c>
   {
      if( !fat_check_nav_access_file( true ) )
800062a8:	30 1c       	mov	r12,1
800062aa:	f0 1f 00 1c 	mcall	80006318 <file_open+0x8c>
800062ae:	c2 e0       	breq	8000630a <file_open+0x7e>
         return false;
#if (FSFEATURE_WRITE == (FS_LEVEL_FEATURES & FSFEATURE_WRITE))
      if (FS_ATTR_READ_ONLY & fs_g_nav_entry.u8_attr)
800062b0:	49 b8       	lddpc	r8,8000631c <file_open+0x90>
800062b2:	11 a8       	ld.ub	r8,r8[0x2]
800062b4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800062b8:	c0 60       	breq	800062c4 <file_open+0x38>
      {
         fs_g_status = FS_ERR_READ_ONLY;  // File is read only
800062ba:	31 59       	mov	r9,21
800062bc:	49 98       	lddpc	r8,80006320 <file_open+0x94>
800062be:	b0 89       	st.b	r8[0x0],r9
800062c0:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
         return false;
      }
      if( mem_wr_protect( fs_g_nav.u8_lun  ))
800062c4:	49 88       	lddpc	r8,80006324 <file_open+0x98>
800062c6:	11 8c       	ld.ub	r12,r8[0x0]
800062c8:	f0 1f 00 18 	mcall	80006328 <file_open+0x9c>
800062cc:	c0 a0       	breq	800062e0 <file_open+0x54>
      {
         fs_g_status = FS_LUN_WP;  // Disk read only
800062ce:	31 49       	mov	r9,20
800062d0:	49 48       	lddpc	r8,80006320 <file_open+0x94>
800062d2:	b0 89       	st.b	r8[0x0],r9
800062d4:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
      return false;
#endif  // FS_LEVEL_FEATURES
   }
   else
   {
      if( !fat_check_nav_access_file( false ) )
800062d8:	30 0c       	mov	r12,0
800062da:	f0 1f 00 10 	mcall	80006318 <file_open+0x8c>
800062de:	c1 60       	breq	8000630a <file_open+0x7e>
         return false;
   }

   if(FOPEN_CLEAR_SIZE & fopen_mode)
800062e0:	0c 98       	mov	r8,r6
800062e2:	e2 18 00 04 	andl	r8,0x4,COH
800062e6:	c0 40       	breq	800062ee <file_open+0x62>
   {
      fs_g_nav_entry.u32_size    = 0;     // The size is null
800062e8:	30 09       	mov	r9,0
800062ea:	48 d8       	lddpc	r8,8000631c <file_open+0x90>
800062ec:	91 29       	st.w	r8[0x8],r9
   }
   if(FOPEN_CLEAR_PTR & fopen_mode)
800062ee:	e2 16 00 08 	andl	r6,0x8,COH
800062f2:	c0 50       	breq	800062fc <file_open+0x70>
   {
      fs_g_nav_entry.u32_pos_in_file = 0;
800062f4:	30 09       	mov	r9,0
800062f6:	48 a8       	lddpc	r8,8000631c <file_open+0x90>
800062f8:	91 39       	st.w	r8[0xc],r9
800062fa:	c0 48       	rjmp	80006302 <file_open+0x76>
   }
   else
   {  // Go to at the end of file
      fs_g_nav_entry.u32_pos_in_file = fs_g_nav_entry.u32_size;
800062fc:	48 88       	lddpc	r8,8000631c <file_open+0x90>
800062fe:	70 29       	ld.w	r9,r8[0x8]
80006300:	91 39       	st.w	r8[0xc],r9
   }
   fs_g_nav_entry.u8_open_mode = fopen_mode;
80006302:	48 78       	lddpc	r8,8000631c <file_open+0x90>
80006304:	b0 87       	st.b	r8[0x0],r7
80006306:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
   return true;
8000630a:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
8000630e:	00 00       	add	r0,r0
80006310:	80 00       	ld.sh	r0,r0[0x0]
80006312:	53 10       	stdsp	sp[0xc4],r0
80006314:	80 00       	ld.sh	r0,r0[0x0]
80006316:	40 2c       	lddsp	r12,sp[0x8]
80006318:	80 00       	ld.sh	r0,r0[0x0]
8000631a:	47 40       	lddsp	r0,sp[0x1d0]
8000631c:	00 00       	add	r0,r0
8000631e:	17 70       	ld.ub	r0,--r11
80006320:	00 00       	add	r0,r0
80006322:	1a 00       	add	r0,sp
80006324:	00 00       	add	r0,r0
80006326:	19 b0       	ld.ub	r0,r12[0x3]
80006328:	80 00       	ld.sh	r0,r0[0x0]
8000632a:	70 70       	ld.w	r0,r8[0x1c]

8000632c <nav_getindex>:
//! This routine is interesting to save a file position in small variable.
//! This pointer allow to reinit a navigator quickly with nav_gotoindex() routine.
//! @endverbatim
//!
Fs_index nav_getindex( void )
{
8000632c:	20 3d       	sub	sp,12
   // Fill index structure
   index.u8_lun                  = fs_g_nav.u8_lun;
#if (FS_MULTI_PARTITION  ==  true)
   index.u8_partition            = fs_g_nav.u8_partition;
#endif
   index.u32_cluster_sel_dir     = fs_g_nav.u32_cluster_sel_dir;
8000632e:	48 69       	lddpc	r9,80006344 <nav_getindex+0x18>
80006330:	72 8b       	ld.w	r11,r9[0x20]
   index.u16_entry_pos_sel_file  = fs_g_nav_fast.u16_entry_pos_sel_file;
80006332:	48 6a       	lddpc	r10,80006348 <nav_getindex+0x1c>
80006334:	94 1a       	ld.sh	r10,r10[0x2]
   return index;
80006336:	13 89       	ld.ub	r9,r9[0x0]
80006338:	b8 89       	st.b	r12[0x0],r9
8000633a:	99 1b       	st.w	r12[0x4],r11
8000633c:	b8 4a       	st.h	r12[0x8],r10
}
8000633e:	2f dd       	sub	sp,-12
80006340:	5e fc       	retal	r12
80006342:	00 00       	add	r0,r0
80006344:	00 00       	add	r0,r0
80006346:	19 b0       	ld.ub	r0,r12[0x3]
80006348:	00 00       	add	r0,r0
8000634a:	19 fc       	ld.ub	r12,r12[0x7]

8000634c <nav_file_isdir>:
//!
//! @return    true, it is a directory
//! @return    false, in other case
//!
bool  nav_file_isdir( void )
{
8000634c:	d4 01       	pushm	lr
   return fat_entry_is_dir();
8000634e:	f0 1f 00 02 	mcall	80006354 <nav_file_isdir+0x8>
}
80006352:	d8 02       	popm	pc
80006354:	80 00       	ld.sh	r0,r0[0x0]
80006356:	42 f4       	lddsp	r4,sp[0xbc]

80006358 <nav_file_name>:
//!
//! @return  false in case of error, see global value "fs_g_status" for more detail
//! @return  true otherwise
//!
bool  nav_file_name( FS_STRING sz_name , uint8_t u8_size_max , bool b_mode , bool b_match_case  )
{
80006358:	d4 31       	pushm	r0-r7,lr
8000635a:	20 1d       	sub	sp,4
8000635c:	18 95       	mov	r5,r12
8000635e:	16 96       	mov	r6,r11
80006360:	14 97       	mov	r7,r10
80006362:	12 93       	mov	r3,r9
   _MEM_TYPE_SLOW_   uint16_t u16_lgt;   // Only used if LENGTH string mode enabled
   uint16_t  u16_ptr_save_entry;
   bool  b_readshortname = false;

   if ( !fat_check_mount_select())
80006364:	f0 1f 00 2f 	mcall	80006420 <nav_file_name+0xc8>
80006368:	c5 80       	breq	80006418 <nav_file_name+0xc0>
      return false;

   // Check if the string size is not 0
   if( (FS_NAME_GET == b_mode)
8000636a:	58 07       	cp.w	r7,0
8000636c:	c0 50       	breq	80006376 <nav_file_name+0x1e>
8000636e:	58 06       	cp.w	r6,0
80006370:	c0 31       	brne	80006376 <nav_file_name+0x1e>
80006372:	30 1c       	mov	r12,1
80006374:	c5 38       	rjmp	8000641a <nav_file_name+0xc2>
   {
      return true;
   }

   // Save the current entry position
   u16_ptr_save_entry = fs_g_nav_fast.u16_entry_pos_sel_file;
80006376:	4a c8       	lddpc	r8,80006424 <nav_file_name+0xcc>
80006378:	90 14       	ld.sh	r4,r8[0x2]
   // if it is the beginning of the directory
   if ( 0 == fs_g_nav_fast.u16_entry_pos_sel_file )
8000637a:	58 04       	cp.w	r4,0
8000637c:	c0 31       	brne	80006382 <nav_file_name+0x2a>
8000637e:	30 10       	mov	r0,1
80006380:	c0 68       	rjmp	8000638c <nav_file_name+0x34>
   {
      b_readshortname = true;                   // It isn't possible to have a long name
   }
   else
   {
      fs_g_nav_fast.u16_entry_pos_sel_file--;   // Initialize entry position to search the first long name entry
80006382:	08 99       	mov	r9,r4
80006384:	20 19       	sub	r9,1
80006386:	4a 88       	lddpc	r8,80006424 <nav_file_name+0xcc>
80006388:	b0 19       	st.h	r8[0x2],r9
8000638a:	30 00       	mov	r0,0
8000638c:	30 09       	mov	r9,0
8000638e:	50 09       	stdsp	sp[0x0],r9
         }
         fs_g_nav_fast.u16_entry_pos_sel_file = u16_ptr_save_entry;
         return true;
      }

      if ( FS_NO_LAST_LFN_ENTRY != fs_g_status )
80006390:	31 01       	mov	r1,16
      {
         // Increment the string to store the next part of file name
         sz_name += FS_SIZE_LFN_ENTRY * (Is_unicode? 2 : 1 );
         u8_size_max -= FS_SIZE_LFN_ENTRY;
      }
      fs_g_nav_fast.u16_entry_pos_sel_file--;   // Go to the next part of long file name
80006392:	4a 52       	lddpc	r2,80006424 <nav_file_name+0xcc>
80006394:	c0 28       	rjmp	80006398 <nav_file_name+0x40>
   {
      b_readshortname = true;                   // It isn't possible to have a long name
   }
   else
   {
      fs_g_nav_fast.u16_entry_pos_sel_file--;   // Initialize entry position to search the first long name entry
80006396:	30 10       	mov	r0,1

   // Loop in directory entry
   u16_lgt = 0;
   while( 1 )
   {
      if ( !fat_read_dir())
80006398:	f0 1f 00 24 	mcall	80006428 <nav_file_name+0xd0>
8000639c:	c3 e0       	breq	80006418 <nav_file_name+0xc0>
         break; // error

      if ( b_readshortname )
8000639e:	58 00       	cp.w	r0,0
800063a0:	c0 70       	breq	800063ae <nav_file_name+0x56>
      {
         // No long name present then read short name
         return fat_entry_shortname( sz_name , u8_size_max , b_mode  );
800063a2:	0e 9a       	mov	r10,r7
800063a4:	0c 9b       	mov	r11,r6
800063a6:	0a 9c       	mov	r12,r5
800063a8:	f0 1f 00 21 	mcall	8000642c <nav_file_name+0xd4>
800063ac:	c3 78       	rjmp	8000641a <nav_file_name+0xc2>
      }

      // Check or read the part of long file name in this entry
      if ( fat_entry_longname( sz_name , u8_size_max , b_mode , b_match_case  ))
800063ae:	06 99       	mov	r9,r3
800063b0:	0e 9a       	mov	r10,r7
800063b2:	0c 9b       	mov	r11,r6
800063b4:	0a 9c       	mov	r12,r5
800063b6:	f0 1f 00 1f 	mcall	80006430 <nav_file_name+0xd8>
800063ba:	c1 20       	breq	800063de <nav_file_name+0x86>
      {
         if( g_b_string_length )
800063bc:	49 e8       	lddpc	r8,80006434 <nav_file_name+0xdc>
800063be:	11 89       	ld.ub	r9,r8[0x0]
800063c0:	30 08       	mov	r8,0
         {
            ((FS_STR_UNICODE)sz_name )[0] += u16_lgt;
800063c2:	f0 09 18 00 	cp.b	r9,r8
800063c6:	eb f8 12 00 	ld.shne	r8,r5[0x0]
800063ca:	fb f9 10 00 	ld.wne	r9,sp[0x0]
800063ce:	f1 d9 e1 08 	addne	r8,r8,r9
800063d2:	eb f8 1c 00 	st.hne	r5[0x0],r8
         }
         fs_g_nav_fast.u16_entry_pos_sel_file = u16_ptr_save_entry;
800063d6:	49 48       	lddpc	r8,80006424 <nav_file_name+0xcc>
800063d8:	b0 14       	st.h	r8[0x2],r4
800063da:	30 1c       	mov	r12,1
         return true;
800063dc:	c1 f8       	rjmp	8000641a <nav_file_name+0xc2>
      }

      if ( FS_NO_LAST_LFN_ENTRY != fs_g_status )
800063de:	49 79       	lddpc	r9,80006438 <nav_file_name+0xe0>
800063e0:	13 88       	ld.ub	r8,r9[0x0]
800063e2:	e2 08 18 00 	cp.b	r8,r1
800063e6:	c0 70       	breq	800063f4 <nav_file_name+0x9c>
      {
         // Go to the main entry file (=short name entry)
         fs_g_nav_fast.u16_entry_pos_sel_file = u16_ptr_save_entry;
800063e8:	a4 14       	st.h	r2[0x2],r4

         if ( FS_ERR_ENTRY_BAD == fs_g_status )
800063ea:	30 b9       	mov	r9,11
800063ec:	f2 08 18 00 	cp.b	r8,r9
800063f0:	c1 41       	brne	80006418 <nav_file_name+0xc0>
800063f2:	cd 2b       	rjmp	80006396 <nav_file_name+0x3e>
            continue;                 // restart the loop
         }
         // here, it is a error system or the string don't match with the file name
         break;
      }
      if( g_b_string_length )
800063f4:	49 09       	lddpc	r9,80006434 <nav_file_name+0xdc>
800063f6:	13 88       	ld.ub	r8,r9[0x0]
800063f8:	30 09       	mov	r9,0
800063fa:	f2 08 18 00 	cp.b	r8,r9
800063fe:	c0 60       	breq	8000640a <nav_file_name+0xb2>
      {
         u16_lgt += FS_SIZE_LFN_ENTRY;
80006400:	40 08       	lddsp	r8,sp[0x0]
80006402:	2f 38       	sub	r8,-13
80006404:	5c 88       	casts.h	r8
80006406:	50 08       	stdsp	sp[0x0],r8
80006408:	c0 48       	rjmp	80006410 <nav_file_name+0xb8>
      }
      else
      {
         // Increment the string to store the next part of file name
         sz_name += FS_SIZE_LFN_ENTRY * (Is_unicode? 2 : 1 );
8000640a:	2f 35       	sub	r5,-13
         u8_size_max -= FS_SIZE_LFN_ENTRY;
8000640c:	20 d6       	sub	r6,13
8000640e:	5c 56       	castu.b	r6
      }
      fs_g_nav_fast.u16_entry_pos_sel_file--;   // Go to the next part of long file name
80006410:	84 18       	ld.sh	r8,r2[0x2]
80006412:	20 18       	sub	r8,1
80006414:	a4 18       	st.h	r2[0x2],r8
80006416:	cc 1b       	rjmp	80006398 <nav_file_name+0x40>
80006418:	30 0c       	mov	r12,0

   }  // end of loop while(1)
   return false;
}
8000641a:	2f fd       	sub	sp,-4
8000641c:	d8 32       	popm	r0-r7,pc
8000641e:	00 00       	add	r0,r0
80006420:	80 00       	ld.sh	r0,r0[0x0]
80006422:	52 d4       	stdsp	sp[0xb4],r4
80006424:	00 00       	add	r0,r0
80006426:	19 fc       	ld.ub	r12,r12[0x7]
80006428:	80 00       	ld.sh	r0,r0[0x0]
8000642a:	4f 40       	lddpc	r0,800065f8 <nav_file_create+0xc>
8000642c:	80 00       	ld.sh	r0,r0[0x0]
8000642e:	45 1c       	lddsp	r12,sp[0x144]
80006430:	80 00       	ld.sh	r0,r0[0x0]
80006432:	43 88       	lddsp	r8,sp[0xe0]
80006434:	00 00       	add	r0,r0
80006436:	1a 01       	add	r1,sp
80006438:	00 00       	add	r0,r0
8000643a:	1a 00       	add	r0,sp

8000643c <nav_filelist_set>:
//! @verbatim
//! Note: if no file is selected then nav_filelist_set( 0 , FS_NEXT ) goes to the first entry of the file list.
//! @endverbatim
//!
bool  nav_filelist_set( uint16_t u16_nb , bool b_direction )
{
8000643c:	d4 31       	pushm	r0-r7,lr
8000643e:	20 4d       	sub	sp,16
80006440:	50 0c       	stdsp	sp[0x0],r12
80006442:	16 92       	mov	r2,r11
   uint16_t   u16_ptr_save_entry;
   uint16_t   u16_save_pos_sel_file;
   bool  b_save_entry_type;
   bool  b_find_last_entry = false;

   if ( !fat_check_mount_noopen())
80006444:	f0 1f 00 51 	mcall	80006588 <nav_filelist_set+0x14c>
80006448:	e0 80 00 9e 	breq	80006584 <nav_filelist_set+0x148>
      return false;

   // Save the current selection
   u16_ptr_save_entry      = fs_g_nav_fast.u16_entry_pos_sel_file;
8000644c:	4d 08       	lddpc	r8,8000658c <nav_filelist_set+0x150>
8000644e:	90 18       	ld.sh	r8,r8[0x2]
80006450:	50 28       	stdsp	sp[0x8],r8
   u16_save_pos_sel_file   = fs_g_nav.u16_pos_sel_file;
80006452:	4d 08       	lddpc	r8,80006590 <nav_filelist_set+0x154>
80006454:	f1 0a 00 24 	ld.sh	r10,r8[36]
80006458:	50 1a       	stdsp	sp[0x4],r10
   b_save_entry_type       = fs_g_nav.b_mode_nav;
8000645a:	f1 38 00 2c 	ld.ub	r8,r8[44]
8000645e:	50 38       	stdsp	sp[0xc],r8
80006460:	30 03       	mov	r3,0
         }
         fs_g_nav_fast.u16_entry_pos_sel_file++;      // Update entry position
      }
      else
      {
         if ( FS_NO_SEL == fs_g_nav_fast.u16_entry_pos_sel_file )
80006462:	4c b7       	lddpc	r7,8000658c <nav_filelist_set+0x150>
80006464:	3f f0       	mov	r0,-1
            break;
         }
         if ( 0 == fs_g_nav_fast.u16_entry_pos_sel_file )
         {
            // beginning of directory
            if ( (FS_DIR == fs_g_nav.b_mode_nav ) || fs_g_nav.b_mode_nav_single )
80006466:	4c b6       	lddpc	r6,80006590 <nav_filelist_set+0x154>
80006468:	30 04       	mov	r4,0
   while( 1 )
   {
      if(( FS_FIND_NEXT == b_direction )
      || ( b_find_last_entry ) )
      {
         if ( FS_END_FIND == fs_g_nav_fast.u16_entry_pos_sel_file )
8000646a:	3f e1       	mov	r1,-2
           continue;
         }
      }

      // Here error, check type of error
      if(( FS_ERR_ENTRY_EMPTY == fs_g_status )
8000646c:	4c a5       	lddpc	r5,80006594 <nav_filelist_set+0x158>
   b_save_entry_type       = fs_g_nav.b_mode_nav;

   // Loop in directory
   while( 1 )
   {
      if(( FS_FIND_NEXT == b_direction )
8000646e:	58 02       	cp.w	r2,0
80006470:	c0 31       	brne	80006476 <nav_filelist_set+0x3a>
80006472:	58 03       	cp.w	r3,0
80006474:	c0 c0       	breq	8000648c <nav_filelist_set+0x50>
      || ( b_find_last_entry ) )
      {
         if ( FS_END_FIND == fs_g_nav_fast.u16_entry_pos_sel_file )
80006476:	8e 18       	ld.sh	r8,r7[0x2]
80006478:	e2 08 19 00 	cp.h	r8,r1
8000647c:	c0 51       	brne	80006486 <nav_filelist_set+0x4a>
         {
            // Too many files in directory (case impossible)
            fs_g_status = FS_ERR_FS;
8000647e:	30 89       	mov	r9,8
80006480:	4c 58       	lddpc	r8,80006594 <nav_filelist_set+0x158>
80006482:	b0 89       	st.b	r8[0x0],r9
            break;
80006484:	c7 38       	rjmp	8000656a <nav_filelist_set+0x12e>
         }
         fs_g_nav_fast.u16_entry_pos_sel_file++;      // Update entry position
80006486:	2f f8       	sub	r8,-1
80006488:	ae 18       	st.h	r7[0x2],r8
   b_save_entry_type       = fs_g_nav.b_mode_nav;

   // Loop in directory
   while( 1 )
   {
      if(( FS_FIND_NEXT == b_direction )
8000648a:	c1 d8       	rjmp	800064c4 <nav_filelist_set+0x88>
         }
         fs_g_nav_fast.u16_entry_pos_sel_file++;      // Update entry position
      }
      else
      {
         if ( FS_NO_SEL == fs_g_nav_fast.u16_entry_pos_sel_file )
8000648c:	8e 18       	ld.sh	r8,r7[0x2]
8000648e:	e0 08 19 00 	cp.h	r8,r0
80006492:	c0 51       	brne	8000649c <nav_filelist_set+0x60>
         {
            // No selected file then previous action impossible
            fs_g_status = FS_ERR_NO_FIND;
80006494:	30 99       	mov	r9,9
80006496:	4c 08       	lddpc	r8,80006594 <nav_filelist_set+0x158>
80006498:	b0 89       	st.b	r8[0x0],r9
            break;
8000649a:	c6 88       	rjmp	8000656a <nav_filelist_set+0x12e>
         }
         if ( 0 == fs_g_nav_fast.u16_entry_pos_sel_file )
8000649c:	58 08       	cp.w	r8,0
8000649e:	c1 11       	brne	800064c0 <nav_filelist_set+0x84>
         {
            // beginning of directory
            if ( (FS_DIR == fs_g_nav.b_mode_nav ) || fs_g_nav.b_mode_nav_single )
800064a0:	ed 38 00 2c 	ld.ub	r8,r6[44]
800064a4:	e8 08 18 00 	cp.b	r8,r4
800064a8:	c0 80       	breq	800064b8 <nav_filelist_set+0x7c>
800064aa:	ed 38 00 2d 	ld.ub	r8,r6[45]
800064ae:	e8 08 18 00 	cp.b	r8,r4
800064b2:	c0 31       	brne	800064b8 <nav_filelist_set+0x7c>
800064b4:	30 13       	mov	r3,1
800064b6:	c0 78       	rjmp	800064c4 <nav_filelist_set+0x88>
            {
               // End of directory scan, then no previous action possible
               fs_g_status = FS_ERR_NO_FIND;
800064b8:	30 99       	mov	r9,9
800064ba:	4b 78       	lddpc	r8,80006594 <nav_filelist_set+0x158>
800064bc:	b0 89       	st.b	r8[0x0],r9
               break;
800064be:	c5 68       	rjmp	8000656a <nav_filelist_set+0x12e>
            }
            // End of file scan, then find last directory
            b_find_last_entry = true;
         }else{
            fs_g_nav_fast.u16_entry_pos_sel_file--;   // Update entry position
800064c0:	20 18       	sub	r8,1
800064c2:	ae 18       	st.h	r7[0x2],r8
         }
      }

      if( !fat_read_dir())
800064c4:	f0 1f 00 35 	mcall	80006598 <nav_filelist_set+0x15c>
800064c8:	c0 71       	brne	800064d6 <nav_filelist_set+0x9a>
      {
         if( FS_ERR_OUT_LIST != fs_g_status )
800064ca:	0b 89       	ld.ub	r9,r5[0x0]
800064cc:	31 a8       	mov	r8,26
800064ce:	f0 09 18 00 	cp.b	r9,r8
800064d2:	c3 20       	breq	80006536 <nav_filelist_set+0xfa>
800064d4:	c4 b8       	rjmp	8000656a <nav_filelist_set+0x12e>
            break; // Error
      }else{
         if ( fat_entry_check( fs_g_nav.b_mode_nav ) )
800064d6:	ed 38 00 2c 	ld.ub	r8,r6[44]
800064da:	e8 08 18 00 	cp.b	r8,r4
800064de:	5f 1c       	srne	r12
800064e0:	f0 1f 00 2f 	mcall	8000659c <nav_filelist_set+0x160>
800064e4:	c1 c0       	breq	8000651c <nav_filelist_set+0xe0>
         {
           // HERE, the file entry match with the type searched

           if( b_find_last_entry )
800064e6:	58 03       	cp.w	r3,0
800064e8:	cc 31       	brne	8000646e <nav_filelist_set+0x32>
             continue;  // The search of last directory is on going then continue the search

           // Update position in directory
           if ( FS_FIND_NEXT == b_direction )
              fs_g_nav.u16_pos_sel_file++;
800064ea:	58 02       	cp.w	r2,0
800064ec:	ed f8 12 12 	ld.shne	r8,r6[0x24]
800064f0:	f7 b8 01 ff 	subne	r8,-1
800064f4:	ed f8 1c 12 	st.hne	r6[0x24],r8
           else
              fs_g_nav.u16_pos_sel_file--;
800064f8:	ed f8 02 12 	ld.sheq	r8,r6[0x24]
800064fc:	f7 b8 00 01 	subeq	r8,1
80006500:	ed f8 0c 12 	st.heq	r6[0x24],r8

           if (0 == u16_nb)
80006504:	40 09       	lddsp	r9,sp[0x0]
80006506:	58 09       	cp.w	r9,0
80006508:	c0 51       	brne	80006512 <nav_filelist_set+0xd6>
           {
              // It is the end of move then update file information
              fat_get_entry_info();
8000650a:	f0 1f 00 26 	mcall	800065a0 <nav_filelist_set+0x164>
8000650e:	30 1c       	mov	r12,1
              return true;         // NB FILE FIND
80006510:	c3 a8       	rjmp	80006584 <nav_filelist_set+0x148>
           }
           u16_nb--;
80006512:	40 08       	lddsp	r8,sp[0x0]
80006514:	20 18       	sub	r8,1
80006516:	5c 88       	casts.h	r8
80006518:	50 08       	stdsp	sp[0x0],r8
           continue;
8000651a:	ca ab       	rjmp	8000646e <nav_filelist_set+0x32>
         }
      }

      // Here error, check type of error
      if(( FS_ERR_ENTRY_EMPTY == fs_g_status )
8000651c:	0b 88       	ld.ub	r8,r5[0x0]
8000651e:	30 a9       	mov	r9,10
80006520:	f2 08 18 00 	cp.b	r8,r9
80006524:	5f 09       	sreq	r9
80006526:	31 aa       	mov	r10,26
80006528:	f4 08 18 00 	cp.b	r8,r10
8000652c:	5f 08       	sreq	r8
8000652e:	10 49       	or	r9,r8
80006530:	e8 09 18 00 	cp.b	r9,r4
80006534:	c9 d0       	breq	8000646e <nav_filelist_set+0x32>
      || ( FS_ERR_OUT_LIST    == fs_g_status ) )
      {
         // Here, end of the directory
         if( b_find_last_entry )
80006536:	58 03       	cp.w	r3,0
80006538:	c0 50       	breq	80006542 <nav_filelist_set+0x106>
         {
            // Re enable the previous command at the end of directory to find the last directory entry
            b_find_last_entry = false;
            fs_g_nav.b_mode_nav = FS_DIR;
8000653a:	ed 64 00 2c 	st.b	r6[44],r4
8000653e:	30 03       	mov	r3,0
            continue;
80006540:	c9 7b       	rjmp	8000646e <nav_filelist_set+0x32>
         }
         // Here, a next action is on going
         if ( (FS_FILE == fs_g_nav.b_mode_nav) || fs_g_nav.b_mode_nav_single )
80006542:	ed 38 00 2c 	ld.ub	r8,r6[44]
80006546:	30 1a       	mov	r10,1
80006548:	f4 08 18 00 	cp.b	r8,r10
8000654c:	c0 60       	breq	80006558 <nav_filelist_set+0x11c>
8000654e:	ed 38 00 2d 	ld.ub	r8,r6[45]
80006552:	e8 08 18 00 	cp.b	r8,r4
80006556:	c0 50       	breq	80006560 <nav_filelist_set+0x124>
         {
            // End of next file action then end of next action
            fs_g_status = FS_ERR_NO_FIND; // No file found
80006558:	30 99       	mov	r9,9
8000655a:	48 f8       	lddpc	r8,80006594 <nav_filelist_set+0x158>
8000655c:	b0 89       	st.b	r8[0x0],r9
            break;                        // end of search
8000655e:	c0 68       	rjmp	8000656a <nav_filelist_set+0x12e>
         }else{
            // End of next dir action then starts the next file action at the beginning of directory
            fs_g_nav_fast.u16_entry_pos_sel_file = 0xFFFF;
80006560:	ae 10       	st.h	r7[0x2],r0
            fs_g_nav.b_mode_nav = FS_FILE;
80006562:	30 19       	mov	r9,1
80006564:	ed 69 00 2c 	st.b	r6[44],r9
80006568:	c8 3b       	rjmp	8000646e <nav_filelist_set+0x32>
         }
      }
   }  // end of loop while(1)

   fs_g_nav.b_mode_nav                    = b_save_entry_type;
8000656a:	48 a8       	lddpc	r8,80006590 <nav_filelist_set+0x154>
8000656c:	40 3a       	lddsp	r10,sp[0xc]
8000656e:	58 0a       	cp.w	r10,0
80006570:	5f 19       	srne	r9
80006572:	f1 69 00 2c 	st.b	r8[44],r9
   fs_g_nav_fast.u16_entry_pos_sel_file   = u16_ptr_save_entry;
80006576:	48 69       	lddpc	r9,8000658c <nav_filelist_set+0x150>
80006578:	40 2a       	lddsp	r10,sp[0x8]
8000657a:	b2 1a       	st.h	r9[0x2],r10
   fs_g_nav.u16_pos_sel_file              = u16_save_pos_sel_file;
8000657c:	40 19       	lddsp	r9,sp[0x4]
8000657e:	f1 59 00 24 	st.h	r8[36],r9
80006582:	30 0c       	mov	r12,0
   return false;
}
80006584:	2f cd       	sub	sp,-16
80006586:	d8 32       	popm	r0-r7,pc
80006588:	80 00       	ld.sh	r0,r0[0x0]
8000658a:	53 34       	stdsp	sp[0xcc],r4
8000658c:	00 00       	add	r0,r0
8000658e:	19 fc       	ld.ub	r12,r12[0x7]
80006590:	00 00       	add	r0,r0
80006592:	19 b0       	ld.ub	r0,r12[0x3]
80006594:	00 00       	add	r0,r0
80006596:	1a 00       	add	r0,sp
80006598:	80 00       	ld.sh	r0,r0[0x0]
8000659a:	4f 40       	lddpc	r0,80006768 <nav_file_del+0x30>
8000659c:	80 00       	ld.sh	r0,r0[0x0]
8000659e:	46 6c       	lddsp	r12,sp[0x198]
800065a0:	80 00       	ld.sh	r0,r0[0x0]
800065a2:	46 24       	lddsp	r4,sp[0x188]

800065a4 <nav_filelist_findname>:
//! @verbatim
//! This function starts a search at the next position of the current in file list
//! @endverbatim
//!
bool  nav_filelist_findname( const FS_STRING sz_name , bool b_match_case )
{
800065a4:	d4 21       	pushm	r4-r7,lr
800065a6:	18 95       	mov	r5,r12
800065a8:	16 94       	mov	r4,r11
   while( 1 )
   {
      if ( !nav_filelist_set( 0, FS_FIND_NEXT ))
800065aa:	30 16       	mov	r6,1
800065ac:	30 07       	mov	r7,0
800065ae:	0c 9b       	mov	r11,r6
800065b0:	0e 9c       	mov	r12,r7
800065b2:	f0 1f 00 07 	mcall	800065cc <nav_filelist_findname+0x28>
800065b6:	c0 90       	breq	800065c8 <nav_filelist_findname+0x24>
         return false;
      if ( nav_file_name( sz_name , 0 , FS_NAME_CHECK , b_match_case ))
800065b8:	08 99       	mov	r9,r4
800065ba:	0e 9a       	mov	r10,r7
800065bc:	0e 9b       	mov	r11,r7
800065be:	0a 9c       	mov	r12,r5
800065c0:	f0 1f 00 04 	mcall	800065d0 <nav_filelist_findname+0x2c>
800065c4:	cf 50       	breq	800065ae <nav_filelist_findname+0xa>
800065c6:	30 1c       	mov	r12,1
         return true;
   }
}
800065c8:	d8 22       	popm	r4-r7,pc
800065ca:	00 00       	add	r0,r0
800065cc:	80 00       	ld.sh	r0,r0[0x0]
800065ce:	64 3c       	ld.w	r12,r2[0xc]
800065d0:	80 00       	ld.sh	r0,r0[0x0]
800065d2:	63 58       	ld.w	r8,r1[0x54]

800065d4 <nav_filelist_reset>:
//!
//! @return  false in case of error, see global value "fs_g_status" for more detail
//! @return  true otherwise
//!
bool  nav_filelist_reset( void )
{
800065d4:	d4 01       	pushm	lr
   if ( !fat_check_mount_noopen())
800065d6:	f0 1f 00 04 	mcall	800065e4 <nav_filelist_reset+0x10>
800065da:	c0 40       	breq	800065e2 <nav_filelist_reset+0xe>
      return false;

   // No file selected and reset navigation
   fat_clear_entry_info_and_ptr();
800065dc:	f0 1f 00 03 	mcall	800065e8 <nav_filelist_reset+0x14>
800065e0:	30 1c       	mov	r12,1
   return true;
}
800065e2:	d8 02       	popm	pc
800065e4:	80 00       	ld.sh	r0,r0[0x0]
800065e6:	53 34       	stdsp	sp[0xcc],r4
800065e8:	80 00       	ld.sh	r0,r0[0x0]
800065ea:	43 0c       	lddsp	r12,sp[0xc0]

800065ec <nav_file_create>:
//! @verbatim
//! If you use this routine to create a file, then you must called file_open() to open this new file
//! @endverbatim
//!
bool  nav_file_create( const FS_STRING sz_name  )
{
800065ec:	eb cd 40 80 	pushm	r7,lr
800065f0:	18 97       	mov	r7,r12
   // Check if the name already exists
   if (!nav_filelist_reset())
800065f2:	f0 1f 00 13 	mcall	8000663c <nav_file_create+0x50>
800065f6:	c2 10       	breq	80006638 <nav_file_create+0x4c>
      return false;
   if (nav_filelist_findname(sz_name , false))
800065f8:	30 0b       	mov	r11,0
800065fa:	0e 9c       	mov	r12,r7
800065fc:	f0 1f 00 11 	mcall	80006640 <nav_file_create+0x54>
80006600:	c0 60       	breq	8000660c <nav_file_create+0x20>
   {
      fs_g_status = FS_ERR_FILE_EXIST;
80006602:	32 a9       	mov	r9,42
80006604:	49 08       	lddpc	r8,80006644 <nav_file_create+0x58>
80006606:	b0 89       	st.b	r8[0x0],r9
80006608:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;  // File exist -> it is not possible to create this name
   }
   // FYC: here, the selection is at the end of the list
   // Create name entries
   if ( !fat_create_entry_file_name( sz_name ))
8000660c:	0e 9c       	mov	r12,r7
8000660e:	f0 1f 00 0f 	mcall	80006648 <nav_file_create+0x5c>
80006612:	c1 30       	breq	80006638 <nav_file_create+0x4c>
      return false; // error
   // By default the information about the new file is NULL
   fs_g_nav_entry.u32_cluster = 0;     // No first cluster
80006614:	48 e8       	lddpc	r8,8000664c <nav_file_create+0x60>
80006616:	30 09       	mov	r9,0
80006618:	91 19       	st.w	r8[0x4],r9
   fs_g_nav_entry.u32_size    = 0;     // The size is null
8000661a:	91 29       	st.w	r8[0x8],r9
   fs_g_nav_entry.u8_attr     = 0;     // Attribute is a file
8000661c:	b0 a9       	st.b	r8[0x2],r9

   // It is the last FILE of the list
   fs_g_nav.u16_pos_sel_file++;
8000661e:	48 d8       	lddpc	r8,80006650 <nav_file_create+0x64>
80006620:	f1 09 00 24 	ld.sh	r9,r8[36]
80006624:	2f f9       	sub	r9,-1
80006626:	f1 59 00 24 	st.h	r8[36],r9
   fs_g_nav.b_mode_nav = FS_FILE;
8000662a:	30 19       	mov	r9,1
8000662c:	f1 69 00 2c 	st.b	r8[44],r9
   return fat_cache_flush();
80006630:	f0 1f 00 09 	mcall	80006654 <nav_file_create+0x68>
80006634:	e3 cd 80 80 	ldm	sp++,r7,pc
80006638:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
8000663c:	80 00       	ld.sh	r0,r0[0x0]
8000663e:	65 d4       	ld.w	r4,r2[0x74]
80006640:	80 00       	ld.sh	r0,r0[0x0]
80006642:	65 a4       	ld.w	r4,r2[0x68]
80006644:	00 00       	add	r0,r0
80006646:	1a 00       	add	r0,sp
80006648:	80 00       	ld.sh	r0,r0[0x0]
8000664a:	5c cc       	swap.bh	r12
8000664c:	00 00       	add	r0,r0
8000664e:	17 70       	ld.ub	r0,--r11
80006650:	00 00       	add	r0,r0
80006652:	19 b0       	ld.ub	r0,r12[0x3]
80006654:	80 00       	ld.sh	r0,r0[0x0]
80006656:	48 a4       	lddpc	r4,8000667c <nav_dir_gotoparent+0x24>

80006658 <nav_dir_gotoparent>:
//! After, the file list changes and contains the files and directories of the new directory.
//! By default, the file selected in file list is the previous (children) directory.
//! @endverbatim
//!
bool  nav_dir_gotoparent( void )
{
80006658:	d4 21       	pushm	r4-r7,lr
   uint32_t u32_cluster_old_dir;

   if (!fat_check_mount_noopen())
8000665a:	f0 1f 00 1f 	mcall	800066d4 <nav_dir_gotoparent+0x7c>
8000665e:	c3 80       	breq	800066ce <nav_dir_gotoparent+0x76>
      return false;

   if (0 == fs_g_nav.u32_cluster_sel_dir)
80006660:	49 e8       	lddpc	r8,800066d8 <nav_dir_gotoparent+0x80>
80006662:	70 88       	ld.w	r8,r8[0x20]
80006664:	58 08       	cp.w	r8,0
80006666:	c0 51       	brne	80006670 <nav_dir_gotoparent+0x18>
   {
      fs_g_status = FS_ERR_IS_ROOT;        // There aren't parent
80006668:	31 99       	mov	r9,25
8000666a:	49 d8       	lddpc	r8,800066dc <nav_dir_gotoparent+0x84>
8000666c:	b0 89       	st.b	r8[0x0],r9
8000666e:	d8 2a       	popm	r4-r7,pc,r12=0
      return false;
   }

   // Select and read information about directory ".."
   fs_g_nav_fast.u16_entry_pos_sel_file = 1;
80006670:	30 19       	mov	r9,1
80006672:	49 c8       	lddpc	r8,800066e0 <nav_dir_gotoparent+0x88>
80006674:	b0 19       	st.h	r8[0x2],r9
   if ( !fat_read_dir())
80006676:	f0 1f 00 1c 	mcall	800066e4 <nav_dir_gotoparent+0x8c>
8000667a:	c2 a0       	breq	800066ce <nav_dir_gotoparent+0x76>
      return false;
   fat_get_entry_info();
8000667c:	f0 1f 00 1b 	mcall	800066e8 <nav_dir_gotoparent+0x90>
   // Save the children directory cluster
   u32_cluster_old_dir = fs_g_nav.u32_cluster_sel_dir;
80006680:	49 68       	lddpc	r8,800066d8 <nav_dir_gotoparent+0x80>
80006682:	70 87       	ld.w	r7,r8[0x20]

   // Select the parent directory via information present in the current directory ".."
   fs_g_nav.u32_cluster_sel_dir = fs_g_nav_entry.u32_cluster;
80006684:	49 a9       	lddpc	r9,800066ec <nav_dir_gotoparent+0x94>
80006686:	72 19       	ld.w	r9,r9[0x4]
80006688:	91 89       	st.w	r8[0x20],r9

   // Select the children directory in new directory (=parent directory)
   if( false == nav_filelist_reset())
8000668a:	f0 1f 00 1a 	mcall	800066f0 <nav_dir_gotoparent+0x98>
8000668e:	c2 00       	breq	800066ce <nav_dir_gotoparent+0x76>
      return false;
   if( fs_g_nav.b_mode_nav_single && (FS_DIR != fs_g_nav.b_mode_nav) )
80006690:	49 28       	lddpc	r8,800066d8 <nav_dir_gotoparent+0x80>
80006692:	f1 39 00 2d 	ld.ub	r9,r8[45]
80006696:	30 08       	mov	r8,0
80006698:	f0 09 18 00 	cp.b	r9,r8
8000669c:	c0 d0       	breq	800066b6 <nav_dir_gotoparent+0x5e>
8000669e:	48 f8       	lddpc	r8,800066d8 <nav_dir_gotoparent+0x80>
800066a0:	f1 39 00 2c 	ld.ub	r9,r8[44]
800066a4:	30 08       	mov	r8,0
800066a6:	f0 09 18 00 	cp.b	r9,r8
800066aa:	c0 60       	breq	800066b6 <nav_dir_gotoparent+0x5e>
800066ac:	c1 28       	rjmp	800066d0 <nav_dir_gotoparent+0x78>
      return true;

   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
   {
      if (fs_g_nav_entry.u32_cluster == u32_cluster_old_dir)
800066ae:	6c 18       	ld.w	r8,r6[0x4]
800066b0:	0e 38       	cp.w	r8,r7
800066b2:	c0 51       	brne	800066bc <nav_dir_gotoparent+0x64>
800066b4:	c0 e8       	rjmp	800066d0 <nav_dir_gotoparent+0x78>
   if( false == nav_filelist_reset())
      return false;
   if( fs_g_nav.b_mode_nav_single && (FS_DIR != fs_g_nav.b_mode_nav) )
      return true;

   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
800066b6:	30 15       	mov	r5,1
800066b8:	30 04       	mov	r4,0
   {
      if (fs_g_nav_entry.u32_cluster == u32_cluster_old_dir)
800066ba:	48 d6       	lddpc	r6,800066ec <nav_dir_gotoparent+0x94>
   if( false == nav_filelist_reset())
      return false;
   if( fs_g_nav.b_mode_nav_single && (FS_DIR != fs_g_nav.b_mode_nav) )
      return true;

   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
800066bc:	0a 9b       	mov	r11,r5
800066be:	08 9c       	mov	r12,r4
800066c0:	f0 1f 00 0d 	mcall	800066f4 <nav_dir_gotoparent+0x9c>
800066c4:	cf 51       	brne	800066ae <nav_dir_gotoparent+0x56>
   {
      if (fs_g_nav_entry.u32_cluster == u32_cluster_old_dir)
         return true;         // It is the children directory
   }
   fs_g_status = FS_ERR_FS;
800066c6:	30 89       	mov	r9,8
800066c8:	48 58       	lddpc	r8,800066dc <nav_dir_gotoparent+0x84>
800066ca:	b0 89       	st.b	r8[0x0],r9
   return false;
800066cc:	d8 22       	popm	r4-r7,pc
800066ce:	d8 2a       	popm	r4-r7,pc,r12=0
800066d0:	da 2a       	popm	r4-r7,pc,r12=1
800066d2:	00 00       	add	r0,r0
800066d4:	80 00       	ld.sh	r0,r0[0x0]
800066d6:	53 34       	stdsp	sp[0xcc],r4
800066d8:	00 00       	add	r0,r0
800066da:	19 b0       	ld.ub	r0,r12[0x3]
800066dc:	00 00       	add	r0,r0
800066de:	1a 00       	add	r0,sp
800066e0:	00 00       	add	r0,r0
800066e2:	19 fc       	ld.ub	r12,r12[0x7]
800066e4:	80 00       	ld.sh	r0,r0[0x0]
800066e6:	4f 40       	lddpc	r0,800068b4 <nav_filelist_last+0x20>
800066e8:	80 00       	ld.sh	r0,r0[0x0]
800066ea:	46 24       	lddsp	r4,sp[0x188]
800066ec:	00 00       	add	r0,r0
800066ee:	17 70       	ld.ub	r0,--r11
800066f0:	80 00       	ld.sh	r0,r0[0x0]
800066f2:	65 d4       	ld.w	r4,r2[0x74]
800066f4:	80 00       	ld.sh	r0,r0[0x0]
800066f6:	64 3c       	ld.w	r12,r2[0xc]

800066f8 <nav_dir_cd>:
//! After this routine the file list changes and contains the files and directories of the new directory.
//! By default no file is selected.
//! @endverbatim
//!
bool  nav_dir_cd( void )
{
800066f8:	d4 01       	pushm	lr
   if ( !fat_check_mount_select_noopen())
800066fa:	f0 1f 00 0a 	mcall	80006720 <nav_dir_cd+0x28>
800066fe:	c0 f0       	breq	8000671c <nav_dir_cd+0x24>
      return false;

   // The current selection, is it a directory ?
   if ( !fat_entry_is_dir())
80006700:	f0 1f 00 09 	mcall	80006724 <nav_dir_cd+0x2c>
80006704:	c0 c0       	breq	8000671c <nav_dir_cd+0x24>
      return false;

   // Select the current directory
   fs_g_nav.u16_entry_pos_sel_dir = fs_g_nav_fast.u16_entry_pos_sel_file;
80006706:	48 98       	lddpc	r8,80006728 <nav_dir_cd+0x30>
80006708:	48 99       	lddpc	r9,8000672c <nav_dir_cd+0x34>
8000670a:	92 19       	ld.sh	r9,r9[0x2]
8000670c:	f1 59 00 1c 	st.h	r8[28],r9
   fs_g_nav.u32_cluster_sel_dir = fs_g_nav_entry.u32_cluster;
80006710:	48 89       	lddpc	r9,80006730 <nav_dir_cd+0x38>
80006712:	72 19       	ld.w	r9,r9[0x4]
80006714:	91 89       	st.w	r8[0x20],r9

   // Reset file list
   if( false == nav_filelist_reset())
80006716:	f0 1f 00 08 	mcall	80006734 <nav_dir_cd+0x3c>
8000671a:	d8 02       	popm	pc
8000671c:	d8 0a       	popm	pc,r12=0
8000671e:	00 00       	add	r0,r0
80006720:	80 00       	ld.sh	r0,r0[0x0]
80006722:	53 10       	stdsp	sp[0xc4],r0
80006724:	80 00       	ld.sh	r0,r0[0x0]
80006726:	42 f4       	lddsp	r4,sp[0xbc]
80006728:	00 00       	add	r0,r0
8000672a:	19 b0       	ld.ub	r0,r12[0x3]
8000672c:	00 00       	add	r0,r0
8000672e:	19 fc       	ld.ub	r12,r12[0x7]
80006730:	00 00       	add	r0,r0
80006732:	17 70       	ld.ub	r0,--r11
80006734:	80 00       	ld.sh	r0,r0[0x0]
80006736:	65 d4       	ld.w	r4,r2[0x74]

80006738 <nav_file_del>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool  nav_file_del( bool b_only_empty )
{
80006738:	eb cd 40 f8 	pushm	r3-r7,lr
8000673c:	18 94       	mov	r4,r12
   uint8_t u8_folder_level = 0xFF;

   if ( !fat_check_mount_select_noopen())
8000673e:	f0 1f 00 20 	mcall	800067bc <nav_file_del+0x84>
80006742:	c1 c1       	brne	8000677a <nav_file_del+0x42>
80006744:	c3 a8       	rjmp	800067b8 <nav_file_del+0x80>
   // loop to scan and delete ALL folders and ALL files
   while(1)
   {
      while(1)
      {
         if( nav_filelist_set( 0 , FS_FIND_NEXT ) )
80006746:	0c 9b       	mov	r11,r6
80006748:	0a 9c       	mov	r12,r5
8000674a:	f0 1f 00 1e 	mcall	800067c0 <nav_file_del+0x88>
8000674e:	c0 80       	breq	8000675e <nav_file_del+0x26>
         {
            // Directory no empty
            if( b_only_empty )
80006750:	58 04       	cp.w	r4,0
80006752:	c1 90       	breq	80006784 <nav_file_del+0x4c>
            {
               fs_g_status = FS_ERR_DIR_NOT_EMPTY;      // Erase only the empty directory
80006754:	31 d9       	mov	r9,29
80006756:	49 c8       	lddpc	r8,800067c4 <nav_file_del+0x8c>
80006758:	b0 89       	st.b	r8[0x0],r9
8000675a:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
            break; // Exit loop to delete files or directories present
         }
         // HERE, directory empty

         // Go to parent directory and this one select the children directory
         if( !nav_dir_gotoparent() )
8000675e:	f0 1f 00 1b 	mcall	800067c8 <nav_file_del+0x90>
80006762:	c2 b0       	breq	800067b8 <nav_file_del+0x80>
            return false;

         // Delete children directory name and her cluster list
         if ( !fat_delete_file( true ))
80006764:	0c 9c       	mov	r12,r6
80006766:	f0 1f 00 1a 	mcall	800067cc <nav_file_del+0x94>
8000676a:	c2 70       	breq	800067b8 <nav_file_del+0x80>
            return false;

         if( 0 == u8_folder_level )
8000676c:	58 07       	cp.w	r7,0
8000676e:	c0 31       	brne	80006774 <nav_file_del+0x3c>
80006770:	e3 cf 90 f8 	ldm	sp++,r3-r7,pc,r12=1
         {
            // All directory tree is deleted
            return true; //********* END OF DEL TREE **************
         }
         u8_folder_level--;
80006774:	20 17       	sub	r7,1
80006776:	5c 57       	castu.b	r7

      } // end of second while (1)
80006778:	ce 7b       	rjmp	80006746 <nav_file_del+0xe>
8000677a:	e0 67 00 ff 	mov	r7,255
         u8_folder_level++;
      }
      else
      {
         // here, a file is found and is selected
         if( !fat_check_nav_access_file( true ) )
8000677e:	30 16       	mov	r6,1
            return false;
         // delete file entry name and cluster list
         if ( !fat_delete_file( true ))
            return false;
         if( 0xFF == u8_folder_level )
80006780:	3f f3       	mov	r3,-1
   // loop to scan and delete ALL folders and ALL files
   while(1)
   {
      while(1)
      {
         if( nav_filelist_set( 0 , FS_FIND_NEXT ) )
80006782:	30 05       	mov	r5,0
         u8_folder_level--;

      } // end of second while (1)

nav_file_del_test_dir_or_file:
      if( nav_file_isdir())
80006784:	f0 1f 00 13 	mcall	800067d0 <nav_file_del+0x98>
80006788:	c0 70       	breq	80006796 <nav_file_del+0x5e>
      {
         // here, a directory is found and is selected
         if( !nav_dir_cd())
8000678a:	f0 1f 00 13 	mcall	800067d4 <nav_file_del+0x9c>
8000678e:	c1 50       	breq	800067b8 <nav_file_del+0x80>
            return false;
         u8_folder_level++;
80006790:	2f f7       	sub	r7,-1
80006792:	5c 57       	castu.b	r7
80006794:	cd 9b       	rjmp	80006746 <nav_file_del+0xe>
      }
      else
      {
         // here, a file is found and is selected
         if( !fat_check_nav_access_file( true ) )
80006796:	0c 9c       	mov	r12,r6
80006798:	f0 1f 00 10 	mcall	800067d8 <nav_file_del+0xa0>
8000679c:	c0 e0       	breq	800067b8 <nav_file_del+0x80>
            return false;
         // delete file entry name and cluster list
         if ( !fat_delete_file( true ))
8000679e:	0c 9c       	mov	r12,r6
800067a0:	f0 1f 00 0b 	mcall	800067cc <nav_file_del+0x94>
800067a4:	c0 a0       	breq	800067b8 <nav_file_del+0x80>
            return false;
         if( 0xFF == u8_folder_level )
800067a6:	e6 07 18 00 	cp.b	r7,r3
800067aa:	cc e1       	brne	80006746 <nav_file_del+0xe>
            break;   // only one file to delete
      } // if dir OR file
   } // end of first while(1)

   // Reset selection
   nav_filelist_reset();
800067ac:	f0 1f 00 0c 	mcall	800067dc <nav_file_del+0xa4>
   return fat_cache_flush();  // To write all data and check write access before exit function
800067b0:	f0 1f 00 0c 	mcall	800067e0 <nav_file_del+0xa8>
800067b4:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800067b8:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
800067bc:	80 00       	ld.sh	r0,r0[0x0]
800067be:	53 10       	stdsp	sp[0xc4],r0
800067c0:	80 00       	ld.sh	r0,r0[0x0]
800067c2:	64 3c       	ld.w	r12,r2[0xc]
800067c4:	00 00       	add	r0,r0
800067c6:	1a 00       	add	r0,sp
800067c8:	80 00       	ld.sh	r0,r0[0x0]
800067ca:	66 58       	ld.w	r8,r3[0x14]
800067cc:	80 00       	ld.sh	r0,r0[0x0]
800067ce:	56 00       	stdsp	sp[0x180],r0
800067d0:	80 00       	ld.sh	r0,r0[0x0]
800067d2:	63 4c       	ld.w	r12,r1[0x50]
800067d4:	80 00       	ld.sh	r0,r0[0x0]
800067d6:	66 f8       	ld.w	r8,r3[0x3c]
800067d8:	80 00       	ld.sh	r0,r0[0x0]
800067da:	47 40       	lddsp	r0,sp[0x1d0]
800067dc:	80 00       	ld.sh	r0,r0[0x0]
800067de:	65 d4       	ld.w	r4,r2[0x74]
800067e0:	80 00       	ld.sh	r0,r0[0x0]
800067e2:	48 a4       	lddpc	r4,80006808 <nav_filelist_first+0x24>

800067e4 <nav_filelist_first>:
//!
//! @return  false in case of error, see global value "fs_g_status" for more detail
//! @return  true otherwise
//!
bool  nav_filelist_first( bool b_type )
{
800067e4:	d4 21       	pushm	r4-r7,lr
800067e6:	18 97       	mov	r7,r12
   // Reset position
   if ( !nav_filelist_reset())
800067e8:	f0 1f 00 0b 	mcall	80006814 <nav_filelist_first+0x30>
800067ec:	c0 71       	brne	800067fa <nav_filelist_first+0x16>
800067ee:	d8 22       	popm	r4-r7,pc
      return false;
   // Find the first file or directory
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
   {
      if( b_type == fs_g_nav.b_mode_nav )
800067f0:	e9 38 00 2c 	ld.ub	r8,r4[44]
800067f4:	10 37       	cp.w	r7,r8
800067f6:	c0 51       	brne	80006800 <nav_filelist_first+0x1c>
800067f8:	da 2a       	popm	r4-r7,pc,r12=1
{
   // Reset position
   if ( !nav_filelist_reset())
      return false;
   // Find the first file or directory
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
800067fa:	30 16       	mov	r6,1
800067fc:	30 05       	mov	r5,0
   {
      if( b_type == fs_g_nav.b_mode_nav )
800067fe:	48 74       	lddpc	r4,80006818 <nav_filelist_first+0x34>
{
   // Reset position
   if ( !nav_filelist_reset())
      return false;
   // Find the first file or directory
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
80006800:	0c 9b       	mov	r11,r6
80006802:	0a 9c       	mov	r12,r5
80006804:	f0 1f 00 06 	mcall	8000681c <nav_filelist_first+0x38>
80006808:	cf 41       	brne	800067f0 <nav_filelist_first+0xc>
   {
      if( b_type == fs_g_nav.b_mode_nav )
         return true;   // First file or directory found
   }
   fs_g_status = FS_ERR_NO_FIND;
8000680a:	30 99       	mov	r9,9
8000680c:	48 58       	lddpc	r8,80006820 <nav_filelist_first+0x3c>
8000680e:	b0 89       	st.b	r8[0x0],r9
   return false;
}
80006810:	d8 22       	popm	r4-r7,pc
80006812:	00 00       	add	r0,r0
80006814:	80 00       	ld.sh	r0,r0[0x0]
80006816:	65 d4       	ld.w	r4,r2[0x74]
80006818:	00 00       	add	r0,r0
8000681a:	19 b0       	ld.ub	r0,r12[0x3]
8000681c:	80 00       	ld.sh	r0,r0[0x0]
8000681e:	64 3c       	ld.w	r12,r2[0xc]
80006820:	00 00       	add	r0,r0
80006822:	1a 00       	add	r0,sp

80006824 <nav_filelist_nb>:
//!                     FS_FILE to compute the number of files <br>
//!
//! @return    number of files or directories in file list
//!
uint16_t   nav_filelist_nb( bool b_type )
{
80006824:	d4 31       	pushm	r0-r7,lr
80006826:	18 90       	mov	r0,r12
   uint16_t   u16_save_position;
   uint16_t   u16_save_number_dir;
   uint16_t   u16_save_number_file;

   // Save current position
   u16_save_position = fs_g_nav.u16_pos_sel_file;
80006828:	49 88       	lddpc	r8,80006888 <nav_filelist_nb+0x64>
8000682a:	f1 01 00 24 	ld.sh	r1,r8[36]
   // Reset position
   if ( !nav_filelist_reset())
8000682e:	f0 1f 00 18 	mcall	8000688c <nav_filelist_nb+0x68>
80006832:	c0 31       	brne	80006838 <nav_filelist_nb+0x14>
80006834:	30 02       	mov	r2,0
80006836:	c2 68       	rjmp	80006882 <nav_filelist_nb+0x5e>
80006838:	30 02       	mov	r2,0
8000683a:	04 97       	mov	r7,r2
      return 0;
   // Scan all directory
   u16_save_number_dir  = 0;
   u16_save_number_file = 0;
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
8000683c:	30 14       	mov	r4,1
8000683e:	04 93       	mov	r3,r2
   {
      if( FS_FILE == fs_g_nav.b_mode_nav )
80006840:	49 26       	lddpc	r6,80006888 <nav_filelist_nb+0x64>
80006842:	30 15       	mov	r5,1
80006844:	c0 b8       	rjmp	8000685a <nav_filelist_nb+0x36>
80006846:	ed 38 00 2c 	ld.ub	r8,r6[44]
8000684a:	ea 08 18 00 	cp.b	r8,r5
8000684e:	c0 41       	brne	80006856 <nav_filelist_nb+0x32>
         u16_save_number_file++;    // It is a file
80006850:	2f f2       	sub	r2,-1
80006852:	5c 82       	casts.h	r2
80006854:	c0 38       	rjmp	8000685a <nav_filelist_nb+0x36>
      else
         u16_save_number_dir++;     // It is a directory
80006856:	2f f7       	sub	r7,-1
80006858:	5c 87       	casts.h	r7
   if ( !nav_filelist_reset())
      return 0;
   // Scan all directory
   u16_save_number_dir  = 0;
   u16_save_number_file = 0;
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
8000685a:	08 9b       	mov	r11,r4
8000685c:	06 9c       	mov	r12,r3
8000685e:	f0 1f 00 0d 	mcall	80006890 <nav_filelist_nb+0x6c>
80006862:	cf 21       	brne	80006846 <nav_filelist_nb+0x22>
         u16_save_number_file++;    // It is a file
      else
         u16_save_number_dir++;     // It is a directory
   }
   // Restore previous position
   nav_filelist_reset();
80006864:	f0 1f 00 0a 	mcall	8000688c <nav_filelist_nb+0x68>
   if ( u16_save_position != FS_NO_SEL )
80006868:	3f f8       	mov	r8,-1
8000686a:	f0 01 19 00 	cp.h	r1,r8
8000686e:	c0 60       	breq	8000687a <nav_filelist_nb+0x56>
   {
      nav_filelist_set( u16_save_position , FS_FIND_NEXT );
80006870:	30 1b       	mov	r11,1
80006872:	f9 d1 c0 10 	bfextu	r12,r1,0x0,0x10
80006876:	f0 1f 00 07 	mcall	80006890 <nav_filelist_nb+0x6c>
   }
   // Return the value asked
   if( FS_FILE == b_type )
8000687a:	58 00       	cp.w	r0,0
8000687c:	c0 31       	brne	80006882 <nav_filelist_nb+0x5e>
8000687e:	0e 92       	mov	r2,r7
80006880:	5c 82       	casts.h	r2
      return u16_save_number_file;
   else
      return u16_save_number_dir;
}
80006882:	04 9c       	mov	r12,r2
80006884:	d8 32       	popm	r0-r7,pc
80006886:	00 00       	add	r0,r0
80006888:	00 00       	add	r0,r0
8000688a:	19 b0       	ld.ub	r0,r12[0x3]
8000688c:	80 00       	ld.sh	r0,r0[0x0]
8000688e:	65 d4       	ld.w	r4,r2[0x74]
80006890:	80 00       	ld.sh	r0,r0[0x0]
80006892:	64 3c       	ld.w	r12,r2[0xc]

80006894 <nav_filelist_last>:
//!
//! @return  false in case of error, see global value "fs_g_status" for more detail
//! @return  true otherwise
//!
bool  nav_filelist_last( bool b_type )
{
80006894:	eb cd 40 c0 	pushm	r6-r7,lr
80006898:	18 96       	mov	r6,r12
   uint16_t u16_nb;

   // Get number of file or directory
   u16_nb = nav_filelist_nb( b_type  );
8000689a:	f0 1f 00 0f 	mcall	800068d4 <nav_filelist_last+0x40>
8000689e:	ef dc b0 10 	bfexts	r7,r12,0x0,0x10
   if( 0 == u16_nb )
800068a2:	c0 61       	brne	800068ae <nav_filelist_last+0x1a>
   {
      fs_g_status = FS_ERR_NO_FIND;
800068a4:	30 99       	mov	r9,9
800068a6:	48 d8       	lddpc	r8,800068d8 <nav_filelist_last+0x44>
800068a8:	b0 89       	st.b	r8[0x0],r9
800068aa:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
      return false;  // NO FILE FOUND
   }
   // Go to the first file or directory
   if ( !nav_filelist_first( b_type ))
800068ae:	0c 9c       	mov	r12,r6
800068b0:	f0 1f 00 0b 	mcall	800068dc <nav_filelist_last+0x48>
800068b4:	c0 d0       	breq	800068ce <nav_filelist_last+0x3a>
      return false;
   // If there are more one file or directory, then go to at the last of list
   if( 1 == u16_nb )
800068b6:	30 18       	mov	r8,1
800068b8:	f0 07 19 00 	cp.h	r7,r8
800068bc:	c0 31       	brne	800068c2 <nav_filelist_last+0x2e>
800068be:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
      return true;
   u16_nb -= 2;
   return nav_filelist_set( u16_nb , FS_FIND_NEXT );
800068c2:	0e 9c       	mov	r12,r7
800068c4:	20 2c       	sub	r12,2
800068c6:	30 1b       	mov	r11,1
800068c8:	5c 7c       	castu.h	r12
800068ca:	f0 1f 00 06 	mcall	800068e0 <nav_filelist_last+0x4c>
}
800068ce:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800068d2:	00 00       	add	r0,r0
800068d4:	80 00       	ld.sh	r0,r0[0x0]
800068d6:	68 24       	ld.w	r4,r4[0x8]
800068d8:	00 00       	add	r0,r0
800068da:	1a 00       	add	r0,sp
800068dc:	80 00       	ld.sh	r0,r0[0x0]
800068de:	67 e4       	ld.w	r4,r3[0x78]
800068e0:	80 00       	ld.sh	r0,r0[0x0]
800068e2:	64 3c       	ld.w	r12,r2[0xc]

800068e4 <nav_dir_make>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool  nav_dir_make( const FS_STRING sz_name  )
{
800068e4:	eb cd 40 80 	pushm	r7,lr
800068e8:	18 97       	mov	r7,r12
   if ( !fat_check_mount_noopen())
800068ea:	f0 1f 00 18 	mcall	80006948 <nav_dir_make+0x64>
800068ee:	c2 b0       	breq	80006944 <nav_dir_make+0x60>
      return false;

   // Create an entry file
   if ( !nav_file_create( sz_name ))
800068f0:	0e 9c       	mov	r12,r7
800068f2:	f0 1f 00 17 	mcall	8000694c <nav_dir_make+0x68>
800068f6:	c2 70       	breq	80006944 <nav_dir_make+0x60>
      return false;

   // Allocate one cluster for the new directory
   MSB0(fs_g_seg.u32_addr)=0xFF;    // It is a new cluster list
800068f8:	49 68       	lddpc	r8,80006950 <nav_dir_make+0x6c>
800068fa:	3f f9       	mov	r9,-1
800068fc:	b0 89       	st.b	r8[0x0],r9
   fs_g_seg.u32_size_or_pos = 1;    // Only one sector (= one cluster)
800068fe:	30 19       	mov	r9,1
80006900:	91 19       	st.w	r8[0x4],r9
   if ( !fat_allocfreespace())
80006902:	f0 1f 00 15 	mcall	80006954 <nav_dir_make+0x70>
80006906:	c0 71       	brne	80006914 <nav_dir_make+0x30>
   {
      fat_delete_file( false );
80006908:	f0 1f 00 14 	mcall	80006958 <nav_dir_make+0x74>
      fat_cache_flush();
8000690c:	f0 1f 00 14 	mcall	8000695c <nav_dir_make+0x78>
80006910:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }

   // Save information about the new directory
   fs_g_nav_entry.u32_cluster = fs_g_seg.u32_addr; // First cluster of the directory returned by alloc_free_space
80006914:	49 38       	lddpc	r8,80006960 <nav_dir_make+0x7c>
80006916:	48 f9       	lddpc	r9,80006950 <nav_dir_make+0x6c>
80006918:	72 09       	ld.w	r9,r9[0x0]
8000691a:	91 19       	st.w	r8[0x4],r9
   fs_g_nav_entry.u32_size    = 0;                 // The directory size is null
8000691c:	30 09       	mov	r9,0
8000691e:	91 29       	st.w	r8[0x8],r9
   fs_g_nav_entry.u8_attr     = FS_ATTR_DIRECTORY; // Directory Attribute
80006920:	31 09       	mov	r9,16
80006922:	b0 a9       	st.b	r8[0x2],r9

   // Initialize the values in the new directory
   if ( !fat_initialize_dir())
80006924:	f0 1f 00 10 	mcall	80006964 <nav_dir_make+0x80>
80006928:	c0 e0       	breq	80006944 <nav_dir_make+0x60>
      return false;

   // Write directory information in her entry file
   if ( !fat_read_dir())
8000692a:	f0 1f 00 10 	mcall	80006968 <nav_dir_make+0x84>
8000692e:	c0 b0       	breq	80006944 <nav_dir_make+0x60>
      return false;
   fat_write_entry_file();
80006930:	f0 1f 00 0f 	mcall	8000696c <nav_dir_make+0x88>
   if( !fat_cache_flush())
80006934:	f0 1f 00 0a 	mcall	8000695c <nav_dir_make+0x78>
80006938:	c0 60       	breq	80006944 <nav_dir_make+0x60>
      return false;

   // Go to position of new directory (it is the last directory)
   return nav_filelist_last( FS_DIR );
8000693a:	30 0c       	mov	r12,0
8000693c:	f0 1f 00 0d 	mcall	80006970 <nav_dir_make+0x8c>
80006940:	e3 cd 80 80 	ldm	sp++,r7,pc
80006944:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80006948:	80 00       	ld.sh	r0,r0[0x0]
8000694a:	53 34       	stdsp	sp[0xcc],r4
8000694c:	80 00       	ld.sh	r0,r0[0x0]
8000694e:	65 ec       	ld.w	r12,r2[0x78]
80006950:	00 00       	add	r0,r0
80006952:	1a 58       	eor	r8,sp
80006954:	80 00       	ld.sh	r0,r0[0x0]
80006956:	57 dc       	stdsp	sp[0x1f4],r12
80006958:	80 00       	ld.sh	r0,r0[0x0]
8000695a:	56 00       	stdsp	sp[0x180],r0
8000695c:	80 00       	ld.sh	r0,r0[0x0]
8000695e:	48 a4       	lddpc	r4,80006984 <nav_partition_mount+0x10>
80006960:	00 00       	add	r0,r0
80006962:	17 70       	ld.ub	r0,--r11
80006964:	80 00       	ld.sh	r0,r0[0x0]
80006966:	54 98       	stdsp	sp[0x124],r8
80006968:	80 00       	ld.sh	r0,r0[0x0]
8000696a:	4f 40       	lddpc	r0,80006b38 <nav_setcwd+0xcc>
8000696c:	80 00       	ld.sh	r0,r0[0x0]
8000696e:	46 f0       	lddsp	r0,sp[0x1bc]
80006970:	80 00       	ld.sh	r0,r0[0x0]
80006972:	68 94       	ld.w	r4,r4[0x24]

80006974 <nav_partition_mount>:
//! then the mount routine selects the first partition supported by file system. <br>
//! After mount, the file list contains files and directories of ROOT directory
//! @endverbatim
//!
bool  nav_partition_mount( void )
{
80006974:	d4 01       	pushm	lr
   if ( !fat_check_noopen() )
80006976:	f0 1f 00 0a 	mcall	8000699c <nav_partition_mount+0x28>
8000697a:	c0 f0       	breq	80006998 <nav_partition_mount+0x24>
      return false;

   if( FS_TYPE_FAT_UNM != fs_g_nav_fast.u8_type_fat)
8000697c:	48 98       	lddpc	r8,800069a0 <nav_partition_mount+0x2c>
8000697e:	11 89       	ld.ub	r9,r8[0x0]
80006980:	30 08       	mov	r8,0
80006982:	f0 09 18 00 	cp.b	r9,r8
80006986:	c0 70       	breq	80006994 <nav_partition_mount+0x20>
   {
      // Already mounted
      // Go to root directory
      fs_g_nav.u32_cluster_sel_dir   = 0;
80006988:	30 09       	mov	r9,0
8000698a:	48 78       	lddpc	r8,800069a4 <nav_partition_mount+0x30>
8000698c:	91 89       	st.w	r8[0x20],r9
      // No file is selected by default
      fat_clear_entry_info_and_ptr();
8000698e:	f0 1f 00 07 	mcall	800069a8 <nav_partition_mount+0x34>
80006992:	da 0a       	popm	pc,r12=1
      return true;
   }

   return fat_mount();
80006994:	f0 1f 00 06 	mcall	800069ac <nav_partition_mount+0x38>
}
80006998:	d8 02       	popm	pc
8000699a:	00 00       	add	r0,r0
8000699c:	80 00       	ld.sh	r0,r0[0x0]
8000699e:	52 60       	stdsp	sp[0x98],r0
800069a0:	00 00       	add	r0,r0
800069a2:	19 fc       	ld.ub	r12,r12[0x7]
800069a4:	00 00       	add	r0,r0
800069a6:	19 b0       	ld.ub	r0,r12[0x3]
800069a8:	80 00       	ld.sh	r0,r0[0x0]
800069aa:	43 0c       	lddsp	r12,sp[0xc0]
800069ac:	80 00       	ld.sh	r0,r0[0x0]
800069ae:	5d 74       	*unknown*

800069b0 <nav_dir_root>:
//!
//! @return  false in case of error, see global value "fs_g_status" for more detail
//! @return  true otherwise
//!
bool  nav_dir_root( void )
{
800069b0:	d4 01       	pushm	lr
   return nav_partition_mount();
800069b2:	f0 1f 00 02 	mcall	800069b8 <nav_dir_root+0x8>
}
800069b6:	d8 02       	popm	pc
800069b8:	80 00       	ld.sh	r0,r0[0x0]
800069ba:	69 74       	ld.w	r4,r4[0x5c]

800069bc <nav_drive_set>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
bool  nav_drive_set( uint8_t u8_number )
{
800069bc:	eb cd 40 80 	pushm	r7,lr
800069c0:	18 97       	mov	r7,r12
   if ( !fat_check_noopen() )
800069c2:	f0 1f 00 0f 	mcall	800069fc <nav_drive_set+0x40>
800069c6:	c1 90       	breq	800069f8 <nav_drive_set+0x3c>
      return false;

   if (u8_number >= get_nb_lun() )
800069c8:	f0 1f 00 0e 	mcall	80006a00 <nav_drive_set+0x44>
800069cc:	ee 0c 18 00 	cp.b	r12,r7
800069d0:	e0 8b 00 07 	brhi	800069de <nav_drive_set+0x22>
   {
      fs_g_status = FS_ERR_END_OF_DRIVE;   // The drive number is bad
800069d4:	30 69       	mov	r9,6
800069d6:	48 c8       	lddpc	r8,80006a04 <nav_drive_set+0x48>
800069d8:	b0 89       	st.b	r8[0x0],r9
800069da:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }

   if ( fs_g_nav.u8_lun == u8_number)
800069de:	48 b8       	lddpc	r8,80006a08 <nav_drive_set+0x4c>
800069e0:	11 88       	ld.ub	r8,r8[0x0]
800069e2:	ee 08 18 00 	cp.b	r8,r7
800069e6:	c0 31       	brne	800069ec <nav_drive_set+0x30>
800069e8:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
      return true;   // It is the same drive number

   // Go to the device
   fs_g_nav.u8_lun = u8_number;
800069ec:	48 78       	lddpc	r8,80006a08 <nav_drive_set+0x4c>
800069ee:	b0 87       	st.b	r8[0x0],r7
   fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM;
800069f0:	30 09       	mov	r9,0
800069f2:	48 78       	lddpc	r8,80006a0c <nav_drive_set+0x50>
800069f4:	b0 89       	st.b	r8[0x0],r9
800069f6:	30 1c       	mov	r12,1
#if (FS_MULTI_PARTITION  ==  true)
   fs_g_nav.u8_partition=0;   // by default select the first partition
#endif
   return true;
}
800069f8:	e3 cd 80 80 	ldm	sp++,r7,pc
800069fc:	80 00       	ld.sh	r0,r0[0x0]
800069fe:	52 60       	stdsp	sp[0x98],r0
80006a00:	80 00       	ld.sh	r0,r0[0x0]
80006a02:	70 38       	ld.w	r8,r8[0xc]
80006a04:	00 00       	add	r0,r0
80006a06:	1a 00       	add	r0,sp
80006a08:	00 00       	add	r0,r0
80006a0a:	19 b0       	ld.ub	r0,r12[0x3]
80006a0c:	00 00       	add	r0,r0
80006a0e:	19 fc       	ld.ub	r12,r12[0x7]

80006a10 <nav_gotoindex>:
//! This routine allow to reinit a navigator quickly via a file index (disk, partition, dir, file/dir selected )
//! To get a file index, you shall used the routine nav_getindex().
//! @endverbatim
//!
bool  nav_gotoindex( const Fs_index _MEM_TYPE_SLOW_ *index )
{
80006a10:	d4 21       	pushm	r4-r7,lr
80006a12:	18 97       	mov	r7,r12
   // Select the drive and partition corresponding at file index
   if( !nav_drive_set( index->u8_lun ))
80006a14:	19 8c       	ld.ub	r12,r12[0x0]
80006a16:	f0 1f 00 10 	mcall	80006a54 <nav_gotoindex+0x44>
80006a1a:	c1 c0       	breq	80006a52 <nav_gotoindex+0x42>
      return false;
#if (FS_MULTI_PARTITION  ==  true)
   if( !nav_partition_set(index->u8_partition))
      return false;
#endif
   if( !nav_partition_mount())
80006a1c:	f0 1f 00 0f 	mcall	80006a58 <nav_gotoindex+0x48>
80006a20:	c1 90       	breq	80006a52 <nav_gotoindex+0x42>
      return false;

   // Select the directory corresponding at file index
   fs_g_nav.u32_cluster_sel_dir   = index->u32_cluster_sel_dir;
80006a22:	6e 19       	ld.w	r9,r7[0x4]
80006a24:	48 e8       	lddpc	r8,80006a5c <nav_gotoindex+0x4c>
80006a26:	91 89       	st.w	r8[0x20],r9

   // Search the file position corresponding at file index
   if ( !nav_filelist_reset())
80006a28:	f0 1f 00 0e 	mcall	80006a60 <nav_gotoindex+0x50>
80006a2c:	c0 a1       	brne	80006a40 <nav_gotoindex+0x30>
80006a2e:	c1 28       	rjmp	80006a52 <nav_gotoindex+0x42>
      return false;
   while( fs_g_nav_fast.u16_entry_pos_sel_file != index->u16_entry_pos_sel_file )
   {
      if( !nav_filelist_set( 0 , FS_FIND_NEXT ) )
80006a30:	0a 9b       	mov	r11,r5
80006a32:	08 9c       	mov	r12,r4
80006a34:	f0 1f 00 0c 	mcall	80006a64 <nav_gotoindex+0x54>
80006a38:	c0 71       	brne	80006a46 <nav_gotoindex+0x36>
      {
         nav_filelist_reset();
80006a3a:	f0 1f 00 0a 	mcall	80006a60 <nav_gotoindex+0x50>
80006a3e:	d8 2a       	popm	r4-r7,pc,r12=0
   fs_g_nav.u32_cluster_sel_dir   = index->u32_cluster_sel_dir;

   // Search the file position corresponding at file index
   if ( !nav_filelist_reset())
      return false;
   while( fs_g_nav_fast.u16_entry_pos_sel_file != index->u16_entry_pos_sel_file )
80006a40:	48 a6       	lddpc	r6,80006a68 <nav_gotoindex+0x58>
   {
      if( !nav_filelist_set( 0 , FS_FIND_NEXT ) )
80006a42:	30 15       	mov	r5,1
80006a44:	30 04       	mov	r4,0
   fs_g_nav.u32_cluster_sel_dir   = index->u32_cluster_sel_dir;

   // Search the file position corresponding at file index
   if ( !nav_filelist_reset())
      return false;
   while( fs_g_nav_fast.u16_entry_pos_sel_file != index->u16_entry_pos_sel_file )
80006a46:	8c 19       	ld.sh	r9,r6[0x2]
80006a48:	8e 48       	ld.sh	r8,r7[0x8]
80006a4a:	f0 09 19 00 	cp.h	r9,r8
80006a4e:	cf 11       	brne	80006a30 <nav_gotoindex+0x20>
80006a50:	da 2a       	popm	r4-r7,pc,r12=1
80006a52:	d8 2a       	popm	r4-r7,pc,r12=0
80006a54:	80 00       	ld.sh	r0,r0[0x0]
80006a56:	69 bc       	ld.w	r12,r4[0x6c]
80006a58:	80 00       	ld.sh	r0,r0[0x0]
80006a5a:	69 74       	ld.w	r4,r4[0x5c]
80006a5c:	00 00       	add	r0,r0
80006a5e:	19 b0       	ld.ub	r0,r12[0x3]
80006a60:	80 00       	ld.sh	r0,r0[0x0]
80006a62:	65 d4       	ld.w	r4,r2[0x74]
80006a64:	80 00       	ld.sh	r0,r0[0x0]
80006a66:	64 3c       	ld.w	r12,r2[0xc]
80006a68:	00 00       	add	r0,r0
80006a6a:	19 fc       	ld.ub	r12,r12[0x7]

80006a6c <nav_setcwd>:
//! With syntax "./dir_parent/directory_name"  the file list corresponding at "dir_parent" and "directory_name" is selected.
//! With syntax "./dir_parent/directory_name/" the file list corresponding at "directory_name" and no file is selected.
//! @endverbatim
//!
bool  nav_setcwd( FS_STRING sz_path , bool b_match_case , bool b_create )
{
80006a6c:	d4 31       	pushm	r0-r7,lr
80006a6e:	20 6d       	sub	sp,24
80006a70:	18 97       	mov	r7,r12
80006a72:	16 91       	mov	r1,r11
80006a74:	14 90       	mov	r0,r10
    (FSFEATURE_WRITE_COMPLET == (FS_LEVEL_FEATURES & FSFEATURE_WRITE_COMPLET))
   FS_STRING sz_save_path = 0;
#endif
   bool b_create_name = false;

   if ( !fat_check_noopen())
80006a76:	f0 1f 00 61 	mcall	80006bf8 <nav_setcwd+0x18c>
80006a7a:	e0 80 00 bd 	breq	80006bf4 <nav_setcwd+0x188>
      return false;

   index = nav_getindex();             // Save current position
80006a7e:	1a 96       	mov	r6,sp
80006a80:	1a 9c       	mov	r12,sp
80006a82:	f0 1f 00 5f 	mcall	80006bfc <nav_setcwd+0x190>
80006a86:	fa c8 ff f4 	sub	r8,sp,-12
80006a8a:	fa ea 00 00 	ld.d	r10,sp[0]
80006a8e:	f0 eb 00 00 	st.d	r8[0],r10
80006a92:	40 29       	lddsp	r9,sp[0x8]
80006a94:	91 29       	st.w	r8[0x8],r9

   // Check syntax "\path..."
   if( (( Is_unicode) && (('\\'  == ((FS_STR_UNICODE)sz_path )[0]) || ('/'  == ((FS_STR_UNICODE)sz_path )[0])) )
   ||  ((!Is_unicode) && (('\\'  == sz_path [0]) || ('/'  == sz_path [0])) ) )
80006a96:	0f 88       	ld.ub	r8,r7[0x0]
      return false;

   index = nav_getindex();             // Save current position

   // Check syntax "\path..."
   if( (( Is_unicode) && (('\\'  == ((FS_STR_UNICODE)sz_path )[0]) || ('/'  == ((FS_STR_UNICODE)sz_path )[0])) )
80006a98:	35 c9       	mov	r9,92
80006a9a:	f2 08 18 00 	cp.b	r8,r9
80006a9e:	5f 0a       	sreq	r10
80006aa0:	32 f9       	mov	r9,47
80006aa2:	f2 08 18 00 	cp.b	r8,r9
80006aa6:	5f 09       	sreq	r9
80006aa8:	f5 e9 10 09 	or	r9,r10,r9
80006aac:	c0 70       	breq	80006aba <nav_setcwd+0x4e>
   ||  ((!Is_unicode) && (('\\'  == sz_path [0]) || ('/'  == sz_path [0])) ) )
   {
      // Go to the root of current drive
      if( !nav_dir_root())
80006aae:	f0 1f 00 55 	mcall	80006c00 <nav_setcwd+0x194>
80006ab2:	e0 80 00 9c 	breq	80006bea <nav_setcwd+0x17e>
         goto nav_setcwd_fail;
      sz_path  += (Is_unicode? 2 : 1 );
80006ab6:	2f f7       	sub	r7,-1
80006ab8:	c5 e8       	rjmp	80006b74 <nav_setcwd+0x108>
   }else

   // Check syntax "x:\path..."
   if( (( Is_unicode) && (( ':'  == ((FS_STR_UNICODE)sz_path )[1] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[2] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[2]))) )
   ||  ((!Is_unicode) && (( ':'  == sz_path [1] ) && (('\\'  == sz_path [2] ) || ('/'  == sz_path [2]))) ) )
80006aba:	0f 99       	ld.ub	r9,r7[0x1]
         goto nav_setcwd_fail;
      sz_path  += (Is_unicode? 2 : 1 );
   }else

   // Check syntax "x:\path..."
   if( (( Is_unicode) && (( ':'  == ((FS_STR_UNICODE)sz_path )[1] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[2] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[2]))) )
80006abc:	33 aa       	mov	r10,58
80006abe:	f4 09 18 00 	cp.b	r9,r10
80006ac2:	c2 01       	brne	80006b02 <nav_setcwd+0x96>
   ||  ((!Is_unicode) && (( ':'  == sz_path [1] ) && (('\\'  == sz_path [2] ) || ('/'  == sz_path [2]))) ) )
80006ac4:	0f aa       	ld.ub	r10,r7[0x2]
         goto nav_setcwd_fail;
      sz_path  += (Is_unicode? 2 : 1 );
   }else

   // Check syntax "x:\path..."
   if( (( Is_unicode) && (( ':'  == ((FS_STR_UNICODE)sz_path )[1] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[2] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[2]))) )
80006ac6:	35 cb       	mov	r11,92
80006ac8:	f6 0a 18 00 	cp.b	r10,r11
80006acc:	5f 0b       	sreq	r11
80006ace:	32 fc       	mov	r12,47
80006ad0:	f8 0a 18 00 	cp.b	r10,r12
80006ad4:	5f 0a       	sreq	r10
80006ad6:	f7 ea 10 0a 	or	r10,r11,r10
80006ada:	c1 40       	breq	80006b02 <nav_setcwd+0x96>
      if( Is_unicode )
      {
         if( !nav_drive_set( toupper(((FS_STR_UNICODE)sz_path )[0])-'A' ) )
            goto nav_setcwd_fail;
      }else{
         if( !nav_drive_set( toupper(sz_path [0])-'A' ) )
80006adc:	4c a9       	lddpc	r9,80006c04 <nav_setcwd+0x198>
80006ade:	72 09       	ld.w	r9,r9[0x0]
80006ae0:	f2 08 07 09 	ld.ub	r9,r9[r8]
80006ae4:	e2 19 00 02 	andl	r9,0x2,COH
80006ae8:	f7 b8 01 20 	subne	r8,32
80006aec:	24 18       	sub	r8,65
80006aee:	f9 d8 c0 08 	bfextu	r12,r8,0x0,0x8
80006af2:	f0 1f 00 46 	mcall	80006c08 <nav_setcwd+0x19c>
80006af6:	c7 a0       	breq	80006bea <nav_setcwd+0x17e>
            goto nav_setcwd_fail;
      }
      if( !nav_partition_mount())
80006af8:	f0 1f 00 45 	mcall	80006c0c <nav_setcwd+0x1a0>
80006afc:	c7 70       	breq	80006bea <nav_setcwd+0x17e>
         goto nav_setcwd_fail;
      sz_path  += 3*(Is_unicode? 2 : 1 );
80006afe:	2f d7       	sub	r7,-3
         goto nav_setcwd_fail;
      sz_path  += (Is_unicode? 2 : 1 );
   }else

   // Check syntax "x:\path..."
   if( (( Is_unicode) && (( ':'  == ((FS_STR_UNICODE)sz_path )[1] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[2] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[2]))) )
80006b00:	c3 a8       	rjmp	80006b74 <nav_setcwd+0x108>
         goto nav_setcwd_fail;
      sz_path  += 3*(Is_unicode? 2 : 1 );
   }else

   // Check syntax ".\path..."
   if( (( Is_unicode) && (( '.'  == ((FS_STR_UNICODE)sz_path )[0] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[1] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[1] ))) )
80006b02:	32 ea       	mov	r10,46
80006b04:	f4 08 18 00 	cp.b	r8,r10
80006b08:	c1 a1       	brne	80006b3c <nav_setcwd+0xd0>
80006b0a:	35 c8       	mov	r8,92
80006b0c:	f0 09 18 00 	cp.b	r9,r8
80006b10:	5f 0a       	sreq	r10
80006b12:	32 f8       	mov	r8,47
80006b14:	f0 09 18 00 	cp.b	r9,r8
80006b18:	5f 08       	sreq	r8
80006b1a:	f5 e8 10 08 	or	r8,r10,r8
80006b1e:	c0 f0       	breq	80006b3c <nav_setcwd+0xd0>
   ||  ((!Is_unicode) && (( '.'  == sz_path [0] ) && (('\\'  == sz_path [1] ) || ('/'  == sz_path [1] ))) ) )
   {
      // Search in current directory
      sz_path  += 2*(Is_unicode? 2 : 1 );
80006b20:	2f e7       	sub	r7,-2
         goto nav_setcwd_fail;
      sz_path  += 3*(Is_unicode? 2 : 1 );
   }else

   // Check syntax ".\path..."
   if( (( Is_unicode) && (( '.'  == ((FS_STR_UNICODE)sz_path )[0] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[1] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[1] ))) )
80006b22:	c2 98       	rjmp	80006b74 <nav_setcwd+0x108>
         while(( '.'  == sz_path [0] )
         &&    ( '.'  == sz_path [1] )
         &&    (('\\'  == sz_path [2]) || ('/'  == sz_path [2]) || (0  == sz_path [2])) )
         {
         // Go to parent directory
         if( !nav_dir_gotoparent() )
80006b24:	f0 1f 00 3b 	mcall	80006c10 <nav_setcwd+0x1a4>
80006b28:	c6 10       	breq	80006bea <nav_setcwd+0x17e>
            goto nav_setcwd_fail;
            sz_path  += 2; // jump ".."
            if( 0 != sz_path [0])
80006b2a:	0d 88       	ld.ub	r8,r6[0x0]
80006b2c:	e8 08 18 00 	cp.b	r8,r4
80006b30:	c0 31       	brne	80006b36 <nav_setcwd+0xca>
80006b32:	0c 97       	mov	r7,r6
80006b34:	c0 88       	rjmp	80006b44 <nav_setcwd+0xd8>
               sz_path  +=1; // jump "/"
80006b36:	ec c7 ff ff 	sub	r7,r6,-1
80006b3a:	c0 58       	rjmp	80006b44 <nav_setcwd+0xd8>
            sz_path  += (2*2); // jump ".."
            if( 0 != ((FS_STR_UNICODE)sz_path )[0])
               sz_path  += (2*1); // jump "/"
         }
      }else{
         while(( '.'  == sz_path [0] )
80006b3c:	32 e5       	mov	r5,46
80006b3e:	35 c3       	mov	r3,92
80006b40:	32 f2       	mov	r2,47
80006b42:	30 04       	mov	r4,0
80006b44:	0f 88       	ld.ub	r8,r7[0x0]
80006b46:	ea 08 18 00 	cp.b	r8,r5
80006b4a:	c1 51       	brne	80006b74 <nav_setcwd+0x108>
         &&    ( '.'  == sz_path [1] )
80006b4c:	0f 98       	ld.ub	r8,r7[0x1]
80006b4e:	ea 08 18 00 	cp.b	r8,r5
80006b52:	c1 11       	brne	80006b74 <nav_setcwd+0x108>
         &&    (('\\'  == sz_path [2]) || ('/'  == sz_path [2]) || (0  == sz_path [2])) )
80006b54:	ee c6 ff fe 	sub	r6,r7,-2
80006b58:	0d 88       	ld.ub	r8,r6[0x0]
            sz_path  += (2*2); // jump ".."
            if( 0 != ((FS_STR_UNICODE)sz_path )[0])
               sz_path  += (2*1); // jump "/"
         }
      }else{
         while(( '.'  == sz_path [0] )
80006b5a:	e6 08 18 00 	cp.b	r8,r3
80006b5e:	5f 0a       	sreq	r10
80006b60:	e4 08 18 00 	cp.b	r8,r2
80006b64:	5f 09       	sreq	r9
80006b66:	f5 e9 10 09 	or	r9,r10,r9
80006b6a:	e8 09 18 00 	cp.b	r9,r4
80006b6e:	cd b1       	brne	80006b24 <nav_setcwd+0xb8>
80006b70:	58 08       	cp.w	r8,0
80006b72:	cd 90       	breq	80006b24 <nav_setcwd+0xb8>
         }
      }
   }

   // Reset list to start the search at the beginning
   if( !nav_filelist_reset())
80006b74:	f0 1f 00 28 	mcall	80006c14 <nav_setcwd+0x1a8>
80006b78:	c3 90       	breq	80006bea <nav_setcwd+0x17e>
80006b7a:	30 03       	mov	r3,0
80006b7c:	06 92       	mov	r2,r3
      goto nav_setcwd_fail;

   while( 1 )
   {
      if( (( Is_unicode) && ( 0 == ((FS_STR_UNICODE)sz_path )[0] ) )
      ||  ((!Is_unicode) && ( 0 == sz_path [0] ) ) )
80006b7e:	30 06       	mov	r6,0
#endif
            }
            break;   // The file include in path is found or created, then end of set_cwd
         }

         if( (( Is_unicode) && (('\\' == ((FS_STR_UNICODE)sz_path )[0] ) || ('/' == ((FS_STR_UNICODE)sz_path )[0] )) )
80006b80:	35 c5       	mov	r5,92
80006b82:	32 f4       	mov	r4,47
      goto nav_setcwd_fail;

   while( 1 )
   {
      if( (( Is_unicode) && ( 0 == ((FS_STR_UNICODE)sz_path )[0] ) )
      ||  ((!Is_unicode) && ( 0 == sz_path [0] ) ) )
80006b84:	0f 88       	ld.ub	r8,r7[0x0]
80006b86:	ec 08 18 00 	cp.b	r8,r6
80006b8a:	c0 31       	brne	80006b90 <nav_setcwd+0x124>
80006b8c:	30 1c       	mov	r12,1
80006b8e:	c3 38       	rjmp	80006bf4 <nav_setcwd+0x188>
      {
         return true;   // path (without file) is found or create
      }
      if( !nav_filelist_findname( sz_path  , b_match_case  ))
80006b90:	02 9b       	mov	r11,r1
80006b92:	0e 9c       	mov	r12,r7
80006b94:	f0 1f 00 21 	mcall	80006c18 <nav_setcwd+0x1ac>
80006b98:	c0 51       	brne	80006ba2 <nav_setcwd+0x136>
      {
         // The file or directory is not found
         if( !b_create )
80006b9a:	58 00       	cp.w	r0,0
80006b9c:	c2 70       	breq	80006bea <nav_setcwd+0x17e>
80006b9e:	0e 92       	mov	r2,r7
80006ba0:	30 13       	mov	r3,1
#endif
      }

      while( 1 )
      {
         sz_path  += (Is_unicode? 2 : 1 );
80006ba2:	2f f7       	sub	r7,-1
         if( (( Is_unicode) && ( 0 == ((FS_STR_UNICODE)sz_path )[0] ) )
         ||  ((!Is_unicode) && ( 0 == sz_path [0] ) ) )
80006ba4:	0f 88       	ld.ub	r8,r7[0x0]
      }

      while( 1 )
      {
         sz_path  += (Is_unicode? 2 : 1 );
         if( (( Is_unicode) && ( 0 == ((FS_STR_UNICODE)sz_path )[0] ) )
80006ba6:	58 08       	cp.w	r8,0
80006ba8:	c0 81       	brne	80006bb8 <nav_setcwd+0x14c>
         ||  ((!Is_unicode) && ( 0 == sz_path [0] ) ) )
         {
            // Is it the last name of path and it is a file
            if( b_create_name )
80006baa:	58 03       	cp.w	r3,0
80006bac:	ce c0       	breq	80006b84 <nav_setcwd+0x118>
            {
#if (FSFEATURE_WRITE == (FS_LEVEL_FEATURES & FSFEATURE_WRITE))
               // The file must be created
               if( !nav_file_create( sz_save_path ) )
80006bae:	04 9c       	mov	r12,r2
80006bb0:	f0 1f 00 1b 	mcall	80006c1c <nav_setcwd+0x1b0>
80006bb4:	ce 81       	brne	80006b84 <nav_setcwd+0x118>
80006bb6:	c1 a8       	rjmp	80006bea <nav_setcwd+0x17e>
#endif
            }
            break;   // The file include in path is found or created, then end of set_cwd
         }

         if( (( Is_unicode) && (('\\' == ((FS_STR_UNICODE)sz_path )[0] ) || ('/' == ((FS_STR_UNICODE)sz_path )[0] )) )
80006bb8:	ea 08 18 00 	cp.b	r8,r5
80006bbc:	5f 09       	sreq	r9
80006bbe:	e8 08 18 00 	cp.b	r8,r4
80006bc2:	5f 08       	sreq	r8
80006bc4:	f3 e8 10 08 	or	r8,r9,r8
80006bc8:	ec 08 18 00 	cp.b	r8,r6
80006bcc:	ce b0       	breq	80006ba2 <nav_setcwd+0x136>
         ||  ((!Is_unicode) && (('\\' == sz_path [0] ) || ('/' == sz_path [0] )) ) )
         {
            // Is it a folder name
            if( b_create_name )
80006bce:	58 03       	cp.w	r3,0
80006bd0:	c0 50       	breq	80006bda <nav_setcwd+0x16e>
            {
#if (FSFEATURE_WRITE_COMPLET == (FS_LEVEL_FEATURES & FSFEATURE_WRITE_COMPLET))
               // The folder doesn't exist and it must be created
               if( !nav_dir_make( sz_save_path ))
80006bd2:	04 9c       	mov	r12,r2
80006bd4:	f0 1f 00 13 	mcall	80006c20 <nav_setcwd+0x1b4>
80006bd8:	c0 90       	breq	80006bea <nav_setcwd+0x17e>
                  goto nav_setcwd_fail;
#else
               goto nav_setcwd_fail;
#endif
            }
            if( !fat_entry_is_dir() )
80006bda:	f0 1f 00 13 	mcall	80006c24 <nav_setcwd+0x1b8>
80006bde:	c0 60       	breq	80006bea <nav_setcwd+0x17e>
               goto nav_setcwd_fail;
            // jump '\'
            sz_path  += (Is_unicode? 2 : 1 );
            if( !nav_dir_cd())
80006be0:	f0 1f 00 12 	mcall	80006c28 <nav_setcwd+0x1bc>
80006be4:	c0 30       	breq	80006bea <nav_setcwd+0x17e>
#endif
            }
            if( !fat_entry_is_dir() )
               goto nav_setcwd_fail;
            // jump '\'
            sz_path  += (Is_unicode? 2 : 1 );
80006be6:	2f f7       	sub	r7,-1
80006be8:	cc eb       	rjmp	80006b84 <nav_setcwd+0x118>
      }

   }

nav_setcwd_fail:
   nav_gotoindex( &index );   // Restore the position
80006bea:	fa cc ff f4 	sub	r12,sp,-12
80006bee:	f0 1f 00 10 	mcall	80006c2c <nav_setcwd+0x1c0>
80006bf2:	30 0c       	mov	r12,0
   return false;
}
80006bf4:	2f ad       	sub	sp,-24
80006bf6:	d8 32       	popm	r0-r7,pc
80006bf8:	80 00       	ld.sh	r0,r0[0x0]
80006bfa:	52 60       	stdsp	sp[0x98],r0
80006bfc:	80 00       	ld.sh	r0,r0[0x0]
80006bfe:	63 2c       	ld.w	r12,r1[0x48]
80006c00:	80 00       	ld.sh	r0,r0[0x0]
80006c02:	69 b0       	ld.w	r0,r4[0x6c]
80006c04:	00 00       	add	r0,r0
80006c06:	0c 10       	sub	r0,r6
80006c08:	80 00       	ld.sh	r0,r0[0x0]
80006c0a:	69 bc       	ld.w	r12,r4[0x6c]
80006c0c:	80 00       	ld.sh	r0,r0[0x0]
80006c0e:	69 74       	ld.w	r4,r4[0x5c]
80006c10:	80 00       	ld.sh	r0,r0[0x0]
80006c12:	66 58       	ld.w	r8,r3[0x14]
80006c14:	80 00       	ld.sh	r0,r0[0x0]
80006c16:	65 d4       	ld.w	r4,r2[0x74]
80006c18:	80 00       	ld.sh	r0,r0[0x0]
80006c1a:	65 a4       	ld.w	r4,r2[0x68]
80006c1c:	80 00       	ld.sh	r0,r0[0x0]
80006c1e:	65 ec       	ld.w	r12,r2[0x78]
80006c20:	80 00       	ld.sh	r0,r0[0x0]
80006c22:	68 e4       	ld.w	r4,r4[0x38]
80006c24:	80 00       	ld.sh	r0,r0[0x0]
80006c26:	42 f4       	lddsp	r4,sp[0xbc]
80006c28:	80 00       	ld.sh	r0,r0[0x0]
80006c2a:	66 f8       	ld.w	r8,r3[0x3c]
80006c2c:	80 00       	ld.sh	r0,r0[0x0]
80006c2e:	6a 10       	ld.w	r0,r5[0x4]

80006c30 <nav_drive_nb>:
//! @verbatim
//! This value may be dynamic because it depends of memory drivers (e.g. Mass Storage disk on USB host mode)
//! @endverbatim
//!
uint8_t    nav_drive_nb( void )
{
80006c30:	d4 01       	pushm	lr
   return get_nb_lun(); // Number of devices = Number of lun
80006c32:	f0 1f 00 02 	mcall	80006c38 <nav_drive_nb+0x8>
}
80006c36:	d8 02       	popm	pc
80006c38:	80 00       	ld.sh	r0,r0[0x0]
80006c3a:	70 38       	ld.w	r8,r8[0xc]

80006c3c <nav_select>:
//!
//! @return    false if ID navigator don't exist
//! @return    true otherwise
//!
bool  nav_select( uint8_t u8_idnav )
{
80006c3c:	eb cd 40 80 	pushm	r7,lr
80006c40:	18 97       	mov	r7,r12
   if( FS_NB_NAVIGATOR <= u8_idnav )
80006c42:	30 18       	mov	r8,1
80006c44:	f0 0c 18 00 	cp.b	r12,r8
80006c48:	e0 88 00 07 	brls	80006c56 <nav_select+0x1a>
   {
      fs_g_status = FS_ERR_BAD_NAV;             // The navigator doesn't exist
80006c4c:	32 79       	mov	r9,39
80006c4e:	48 b8       	lddpc	r8,80006c78 <nav_select+0x3c>
80006c50:	b0 89       	st.b	r8[0x0],r9
80006c52:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }
#if (FS_NB_NAVIGATOR > 1)
   if( fs_g_u8_nav_selected != u8_idnav )
80006c56:	48 a8       	lddpc	r8,80006c7c <nav_select+0x40>
80006c58:	11 8c       	ld.ub	r12,r8[0x0]
80006c5a:	ee 0c 18 00 	cp.b	r12,r7
80006c5e:	c0 31       	brne	80006c64 <nav_select+0x28>
80006c60:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
   {
      fat_invert_nav( fs_g_u8_nav_selected );   // Deselect previous navigator = Select default navigator
80006c64:	f0 1f 00 07 	mcall	80006c80 <nav_select+0x44>
      fat_invert_nav( u8_idnav );               // Select new navigator
80006c68:	0e 9c       	mov	r12,r7
80006c6a:	f0 1f 00 06 	mcall	80006c80 <nav_select+0x44>
      fs_g_u8_nav_selected = u8_idnav;
80006c6e:	48 48       	lddpc	r8,80006c7c <nav_select+0x40>
80006c70:	b0 87       	st.b	r8[0x0],r7
80006c72:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80006c76:	00 00       	add	r0,r0
80006c78:	00 00       	add	r0,r0
80006c7a:	1a 00       	add	r0,sp
80006c7c:	00 00       	add	r0,r0
80006c7e:	1a 78       	tst	r8,sp
80006c80:	80 00       	ld.sh	r0,r0[0x0]
80006c82:	47 b8       	lddsp	r8,sp[0x1ec]

80006c84 <nav_reset>:
//! @verbatim
//! Call this at the program startup or before a new session (e.g. USB Device exit)
//! @endverbatim
//!
void  nav_reset( void )
{
80006c84:	eb cd 40 f8 	pushm	r3-r7,lr
#if ( (FS_ASCII   == true) && (FS_UNICODE == true))
   g_b_unicode = true;
#endif
   g_b_string_length = false;
80006c88:	30 07       	mov	r7,0
80006c8a:	49 18       	lddpc	r8,80006ccc <nav_reset+0x48>
80006c8c:	b0 87       	st.b	r8[0x0],r7
   g_b_no_check_disk = false;
80006c8e:	49 18       	lddpc	r8,80006cd0 <nav_reset+0x4c>
80006c90:	b0 87       	st.b	r8[0x0],r7

   fat_cache_reset();
80006c92:	f0 1f 00 11 	mcall	80006cd4 <nav_reset+0x50>
   fat_cache_clusterlist_reset();
80006c96:	f0 1f 00 11 	mcall	80006cd8 <nav_reset+0x54>
   {
   uint8_t i;
   // Reset variables of each navigators
   for( i=0 ; i!=FS_NB_NAVIGATOR ; i++ )
   {
      nav_select(i);
80006c9a:	30 0c       	mov	r12,0
80006c9c:	f0 1f 00 10 	mcall	80006cdc <nav_reset+0x58>
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM; // By default the fat isn't mounted
80006ca0:	49 03       	lddpc	r3,80006ce0 <nav_reset+0x5c>
80006ca2:	a6 87       	st.b	r3[0x0],r7
      fs_g_nav.u8_lun = 0xFF;                      // By default don't select a drive
80006ca4:	49 05       	lddpc	r5,80006ce4 <nav_reset+0x60>
80006ca6:	3f f4       	mov	r4,-1
80006ca8:	aa 84       	st.b	r5[0x0],r4
#if (FS_MULTI_PARTITION  ==  true)
      fs_g_nav.u8_partition=0;                     // By default select the first partition
#endif
      Fat_file_close();                            // By default no file is opened
80006caa:	49 06       	lddpc	r6,80006ce8 <nav_reset+0x64>
80006cac:	ac 87       	st.b	r6[0x0],r7
      fs_g_nav.b_mode_nav_single = false;          // By default display files and directories
80006cae:	eb 67 00 2d 	st.b	r5[45],r7
   {
   uint8_t i;
   // Reset variables of each navigators
   for( i=0 ; i!=FS_NB_NAVIGATOR ; i++ )
   {
      nav_select(i);
80006cb2:	30 1c       	mov	r12,1
80006cb4:	f0 1f 00 0a 	mcall	80006cdc <nav_reset+0x58>
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM; // By default the fat isn't mounted
80006cb8:	a6 87       	st.b	r3[0x0],r7
      fs_g_nav.u8_lun = 0xFF;                      // By default don't select a drive
80006cba:	aa 84       	st.b	r5[0x0],r4
#if (FS_MULTI_PARTITION  ==  true)
      fs_g_nav.u8_partition=0;                     // By default select the first partition
#endif
      Fat_file_close();                            // By default no file is opened
80006cbc:	ac 87       	st.b	r6[0x0],r7
      fs_g_nav.b_mode_nav_single = false;          // By default display files and directories
80006cbe:	eb 67 00 2d 	st.b	r5[45],r7
   }
   // By default select the navigator 0
   fs_g_u8_nav_selected = 0;
80006cc2:	48 b8       	lddpc	r8,80006cec <nav_reset+0x68>
80006cc4:	b0 87       	st.b	r8[0x0],r7
#  if (FS_MULTI_PARTITION  ==  true)
   fs_g_nav.u8_partition=0;                        // By default select the first partition
#  endif
   Fat_file_close();                               // By default no file is opened
#endif // (FS_NB_NAVIGATOR > 1)
}
80006cc6:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80006cca:	00 00       	add	r0,r0
80006ccc:	00 00       	add	r0,r0
80006cce:	1a 01       	add	r1,sp
80006cd0:	00 00       	add	r0,r0
80006cd2:	17 82       	ld.ub	r2,r11[0x0]
80006cd4:	80 00       	ld.sh	r0,r0[0x0]
80006cd6:	46 c8       	lddsp	r8,sp[0x1b0]
80006cd8:	80 00       	ld.sh	r0,r0[0x0]
80006cda:	40 a8       	lddsp	r8,sp[0x28]
80006cdc:	80 00       	ld.sh	r0,r0[0x0]
80006cde:	6c 3c       	ld.w	r12,r6[0xc]
80006ce0:	00 00       	add	r0,r0
80006ce2:	19 fc       	ld.ub	r12,r12[0x7]
80006ce4:	00 00       	add	r0,r0
80006ce6:	19 b0       	ld.ub	r0,r12[0x3]
80006ce8:	00 00       	add	r0,r0
80006cea:	17 70       	ld.ub	r0,--r11
80006cec:	00 00       	add	r0,r0
80006cee:	1a 78       	tst	r8,sp

80006cf0 <print_char>:
  usart_write_line(usart, str);
}


void print_char(volatile avr32_usart_t *usart, int c)
{
80006cf0:	d4 01       	pushm	lr
  // Invoke the USART driver to transmit the input character with the given USART.
  usart_putchar(usart, c);
80006cf2:	f0 1f 00 02 	mcall	80006cf8 <print_char+0x8>
}
80006cf6:	d8 02       	popm	pc
80006cf8:	80 00       	ld.sh	r0,r0[0x0]
80006cfa:	3e 54       	mov	r4,-27

80006cfc <print_dbg_char>:
  print(DBG_USART, str);
}


void print_dbg_char(int c)
{
80006cfc:	d4 01       	pushm	lr
  // Redirection to the debug USART.
  print_char(DBG_USART, c);
80006cfe:	18 9b       	mov	r11,r12
80006d00:	fe 7c 2c 00 	mov	r12,-54272
80006d04:	f0 1f 00 02 	mcall	80006d0c <print_dbg_char+0x10>
}
80006d08:	d8 02       	popm	pc
80006d0a:	00 00       	add	r0,r0
80006d0c:	80 00       	ld.sh	r0,r0[0x0]
80006d0e:	6c f0       	ld.w	r0,r6[0x3c]

80006d10 <print>:
  print_hex(DBG_USART, n);
}


void print(volatile avr32_usart_t *usart, const char *str)
{
80006d10:	d4 01       	pushm	lr
  // Invoke the USART driver to transmit the input string with the given USART.
  usart_write_line(usart, str);
80006d12:	f0 1f 00 02 	mcall	80006d18 <print+0x8>
}
80006d16:	d8 02       	popm	pc
80006d18:	80 00       	ld.sh	r0,r0[0x0]
80006d1a:	3e d0       	mov	r0,-19

80006d1c <print_ulong>:
  usart_putchar(usart, c);
}


void print_ulong(volatile avr32_usart_t *usart, unsigned long n)
{
80006d1c:	eb cd 40 e0 	pushm	r5-r7,lr
80006d20:	20 3d       	sub	sp,12
  char tmp[11];
  int i = sizeof(tmp) - 1;

  // Convert the given number to an ASCII decimal representation.
  tmp[i] = '\0';
80006d22:	30 08       	mov	r8,0
80006d24:	fb 68 00 0a 	st.b	sp[10],r8
80006d28:	30 a9       	mov	r9,10
  do
  {
    tmp[--i] = '0' + n % 10;
80006d2a:	1a 95       	mov	r5,sp
80006d2c:	e0 6e cc cd 	mov	lr,52429
80006d30:	ea 1e cc cc 	orh	lr,0xcccc
80006d34:	20 19       	sub	r9,1
80006d36:	f6 0e 06 46 	mulu.d	r6,r11,lr
80006d3a:	0e 98       	mov	r8,r7
80006d3c:	a3 98       	lsr	r8,0x3
80006d3e:	f0 08 00 2a 	add	r10,r8,r8<<0x2
80006d42:	f6 0a 01 1b 	sub	r11,r11,r10<<0x1
80006d46:	2d 0b       	sub	r11,-48
80006d48:	ea 09 0b 0b 	st.b	r5[r9],r11
    n /= 10;
80006d4c:	10 9b       	mov	r11,r8
  } while (n);
80006d4e:	58 08       	cp.w	r8,0
80006d50:	cf 21       	brne	80006d34 <print_ulong+0x18>

  // Transmit the resulting string with the given USART.
  print(usart, tmp + i);
80006d52:	1a 9b       	mov	r11,sp
80006d54:	12 0b       	add	r11,r9
80006d56:	f0 1f 00 03 	mcall	80006d60 <print_ulong+0x44>
}
80006d5a:	2f dd       	sub	sp,-12
80006d5c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80006d60:	80 00       	ld.sh	r0,r0[0x0]
80006d62:	6d 10       	ld.w	r0,r6[0x44]

80006d64 <print_dbg_ulong>:
  print_char(DBG_USART, c);
}


void print_dbg_ulong(unsigned long n)
{
80006d64:	d4 01       	pushm	lr
  // Redirection to the debug USART.
  print_ulong(DBG_USART, n);
80006d66:	18 9b       	mov	r11,r12
80006d68:	fe 7c 2c 00 	mov	r12,-54272
80006d6c:	f0 1f 00 02 	mcall	80006d74 <print_dbg_ulong+0x10>
}
80006d70:	d8 02       	popm	pc
80006d72:	00 00       	add	r0,r0
80006d74:	80 00       	ld.sh	r0,r0[0x0]
80006d76:	6d 1c       	ld.w	r12,r6[0x44]

80006d78 <print_dbg>:
  usart_init_rs232(DBG_USART, &dbg_usart_options, pba_hz);
}


void print_dbg(const char *str)
{
80006d78:	d4 01       	pushm	lr
  // Redirection to the debug USART.
  print(DBG_USART, str);
80006d7a:	18 9b       	mov	r11,r12
80006d7c:	fe 7c 2c 00 	mov	r12,-54272
80006d80:	f0 1f 00 02 	mcall	80006d88 <print_dbg+0x10>
}
80006d84:	d8 02       	popm	pc
80006d86:	00 00       	add	r0,r0
80006d88:	80 00       	ld.sh	r0,r0[0x0]
80006d8a:	6d 10       	ld.w	r0,r6[0x44]

80006d8c <init_dbg_rs232_ex>:
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
}


void init_dbg_rs232_ex(unsigned long baudrate, long pba_hz)
{
80006d8c:	eb cd 40 80 	pushm	r7,lr
80006d90:	20 3d       	sub	sp,12
80006d92:	16 97       	mov	r7,r11
    .baudrate = baudrate,
    .charlength = 8,
    .paritytype = USART_NO_PARITY,
    .stopbits = USART_1_STOPBIT,
    .channelmode = USART_NORMAL_CHMODE
  };
80006d94:	50 0c       	stdsp	sp[0x0],r12
80006d96:	30 88       	mov	r8,8
80006d98:	ba c8       	st.b	sp[0x4],r8
80006d9a:	30 48       	mov	r8,4
80006d9c:	ba d8       	st.b	sp[0x5],r8
80006d9e:	30 08       	mov	r8,0
80006da0:	ba 38       	st.h	sp[0x6],r8
80006da2:	fb 68 00 08 	st.b	sp[8],r8

  // Setup GPIO for debug USART.
  gpio_enable_module(DBG_USART_GPIO_MAP,
80006da6:	30 2b       	mov	r11,2
80006da8:	48 6c       	lddpc	r12,80006dc0 <init_dbg_rs232_ex+0x34>
80006daa:	f0 1f 00 07 	mcall	80006dc4 <init_dbg_rs232_ex+0x38>
                     sizeof(DBG_USART_GPIO_MAP) / sizeof(DBG_USART_GPIO_MAP[0]));

  // Initialize it in RS232 mode.
  usart_init_rs232(DBG_USART, &dbg_usart_options, pba_hz);
80006dae:	0e 9a       	mov	r10,r7
80006db0:	1a 9b       	mov	r11,sp
80006db2:	fe 7c 2c 00 	mov	r12,-54272
80006db6:	f0 1f 00 05 	mcall	80006dc8 <init_dbg_rs232_ex+0x3c>
}
80006dba:	2f dd       	sub	sp,-12
80006dbc:	e3 cd 80 80 	ldm	sp++,r7,pc
80006dc0:	80 01       	ld.sh	r1,r0[0x0]
80006dc2:	0e d8       	st.w	--r7,r8
80006dc4:	80 00       	ld.sh	r0,r0[0x0]
80006dc6:	31 c4       	mov	r4,28
80006dc8:	80 00       	ld.sh	r0,r0[0x0]
80006dca:	3f 20       	mov	r0,-14

80006dcc <init_dbg_rs232>:
//! ASCII representation of hexadecimal digits.
static const char HEX_DIGITS[16] = "0123456789ABCDEF";


void init_dbg_rs232(long pba_hz)
{
80006dcc:	d4 01       	pushm	lr
  init_dbg_rs232_ex(DBG_USART_BAUDRATE, pba_hz);
80006dce:	18 9b       	mov	r11,r12
80006dd0:	e0 6c e1 00 	mov	r12,57600
80006dd4:	f0 1f 00 02 	mcall	80006ddc <init_dbg_rs232+0x10>
}
80006dd8:	d8 02       	popm	pc
80006dda:	00 00       	add	r0,r0
80006ddc:	80 00       	ld.sh	r0,r0[0x0]
80006dde:	6d 8c       	ld.w	r12,r6[0x60]

80006de0 <_stext>:
80006de0:	48 dd       	lddpc	sp,80006e14 <udata_clear_loop_end+0x6>
80006de2:	48 e0       	lddpc	r0,80006e18 <udata_clear_loop_end+0xa>
80006de4:	e3 b0 00 01 	mtsr	0x4,r0
80006de8:	d5 53       	csrf	0x15
80006dea:	48 d0       	lddpc	r0,80006e1c <udata_clear_loop_end+0xe>
80006dec:	48 d1       	lddpc	r1,80006e20 <udata_clear_loop_end+0x12>
80006dee:	02 30       	cp.w	r0,r1
80006df0:	c0 62       	brcc	80006dfc <idata_load_loop_end>
80006df2:	48 d2       	lddpc	r2,80006e24 <udata_clear_loop_end+0x16>

80006df4 <idata_load_loop>:
80006df4:	a5 05       	ld.d	r4,r2++
80006df6:	a1 24       	st.d	r0++,r4
80006df8:	02 30       	cp.w	r0,r1
80006dfa:	cf d3       	brcs	80006df4 <idata_load_loop>

80006dfc <idata_load_loop_end>:
80006dfc:	48 b0       	lddpc	r0,80006e28 <udata_clear_loop_end+0x1a>
80006dfe:	48 c1       	lddpc	r1,80006e2c <udata_clear_loop_end+0x1e>
80006e00:	02 30       	cp.w	r0,r1
80006e02:	c0 62       	brcc	80006e0e <udata_clear_loop_end>
80006e04:	30 02       	mov	r2,0
80006e06:	30 03       	mov	r3,0

80006e08 <udata_clear_loop>:
80006e08:	a1 22       	st.d	r0++,r2
80006e0a:	02 30       	cp.w	r0,r1
80006e0c:	cf e3       	brcs	80006e08 <udata_clear_loop>

80006e0e <udata_clear_loop_end>:
80006e0e:	fe cf cb 8a 	sub	pc,pc,-13430
80006e12:	d7 03       	nop
80006e14:	00 01       	add	r1,r0
80006e16:	00 00       	add	r0,r0
80006e18:	80 01       	ld.sh	r1,r0[0x0]
80006e1a:	0a 00       	add	r0,r5
80006e1c:	00 00       	add	r0,r0
80006e1e:	00 04       	add	r4,r0
80006e20:	00 00       	add	r0,r0
80006e22:	11 18       	ld.sh	r8,r8++
80006e24:	80 01       	ld.sh	r1,r0[0x0]
80006e26:	23 80       	sub	r0,56
80006e28:	00 00       	add	r0,r0
80006e2a:	11 18       	ld.sh	r8,r8++
80006e2c:	00 00       	add	r0,r0
80006e2e:	1a f8       	st.b	--sp,r8

80006e30 <SD_Card_Test>:
	sdram_msp = create_mspace_with_base((void*) SDRAM_START_ADDRESS, MEM_SPACE_SIZE, 0);
	
	Enable_global_interrupt();
}
void SD_Card_Test()
{
80006e30:	eb cd 40 80 	pushm	r7,lr
80006e34:	20 1d       	sub	sp,4
	uint32_t VarTemp;
	//print_dbg("\n\n\rSD Card Memory Test:\n\r");
	// Test if the memory is ready - using the control access memory abstraction layer (/SERVICES/MEMORY/CTRL_ACCESS/)
	if (mem_test_unit_ready(LUN_ID_SD_MMC_SPI_MEM) == CTRL_GOOD)
80006e36:	30 0c       	mov	r12,0
80006e38:	f0 1f 00 21 	mcall	80006ebc <SD_Card_Test+0x8c>
80006e3c:	c3 a1       	brne	80006eb0 <SD_Card_Test+0x80>
	{
		SD_Status.Status = STATUS_OK;
80006e3e:	4a 17       	lddpc	r7,80006ec0 <SD_Card_Test+0x90>
80006e40:	30 08       	mov	r8,0
80006e42:	ae 88       	st.b	r7[0x0],r8
		// Get and display the capacity
		mem_read_capacity(LUN_ID_SD_MMC_SPI_MEM, &VarTemp);
80006e44:	1a 9b       	mov	r11,sp
80006e46:	f0 1f 00 20 	mcall	80006ec4 <SD_Card_Test+0x94>
		/*		print_dbg("OK:\t");*/
		SD_Status.Memory_size = (VarTemp + 1) >> (20 - FS_SHIFT_B_TO_SECTOR);
80006e4a:	40 08       	lddsp	r8,sp[0x0]
80006e4c:	2f f8       	sub	r8,-1
80006e4e:	ab 98       	lsr	r8,0xb
80006e50:	8f 18       	st.w	r7[0x4],r8
		// 		print_dbg_ulong(Columbus_Status.SD_Card->Memory_size);
		// 		print_dbg("MB\r\n");
		// 		print_dbg("SD Card Okay.\n\r");
		nav_reset();
80006e52:	f0 1f 00 1e 	mcall	80006ec8 <SD_Card_Test+0x98>
		// Use the last drive available as default.
		nav_drive_set(nav_drive_nb() - 1);
80006e56:	f0 1f 00 1e 	mcall	80006ecc <SD_Card_Test+0x9c>
80006e5a:	20 1c       	sub	r12,1
80006e5c:	5c 5c       	castu.b	r12
80006e5e:	f0 1f 00 1d 	mcall	80006ed0 <SD_Card_Test+0xa0>
		// Mount it.
		nav_partition_mount();
80006e62:	f0 1f 00 1d 	mcall	80006ed4 <SD_Card_Test+0xa4>
		nav_filelist_reset();
80006e66:	f0 1f 00 1d 	mcall	80006ed8 <SD_Card_Test+0xa8>
		if(nav_filelist_findname((FS_STRING)LOG_FILE, false))
80006e6a:	30 0b       	mov	r11,0
80006e6c:	49 cc       	lddpc	r12,80006edc <SD_Card_Test+0xac>
80006e6e:	f0 1f 00 1d 	mcall	80006ee0 <SD_Card_Test+0xb0>
80006e72:	c0 90       	breq	80006e84 <SD_Card_Test+0x54>
		{
			//print_dbg("\n\rLog File Already Exists\n\rAttempting to delete...");	
			nav_setcwd((FS_STRING)LOG_FILE, true, false);
80006e74:	30 0a       	mov	r10,0
80006e76:	30 1b       	mov	r11,1
80006e78:	49 9c       	lddpc	r12,80006edc <SD_Card_Test+0xac>
80006e7a:	f0 1f 00 1b 	mcall	80006ee4 <SD_Card_Test+0xb4>
			nav_file_del(false);
80006e7e:	30 0c       	mov	r12,0
80006e80:	f0 1f 00 1a 	mcall	80006ee8 <SD_Card_Test+0xb8>
		}

		if(nav_file_create((FS_STRING)LOG_FILE) == false)
80006e84:	49 6c       	lddpc	r12,80006edc <SD_Card_Test+0xac>
80006e86:	f0 1f 00 1a 	mcall	80006eec <SD_Card_Test+0xbc>
80006e8a:	c0 41       	brne	80006e92 <SD_Card_Test+0x62>
			SD_Status.Status = ERR_IO_ERROR;//print_dbg("\n\rNot worked...");
80006e8c:	3f f9       	mov	r9,-1
80006e8e:	48 d8       	lddpc	r8,80006ec0 <SD_Card_Test+0x90>
80006e90:	b0 89       	st.b	r8[0x0],r9
	
		nav_setcwd((FS_STRING)LOG_FILE, true, false);
80006e92:	30 0a       	mov	r10,0
80006e94:	30 1b       	mov	r11,1
80006e96:	49 2c       	lddpc	r12,80006edc <SD_Card_Test+0xac>
80006e98:	f0 1f 00 13 	mcall	80006ee4 <SD_Card_Test+0xb4>
		file_open(FOPEN_MODE_APPEND);
80006e9c:	30 2c       	mov	r12,2
80006e9e:	f0 1f 00 15 	mcall	80006ef0 <SD_Card_Test+0xc0>
		file_write_buf("SD Card Test\n\r", 14);
80006ea2:	30 eb       	mov	r11,14
80006ea4:	49 4c       	lddpc	r12,80006ef4 <SD_Card_Test+0xc4>
80006ea6:	f0 1f 00 15 	mcall	80006ef8 <SD_Card_Test+0xc8>
		file_close();
80006eaa:	f0 1f 00 15 	mcall	80006efc <SD_Card_Test+0xcc>
80006eae:	c0 48       	rjmp	80006eb6 <SD_Card_Test+0x86>
	}
	else
	{
		SD_Status.Status = ERR_IO_ERROR;
80006eb0:	3f f9       	mov	r9,-1
80006eb2:	48 48       	lddpc	r8,80006ec0 <SD_Card_Test+0x90>
80006eb4:	b0 89       	st.b	r8[0x0],r9
	}
}
80006eb6:	2f fd       	sub	sp,-4
80006eb8:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ebc:	80 00       	ld.sh	r0,r0[0x0]
80006ebe:	70 3c       	ld.w	r12,r8[0xc]
80006ec0:	00 00       	add	r0,r0
80006ec2:	1a 7c       	tst	r12,sp
80006ec4:	80 00       	ld.sh	r0,r0[0x0]
80006ec6:	70 50       	ld.w	r0,r8[0x14]
80006ec8:	80 00       	ld.sh	r0,r0[0x0]
80006eca:	6c 84       	ld.w	r4,r6[0x20]
80006ecc:	80 00       	ld.sh	r0,r0[0x0]
80006ece:	6c 30       	ld.w	r0,r6[0xc]
80006ed0:	80 00       	ld.sh	r0,r0[0x0]
80006ed2:	69 bc       	ld.w	r12,r4[0x6c]
80006ed4:	80 00       	ld.sh	r0,r0[0x0]
80006ed6:	69 74       	ld.w	r4,r4[0x5c]
80006ed8:	80 00       	ld.sh	r0,r0[0x0]
80006eda:	65 d4       	ld.w	r4,r2[0x74]
80006edc:	80 01       	ld.sh	r1,r0[0x0]
80006ede:	0e e8       	st.h	--r7,r8
80006ee0:	80 00       	ld.sh	r0,r0[0x0]
80006ee2:	65 a4       	ld.w	r4,r2[0x68]
80006ee4:	80 00       	ld.sh	r0,r0[0x0]
80006ee6:	6a 6c       	ld.w	r12,r5[0x18]
80006ee8:	80 00       	ld.sh	r0,r0[0x0]
80006eea:	67 38       	ld.w	r8,r3[0x4c]
80006eec:	80 00       	ld.sh	r0,r0[0x0]
80006eee:	65 ec       	ld.w	r12,r2[0x78]
80006ef0:	80 00       	ld.sh	r0,r0[0x0]
80006ef2:	62 8c       	ld.w	r12,r1[0x20]
80006ef4:	80 01       	ld.sh	r1,r0[0x0]
80006ef6:	0e f0       	st.b	--r7,r0
80006ef8:	80 00       	ld.sh	r0,r0[0x0]
80006efa:	60 ac       	ld.w	r12,r0[0x28]
80006efc:	80 00       	ld.sh	r0,r0[0x0]
80006efe:	60 70       	ld.w	r0,r0[0x1c]

80006f00 <System_Test>:

void System_Test()
{
80006f00:	d4 01       	pushm	lr
	SD_Card_Test();
80006f02:	f0 1f 00 1d 	mcall	80006f74 <System_Test+0x74>
	if(SD_Status.Status != STATUS_OK)
80006f06:	49 d8       	lddpc	r8,80006f78 <System_Test+0x78>
80006f08:	11 89       	ld.ub	r9,r8[0x0]
80006f0a:	30 08       	mov	r8,0
80006f0c:	f0 09 18 00 	cp.b	r9,r8
80006f10:	c0 80       	breq	80006f20 <System_Test+0x20>
	{
		Columbus_Status.Status |= SD_ERR;
80006f12:	49 b8       	lddpc	r8,80006f7c <System_Test+0x7c>
80006f14:	70 09       	ld.w	r9,r8[0x0]
80006f16:	a1 a9       	sbr	r9,0x0
80006f18:	91 09       	st.w	r8[0x0],r9
		print_dbg("\n\rSD Card Error!");
80006f1a:	49 ac       	lddpc	r12,80006f80 <System_Test+0x80>
80006f1c:	f0 1f 00 1a 	mcall	80006f84 <System_Test+0x84>
	}	
	if(OV7670_Status.Status != STATUS_OK)
80006f20:	49 a8       	lddpc	r8,80006f88 <System_Test+0x88>
80006f22:	11 89       	ld.ub	r9,r8[0x0]
80006f24:	30 08       	mov	r8,0
80006f26:	f0 09 18 00 	cp.b	r9,r8
80006f2a:	c0 c0       	breq	80006f42 <System_Test+0x42>
	{
		Columbus_Status.Status |= CAM_ERR;
80006f2c:	49 48       	lddpc	r8,80006f7c <System_Test+0x7c>
80006f2e:	70 09       	ld.w	r9,r8[0x0]
80006f30:	a1 b9       	sbr	r9,0x1
80006f32:	91 09       	st.w	r8[0x0],r9
		print_dbg("\n\rCamera Error(s): ");
80006f34:	49 6c       	lddpc	r12,80006f8c <System_Test+0x8c>
80006f36:	f0 1f 00 14 	mcall	80006f84 <System_Test+0x84>
		print_dbg_ulong(OV7670_Status.Status);
80006f3a:	49 48       	lddpc	r8,80006f88 <System_Test+0x88>
80006f3c:	11 8c       	ld.ub	r12,r8[0x0]
80006f3e:	f0 1f 00 15 	mcall	80006f90 <System_Test+0x90>
	}	
	if(PCA9542A.Status != STATUS_OK)
80006f42:	49 58       	lddpc	r8,80006f94 <System_Test+0x94>
80006f44:	11 89       	ld.ub	r9,r8[0x0]
80006f46:	30 08       	mov	r8,0
80006f48:	f0 09 18 00 	cp.b	r9,r8
80006f4c:	c0 80       	breq	80006f5c <System_Test+0x5c>
	{
		Columbus_Status.Status |= I2CMux_ERR;
80006f4e:	48 c8       	lddpc	r8,80006f7c <System_Test+0x7c>
80006f50:	70 09       	ld.w	r9,r8[0x0]
80006f52:	a3 a9       	sbr	r9,0x2
80006f54:	91 09       	st.w	r8[0x0],r9
		print_dbg("\n\rI2C Mux Error!");
80006f56:	49 1c       	lddpc	r12,80006f98 <System_Test+0x98>
80006f58:	f0 1f 00 0b 	mcall	80006f84 <System_Test+0x84>
	}		
	
	if(Columbus_Status.Status == STATUS_OK)
80006f5c:	48 88       	lddpc	r8,80006f7c <System_Test+0x7c>
80006f5e:	70 08       	ld.w	r8,r8[0x0]
80006f60:	58 08       	cp.w	r8,0
80006f62:	c0 51       	brne	80006f6c <System_Test+0x6c>
		print_dbg("\n\rSystem Check: PASS;");
80006f64:	48 ec       	lddpc	r12,80006f9c <System_Test+0x9c>
80006f66:	f0 1f 00 08 	mcall	80006f84 <System_Test+0x84>
80006f6a:	d8 02       	popm	pc
	else
		print_dbg("\n\rSystem Check: FAIL;");
80006f6c:	48 dc       	lddpc	r12,80006fa0 <System_Test+0xa0>
80006f6e:	f0 1f 00 06 	mcall	80006f84 <System_Test+0x84>
80006f72:	d8 02       	popm	pc
80006f74:	80 00       	ld.sh	r0,r0[0x0]
80006f76:	6e 30       	ld.w	r0,r7[0xc]
80006f78:	00 00       	add	r0,r0
80006f7a:	1a 7c       	tst	r12,sp
80006f7c:	00 00       	add	r0,r0
80006f7e:	1a 90       	mov	r0,sp
80006f80:	80 01       	ld.sh	r1,r0[0x0]
80006f82:	0f 00       	ld.w	r0,r7++
80006f84:	80 00       	ld.sh	r0,r0[0x0]
80006f86:	6d 78       	ld.w	r8,r6[0x5c]
80006f88:	00 00       	add	r0,r0
80006f8a:	1a 86       	andn	r6,sp
80006f8c:	80 01       	ld.sh	r1,r0[0x0]
80006f8e:	0f 14       	ld.sh	r4,r7++
80006f90:	80 00       	ld.sh	r0,r0[0x0]
80006f92:	6d 64       	ld.w	r4,r6[0x58]
80006f94:	00 00       	add	r0,r0
80006f96:	1a 84       	andn	r4,sp
80006f98:	80 01       	ld.sh	r1,r0[0x0]
80006f9a:	0f 28       	ld.uh	r8,r7++
80006f9c:	80 01       	ld.sh	r1,r0[0x0]
80006f9e:	0f 3c       	ld.ub	r12,r7++
80006fa0:	80 01       	ld.sh	r1,r0[0x0]
80006fa2:	0f 54       	ld.sh	r4,--r7

80006fa4 <board_init>:
#include <board.h>
#include <conf_board.h>
#include "CustomDevices/CustomDevices.h"

void board_init(void)
{
80006fa4:	d4 01       	pushm	lr
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	//Initialise Clocks
	pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
80006fa6:	30 3a       	mov	r10,3
80006fa8:	e0 6b 24 00 	mov	r11,9216
80006fac:	ea 1b 00 f4 	orh	r11,0xf4
80006fb0:	30 0c       	mov	r12,0
80006fb2:	f0 1f 00 15 	mcall	80007004 <board_init+0x60>
	//initialise Debug USART
	init_dbg_rs232(FOSC0);
80006fb6:	e0 6c 24 00 	mov	r12,9216
80006fba:	ea 1c 00 f4 	orh	r12,0xf4
80006fbe:	f0 1f 00 13 	mcall	80007008 <board_init+0x64>
	//Throw some text out.
	print_dbg("\x0C");
80006fc2:	49 3c       	lddpc	r12,8000700c <board_init+0x68>
80006fc4:	f0 1f 00 13 	mcall	80007010 <board_init+0x6c>
	print_dbg("The Columbus\n\n\r");
80006fc8:	49 3c       	lddpc	r12,80007014 <board_init+0x70>
80006fca:	f0 1f 00 12 	mcall	80007010 <board_init+0x6c>
	sdramc_init(FOSC0);//SDRAM initialise
80006fce:	e0 6c 24 00 	mov	r12,9216
80006fd2:	ea 1c 00 f4 	orh	r12,0xf4
80006fd6:	f0 1f 00 11 	mcall	80007018 <board_init+0x74>
	sd_mmc_resources_init();//SD Card Init
80006fda:	f0 1f 00 11 	mcall	8000701c <board_init+0x78>
	INTC_init_interrupts();
80006fde:	f0 1f 00 11 	mcall	80007020 <board_init+0x7c>
	twim_init();
80006fe2:	f0 1f 00 11 	mcall	80007024 <board_init+0x80>
	Motor_Init();
80006fe6:	f0 1f 00 11 	mcall	80007028 <board_init+0x84>
	OV7670_Init();
80006fea:	f0 1f 00 11 	mcall	8000702c <board_init+0x88>
	
	//Allocate Memory Space
	sdram_msp = create_mspace_with_base((void*) SDRAM_START_ADDRESS, MEM_SPACE_SIZE, 0);
80006fee:	30 0a       	mov	r10,0
80006ff0:	fc 1b 00 40 	movh	r11,0x40
80006ff4:	fc 1c d0 00 	movh	r12,0xd000
80006ff8:	f0 1f 00 0e 	mcall	80007030 <board_init+0x8c>
80006ffc:	48 e8       	lddpc	r8,80007034 <board_init+0x90>
80006ffe:	91 0c       	st.w	r8[0x0],r12
	
	Enable_global_interrupt();
80007000:	d5 03       	csrf	0x10
}
80007002:	d8 02       	popm	pc
80007004:	80 00       	ld.sh	r0,r0[0x0]
80007006:	33 74       	mov	r4,55
80007008:	80 00       	ld.sh	r0,r0[0x0]
8000700a:	6d cc       	ld.w	r12,r6[0x70]
8000700c:	80 01       	ld.sh	r1,r0[0x0]
8000700e:	0f 6c       	ld.uh	r12,--r7
80007010:	80 00       	ld.sh	r0,r0[0x0]
80007012:	6d 78       	ld.w	r8,r6[0x5c]
80007014:	80 01       	ld.sh	r1,r0[0x0]
80007016:	0f 70       	ld.ub	r0,--r7
80007018:	80 00       	ld.sh	r0,r0[0x0]
8000701a:	2e 04       	sub	r4,-32
8000701c:	80 00       	ld.sh	r0,r0[0x0]
8000701e:	a1 5c       	asr	r12,0x1
80007020:	80 00       	ld.sh	r0,r0[0x0]
80007022:	32 c8       	mov	r8,44
80007024:	80 00       	ld.sh	r0,r0[0x0]
80007026:	a1 e0       	*unknown*
80007028:	80 00       	ld.sh	r0,r0[0x0]
8000702a:	91 b8       	st.w	r8[0x2c],r8
8000702c:	80 00       	ld.sh	r0,r0[0x0]
8000702e:	9c c8       	ld.uh	r8,lr[0x8]
80007030:	80 00       	ld.sh	r0,r0[0x0]
80007032:	7f b0       	ld.w	r0,pc[0x6c]
80007034:	00 00       	add	r0,r0
80007036:	1a a4       	st.w	sp++,r4

80007038 <get_nb_lun>:

  return nb_lun;
#else
  return MAX_LUN;
#endif
}
80007038:	5e ff       	retal	1
8000703a:	d7 03       	nop

8000703c <mem_test_unit_ready>:
  return LUN_ID_0;
}


Ctrl_status mem_test_unit_ready(U8 lun)
{
8000703c:	d4 01       	pushm	lr
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
8000703e:	58 0c       	cp.w	r12,0
80007040:	c0 20       	breq	80007044 <mem_test_unit_ready+0x8>
80007042:	da 0a       	popm	pc,r12=1
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
80007044:	48 28       	lddpc	r8,8000704c <mem_test_unit_ready+0x10>
80007046:	70 0c       	ld.w	r12,r8[0x0]
80007048:	5d 1c       	icall	r12
#endif

  Ctrl_access_unlock();

  return status;
}
8000704a:	d8 02       	popm	pc
8000704c:	80 01       	ld.sh	r1,r0[0x0]
8000704e:	0f 80       	ld.ub	r0,r7[0x0]

80007050 <mem_read_capacity>:


Ctrl_status mem_read_capacity(U8 lun, U32 *u32_nb_sector)
{
80007050:	d4 01       	pushm	lr
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
80007052:	58 0c       	cp.w	r12,0
80007054:	c0 20       	breq	80007058 <mem_read_capacity+0x8>
80007056:	da 0a       	popm	pc,r12=1
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
80007058:	48 38       	lddpc	r8,80007064 <mem_read_capacity+0x14>
8000705a:	70 18       	ld.w	r8,r8[0x4]
8000705c:	16 9c       	mov	r12,r11
8000705e:	5d 18       	icall	r8
#endif

  Ctrl_access_unlock();

  return status;
}
80007060:	d8 02       	popm	pc
80007062:	00 00       	add	r0,r0
80007064:	80 01       	ld.sh	r1,r0[0x0]
80007066:	0f 80       	ld.ub	r0,r7[0x0]

80007068 <mem_sector_size>:


U8 mem_sector_size(U8 lun)
{
80007068:	58 0c       	cp.w	r12,0
#endif

  Ctrl_access_unlock();

  return sector_size;
}
8000706a:	5f 0c       	sreq	r12
8000706c:	5e fc       	retal	r12
8000706e:	d7 03       	nop

80007070 <mem_wr_protect>:


bool mem_wr_protect(U8 lun)
{
80007070:	d4 01       	pushm	lr
  bool wr_protect;

  if (!Ctrl_access_lock()) return true;

  wr_protect =
80007072:	58 0c       	cp.w	r12,0
80007074:	c0 20       	breq	80007078 <mem_wr_protect+0x8>
80007076:	da 0a       	popm	pc,r12=1
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
80007078:	48 28       	lddpc	r8,80007080 <mem_wr_protect+0x10>
8000707a:	70 2c       	ld.w	r12,r8[0x8]
8000707c:	5d 1c       	icall	r12
#endif

  Ctrl_access_unlock();

  return wr_protect;
}
8000707e:	d8 02       	popm	pc
80007080:	80 01       	ld.sh	r1,r0[0x0]
80007082:	0f 80       	ld.ub	r0,r7[0x0]

80007084 <memory_2_ram>:
 */
//! @{


Ctrl_status memory_2_ram(U8 lun, U32 addr, void *ram)
{
80007084:	d4 01       	pushm	lr
80007086:	16 98       	mov	r8,r11
#endif

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
80007088:	58 0c       	cp.w	r12,0
8000708a:	c0 20       	breq	8000708e <memory_2_ram+0xa>
8000708c:	da 0a       	popm	pc,r12=1
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
8000708e:	48 49       	lddpc	r9,8000709c <memory_2_ram+0x18>
80007090:	72 49       	ld.w	r9,r9[0x10]
80007092:	14 9b       	mov	r11,r10
80007094:	10 9c       	mov	r12,r8
80007096:	5d 19       	icall	r9
  memory_stop_read_action();

  Ctrl_access_unlock();

  return status;
}
80007098:	d8 02       	popm	pc
8000709a:	00 00       	add	r0,r0
8000709c:	80 01       	ld.sh	r1,r0[0x0]
8000709e:	0f 80       	ld.ub	r0,r7[0x0]

800070a0 <ram_2_memory>:


Ctrl_status ram_2_memory(U8 lun, U32 addr, const void *ram)
{
800070a0:	d4 01       	pushm	lr
800070a2:	16 98       	mov	r8,r11
#endif

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
800070a4:	58 0c       	cp.w	r12,0
800070a6:	c0 20       	breq	800070aa <ram_2_memory+0xa>
800070a8:	da 0a       	popm	pc,r12=1
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
800070aa:	48 49       	lddpc	r9,800070b8 <ram_2_memory+0x18>
800070ac:	72 59       	ld.w	r9,r9[0x14]
800070ae:	14 9b       	mov	r11,r10
800070b0:	10 9c       	mov	r12,r8
800070b2:	5d 19       	icall	r9
  memory_stop_write_action();

  Ctrl_access_unlock();

  return status;
}
800070b4:	d8 02       	popm	pc
800070b6:	00 00       	add	r0,r0
800070b8:	80 01       	ld.sh	r1,r0[0x0]
800070ba:	0f 80       	ld.ub	r0,r7[0x0]

800070bc <segment_holding>:
#define segment_holds(S, A)\
  ((char*)(A) >= S->base && (char*)(A) < S->base + S->size)

/* Return segment holding given address */
static msegmentptr segment_holding(mstate m, char* addr) {
  msegmentptr sp = &m->seg;
800070bc:	f8 cc fe 48 	sub	r12,r12,-440
  for (;;) {
    if (addr >= sp->base && addr < sp->base + sp->size)
800070c0:	78 08       	ld.w	r8,r12[0x0]
800070c2:	16 38       	cp.w	r8,r11
800070c4:	e0 8b 00 06 	brhi	800070d0 <segment_holding+0x14>
800070c8:	78 19       	ld.w	r9,r12[0x4]
800070ca:	12 08       	add	r8,r9
800070cc:	10 3b       	cp.w	r11,r8
800070ce:	5e 3c       	retlo	r12
      return sp;
    if ((sp = sp->next) == 0)
800070d0:	78 2c       	ld.w	r12,r12[0x8]
800070d2:	58 0c       	cp.w	r12,0
800070d4:	cf 61       	brne	800070c0 <segment_holding+0x4>
      return 0;
  }
}
800070d6:	5e fc       	retal	r12

800070d8 <init_mparams>:

/* ---------------------------- setting mparams -------------------------- */

/* Initialize mparams */
static int init_mparams(void) {
  if (mparams.page_size == 0) {
800070d8:	49 08       	lddpc	r8,80007118 <init_mparams+0x40>
800070da:	70 18       	ld.w	r8,r8[0x4]
800070dc:	58 08       	cp.w	r8,0
800070de:	c1 c1       	brne	80007116 <init_mparams+0x3e>
    size_t s;

    mparams.mmap_threshold = DEFAULT_MMAP_THRESHOLD;
800070e0:	48 e8       	lddpc	r8,80007118 <init_mparams+0x40>
800070e2:	e4 69 00 00 	mov	r9,262144
800070e6:	91 39       	st.w	r8[0xc],r9
    mparams.trim_threshold = DEFAULT_TRIM_THRESHOLD;
800070e8:	fc 19 00 20 	movh	r9,0x20
800070ec:	91 49       	st.w	r8[0x10],r9
#if MORECORE_CONTIGUOUS
    mparams.default_mflags = USE_LOCK_BIT|USE_MMAP_BIT;
800070ee:	30 19       	mov	r9,1
800070f0:	91 59       	st.w	r8[0x14],r9
    }
#else /* (FOOTERS && !INSECURE) */
    s = (size_t)0x58585858U;
#endif /* (FOOTERS && !INSECURE) */
    ACQUIRE_MAGIC_INIT_LOCK();
    if (mparams.magic == 0) {
800070f2:	70 08       	ld.w	r8,r8[0x0]
800070f4:	58 08       	cp.w	r8,0
800070f6:	c0 b1       	brne	8000710c <init_mparams+0x34>
      mparams.magic = s;
800070f8:	e0 69 58 58 	mov	r9,22616
800070fc:	ea 19 58 58 	orh	r9,0x5858
80007100:	48 68       	lddpc	r8,80007118 <init_mparams+0x40>
80007102:	91 09       	st.w	r8[0x0],r9
      /* Set up lock for main malloc area */
      INITIAL_LOCK(&gm->mutex);
      gm->mflags = mparams.default_mflags;
80007104:	30 19       	mov	r9,1
80007106:	48 68       	lddpc	r8,8000711c <init_mparams+0x44>
80007108:	f1 49 01 b4 	st.w	r8[436],r9
    }
    RELEASE_MAGIC_INIT_LOCK();

#ifndef WIN32
    mparams.page_size = malloc_getpagesize;
8000710c:	48 38       	lddpc	r8,80007118 <init_mparams+0x40>
8000710e:	e0 69 02 00 	mov	r9,512
80007112:	91 19       	st.w	r8[0x4],r9
    mparams.granularity = ((DEFAULT_GRANULARITY != 0)?
80007114:	91 29       	st.w	r8[0x8],r9
        ((mparams.granularity & (mparams.granularity-SIZE_T_ONE)) != 0) ||
        ((mparams.page_size   & (mparams.page_size-SIZE_T_ONE))   != 0))
      ABORT;
  }
  return 0;
}
80007116:	5e fd       	retal	0
80007118:	00 00       	add	r0,r0
8000711a:	14 ec       	st.h	--r10,r12
8000711c:	00 00       	add	r0,r0
8000711e:	13 24       	ld.uh	r4,r9++

80007120 <init_top>:
/* -------------------------- mspace management -------------------------- */

/* Initialize top chunk and its size */
static void init_top(mstate m, mchunkptr p, size_t psize) {
  /* Ensure alignment */
  size_t offset = align_offset(chunk2mem(p));
80007120:	f1 db c0 03 	bfextu	r8,r11,0x0,0x3
80007124:	c0 50       	breq	8000712e <init_top+0xe>
80007126:	f0 08 11 08 	rsub	r8,r8,8
8000712a:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
  p = (mchunkptr)((char*)p + offset);
8000712e:	10 0b       	add	r11,r8
  psize -= offset;
80007130:	10 1a       	sub	r10,r8

  m->top = p;
80007132:	99 6b       	st.w	r12[0x18],r11
  m->topsize = psize;
80007134:	99 3a       	st.w	r12[0xc],r10
  p->head = psize | PINUSE_BIT;
80007136:	14 98       	mov	r8,r10
80007138:	a1 a8       	sbr	r8,0x0
8000713a:	97 18       	st.w	r11[0x4],r8
  /* set size of fake trailing chunk holding overhead space only once */
  chunk_plus_offset(p, psize)->head = TOP_FOOT_SIZE;
8000713c:	14 0b       	add	r11,r10
8000713e:	32 88       	mov	r8,40
80007140:	97 18       	st.w	r11[0x4],r8
  m->trim_check = mparams.trim_threshold; /* reset on each update */
80007142:	48 38       	lddpc	r8,8000714c <init_top+0x2c>
80007144:	70 48       	ld.w	r8,r8[0x10]
80007146:	99 78       	st.w	r12[0x1c],r8
}
80007148:	5e fc       	retal	r12
8000714a:	00 00       	add	r0,r0
8000714c:	00 00       	add	r0,r0
8000714e:	14 ec       	st.h	--r10,r12

80007150 <init_bins>:

/* Initialize bins for a new mstate that is otherwise zeroed out */
static void init_bins(mstate m) {
80007150:	f8 c8 ff dc 	sub	r8,r12,-36
80007154:	f8 cc fe dc 	sub	r12,r12,-292
  /* Establish circular links for smallbins */
  bindex_t i;
  for (i = 0; i < NSMALLBINS; ++i) {
    sbinptr bin = smallbin_at(m,i);
    bin->fd = bin->bk = bin;
80007158:	91 38       	st.w	r8[0xc],r8
8000715a:	91 28       	st.w	r8[0x8],r8
8000715c:	2f 88       	sub	r8,-8

/* Initialize bins for a new mstate that is otherwise zeroed out */
static void init_bins(mstate m) {
  /* Establish circular links for smallbins */
  bindex_t i;
  for (i = 0; i < NSMALLBINS; ++i) {
8000715e:	18 38       	cp.w	r8,r12
80007160:	cf c1       	brne	80007158 <init_bins+0x8>
    sbinptr bin = smallbin_at(m,i);
    bin->fd = bin->bk = bin;
  }
}
80007162:	5e fc       	retal	r12

80007164 <sys_trim>:
    sp = next;
  }
  return released;
}

static int sys_trim(mstate m, size_t pad) {
80007164:	d4 31       	pushm	r0-r7,lr
80007166:	20 2d       	sub	sp,8
80007168:	18 95       	mov	r5,r12
  size_t released = 0;
  if (pad < MAX_REQUEST && is_initialized(m)) {
8000716a:	fe 5b ff bf 	cp.w	r11,-65
8000716e:	e0 8b 01 a8 	brhi	800074be <sys_trim+0x35a>
80007172:	78 68       	ld.w	r8,r12[0x18]
80007174:	58 08       	cp.w	r8,0
80007176:	e0 80 01 a4 	breq	800074be <sys_trim+0x35a>
    pad += TOP_FOOT_SIZE; /* ensure enough room for segment overhead */
8000717a:	f6 c6 ff d8 	sub	r6,r11,-40

    if (m->topsize > pad) {
8000717e:	78 37       	ld.w	r7,r12[0xc]
80007180:	0e 36       	cp.w	r6,r7
80007182:	c6 32       	brcc	80007248 <sys_trim+0xe4>
      /* Shrink top space in granularity-size units, keeping at least one */
      size_t unit = mparams.granularity;
80007184:	fe f9 03 58 	ld.w	r9,pc[856]
80007188:	72 23       	ld.w	r3,r9[0x8]
      size_t extra = ((m->topsize - pad + (unit - SIZE_T_ONE)) / unit -
                      SIZE_T_ONE) * unit;
      msegmentptr sp = segment_holding(m, (char*)m->top);
8000718a:	10 9b       	mov	r11,r8
8000718c:	f0 1f 00 d5 	mcall	800074e0 <sys_trim+0x37c>
80007190:	18 94       	mov	r4,r12

      if (!is_extern_segment(sp)) {
80007192:	78 38       	ld.w	r8,r12[0xc]
80007194:	10 99       	mov	r9,r8
80007196:	e2 19 00 08 	andl	r9,0x8,COH
8000719a:	c5 71       	brne	80007248 <sys_trim+0xe4>

    if (m->topsize > pad) {
      /* Shrink top space in granularity-size units, keeping at least one */
      size_t unit = mparams.granularity;
      size_t extra = ((m->topsize - pad + (unit - SIZE_T_ONE)) / unit -
                      SIZE_T_ONE) * unit;
8000719c:	ee 03 00 0b 	add	r11,r7,r3
800071a0:	20 1b       	sub	r11,1
800071a2:	0c 1b       	sub	r11,r6
800071a4:	f6 03 0d 0a 	divu	r10,r11,r3
800071a8:	f4 c7 00 01 	sub	r7,r10,1
800071ac:	a7 37       	mul	r7,r3
      msegmentptr sp = segment_holding(m, (char*)m->top);

      if (!is_extern_segment(sp)) {
        if (is_mmapped_segment(sp)) {
800071ae:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800071b2:	c1 30       	breq	800071d8 <sys_trim+0x74>
          if (HAVE_MMAP &&
              sp->size >= extra &&
800071b4:	78 1c       	ld.w	r12,r12[0x4]
                      SIZE_T_ONE) * unit;
      msegmentptr sp = segment_holding(m, (char*)m->top);

      if (!is_extern_segment(sp)) {
        if (is_mmapped_segment(sp)) {
          if (HAVE_MMAP &&
800071b6:	18 37       	cp.w	r7,r12
800071b8:	e0 8b 00 48 	brhi	80007248 <sys_trim+0xe4>
  }
}

/* Return true if segment contains a segment link */
static int has_segment_link(mstate m, msegmentptr ss) {
  msegmentptr sp = &m->seg;
800071bc:	ea c9 fe 48 	sub	r9,r5,-440
  for (;;) {
    if ((char*)sp >= ss->base && (char*)sp < ss->base + ss->size)
800071c0:	68 08       	ld.w	r8,r4[0x0]
800071c2:	f0 0c 00 0b 	add	r11,r8,r12
800071c6:	12 38       	cp.w	r8,r9
800071c8:	e0 8b 00 04 	brhi	800071d0 <sys_trim+0x6c>
800071cc:	16 39       	cp.w	r9,r11
800071ce:	c3 d3       	brcs	80007248 <sys_trim+0xe4>
      return 1;
    if ((sp = sp->next) == 0)
800071d0:	72 29       	ld.w	r9,r9[0x8]
800071d2:	58 09       	cp.w	r9,0
800071d4:	cf 91       	brne	800071c6 <sys_trim+0x62>
800071d6:	c7 99       	rjmp	800074c8 <sys_trim+0x364>
              released = extra;
            }
          }
        }
        else if (HAVE_MORECORE) {
          if (extra >= HALF_MAX_SIZE_T) /* Avoid wrapping negative */
800071d8:	e0 6b ff fe 	mov	r11,65534
800071dc:	ea 1b 7f ff 	orh	r11,0x7fff
800071e0:	16 37       	cp.w	r7,r11
800071e2:	e0 88 00 05 	brls	800071ec <sys_trim+0x88>
            extra = (HALF_MAX_SIZE_T) + SIZE_T_ONE - unit;
800071e6:	fc 17 80 00 	movh	r7,0x8000
800071ea:	06 17       	sub	r7,r3
          ACQUIRE_MORECORE_LOCK();
          {
            /* Make sure end of memory is where we last set it. */
            char* old_br = (char*)(CALL_MORECORE(0));
800071ec:	30 0c       	mov	r12,0
800071ee:	f0 1f 00 be 	mcall	800074e4 <sys_trim+0x380>
            if (old_br == sp->base + sp->size) {
800071f2:	68 06       	ld.w	r6,r4[0x0]
800071f4:	68 18       	ld.w	r8,r4[0x4]
800071f6:	10 06       	add	r6,r8
800071f8:	18 36       	cp.w	r6,r12
800071fa:	c2 71       	brne	80007248 <sys_trim+0xe4>
              char* rel_br = (char*)(CALL_MORECORE(-extra));
800071fc:	ee 0c 11 00 	rsub	r12,r7,0
80007200:	f0 1f 00 b9 	mcall	800074e4 <sys_trim+0x380>
80007204:	18 97       	mov	r7,r12
              char* new_br = (char*)(CALL_MORECORE(0));
80007206:	30 0c       	mov	r12,0
80007208:	f0 1f 00 b7 	mcall	800074e4 <sys_trim+0x380>
              if (rel_br != CMFAIL && new_br < old_br)
8000720c:	5b f7       	cp.w	r7,-1
8000720e:	5f 19       	srne	r9
80007210:	18 36       	cp.w	r6,r12
80007212:	f9 b8 0b 01 	movhi	r8,1
80007216:	f9 b8 08 00 	movls	r8,0
8000721a:	f3 e8 00 08 	and	r8,r9,r8
8000721e:	c1 50       	breq	80007248 <sys_trim+0xe4>
                released = old_br - new_br;
80007220:	18 16       	sub	r6,r12
80007222:	50 16       	stdsp	sp[0x4],r6
          }
          RELEASE_MORECORE_LOCK();
        }
      }

      if (released != 0) {
80007224:	40 19       	lddsp	r9,sp[0x4]
80007226:	58 09       	cp.w	r9,0
80007228:	c1 20       	breq	8000724c <sys_trim+0xe8>
        sp->size -= released;
8000722a:	68 18       	ld.w	r8,r4[0x4]
8000722c:	12 18       	sub	r8,r9
8000722e:	89 18       	st.w	r4[0x4],r8
        m->footprint -= released;
80007230:	ea f8 01 ac 	ld.w	r8,r5[428]
80007234:	12 18       	sub	r8,r9
80007236:	eb 48 01 ac 	st.w	r5[428],r8
        init_top(m, m->top, m->topsize - released);
8000723a:	6a 3a       	ld.w	r10,r5[0xc]
8000723c:	12 1a       	sub	r10,r9
8000723e:	6a 6b       	ld.w	r11,r5[0x18]
80007240:	0a 9c       	mov	r12,r5
80007242:	f0 1f 00 aa 	mcall	800074e8 <sys_trim+0x384>
80007246:	c0 38       	rjmp	8000724c <sys_trim+0xe8>
80007248:	30 08       	mov	r8,0
8000724a:	50 18       	stdsp	sp[0x4],r8

/* Unmap and unlink any mmapped segments that don't contain used chunks */
static size_t release_unused_segments(mstate m) {
  size_t released = 0;
  msegmentptr pred = &m->seg;
  msegmentptr sp = pred->next;
8000724c:	ea f7 01 c0 	ld.w	r7,r5[448]
  while (sp != 0) {
80007250:	58 07       	cp.w	r7,0
80007252:	e0 80 01 2b 	breq	800074a8 <sys_trim+0x344>
/* -----------------------  system deallocation -------------------------- */

/* Unmap and unlink any mmapped segments that don't contain used chunks */
static size_t release_unused_segments(mstate m) {
  size_t released = 0;
  msegmentptr pred = &m->seg;
80007256:	ea c3 fe 48 	sub	r3,r5,-440
8000725a:	30 0b       	mov	r11,0
8000725c:	50 0b       	stdsp	sp[0x0],r11
          /* unlink obsoleted record */
          sp = pred;
          sp->next = next;
        }
        else { /* back out if cannot unmap */
          insert_large_chunk(m, tp, psize);
8000725e:	16 90       	mov	r0,r11
80007260:	0a 94       	mov	r4,r5
static size_t release_unused_segments(mstate m) {
  size_t released = 0;
  msegmentptr pred = &m->seg;
  msegmentptr sp = pred->next;
  while (sp != 0) {
    char* base = sp->base;
80007262:	6e 0c       	ld.w	r12,r7[0x0]
    size_t size = sp->size;
80007264:	6e 15       	ld.w	r5,r7[0x4]
    msegmentptr next = sp->next;
80007266:	6e 26       	ld.w	r6,r7[0x8]
    if (is_mmapped_segment(sp) && !is_extern_segment(sp)) {
80007268:	6e 38       	ld.w	r8,r7[0xc]
8000726a:	e2 18 00 09 	andl	r8,0x9,COH
8000726e:	58 18       	cp.w	r8,1
80007270:	e0 81 01 17 	brne	8000749e <sys_trim+0x33a>
      mchunkptr p = align_as_chunk(base);
80007274:	f1 dc c0 03 	bfextu	r8,r12,0x0,0x3
80007278:	c0 31       	brne	8000727e <sys_trim+0x11a>
8000727a:	00 98       	mov	r8,r0
8000727c:	c0 58       	rjmp	80007286 <sys_trim+0x122>
8000727e:	f0 08 11 08 	rsub	r8,r8,8
80007282:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80007286:	f8 08 00 08 	add	r8,r12,r8
8000728a:	10 92       	mov	r2,r8
      size_t psize = chunksize(p);
8000728c:	70 11       	ld.w	r1,r8[0x4]
      /* Can unmap if first chunk holds entire segment and not pinned */
      if (!cinuse(p) && (char*)p + psize >= base + size - TOP_FOOT_SIZE) {
8000728e:	02 99       	mov	r9,r1
80007290:	e2 19 00 02 	andl	r9,0x2,COH
80007294:	e0 81 01 05 	brne	8000749e <sys_trim+0x33a>
    char* base = sp->base;
    size_t size = sp->size;
    msegmentptr next = sp->next;
    if (is_mmapped_segment(sp) && !is_extern_segment(sp)) {
      mchunkptr p = align_as_chunk(base);
      size_t psize = chunksize(p);
80007298:	e0 11 ff fc 	andl	r1,0xfffc
      /* Can unmap if first chunk holds entire segment and not pinned */
      if (!cinuse(p) && (char*)p + psize >= base + size - TOP_FOOT_SIZE) {
8000729c:	02 08       	add	r8,r1
8000729e:	ea c9 00 28 	sub	r9,r5,40
800072a2:	f8 09 00 09 	add	r9,r12,r9
800072a6:	12 38       	cp.w	r8,r9
800072a8:	e0 83 00 fb 	brlo	8000749e <sys_trim+0x33a>
        tchunkptr tp = (tchunkptr)p;
        assert(segment_holds(sp, (char*)sp));
        if (p == m->dv) {
800072ac:	68 58       	ld.w	r8,r4[0x14]
800072ae:	10 32       	cp.w	r2,r8
800072b0:	c0 41       	brne	800072b8 <sys_trim+0x154>
          m->dv = 0;
800072b2:	89 50       	st.w	r4[0x14],r0
          m->dvsize = 0;
800072b4:	89 20       	st.w	r4[0x8],r0
800072b6:	c6 48       	rjmp	8000737e <sys_trim+0x21a>
        }
        else {
          unlink_large_chunk(m, tp);
800072b8:	64 6b       	ld.w	r11,r2[0x18]
800072ba:	64 38       	ld.w	r8,r2[0xc]
800072bc:	10 32       	cp.w	r2,r8
800072be:	c0 90       	breq	800072d0 <sys_trim+0x16c>
800072c0:	64 29       	ld.w	r9,r2[0x8]
800072c2:	68 4a       	ld.w	r10,r4[0x10]
800072c4:	12 3a       	cp.w	r10,r9
800072c6:	e0 8b 00 21 	brhi	80007308 <sys_trim+0x1a4>
800072ca:	93 38       	st.w	r9[0xc],r8
800072cc:	91 29       	st.w	r8[0x8],r9
800072ce:	c1 d8       	rjmp	80007308 <sys_trim+0x1a4>
800072d0:	64 58       	ld.w	r8,r2[0x14]
800072d2:	58 08       	cp.w	r8,0
800072d4:	c0 40       	breq	800072dc <sys_trim+0x178>
800072d6:	e4 ca ff ec 	sub	r10,r2,-20
800072da:	c0 a8       	rjmp	800072ee <sys_trim+0x18a>
800072dc:	64 48       	ld.w	r8,r2[0x10]
800072de:	58 08       	cp.w	r8,0
800072e0:	c1 40       	breq	80007308 <sys_trim+0x1a4>
800072e2:	e4 ca ff f0 	sub	r10,r2,-16
800072e6:	c0 48       	rjmp	800072ee <sys_trim+0x18a>
800072e8:	f0 ca ff ec 	sub	r10,r8,-20
800072ec:	12 98       	mov	r8,r9
800072ee:	70 59       	ld.w	r9,r8[0x14]
800072f0:	58 09       	cp.w	r9,0
800072f2:	cf b1       	brne	800072e8 <sys_trim+0x184>
800072f4:	70 49       	ld.w	r9,r8[0x10]
800072f6:	58 09       	cp.w	r9,0
800072f8:	c0 40       	breq	80007300 <sys_trim+0x19c>
800072fa:	f0 ca ff f0 	sub	r10,r8,-16
800072fe:	cf 7b       	rjmp	800072ec <sys_trim+0x188>
80007300:	68 49       	ld.w	r9,r4[0x10]
80007302:	14 39       	cp.w	r9,r10
80007304:	f5 f0 8a 00 	st.wls	r10[0x0],r0
80007308:	58 0b       	cp.w	r11,0
8000730a:	c3 a0       	breq	8000737e <sys_trim+0x21a>
8000730c:	64 79       	ld.w	r9,r2[0x1c]
8000730e:	f2 ca ff b5 	sub	r10,r9,-75
80007312:	e8 0a 03 2a 	ld.w	r10,r4[r10<<0x2]
80007316:	14 32       	cp.w	r2,r10
80007318:	c1 01       	brne	80007338 <sys_trim+0x1d4>
8000731a:	2b 59       	sub	r9,-75
8000731c:	e8 09 09 28 	st.w	r4[r9<<0x2],r8
80007320:	58 08       	cp.w	r8,0
80007322:	c1 71       	brne	80007350 <sys_trim+0x1ec>
80007324:	64 78       	ld.w	r8,r2[0x1c]
80007326:	30 19       	mov	r9,1
80007328:	f2 08 09 48 	lsl	r8,r9,r8
8000732c:	5c d8       	com	r8
8000732e:	68 19       	ld.w	r9,r4[0x4]
80007330:	f3 e8 00 08 	and	r8,r9,r8
80007334:	89 18       	st.w	r4[0x4],r8
80007336:	c2 48       	rjmp	8000737e <sys_trim+0x21a>
80007338:	68 49       	ld.w	r9,r4[0x10]
8000733a:	16 39       	cp.w	r9,r11
8000733c:	e0 8b 00 08 	brhi	8000734c <sys_trim+0x1e8>
80007340:	76 49       	ld.w	r9,r11[0x10]
80007342:	12 32       	cp.w	r2,r9
80007344:	f7 f8 0a 04 	st.weq	r11[0x10],r8
80007348:	f7 f8 1a 05 	st.wne	r11[0x14],r8
8000734c:	58 08       	cp.w	r8,0
8000734e:	c1 80       	breq	8000737e <sys_trim+0x21a>
80007350:	68 49       	ld.w	r9,r4[0x10]
80007352:	10 39       	cp.w	r9,r8
80007354:	e0 8b 00 15 	brhi	8000737e <sys_trim+0x21a>
80007358:	91 6b       	st.w	r8[0x18],r11
8000735a:	64 49       	ld.w	r9,r2[0x10]
8000735c:	58 09       	cp.w	r9,0
8000735e:	c0 70       	breq	8000736c <sys_trim+0x208>
80007360:	68 4a       	ld.w	r10,r4[0x10]
80007362:	12 3a       	cp.w	r10,r9
80007364:	f1 f9 8a 04 	st.wls	r8[0x10],r9
80007368:	f3 f8 8a 06 	st.wls	r9[0x18],r8
8000736c:	64 59       	ld.w	r9,r2[0x14]
8000736e:	58 09       	cp.w	r9,0
80007370:	c0 70       	breq	8000737e <sys_trim+0x21a>
80007372:	68 4a       	ld.w	r10,r4[0x10]
80007374:	12 3a       	cp.w	r10,r9
80007376:	f1 f9 8a 05 	st.wls	r8[0x14],r9
8000737a:	f3 f8 8a 06 	st.wls	r9[0x18],r8
        }
        if (CALL_MUNMAP(base, size) == 0) {
8000737e:	0a 9b       	mov	r11,r5
80007380:	f0 1f 00 5b 	mcall	800074ec <sys_trim+0x388>
80007384:	c0 b1       	brne	8000739a <sys_trim+0x236>
          released += size;
80007386:	40 08       	lddsp	r8,sp[0x0]
80007388:	0a 08       	add	r8,r5
8000738a:	50 08       	stdsp	sp[0x0],r8
          m->footprint -= size;
8000738c:	e8 f8 01 ac 	ld.w	r8,r4[428]
80007390:	0a 18       	sub	r8,r5
80007392:	e9 48 01 ac 	st.w	r4[428],r8
          /* unlink obsoleted record */
          sp = pred;
          sp->next = next;
80007396:	87 26       	st.w	r3[0x8],r6
80007398:	c8 48       	rjmp	800074a0 <sys_trim+0x33c>
        }
        else { /* back out if cannot unmap */
          insert_large_chunk(m, tp, psize);
8000739a:	e2 08 16 08 	lsr	r8,r1,0x8
8000739e:	c0 31       	brne	800073a4 <sys_trim+0x240>
800073a0:	00 99       	mov	r9,r0
800073a2:	c2 d8       	rjmp	800073fc <sys_trim+0x298>
800073a4:	e0 48 ff ff 	cp.w	r8,65535
800073a8:	e0 88 00 04 	brls	800073b0 <sys_trim+0x24c>
800073ac:	31 f9       	mov	r9,31
800073ae:	c2 78       	rjmp	800073fc <sys_trim+0x298>
800073b0:	f0 cb 01 00 	sub	r11,r8,256
800073b4:	b1 8b       	lsr	r11,0x10
800073b6:	e2 1b 00 08 	andl	r11,0x8,COH
800073ba:	f0 0b 09 48 	lsl	r8,r8,r11
800073be:	f0 ca 10 00 	sub	r10,r8,4096
800073c2:	b1 8a       	lsr	r10,0x10
800073c4:	e2 1a 00 04 	andl	r10,0x4,COH
800073c8:	f0 0a 09 48 	lsl	r8,r8,r10
800073cc:	f0 c9 40 00 	sub	r9,r8,16384
800073d0:	b1 89       	lsr	r9,0x10
800073d2:	e2 19 00 02 	andl	r9,0x2,COH
800073d6:	f0 09 09 48 	lsl	r8,r8,r9
800073da:	af 98       	lsr	r8,0xf
800073dc:	f6 0b 11 0e 	rsub	r11,r11,14
800073e0:	f6 0a 01 0a 	sub	r10,r11,r10
800073e4:	f4 09 01 09 	sub	r9,r10,r9
800073e8:	f2 08 00 08 	add	r8,r9,r8
800073ec:	f0 c9 ff f9 	sub	r9,r8,-7
800073f0:	e2 09 0a 49 	lsr	r9,r1,r9
800073f4:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800073f8:	f2 08 00 19 	add	r9,r9,r8<<0x1
800073fc:	85 79       	st.w	r2[0x1c],r9
800073fe:	85 50       	st.w	r2[0x14],r0
80007400:	85 40       	st.w	r2[0x10],r0
80007402:	68 18       	ld.w	r8,r4[0x4]
80007404:	30 1b       	mov	r11,1
80007406:	f6 09 09 4a 	lsl	r10,r11,r9
8000740a:	f5 e8 00 0b 	and	r11,r10,r8
8000740e:	c0 e1       	brne	8000742a <sys_trim+0x2c6>
80007410:	f5 e8 10 08 	or	r8,r10,r8
80007414:	89 18       	st.w	r4[0x4],r8
80007416:	2b 59       	sub	r9,-75
80007418:	e8 09 09 22 	st.w	r4[r9<<0x2],r2
8000741c:	e8 09 00 29 	add	r9,r4,r9<<0x2
80007420:	85 69       	st.w	r2[0x18],r9
80007422:	85 32       	st.w	r2[0xc],r2
80007424:	85 22       	st.w	r2[0x8],r2
80007426:	0e 93       	mov	r3,r7
80007428:	c3 c8       	rjmp	800074a0 <sys_trim+0x33c>
8000742a:	f2 c8 ff b5 	sub	r8,r9,-75
8000742e:	e8 08 03 28 	ld.w	r8,r4[r8<<0x2]
80007432:	59 f9       	cp.w	r9,31
80007434:	c0 31       	brne	8000743a <sys_trim+0x2d6>
80007436:	00 99       	mov	r9,r0
80007438:	c0 48       	rjmp	80007440 <sys_trim+0x2dc>
8000743a:	a1 99       	lsr	r9,0x1
8000743c:	f2 09 11 19 	rsub	r9,r9,25
80007440:	e2 09 09 49 	lsl	r9,r1,r9
80007444:	70 1a       	ld.w	r10,r8[0x4]
80007446:	e0 1a ff fc 	andl	r10,0xfffc
8000744a:	14 31       	cp.w	r1,r10
8000744c:	c1 a0       	breq	80007480 <sys_trim+0x31c>
8000744e:	f2 0b 16 1f 	lsr	r11,r9,0x1f
80007452:	f6 ca ff fc 	sub	r10,r11,-4
80007456:	f0 0a 00 2c 	add	r12,r8,r10<<0x2
8000745a:	f0 0a 03 2a 	ld.w	r10,r8[r10<<0x2]
8000745e:	58 0a       	cp.w	r10,0
80007460:	c0 40       	breq	80007468 <sys_trim+0x304>
80007462:	a1 79       	lsl	r9,0x1
80007464:	14 98       	mov	r8,r10
80007466:	ce fb       	rjmp	80007444 <sys_trim+0x2e0>
80007468:	68 49       	ld.w	r9,r4[0x10]
8000746a:	18 39       	cp.w	r9,r12
8000746c:	e0 8b 00 19 	brhi	8000749e <sys_trim+0x33a>
80007470:	2f cb       	sub	r11,-4
80007472:	f0 0b 09 22 	st.w	r8[r11<<0x2],r2
80007476:	85 68       	st.w	r2[0x18],r8
80007478:	85 32       	st.w	r2[0xc],r2
8000747a:	85 22       	st.w	r2[0x8],r2
8000747c:	0e 93       	mov	r3,r7
8000747e:	c1 18       	rjmp	800074a0 <sys_trim+0x33c>
80007480:	70 29       	ld.w	r9,r8[0x8]
80007482:	68 4a       	ld.w	r10,r4[0x10]
80007484:	10 3a       	cp.w	r10,r8
80007486:	e0 8b 00 0c 	brhi	8000749e <sys_trim+0x33a>
8000748a:	12 3a       	cp.w	r10,r9
8000748c:	e0 8b 00 09 	brhi	8000749e <sys_trim+0x33a>
80007490:	93 32       	st.w	r9[0xc],r2
80007492:	91 22       	st.w	r8[0x8],r2
80007494:	85 29       	st.w	r2[0x8],r9
80007496:	85 38       	st.w	r2[0xc],r8
80007498:	85 60       	st.w	r2[0x18],r0
8000749a:	0e 93       	mov	r3,r7
8000749c:	c0 28       	rjmp	800074a0 <sys_trim+0x33c>
8000749e:	0e 93       	mov	r3,r7
/* Unmap and unlink any mmapped segments that don't contain used chunks */
static size_t release_unused_segments(mstate m) {
  size_t released = 0;
  msegmentptr pred = &m->seg;
  msegmentptr sp = pred->next;
  while (sp != 0) {
800074a0:	58 06       	cp.w	r6,0
800074a2:	c0 60       	breq	800074ae <sys_trim+0x34a>
800074a4:	0c 97       	mov	r7,r6
800074a6:	cd ea       	rjmp	80007262 <sys_trim+0xfe>
800074a8:	30 09       	mov	r9,0
800074aa:	50 09       	stdsp	sp[0x0],r9
800074ac:	c0 28       	rjmp	800074b0 <sys_trim+0x34c>
800074ae:	08 95       	mov	r5,r4
      }
    }

    /* Unmap any unused mmapped segments */
    if (HAVE_MMAP)
      released += release_unused_segments(m);
800074b0:	40 08       	lddsp	r8,sp[0x0]
800074b2:	40 1b       	lddsp	r11,sp[0x4]
800074b4:	16 08       	add	r8,r11

    /* On failure, disable autotrim to avoid repeated failed future calls */
    if (released == 0)
800074b6:	c0 51       	brne	800074c0 <sys_trim+0x35c>
      m->trim_check = MAX_SIZE_T;
800074b8:	3f f9       	mov	r9,-1
800074ba:	8b 79       	st.w	r5[0x1c],r9
800074bc:	c0 28       	rjmp	800074c0 <sys_trim+0x35c>
800074be:	30 08       	mov	r8,0
800074c0:	58 08       	cp.w	r8,0
  }

  return (released != 0)? 1 : 0;
}
800074c2:	5f 1c       	srne	r12
800074c4:	2f ed       	sub	sp,-8
800074c6:	d8 32       	popm	r0-r7,pc
          if (HAVE_MMAP &&
              sp->size >= extra &&
              !has_segment_link(m, sp)) { /* can't shrink if pinned */
            size_t newsize = sp->size - extra;
            /* Prefer mremap, fall back to munmap */
            if ((CALL_MREMAP(sp->base, sp->size, newsize, 0) != MFAIL) ||
800074c8:	0e 1c       	sub	r12,r7
800074ca:	0e 9b       	mov	r11,r7
800074cc:	f0 0c 00 0c 	add	r12,r8,r12
800074d0:	f0 1f 00 07 	mcall	800074ec <sys_trim+0x388>
800074d4:	fe 91 fe ba 	brne	80007248 <sys_trim+0xe4>
800074d8:	50 17       	stdsp	sp[0x4],r7
800074da:	ca 5a       	rjmp	80007224 <sys_trim+0xc0>
800074dc:	00 00       	add	r0,r0
800074de:	14 ec       	st.h	--r10,r12
800074e0:	80 00       	ld.sh	r0,r0[0x0]
800074e2:	70 bc       	ld.w	r12,r8[0x2c]
800074e4:	80 00       	ld.sh	r0,r0[0x0]
800074e6:	8d 2c       	st.w	r6[0x8],r12
800074e8:	80 00       	ld.sh	r0,r0[0x0]
800074ea:	71 20       	ld.w	r0,r8[0x48]
800074ec:	80 00       	ld.sh	r0,r0[0x0]
800074ee:	8d 90       	st.w	r6[0x24],r0

800074f0 <mspace_free>:
#if defined(__ICCAVR32__)
  #pragma diag_default=Pe111
#endif
}

void mspace_free(mspace msp, void* mem) {
800074f0:	d4 21       	pushm	r4-r7,lr
  if (mem != 0) {
800074f2:	58 0b       	cp.w	r11,0
800074f4:	e0 80 02 3f 	breq	80007972 <mspace_free+0x482>
    mchunkptr p  = mem2chunk(mem);
800074f8:	f6 c8 00 08 	sub	r8,r11,8
#if FOOTERS
    mstate fm = get_mstate_for(p);
#else /* FOOTERS */
    mstate fm = (mstate)msp;
800074fc:	18 97       	mov	r7,r12
      USAGE_ERROR_ACTION(fm, p);
      return;
    }
    if (!PREACTION(fm)) {
      check_inuse_chunk(fm, p);
      if (RTCHECK(ok_address(fm, p) && ok_cinuse(p))) {
800074fe:	78 4e       	ld.w	lr,r12[0x10]
80007500:	10 3e       	cp.w	lr,r8
80007502:	e0 8b 02 38 	brhi	80007972 <mspace_free+0x482>
80007506:	70 19       	ld.w	r9,r8[0x4]
80007508:	12 9a       	mov	r10,r9
8000750a:	e2 1a 00 02 	andl	r10,0x2,COH
8000750e:	e0 80 02 32 	breq	80007972 <mspace_free+0x482>
        size_t psize = chunksize(p);
80007512:	12 96       	mov	r6,r9
80007514:	e0 16 ff fc 	andl	r6,0xfffc
        mchunkptr next = chunk_plus_offset(p, psize);
80007518:	f0 06 00 0b 	add	r11,r8,r6
        if (!pinuse(p)) {
8000751c:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80007520:	e0 81 00 b7 	brne	8000768e <mspace_free+0x19e>
          size_t prevsize = p->prev_foot;
80007524:	70 0c       	ld.w	r12,r8[0x0]
          if ((prevsize & IS_MMAPPED_BIT) != 0) {
80007526:	f3 dc c0 01 	bfextu	r9,r12,0x0,0x1
8000752a:	c1 10       	breq	8000754c <mspace_free+0x5c>
            prevsize &= ~IS_MMAPPED_BIT;
8000752c:	a1 cc       	cbr	r12,0x0
            psize += prevsize + MMAP_FOOT_PAD;
8000752e:	18 06       	add	r6,r12
80007530:	2f 06       	sub	r6,-16
            if (CALL_MUNMAP((char*)p - prevsize, psize) == 0)
80007532:	0c 9b       	mov	r11,r6
80007534:	f0 0c 01 0c 	sub	r12,r8,r12
80007538:	f0 1f 01 0f 	mcall	80007974 <mspace_free+0x484>
8000753c:	e0 81 02 1b 	brne	80007972 <mspace_free+0x482>
              fm->footprint -= psize;
80007540:	ee f8 01 ac 	ld.w	r8,r7[428]
80007544:	0c 18       	sub	r8,r6
80007546:	ef 48 01 ac 	st.w	r7[428],r8
8000754a:	d8 22       	popm	r4-r7,pc
            goto postaction;
          }
          else {
            mchunkptr prev = chunk_minus_offset(p, prevsize);
8000754c:	18 18       	sub	r8,r12
            psize += prevsize;
            p = prev;
            if (RTCHECK(ok_address(fm, prev))) { /* consolidate backward */
8000754e:	10 3e       	cp.w	lr,r8
80007550:	e0 8b 02 11 	brhi	80007972 <mspace_free+0x482>
              fm->footprint -= psize;
            goto postaction;
          }
          else {
            mchunkptr prev = chunk_minus_offset(p, prevsize);
            psize += prevsize;
80007554:	18 06       	add	r6,r12
            p = prev;
            if (RTCHECK(ok_address(fm, prev))) { /* consolidate backward */
              if (p != fm->dv) {
80007556:	6e 59       	ld.w	r9,r7[0x14]
80007558:	12 38       	cp.w	r8,r9
8000755a:	e0 80 00 8b 	breq	80007670 <mspace_free+0x180>
                unlink_chunk(fm, p, prevsize);
8000755e:	a3 9c       	lsr	r12,0x3
80007560:	59 fc       	cp.w	r12,31
80007562:	e0 8b 00 20 	brhi	800075a2 <mspace_free+0xb2>
80007566:	70 29       	ld.w	r9,r8[0x8]
80007568:	70 3a       	ld.w	r10,r8[0xc]
8000756a:	14 39       	cp.w	r9,r10
8000756c:	c0 a1       	brne	80007580 <mspace_free+0x90>
8000756e:	30 19       	mov	r9,1
80007570:	f2 0c 09 49 	lsl	r9,r9,r12
80007574:	5c d9       	com	r9
80007576:	6e 0a       	ld.w	r10,r7[0x0]
80007578:	f5 e9 00 09 	and	r9,r10,r9
8000757c:	8f 09       	st.w	r7[0x0],r9
8000757e:	c8 88       	rjmp	8000768e <mspace_free+0x19e>
80007580:	ee c5 ff dc 	sub	r5,r7,-36
80007584:	ea 0c 00 3c 	add	r12,r5,r12<<0x3
80007588:	18 39       	cp.w	r9,r12
8000758a:	c0 40       	breq	80007592 <mspace_free+0xa2>
8000758c:	12 3e       	cp.w	lr,r9
8000758e:	e0 8b 00 80 	brhi	8000768e <mspace_free+0x19e>
80007592:	18 3a       	cp.w	r10,r12
80007594:	c0 40       	breq	8000759c <mspace_free+0xac>
80007596:	14 3e       	cp.w	lr,r10
80007598:	e0 8b 00 7b 	brhi	8000768e <mspace_free+0x19e>
8000759c:	93 3a       	st.w	r9[0xc],r10
8000759e:	95 29       	st.w	r10[0x8],r9
800075a0:	c7 78       	rjmp	8000768e <mspace_free+0x19e>
800075a2:	10 95       	mov	r5,r8
800075a4:	70 64       	ld.w	r4,r8[0x18]
800075a6:	70 3c       	ld.w	r12,r8[0xc]
800075a8:	10 3c       	cp.w	r12,r8
800075aa:	c0 c0       	breq	800075c2 <mspace_free+0xd2>
800075ac:	70 29       	ld.w	r9,r8[0x8]
800075ae:	12 3e       	cp.w	lr,r9
800075b0:	f8 09 17 b0 	movhi	r9,r12
800075b4:	f3 fc 8a 03 	st.wls	r9[0xc],r12
800075b8:	f9 f9 8a 02 	st.wls	r12[0x8],r9
800075bc:	f8 09 17 80 	movls	r9,r12
800075c0:	c1 c8       	rjmp	800075f8 <mspace_free+0x108>
800075c2:	78 59       	ld.w	r9,r12[0x14]
800075c4:	58 09       	cp.w	r9,0
800075c6:	c0 30       	breq	800075cc <mspace_free+0xdc>
800075c8:	2e cc       	sub	r12,-20
800075ca:	c0 98       	rjmp	800075dc <mspace_free+0xec>
800075cc:	78 49       	ld.w	r9,r12[0x10]
800075ce:	58 09       	cp.w	r9,0
800075d0:	c1 40       	breq	800075f8 <mspace_free+0x108>
800075d2:	2f 0c       	sub	r12,-16
800075d4:	c0 48       	rjmp	800075dc <mspace_free+0xec>
800075d6:	f2 cc ff ec 	sub	r12,r9,-20
800075da:	14 99       	mov	r9,r10
800075dc:	72 5a       	ld.w	r10,r9[0x14]
800075de:	58 0a       	cp.w	r10,0
800075e0:	cf b1       	brne	800075d6 <mspace_free+0xe6>
800075e2:	72 4a       	ld.w	r10,r9[0x10]
800075e4:	58 0a       	cp.w	r10,0
800075e6:	c0 40       	breq	800075ee <mspace_free+0xfe>
800075e8:	f2 cc ff f0 	sub	r12,r9,-16
800075ec:	cf 7b       	rjmp	800075da <mspace_free+0xea>
800075ee:	18 3e       	cp.w	lr,r12
800075f0:	f9 ba 08 00 	movls	r10,0
800075f4:	f9 fa 8a 00 	st.wls	r12[0x0],r10
800075f8:	58 04       	cp.w	r4,0
800075fa:	c4 a0       	breq	8000768e <mspace_free+0x19e>
800075fc:	6a 7a       	ld.w	r10,r5[0x1c]
800075fe:	f4 cc ff b5 	sub	r12,r10,-75
80007602:	ee 0c 03 2c 	ld.w	r12,r7[r12<<0x2]
80007606:	0a 3c       	cp.w	r12,r5
80007608:	c1 01       	brne	80007628 <mspace_free+0x138>
8000760a:	2b 5a       	sub	r10,-75
8000760c:	ee 0a 09 29 	st.w	r7[r10<<0x2],r9
80007610:	58 09       	cp.w	r9,0
80007612:	c1 71       	brne	80007640 <mspace_free+0x150>
80007614:	78 79       	ld.w	r9,r12[0x1c]
80007616:	30 1a       	mov	r10,1
80007618:	f4 09 09 49 	lsl	r9,r10,r9
8000761c:	5c d9       	com	r9
8000761e:	6e 1a       	ld.w	r10,r7[0x4]
80007620:	f5 e9 00 09 	and	r9,r10,r9
80007624:	8f 19       	st.w	r7[0x4],r9
80007626:	c3 48       	rjmp	8000768e <mspace_free+0x19e>
80007628:	6e 4a       	ld.w	r10,r7[0x10]
8000762a:	08 3a       	cp.w	r10,r4
8000762c:	e0 8b 00 08 	brhi	8000763c <mspace_free+0x14c>
80007630:	68 4a       	ld.w	r10,r4[0x10]
80007632:	0a 3a       	cp.w	r10,r5
80007634:	e9 f9 0a 04 	st.weq	r4[0x10],r9
80007638:	e9 f9 1a 05 	st.wne	r4[0x14],r9
8000763c:	58 09       	cp.w	r9,0
8000763e:	c2 80       	breq	8000768e <mspace_free+0x19e>
80007640:	6e 4a       	ld.w	r10,r7[0x10]
80007642:	12 3a       	cp.w	r10,r9
80007644:	e0 8b 00 25 	brhi	8000768e <mspace_free+0x19e>
80007648:	93 64       	st.w	r9[0x18],r4
8000764a:	6a 4a       	ld.w	r10,r5[0x10]
8000764c:	58 0a       	cp.w	r10,0
8000764e:	c0 70       	breq	8000765c <mspace_free+0x16c>
80007650:	6e 4c       	ld.w	r12,r7[0x10]
80007652:	14 3c       	cp.w	r12,r10
80007654:	f3 fa 8a 04 	st.wls	r9[0x10],r10
80007658:	f5 f9 8a 06 	st.wls	r10[0x18],r9
8000765c:	6a 5a       	ld.w	r10,r5[0x14]
8000765e:	58 0a       	cp.w	r10,0
80007660:	c1 70       	breq	8000768e <mspace_free+0x19e>
80007662:	6e 4c       	ld.w	r12,r7[0x10]
80007664:	14 3c       	cp.w	r12,r10
80007666:	e0 8b 00 14 	brhi	8000768e <mspace_free+0x19e>
8000766a:	93 5a       	st.w	r9[0x14],r10
8000766c:	95 69       	st.w	r10[0x18],r9
8000766e:	c1 08       	rjmp	8000768e <mspace_free+0x19e>
              }
              else if ((next->head & INUSE_BITS) == INUSE_BITS) {
80007670:	76 19       	ld.w	r9,r11[0x4]
80007672:	f3 d9 c0 02 	bfextu	r9,r9,0x0,0x2
80007676:	58 39       	cp.w	r9,3
80007678:	c0 b1       	brne	8000768e <mspace_free+0x19e>
                fm->dvsize = psize;
8000767a:	8f 26       	st.w	r7[0x8],r6
                set_free_with_pinuse(p, psize, next);
8000767c:	76 19       	ld.w	r9,r11[0x4]
8000767e:	a1 c9       	cbr	r9,0x0
80007680:	97 19       	st.w	r11[0x4],r9
80007682:	0c 99       	mov	r9,r6
80007684:	a1 a9       	sbr	r9,0x0
80007686:	91 19       	st.w	r8[0x4],r9
80007688:	f0 06 09 06 	st.w	r8[r6],r6
                goto postaction;
8000768c:	d8 22       	popm	r4-r7,pc
            else
              goto erroraction;
          }
        }

        if (RTCHECK(ok_next(p, next) && ok_pinuse(next))) {
8000768e:	16 38       	cp.w	r8,r11
80007690:	e0 82 01 71 	brhs	80007972 <mspace_free+0x482>
80007694:	76 19       	ld.w	r9,r11[0x4]
80007696:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
8000769a:	e0 80 01 6c 	breq	80007972 <mspace_free+0x482>
          if (!cinuse(next)) {  /* consolidate forward */
8000769e:	12 9a       	mov	r10,r9
800076a0:	e2 1a 00 02 	andl	r10,0x2,COH
800076a4:	e0 81 00 c2 	brne	80007828 <mspace_free+0x338>
            if (next == fm->top) {
800076a8:	6e 6a       	ld.w	r10,r7[0x18]
800076aa:	16 3a       	cp.w	r10,r11
800076ac:	c1 91       	brne	800076de <mspace_free+0x1ee>
              size_t tsize = fm->topsize += psize;
800076ae:	6e 39       	ld.w	r9,r7[0xc]
800076b0:	12 06       	add	r6,r9
800076b2:	8f 36       	st.w	r7[0xc],r6
              fm->top = p;
800076b4:	8f 68       	st.w	r7[0x18],r8
              p->head = tsize | PINUSE_BIT;
800076b6:	0c 99       	mov	r9,r6
800076b8:	a1 a9       	sbr	r9,0x0
800076ba:	91 19       	st.w	r8[0x4],r9
              if (p == fm->dv) {
800076bc:	6e 59       	ld.w	r9,r7[0x14]
                fm->dv = 0;
800076be:	10 39       	cp.w	r9,r8
800076c0:	f9 b8 00 00 	moveq	r8,0
800076c4:	ef f8 0a 05 	st.weq	r7[0x14],r8
                fm->dvsize = 0;
800076c8:	ef f8 0a 02 	st.weq	r7[0x8],r8
              }
              if (should_trim(fm, tsize))
800076cc:	6e 78       	ld.w	r8,r7[0x1c]
800076ce:	10 36       	cp.w	r6,r8
800076d0:	e0 88 01 51 	brls	80007972 <mspace_free+0x482>
                sys_trim(fm, 0);
800076d4:	30 0b       	mov	r11,0
800076d6:	0e 9c       	mov	r12,r7
800076d8:	f0 1f 00 a8 	mcall	80007978 <mspace_free+0x488>
800076dc:	d8 22       	popm	r4-r7,pc
              goto postaction;
            }
            else if (next == fm->dv) {
800076de:	6e 5a       	ld.w	r10,r7[0x14]
800076e0:	16 3a       	cp.w	r10,r11
800076e2:	c0 b1       	brne	800076f8 <mspace_free+0x208>
              size_t dsize = fm->dvsize += psize;
800076e4:	6e 29       	ld.w	r9,r7[0x8]
800076e6:	12 06       	add	r6,r9
800076e8:	8f 26       	st.w	r7[0x8],r6
              fm->dv = p;
800076ea:	8f 58       	st.w	r7[0x14],r8
              set_size_and_pinuse_of_free_chunk(p, dsize);
800076ec:	0c 99       	mov	r9,r6
800076ee:	a1 a9       	sbr	r9,0x0
800076f0:	91 19       	st.w	r8[0x4],r9
800076f2:	f0 06 09 06 	st.w	r8[r6],r6
              goto postaction;
800076f6:	d8 22       	popm	r4-r7,pc
            }
            else {
              size_t nsize = chunksize(next);
800076f8:	e0 19 ff fc 	andl	r9,0xfffc
              psize += nsize;
800076fc:	12 06       	add	r6,r9
              unlink_chunk(fm, next, nsize);
800076fe:	a3 99       	lsr	r9,0x3
80007700:	59 f9       	cp.w	r9,31
80007702:	e0 8b 00 22 	brhi	80007746 <mspace_free+0x256>
80007706:	76 2a       	ld.w	r10,r11[0x8]
80007708:	76 3b       	ld.w	r11,r11[0xc]
8000770a:	16 3a       	cp.w	r10,r11
8000770c:	c0 a1       	brne	80007720 <mspace_free+0x230>
8000770e:	30 1a       	mov	r10,1
80007710:	f4 09 09 49 	lsl	r9,r10,r9
80007714:	5c d9       	com	r9
80007716:	6e 0a       	ld.w	r10,r7[0x0]
80007718:	f5 e9 00 09 	and	r9,r10,r9
8000771c:	8f 09       	st.w	r7[0x0],r9
8000771e:	c7 b8       	rjmp	80007814 <mspace_free+0x324>
80007720:	ee cc ff dc 	sub	r12,r7,-36
80007724:	f8 09 00 39 	add	r9,r12,r9<<0x3
80007728:	12 3a       	cp.w	r10,r9
8000772a:	c0 50       	breq	80007734 <mspace_free+0x244>
8000772c:	6e 4c       	ld.w	r12,r7[0x10]
8000772e:	14 3c       	cp.w	r12,r10
80007730:	e0 8b 00 72 	brhi	80007814 <mspace_free+0x324>
80007734:	12 3b       	cp.w	r11,r9
80007736:	c0 50       	breq	80007740 <mspace_free+0x250>
80007738:	6e 49       	ld.w	r9,r7[0x10]
8000773a:	16 39       	cp.w	r9,r11
8000773c:	e0 8b 00 6c 	brhi	80007814 <mspace_free+0x324>
80007740:	95 3b       	st.w	r10[0xc],r11
80007742:	97 2a       	st.w	r11[0x8],r10
80007744:	c6 88       	rjmp	80007814 <mspace_free+0x324>
80007746:	76 6e       	ld.w	lr,r11[0x18]
80007748:	76 3c       	ld.w	r12,r11[0xc]
8000774a:	16 3c       	cp.w	r12,r11
8000774c:	c0 d0       	breq	80007766 <mspace_free+0x276>
8000774e:	76 29       	ld.w	r9,r11[0x8]
80007750:	6e 4a       	ld.w	r10,r7[0x10]
80007752:	12 3a       	cp.w	r10,r9
80007754:	f8 09 17 b0 	movhi	r9,r12
80007758:	f3 fc 8a 03 	st.wls	r9[0xc],r12
8000775c:	f9 f9 8a 02 	st.wls	r12[0x8],r9
80007760:	f8 09 17 80 	movls	r9,r12
80007764:	c1 d8       	rjmp	8000779e <mspace_free+0x2ae>
80007766:	78 59       	ld.w	r9,r12[0x14]
80007768:	58 09       	cp.w	r9,0
8000776a:	c0 30       	breq	80007770 <mspace_free+0x280>
8000776c:	2e cc       	sub	r12,-20
8000776e:	c0 98       	rjmp	80007780 <mspace_free+0x290>
80007770:	78 49       	ld.w	r9,r12[0x10]
80007772:	58 09       	cp.w	r9,0
80007774:	c1 50       	breq	8000779e <mspace_free+0x2ae>
80007776:	2f 0c       	sub	r12,-16
80007778:	c0 48       	rjmp	80007780 <mspace_free+0x290>
8000777a:	f2 cc ff ec 	sub	r12,r9,-20
8000777e:	14 99       	mov	r9,r10
80007780:	72 5a       	ld.w	r10,r9[0x14]
80007782:	58 0a       	cp.w	r10,0
80007784:	cf b1       	brne	8000777a <mspace_free+0x28a>
80007786:	72 4a       	ld.w	r10,r9[0x10]
80007788:	58 0a       	cp.w	r10,0
8000778a:	c0 40       	breq	80007792 <mspace_free+0x2a2>
8000778c:	f2 cc ff f0 	sub	r12,r9,-16
80007790:	cf 7b       	rjmp	8000777e <mspace_free+0x28e>
80007792:	6e 4a       	ld.w	r10,r7[0x10]
80007794:	18 3a       	cp.w	r10,r12
80007796:	f9 ba 08 00 	movls	r10,0
8000779a:	f9 fa 8a 00 	st.wls	r12[0x0],r10
8000779e:	58 0e       	cp.w	lr,0
800077a0:	c3 a0       	breq	80007814 <mspace_free+0x324>
800077a2:	76 7a       	ld.w	r10,r11[0x1c]
800077a4:	f4 cc ff b5 	sub	r12,r10,-75
800077a8:	ee 0c 03 2c 	ld.w	r12,r7[r12<<0x2]
800077ac:	16 3c       	cp.w	r12,r11
800077ae:	c1 01       	brne	800077ce <mspace_free+0x2de>
800077b0:	2b 5a       	sub	r10,-75
800077b2:	ee 0a 09 29 	st.w	r7[r10<<0x2],r9
800077b6:	58 09       	cp.w	r9,0
800077b8:	c1 71       	brne	800077e6 <mspace_free+0x2f6>
800077ba:	78 79       	ld.w	r9,r12[0x1c]
800077bc:	30 1a       	mov	r10,1
800077be:	f4 09 09 49 	lsl	r9,r10,r9
800077c2:	5c d9       	com	r9
800077c4:	6e 1a       	ld.w	r10,r7[0x4]
800077c6:	f5 e9 00 09 	and	r9,r10,r9
800077ca:	8f 19       	st.w	r7[0x4],r9
800077cc:	c2 48       	rjmp	80007814 <mspace_free+0x324>
800077ce:	6e 4a       	ld.w	r10,r7[0x10]
800077d0:	1c 3a       	cp.w	r10,lr
800077d2:	e0 8b 00 08 	brhi	800077e2 <mspace_free+0x2f2>
800077d6:	7c 4a       	ld.w	r10,lr[0x10]
800077d8:	16 3a       	cp.w	r10,r11
800077da:	fd f9 0a 04 	st.weq	lr[0x10],r9
800077de:	fd f9 1a 05 	st.wne	lr[0x14],r9
800077e2:	58 09       	cp.w	r9,0
800077e4:	c1 80       	breq	80007814 <mspace_free+0x324>
800077e6:	6e 4a       	ld.w	r10,r7[0x10]
800077e8:	12 3a       	cp.w	r10,r9
800077ea:	e0 8b 00 15 	brhi	80007814 <mspace_free+0x324>
800077ee:	93 6e       	st.w	r9[0x18],lr
800077f0:	76 4a       	ld.w	r10,r11[0x10]
800077f2:	58 0a       	cp.w	r10,0
800077f4:	c0 70       	breq	80007802 <mspace_free+0x312>
800077f6:	6e 4c       	ld.w	r12,r7[0x10]
800077f8:	14 3c       	cp.w	r12,r10
800077fa:	f3 fa 8a 04 	st.wls	r9[0x10],r10
800077fe:	f5 f9 8a 06 	st.wls	r10[0x18],r9
80007802:	76 5a       	ld.w	r10,r11[0x14]
80007804:	58 0a       	cp.w	r10,0
80007806:	c0 70       	breq	80007814 <mspace_free+0x324>
80007808:	6e 4b       	ld.w	r11,r7[0x10]
8000780a:	14 3b       	cp.w	r11,r10
8000780c:	f3 fa 8a 05 	st.wls	r9[0x14],r10
80007810:	f5 f9 8a 06 	st.wls	r10[0x18],r9
              set_size_and_pinuse_of_free_chunk(p, psize);
80007814:	0c 99       	mov	r9,r6
80007816:	a1 a9       	sbr	r9,0x0
80007818:	91 19       	st.w	r8[0x4],r9
8000781a:	f0 06 09 06 	st.w	r8[r6],r6
              if (p == fm->dv) {
8000781e:	6e 59       	ld.w	r9,r7[0x14]
80007820:	10 39       	cp.w	r9,r8
80007822:	c0 a1       	brne	80007836 <mspace_free+0x346>
                fm->dvsize = psize;
80007824:	8f 26       	st.w	r7[0x8],r6
                goto postaction;
80007826:	d8 22       	popm	r4-r7,pc
              }
            }
          }
          else
            set_free_with_pinuse(p, psize, next);
80007828:	a1 c9       	cbr	r9,0x0
8000782a:	97 19       	st.w	r11[0x4],r9
8000782c:	0c 99       	mov	r9,r6
8000782e:	a1 a9       	sbr	r9,0x0
80007830:	91 19       	st.w	r8[0x4],r9
80007832:	f0 06 09 06 	st.w	r8[r6],r6
          insert_chunk(fm, p, psize);
80007836:	ec 09 16 03 	lsr	r9,r6,0x3
8000783a:	59 f9       	cp.w	r9,31
8000783c:	e0 8b 00 1b 	brhi	80007872 <mspace_free+0x382>
80007840:	ee ca ff dc 	sub	r10,r7,-36
80007844:	f4 09 00 3a 	add	r10,r10,r9<<0x3
80007848:	6e 0b       	ld.w	r11,r7[0x0]
8000784a:	30 1c       	mov	r12,1
8000784c:	f8 09 09 49 	lsl	r9,r12,r9
80007850:	f3 eb 00 0c 	and	r12,r9,r11
80007854:	c0 51       	brne	8000785e <mspace_free+0x36e>
80007856:	16 49       	or	r9,r11
80007858:	8f 09       	st.w	r7[0x0],r9
8000785a:	14 99       	mov	r9,r10
8000785c:	c0 68       	rjmp	80007868 <mspace_free+0x378>
8000785e:	74 29       	ld.w	r9,r10[0x8]
80007860:	6e 4b       	ld.w	r11,r7[0x10]
80007862:	16 39       	cp.w	r9,r11
80007864:	f4 09 17 30 	movlo	r9,r10
80007868:	95 28       	st.w	r10[0x8],r8
8000786a:	93 38       	st.w	r9[0xc],r8
8000786c:	91 29       	st.w	r8[0x8],r9
8000786e:	91 3a       	st.w	r8[0xc],r10
80007870:	d8 22       	popm	r4-r7,pc
80007872:	ec 09 16 08 	lsr	r9,r6,0x8
80007876:	c0 31       	brne	8000787c <mspace_free+0x38c>
80007878:	30 0a       	mov	r10,0
8000787a:	c2 d8       	rjmp	800078d4 <mspace_free+0x3e4>
8000787c:	e0 49 ff ff 	cp.w	r9,65535
80007880:	e0 88 00 04 	brls	80007888 <mspace_free+0x398>
80007884:	31 fa       	mov	r10,31
80007886:	c2 78       	rjmp	800078d4 <mspace_free+0x3e4>
80007888:	f2 ce 01 00 	sub	lr,r9,256
8000788c:	b1 8e       	lsr	lr,0x10
8000788e:	e2 1e 00 08 	andl	lr,0x8,COH
80007892:	f2 0e 09 49 	lsl	r9,r9,lr
80007896:	f2 cc 10 00 	sub	r12,r9,4096
8000789a:	b1 8c       	lsr	r12,0x10
8000789c:	e2 1c 00 04 	andl	r12,0x4,COH
800078a0:	f2 0c 09 49 	lsl	r9,r9,r12
800078a4:	f2 cb 40 00 	sub	r11,r9,16384
800078a8:	b1 8b       	lsr	r11,0x10
800078aa:	e2 1b 00 02 	andl	r11,0x2,COH
800078ae:	f2 0b 09 49 	lsl	r9,r9,r11
800078b2:	af 99       	lsr	r9,0xf
800078b4:	fc 0e 11 0e 	rsub	lr,lr,14
800078b8:	fc 0c 01 0c 	sub	r12,lr,r12
800078bc:	f8 0b 01 0b 	sub	r11,r12,r11
800078c0:	f6 09 00 09 	add	r9,r11,r9
800078c4:	f2 ca ff f9 	sub	r10,r9,-7
800078c8:	ec 0a 0a 4a 	lsr	r10,r6,r10
800078cc:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
800078d0:	f4 09 00 1a 	add	r10,r10,r9<<0x1
800078d4:	91 7a       	st.w	r8[0x1c],r10
800078d6:	30 09       	mov	r9,0
800078d8:	91 59       	st.w	r8[0x14],r9
800078da:	91 49       	st.w	r8[0x10],r9
800078dc:	6e 19       	ld.w	r9,r7[0x4]
800078de:	30 1b       	mov	r11,1
800078e0:	f6 0a 09 4b 	lsl	r11,r11,r10
800078e4:	f7 e9 00 0c 	and	r12,r11,r9
800078e8:	c0 d1       	brne	80007902 <mspace_free+0x412>
800078ea:	f7 e9 10 09 	or	r9,r11,r9
800078ee:	8f 19       	st.w	r7[0x4],r9
800078f0:	2b 5a       	sub	r10,-75
800078f2:	ee 0a 09 28 	st.w	r7[r10<<0x2],r8
800078f6:	ee 0a 00 2a 	add	r10,r7,r10<<0x2
800078fa:	91 6a       	st.w	r8[0x18],r10
800078fc:	91 38       	st.w	r8[0xc],r8
800078fe:	91 28       	st.w	r8[0x8],r8
80007900:	d8 22       	popm	r4-r7,pc
80007902:	f4 c9 ff b5 	sub	r9,r10,-75
80007906:	ee 09 03 29 	ld.w	r9,r7[r9<<0x2]
8000790a:	59 fa       	cp.w	r10,31
8000790c:	c0 31       	brne	80007912 <mspace_free+0x422>
8000790e:	30 0a       	mov	r10,0
80007910:	c0 48       	rjmp	80007918 <mspace_free+0x428>
80007912:	a1 9a       	lsr	r10,0x1
80007914:	f4 0a 11 19 	rsub	r10,r10,25
80007918:	ec 0a 09 4a 	lsl	r10,r6,r10
8000791c:	72 1b       	ld.w	r11,r9[0x4]
8000791e:	e0 1b ff fc 	andl	r11,0xfffc
80007922:	0c 3b       	cp.w	r11,r6
80007924:	c1 90       	breq	80007956 <mspace_free+0x466>
80007926:	f4 0c 16 1f 	lsr	r12,r10,0x1f
8000792a:	f8 cb ff fc 	sub	r11,r12,-4
8000792e:	f2 0b 00 2e 	add	lr,r9,r11<<0x2
80007932:	f2 0b 03 2b 	ld.w	r11,r9[r11<<0x2]
80007936:	58 0b       	cp.w	r11,0
80007938:	c0 40       	breq	80007940 <mspace_free+0x450>
8000793a:	a1 7a       	lsl	r10,0x1
8000793c:	16 99       	mov	r9,r11
8000793e:	ce fb       	rjmp	8000791c <mspace_free+0x42c>
80007940:	6e 4a       	ld.w	r10,r7[0x10]
80007942:	1c 3a       	cp.w	r10,lr
80007944:	e0 8b 00 17 	brhi	80007972 <mspace_free+0x482>
80007948:	2f cc       	sub	r12,-4
8000794a:	f2 0c 09 28 	st.w	r9[r12<<0x2],r8
8000794e:	91 69       	st.w	r8[0x18],r9
80007950:	91 38       	st.w	r8[0xc],r8
80007952:	91 28       	st.w	r8[0x8],r8
80007954:	d8 22       	popm	r4-r7,pc
80007956:	72 2a       	ld.w	r10,r9[0x8]
80007958:	6e 4b       	ld.w	r11,r7[0x10]
8000795a:	12 3b       	cp.w	r11,r9
8000795c:	e0 8b 00 0b 	brhi	80007972 <mspace_free+0x482>
80007960:	14 3b       	cp.w	r11,r10
80007962:	e0 8b 00 08 	brhi	80007972 <mspace_free+0x482>
80007966:	95 38       	st.w	r10[0xc],r8
80007968:	93 28       	st.w	r9[0x8],r8
8000796a:	91 2a       	st.w	r8[0x8],r10
8000796c:	91 39       	st.w	r8[0xc],r9
8000796e:	30 09       	mov	r9,0
80007970:	91 69       	st.w	r8[0x18],r9
80007972:	d8 22       	popm	r4-r7,pc
80007974:	80 00       	ld.sh	r0,r0[0x0]
80007976:	8d 90       	st.w	r6[0x24],r0
80007978:	80 00       	ld.sh	r0,r0[0x0]
8000797a:	71 64       	ld.w	r4,r8[0x58]

8000797c <tmalloc_small>:
  }
  return 0;
}

/* allocate a small request from the best fitting chunk in a treebin */
static void* tmalloc_small(mstate m, size_t nb) {
8000797c:	eb cd 40 f8 	pushm	r3-r7,lr
  tchunkptr t, v;
  size_t rsize;
  bindex_t i;
  binmap_t leastbit = least_bit(m->treemap);
80007980:	78 18       	ld.w	r8,r12[0x4]
  compute_bit2idx(leastbit, i);
80007982:	f0 09 11 00 	rsub	r9,r8,0
80007986:	10 69       	and	r9,r8
80007988:	20 19       	sub	r9,1
8000798a:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000798e:	e2 1a 00 10 	andl	r10,0x10,COH
80007992:	f2 0a 0a 49 	lsr	r9,r9,r10
80007996:	f2 08 16 05 	lsr	r8,r9,0x5
8000799a:	e2 18 00 08 	andl	r8,0x8,COH
8000799e:	f0 0a 00 0e 	add	lr,r8,r10
800079a2:	f2 08 0a 49 	lsr	r9,r9,r8
800079a6:	f2 0a 16 02 	lsr	r10,r9,0x2
800079aa:	e2 1a 00 04 	andl	r10,0x4,COH
800079ae:	14 0e       	add	lr,r10
800079b0:	f2 0a 0a 49 	lsr	r9,r9,r10
800079b4:	f2 0a 16 01 	lsr	r10,r9,0x1
800079b8:	e2 1a 00 02 	andl	r10,0x2,COH
800079bc:	14 0e       	add	lr,r10
800079be:	f2 0a 0a 49 	lsr	r9,r9,r10
800079c2:	f1 d9 c0 21 	bfextu	r8,r9,0x1,0x1

  v = t = *treebin_at(m, i);
800079c6:	f2 08 0a 49 	lsr	r9,r9,r8
800079ca:	1c 08       	add	r8,lr
800079cc:	12 08       	add	r8,r9
800079ce:	2b 58       	sub	r8,-75
800079d0:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
  rsize = chunksize(t) - nb;
800079d4:	70 1e       	ld.w	lr,r8[0x4]
800079d6:	e0 1e ff fc 	andl	lr,0xfffc
800079da:	16 1e       	sub	lr,r11
800079dc:	10 9a       	mov	r10,r8

  while ((t = leftmost_child(t)) != 0) {
800079de:	c0 b8       	rjmp	800079f4 <tmalloc_small+0x78>
800079e0:	12 98       	mov	r8,r9
    size_t trem = chunksize(t) - nb;
800079e2:	70 19       	ld.w	r9,r8[0x4]
800079e4:	e0 19 ff fc 	andl	r9,0xfffc
800079e8:	16 19       	sub	r9,r11
    if (trem < rsize) {
800079ea:	12 3e       	cp.w	lr,r9
800079ec:	f2 0e 17 b0 	movhi	lr,r9
800079f0:	f0 0a 17 b0 	movhi	r10,r8
  compute_bit2idx(leastbit, i);

  v = t = *treebin_at(m, i);
  rsize = chunksize(t) - nb;

  while ((t = leftmost_child(t)) != 0) {
800079f4:	70 49       	ld.w	r9,r8[0x10]
800079f6:	58 09       	cp.w	r9,0
800079f8:	cf 41       	brne	800079e0 <tmalloc_small+0x64>
800079fa:	70 58       	ld.w	r8,r8[0x14]
800079fc:	58 08       	cp.w	r8,0
800079fe:	cf 21       	brne	800079e2 <tmalloc_small+0x66>
      rsize = trem;
      v = t;
    }
  }

  if (RTCHECK(ok_address(m, v))) {
80007a00:	78 43       	ld.w	r3,r12[0x10]
80007a02:	14 33       	cp.w	r3,r10
80007a04:	e0 8b 00 a6 	brhi	80007b50 <tmalloc_small+0x1d4>
    mchunkptr r = chunk_plus_offset(v, nb);
80007a08:	14 94       	mov	r4,r10
80007a0a:	f4 0b 00 05 	add	r5,r10,r11
    assert(chunksize(v) == rsize + nb);
    if (RTCHECK(ok_next(v, r))) {
80007a0e:	0a 3a       	cp.w	r10,r5
80007a10:	e0 82 00 a0 	brhs	80007b50 <tmalloc_small+0x1d4>
      unlink_large_chunk(m, v);
80007a14:	74 66       	ld.w	r6,r10[0x18]
80007a16:	74 37       	ld.w	r7,r10[0xc]
80007a18:	14 37       	cp.w	r7,r10
80007a1a:	c0 c0       	breq	80007a32 <tmalloc_small+0xb6>
80007a1c:	74 28       	ld.w	r8,r10[0x8]
80007a1e:	10 33       	cp.w	r3,r8
80007a20:	ee 08 17 b0 	movhi	r8,r7
80007a24:	f1 f7 8a 03 	st.wls	r8[0xc],r7
80007a28:	ef f8 8a 02 	st.wls	r7[0x8],r8
80007a2c:	ee 08 17 80 	movls	r8,r7
80007a30:	c1 c8       	rjmp	80007a68 <tmalloc_small+0xec>
80007a32:	6e 58       	ld.w	r8,r7[0x14]
80007a34:	58 08       	cp.w	r8,0
80007a36:	c0 30       	breq	80007a3c <tmalloc_small+0xc0>
80007a38:	2e c7       	sub	r7,-20
80007a3a:	c0 98       	rjmp	80007a4c <tmalloc_small+0xd0>
80007a3c:	6e 48       	ld.w	r8,r7[0x10]
80007a3e:	58 08       	cp.w	r8,0
80007a40:	c1 40       	breq	80007a68 <tmalloc_small+0xec>
80007a42:	2f 07       	sub	r7,-16
80007a44:	c0 48       	rjmp	80007a4c <tmalloc_small+0xd0>
80007a46:	f0 c7 ff ec 	sub	r7,r8,-20
80007a4a:	12 98       	mov	r8,r9
80007a4c:	70 59       	ld.w	r9,r8[0x14]
80007a4e:	58 09       	cp.w	r9,0
80007a50:	cf b1       	brne	80007a46 <tmalloc_small+0xca>
80007a52:	70 49       	ld.w	r9,r8[0x10]
80007a54:	58 09       	cp.w	r9,0
80007a56:	c0 40       	breq	80007a5e <tmalloc_small+0xe2>
80007a58:	f0 c7 ff f0 	sub	r7,r8,-16
80007a5c:	cf 7b       	rjmp	80007a4a <tmalloc_small+0xce>
80007a5e:	0e 33       	cp.w	r3,r7
80007a60:	f9 b9 08 00 	movls	r9,0
80007a64:	ef f9 8a 00 	st.wls	r7[0x0],r9
80007a68:	58 06       	cp.w	r6,0
80007a6a:	c3 a0       	breq	80007ade <tmalloc_small+0x162>
80007a6c:	74 79       	ld.w	r9,r10[0x1c]
80007a6e:	f2 c7 ff b5 	sub	r7,r9,-75
80007a72:	f8 07 03 27 	ld.w	r7,r12[r7<<0x2]
80007a76:	14 37       	cp.w	r7,r10
80007a78:	c1 01       	brne	80007a98 <tmalloc_small+0x11c>
80007a7a:	2b 59       	sub	r9,-75
80007a7c:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80007a80:	58 08       	cp.w	r8,0
80007a82:	c1 71       	brne	80007ab0 <tmalloc_small+0x134>
80007a84:	6e 78       	ld.w	r8,r7[0x1c]
80007a86:	30 19       	mov	r9,1
80007a88:	f2 08 09 48 	lsl	r8,r9,r8
80007a8c:	5c d8       	com	r8
80007a8e:	78 19       	ld.w	r9,r12[0x4]
80007a90:	f3 e8 00 08 	and	r8,r9,r8
80007a94:	99 18       	st.w	r12[0x4],r8
80007a96:	c2 48       	rjmp	80007ade <tmalloc_small+0x162>
80007a98:	78 49       	ld.w	r9,r12[0x10]
80007a9a:	0c 39       	cp.w	r9,r6
80007a9c:	e0 8b 00 08 	brhi	80007aac <tmalloc_small+0x130>
80007aa0:	6c 49       	ld.w	r9,r6[0x10]
80007aa2:	14 39       	cp.w	r9,r10
80007aa4:	ed f8 0a 04 	st.weq	r6[0x10],r8
80007aa8:	ed f8 1a 05 	st.wne	r6[0x14],r8
80007aac:	58 08       	cp.w	r8,0
80007aae:	c1 80       	breq	80007ade <tmalloc_small+0x162>
80007ab0:	78 49       	ld.w	r9,r12[0x10]
80007ab2:	10 39       	cp.w	r9,r8
80007ab4:	e0 8b 00 15 	brhi	80007ade <tmalloc_small+0x162>
80007ab8:	91 66       	st.w	r8[0x18],r6
80007aba:	74 49       	ld.w	r9,r10[0x10]
80007abc:	58 09       	cp.w	r9,0
80007abe:	c0 70       	breq	80007acc <tmalloc_small+0x150>
80007ac0:	78 47       	ld.w	r7,r12[0x10]
80007ac2:	12 37       	cp.w	r7,r9
80007ac4:	f1 f9 8a 04 	st.wls	r8[0x10],r9
80007ac8:	f3 f8 8a 06 	st.wls	r9[0x18],r8
80007acc:	74 59       	ld.w	r9,r10[0x14]
80007ace:	58 09       	cp.w	r9,0
80007ad0:	c0 70       	breq	80007ade <tmalloc_small+0x162>
80007ad2:	78 47       	ld.w	r7,r12[0x10]
80007ad4:	12 37       	cp.w	r7,r9
80007ad6:	f1 f9 8a 05 	st.wls	r8[0x14],r9
80007ada:	f3 f8 8a 06 	st.wls	r9[0x18],r8
      if (rsize < MIN_CHUNK_SIZE)
80007ade:	58 fe       	cp.w	lr,15
80007ae0:	e0 8b 00 0d 	brhi	80007afa <tmalloc_small+0x17e>
        set_inuse_and_pinuse(m, v, (rsize + nb));
80007ae4:	fc 0b 00 0b 	add	r11,lr,r11
80007ae8:	16 98       	mov	r8,r11
80007aea:	e8 18 00 03 	orl	r8,0x3
80007aee:	95 18       	st.w	r10[0x4],r8
80007af0:	16 04       	add	r4,r11
80007af2:	68 18       	ld.w	r8,r4[0x4]
80007af4:	a1 a8       	sbr	r8,0x0
80007af6:	89 18       	st.w	r4[0x4],r8
80007af8:	c2 88       	rjmp	80007b48 <tmalloc_small+0x1cc>
      else {
        set_size_and_pinuse_of_inuse_chunk(m, v, nb);
80007afa:	e8 1b 00 03 	orl	r11,0x3
80007afe:	95 1b       	st.w	r10[0x4],r11
        set_size_and_pinuse_of_free_chunk(r, rsize);
80007b00:	1c 98       	mov	r8,lr
80007b02:	a1 a8       	sbr	r8,0x0
80007b04:	8b 18       	st.w	r5[0x4],r8
80007b06:	ea 0e 09 0e 	st.w	r5[lr],lr
        replace_dv(m, r, rsize);
80007b0a:	78 28       	ld.w	r8,r12[0x8]
80007b0c:	58 08       	cp.w	r8,0
80007b0e:	c1 b0       	breq	80007b44 <tmalloc_small+0x1c8>
80007b10:	78 59       	ld.w	r9,r12[0x14]
80007b12:	a3 98       	lsr	r8,0x3
80007b14:	f8 cb ff dc 	sub	r11,r12,-36
80007b18:	f6 08 00 3b 	add	r11,r11,r8<<0x3
80007b1c:	78 07       	ld.w	r7,r12[0x0]
80007b1e:	30 16       	mov	r6,1
80007b20:	ec 08 09 48 	lsl	r8,r6,r8
80007b24:	f1 e7 00 06 	and	r6,r8,r7
80007b28:	c0 51       	brne	80007b32 <tmalloc_small+0x1b6>
80007b2a:	0e 48       	or	r8,r7
80007b2c:	99 08       	st.w	r12[0x0],r8
80007b2e:	16 98       	mov	r8,r11
80007b30:	c0 68       	rjmp	80007b3c <tmalloc_small+0x1c0>
80007b32:	76 28       	ld.w	r8,r11[0x8]
80007b34:	78 47       	ld.w	r7,r12[0x10]
80007b36:	0e 38       	cp.w	r8,r7
80007b38:	f6 08 17 30 	movlo	r8,r11
80007b3c:	97 29       	st.w	r11[0x8],r9
80007b3e:	91 39       	st.w	r8[0xc],r9
80007b40:	93 28       	st.w	r9[0x8],r8
80007b42:	93 3b       	st.w	r9[0xc],r11
80007b44:	99 2e       	st.w	r12[0x8],lr
80007b46:	99 55       	st.w	r12[0x14],r5
      }
      return chunk2mem(v);
80007b48:	f4 cc ff f8 	sub	r12,r10,-8
80007b4c:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80007b50:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0

80007b54 <tmalloc_large>:
}

/* ---------------------------- malloc support --------------------------- */

/* allocate a large request from the best fitting chunk in a treebin */
static void* tmalloc_large(mstate m, size_t nb) {
80007b54:	eb cd 40 fc 	pushm	r2-r7,lr
  tchunkptr v = 0;
  size_t rsize = -nb; /* Unsigned negation */
80007b58:	f6 07 11 00 	rsub	r7,r11,0
  tchunkptr t;
  bindex_t idx;
  compute_tree_index(nb, idx);
80007b5c:	f6 08 16 08 	lsr	r8,r11,0x8
80007b60:	c0 31       	brne	80007b66 <tmalloc_large+0x12>
80007b62:	30 03       	mov	r3,0
80007b64:	c2 d8       	rjmp	80007bbe <tmalloc_large+0x6a>
80007b66:	e0 48 ff ff 	cp.w	r8,65535
80007b6a:	e0 88 00 04 	brls	80007b72 <tmalloc_large+0x1e>
80007b6e:	31 f3       	mov	r3,31
80007b70:	c2 78       	rjmp	80007bbe <tmalloc_large+0x6a>
80007b72:	f0 ce 01 00 	sub	lr,r8,256
80007b76:	b1 8e       	lsr	lr,0x10
80007b78:	e2 1e 00 08 	andl	lr,0x8,COH
80007b7c:	f0 0e 09 48 	lsl	r8,r8,lr
80007b80:	f0 ca 10 00 	sub	r10,r8,4096
80007b84:	b1 8a       	lsr	r10,0x10
80007b86:	e2 1a 00 04 	andl	r10,0x4,COH
80007b8a:	f0 0a 09 48 	lsl	r8,r8,r10
80007b8e:	f0 c9 40 00 	sub	r9,r8,16384
80007b92:	b1 89       	lsr	r9,0x10
80007b94:	e2 19 00 02 	andl	r9,0x2,COH
80007b98:	f0 09 09 48 	lsl	r8,r8,r9
80007b9c:	af 98       	lsr	r8,0xf
80007b9e:	fc 0e 11 0e 	rsub	lr,lr,14
80007ba2:	fc 0a 01 0a 	sub	r10,lr,r10
80007ba6:	f4 09 01 09 	sub	r9,r10,r9
80007baa:	f2 08 00 08 	add	r8,r9,r8
80007bae:	f0 c3 ff f9 	sub	r3,r8,-7
80007bb2:	f6 03 0a 43 	lsr	r3,r11,r3
80007bb6:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80007bba:	e6 08 00 13 	add	r3,r3,r8<<0x1

  if ((t = *treebin_at(m, idx)) != 0) {
80007bbe:	e6 c8 ff b5 	sub	r8,r3,-75
80007bc2:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80007bc6:	58 08       	cp.w	r8,0
80007bc8:	c0 31       	brne	80007bce <tmalloc_large+0x7a>
80007bca:	30 04       	mov	r4,0
80007bcc:	c3 88       	rjmp	80007c3c <tmalloc_large+0xe8>
    /* Traverse tree for this bin looking for node with size == nb */
    size_t sizebits = nb << leftshift_for_tree_index(idx);
80007bce:	59 f3       	cp.w	r3,31
80007bd0:	c0 31       	brne	80007bd6 <tmalloc_large+0x82>
80007bd2:	30 0e       	mov	lr,0
80007bd4:	c0 58       	rjmp	80007bde <tmalloc_large+0x8a>
80007bd6:	e6 0e 16 01 	lsr	lr,r3,0x1
80007bda:	fc 0e 11 19 	rsub	lr,lr,25
80007bde:	f6 0e 09 4e 	lsl	lr,r11,lr
80007be2:	30 06       	mov	r6,0
80007be4:	0c 94       	mov	r4,r6
        if ((rsize = trem) == 0)
          break;
      }
      rt = t->child[1];
      t = t->child[(sizebits >> (SIZE_T_BITSIZE-SIZE_T_ONE)) & 1];
      if (rt != 0 && rt != t)
80007be6:	30 05       	mov	r5,0
    /* Traverse tree for this bin looking for node with size == nb */
    size_t sizebits = nb << leftshift_for_tree_index(idx);
    tchunkptr rst = 0;  /* The deepest untaken right subtree */
    for (;;) {
      tchunkptr rt;
      size_t trem = chunksize(t) - nb;
80007be8:	70 19       	ld.w	r9,r8[0x4]
80007bea:	e0 19 ff fc 	andl	r9,0xfffc
80007bee:	16 19       	sub	r9,r11
      if (trem < rsize) {
80007bf0:	12 37       	cp.w	r7,r9
80007bf2:	e0 88 00 09 	brls	80007c04 <tmalloc_large+0xb0>
        v = t;
        if ((rsize = trem) == 0)
80007bf6:	58 09       	cp.w	r9,0
80007bf8:	c0 41       	brne	80007c00 <tmalloc_large+0xac>
80007bfa:	12 97       	mov	r7,r9
80007bfc:	10 94       	mov	r4,r8
80007bfe:	c1 88       	rjmp	80007c2e <tmalloc_large+0xda>
80007c00:	12 97       	mov	r7,r9
80007c02:	10 94       	mov	r4,r8
          break;
      }
      rt = t->child[1];
80007c04:	70 59       	ld.w	r9,r8[0x14]
      t = t->child[(sizebits >> (SIZE_T_BITSIZE-SIZE_T_ONE)) & 1];
80007c06:	fc 0a 16 1f 	lsr	r10,lr,0x1f
80007c0a:	2f ca       	sub	r10,-4
80007c0c:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
      if (rt != 0 && rt != t)
80007c10:	58 09       	cp.w	r9,0
80007c12:	5f 12       	srne	r2
80007c14:	10 39       	cp.w	r9,r8
80007c16:	5f 1a       	srne	r10
80007c18:	e5 ea 00 0a 	and	r10,r2,r10
80007c1c:	ea 0a 18 00 	cp.b	r10,r5
80007c20:	f2 06 17 10 	movne	r6,r9
        rst = rt;
      if (t == 0) {
80007c24:	58 08       	cp.w	r8,0
80007c26:	c0 30       	breq	80007c2c <tmalloc_large+0xd8>
        t = rst; /* set t to least subtree holding sizes > nb */
        break;
      }
      sizebits <<= 1;
80007c28:	a1 7e       	lsl	lr,0x1
    }
80007c2a:	cd fb       	rjmp	80007be8 <tmalloc_large+0x94>
80007c2c:	0c 98       	mov	r8,r6
  }

  if (t == 0 && v == 0) { /* set t to root of next non-empty treebin */
80007c2e:	58 08       	cp.w	r8,0
80007c30:	5f 0a       	sreq	r10
80007c32:	58 04       	cp.w	r4,0
80007c34:	5f 09       	sreq	r9
80007c36:	f5 e9 00 09 	and	r9,r10,r9
80007c3a:	c3 40       	breq	80007ca2 <tmalloc_large+0x14e>
    binmap_t leftbits = left_bits(idx2bit(idx)) & m->treemap;
80007c3c:	30 29       	mov	r9,2
80007c3e:	f2 03 09 43 	lsl	r3,r9,r3
80007c42:	e6 09 11 00 	rsub	r9,r3,0
80007c46:	f3 e3 10 03 	or	r3,r9,r3
80007c4a:	78 19       	ld.w	r9,r12[0x4]
80007c4c:	12 63       	and	r3,r9
    if (leftbits != 0) {
80007c4e:	c2 a0       	breq	80007ca2 <tmalloc_large+0x14e>
      bindex_t i;
      binmap_t leastbit = least_bit(leftbits);
      compute_bit2idx(leastbit, i);
80007c50:	e6 0a 11 00 	rsub	r10,r3,0
80007c54:	06 6a       	and	r10,r3
80007c56:	20 1a       	sub	r10,1
80007c58:	f4 09 16 0c 	lsr	r9,r10,0xc
80007c5c:	e2 19 00 10 	andl	r9,0x10,COH
80007c60:	f4 09 0a 4a 	lsr	r10,r10,r9
80007c64:	f4 08 16 05 	lsr	r8,r10,0x5
80007c68:	e2 18 00 08 	andl	r8,0x8,COH
80007c6c:	f0 09 00 0e 	add	lr,r8,r9
80007c70:	f4 08 0a 4a 	lsr	r10,r10,r8
80007c74:	f4 08 16 02 	lsr	r8,r10,0x2
80007c78:	e2 18 00 04 	andl	r8,0x4,COH
80007c7c:	10 0e       	add	lr,r8
80007c7e:	f4 08 0a 4a 	lsr	r10,r10,r8
80007c82:	f4 09 16 01 	lsr	r9,r10,0x1
80007c86:	e2 19 00 02 	andl	r9,0x2,COH
80007c8a:	12 0e       	add	lr,r9
80007c8c:	f4 09 0a 49 	lsr	r9,r10,r9
80007c90:	f1 d9 c0 21 	bfextu	r8,r9,0x1,0x1
      t = *treebin_at(m, i);
80007c94:	f2 08 0a 49 	lsr	r9,r9,r8
80007c98:	1c 08       	add	r8,lr
80007c9a:	12 08       	add	r8,r9
80007c9c:	2b 58       	sub	r8,-75
80007c9e:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
    }
  }

  while (t != 0) { /* find smallest of tree or subtree */
80007ca2:	58 08       	cp.w	r8,0
80007ca4:	c0 31       	brne	80007caa <tmalloc_large+0x156>
80007ca6:	c1 18       	rjmp	80007cc8 <tmalloc_large+0x174>
80007ca8:	12 98       	mov	r8,r9
    size_t trem = chunksize(t) - nb;
80007caa:	70 19       	ld.w	r9,r8[0x4]
80007cac:	e0 19 ff fc 	andl	r9,0xfffc
80007cb0:	16 19       	sub	r9,r11
    if (trem < rsize) {
80007cb2:	0e 39       	cp.w	r9,r7
80007cb4:	f2 07 17 30 	movlo	r7,r9
80007cb8:	f0 04 17 30 	movlo	r4,r8
      rsize = trem;
      v = t;
    }
    t = leftmost_child(t);
80007cbc:	70 49       	ld.w	r9,r8[0x10]
80007cbe:	58 09       	cp.w	r9,0
80007cc0:	cf 41       	brne	80007ca8 <tmalloc_large+0x154>
80007cc2:	70 58       	ld.w	r8,r8[0x14]
      compute_bit2idx(leastbit, i);
      t = *treebin_at(m, i);
    }
  }

  while (t != 0) { /* find smallest of tree or subtree */
80007cc4:	58 08       	cp.w	r8,0
80007cc6:	cf 21       	brne	80007caa <tmalloc_large+0x156>
    }
    t = leftmost_child(t);
  }

  /*  If dv is a better fit, return 0 so malloc will use it */
  if (v != 0 && rsize < (size_t)(m->dvsize - nb)) {
80007cc8:	58 04       	cp.w	r4,0
80007cca:	e0 80 01 2f 	breq	80007f28 <tmalloc_large+0x3d4>
80007cce:	78 28       	ld.w	r8,r12[0x8]
80007cd0:	16 18       	sub	r8,r11
80007cd2:	0e 38       	cp.w	r8,r7
80007cd4:	e0 88 01 2a 	brls	80007f28 <tmalloc_large+0x3d4>
    if (RTCHECK(ok_address(m, v))) { /* split */
80007cd8:	78 45       	ld.w	r5,r12[0x10]
80007cda:	08 35       	cp.w	r5,r4
80007cdc:	e0 8b 01 26 	brhi	80007f28 <tmalloc_large+0x3d4>
      mchunkptr r = chunk_plus_offset(v, nb);
80007ce0:	08 93       	mov	r3,r4
80007ce2:	e8 0b 00 06 	add	r6,r4,r11
      assert(chunksize(v) == rsize + nb);
      if (RTCHECK(ok_next(v, r))) {
80007ce6:	0c 34       	cp.w	r4,r6
80007ce8:	e0 82 01 20 	brhs	80007f28 <tmalloc_large+0x3d4>
        unlink_large_chunk(m, v);
80007cec:	68 6e       	ld.w	lr,r4[0x18]
80007cee:	68 3a       	ld.w	r10,r4[0xc]
80007cf0:	08 3a       	cp.w	r10,r4
80007cf2:	c0 c0       	breq	80007d0a <tmalloc_large+0x1b6>
80007cf4:	68 28       	ld.w	r8,r4[0x8]
80007cf6:	10 35       	cp.w	r5,r8
80007cf8:	f4 08 17 b0 	movhi	r8,r10
80007cfc:	f1 fa 8a 03 	st.wls	r8[0xc],r10
80007d00:	f5 f8 8a 02 	st.wls	r10[0x8],r8
80007d04:	f4 08 17 80 	movls	r8,r10
80007d08:	c1 c8       	rjmp	80007d40 <tmalloc_large+0x1ec>
80007d0a:	74 58       	ld.w	r8,r10[0x14]
80007d0c:	58 08       	cp.w	r8,0
80007d0e:	c0 30       	breq	80007d14 <tmalloc_large+0x1c0>
80007d10:	2e ca       	sub	r10,-20
80007d12:	c0 98       	rjmp	80007d24 <tmalloc_large+0x1d0>
80007d14:	74 48       	ld.w	r8,r10[0x10]
80007d16:	58 08       	cp.w	r8,0
80007d18:	c1 40       	breq	80007d40 <tmalloc_large+0x1ec>
80007d1a:	2f 0a       	sub	r10,-16
80007d1c:	c0 48       	rjmp	80007d24 <tmalloc_large+0x1d0>
80007d1e:	f0 ca ff ec 	sub	r10,r8,-20
80007d22:	12 98       	mov	r8,r9
80007d24:	70 59       	ld.w	r9,r8[0x14]
80007d26:	58 09       	cp.w	r9,0
80007d28:	cf b1       	brne	80007d1e <tmalloc_large+0x1ca>
80007d2a:	70 49       	ld.w	r9,r8[0x10]
80007d2c:	58 09       	cp.w	r9,0
80007d2e:	c0 40       	breq	80007d36 <tmalloc_large+0x1e2>
80007d30:	f0 ca ff f0 	sub	r10,r8,-16
80007d34:	cf 7b       	rjmp	80007d22 <tmalloc_large+0x1ce>
80007d36:	14 35       	cp.w	r5,r10
80007d38:	f9 b9 08 00 	movls	r9,0
80007d3c:	f5 f9 8a 00 	st.wls	r10[0x0],r9
80007d40:	58 0e       	cp.w	lr,0
80007d42:	c3 a0       	breq	80007db6 <tmalloc_large+0x262>
80007d44:	68 7a       	ld.w	r10,r4[0x1c]
80007d46:	f4 c9 ff b5 	sub	r9,r10,-75
80007d4a:	f8 09 03 29 	ld.w	r9,r12[r9<<0x2]
80007d4e:	08 39       	cp.w	r9,r4
80007d50:	c1 01       	brne	80007d70 <tmalloc_large+0x21c>
80007d52:	2b 5a       	sub	r10,-75
80007d54:	f8 0a 09 28 	st.w	r12[r10<<0x2],r8
80007d58:	58 08       	cp.w	r8,0
80007d5a:	c1 71       	brne	80007d88 <tmalloc_large+0x234>
80007d5c:	72 78       	ld.w	r8,r9[0x1c]
80007d5e:	30 19       	mov	r9,1
80007d60:	f2 08 09 48 	lsl	r8,r9,r8
80007d64:	5c d8       	com	r8
80007d66:	78 19       	ld.w	r9,r12[0x4]
80007d68:	f3 e8 00 08 	and	r8,r9,r8
80007d6c:	99 18       	st.w	r12[0x4],r8
80007d6e:	c2 48       	rjmp	80007db6 <tmalloc_large+0x262>
80007d70:	78 49       	ld.w	r9,r12[0x10]
80007d72:	1c 39       	cp.w	r9,lr
80007d74:	e0 8b 00 08 	brhi	80007d84 <tmalloc_large+0x230>
80007d78:	7c 49       	ld.w	r9,lr[0x10]
80007d7a:	08 39       	cp.w	r9,r4
80007d7c:	fd f8 0a 04 	st.weq	lr[0x10],r8
80007d80:	fd f8 1a 05 	st.wne	lr[0x14],r8
80007d84:	58 08       	cp.w	r8,0
80007d86:	c1 80       	breq	80007db6 <tmalloc_large+0x262>
80007d88:	78 49       	ld.w	r9,r12[0x10]
80007d8a:	10 39       	cp.w	r9,r8
80007d8c:	e0 8b 00 15 	brhi	80007db6 <tmalloc_large+0x262>
80007d90:	91 6e       	st.w	r8[0x18],lr
80007d92:	68 49       	ld.w	r9,r4[0x10]
80007d94:	58 09       	cp.w	r9,0
80007d96:	c0 70       	breq	80007da4 <tmalloc_large+0x250>
80007d98:	78 4a       	ld.w	r10,r12[0x10]
80007d9a:	12 3a       	cp.w	r10,r9
80007d9c:	f1 f9 8a 04 	st.wls	r8[0x10],r9
80007da0:	f3 f8 8a 06 	st.wls	r9[0x18],r8
80007da4:	68 59       	ld.w	r9,r4[0x14]
80007da6:	58 09       	cp.w	r9,0
80007da8:	c0 70       	breq	80007db6 <tmalloc_large+0x262>
80007daa:	78 4a       	ld.w	r10,r12[0x10]
80007dac:	12 3a       	cp.w	r10,r9
80007dae:	f1 f9 8a 05 	st.wls	r8[0x14],r9
80007db2:	f3 f8 8a 06 	st.wls	r9[0x18],r8
        if (rsize < MIN_CHUNK_SIZE)
80007db6:	58 f7       	cp.w	r7,15
80007db8:	e0 8b 00 0d 	brhi	80007dd2 <tmalloc_large+0x27e>
          set_inuse_and_pinuse(m, v, (rsize + nb));
80007dbc:	ee 0b 00 0b 	add	r11,r7,r11
80007dc0:	16 98       	mov	r8,r11
80007dc2:	e8 18 00 03 	orl	r8,0x3
80007dc6:	89 18       	st.w	r4[0x4],r8
80007dc8:	16 03       	add	r3,r11
80007dca:	66 18       	ld.w	r8,r3[0x4]
80007dcc:	a1 a8       	sbr	r8,0x0
80007dce:	87 18       	st.w	r3[0x4],r8
80007dd0:	ca 88       	rjmp	80007f20 <tmalloc_large+0x3cc>
        else {
          set_size_and_pinuse_of_inuse_chunk(m, v, nb);
80007dd2:	e8 1b 00 03 	orl	r11,0x3
80007dd6:	89 1b       	st.w	r4[0x4],r11
          set_size_and_pinuse_of_free_chunk(r, rsize);
80007dd8:	0e 98       	mov	r8,r7
80007dda:	a1 a8       	sbr	r8,0x0
80007ddc:	8d 18       	st.w	r6[0x4],r8
80007dde:	ec 07 09 07 	st.w	r6[r7],r7
          insert_chunk(m, r, rsize);
80007de2:	ee 08 16 03 	lsr	r8,r7,0x3
80007de6:	59 f8       	cp.w	r8,31
80007de8:	e0 8b 00 1b 	brhi	80007e1e <tmalloc_large+0x2ca>
80007dec:	f8 c9 ff dc 	sub	r9,r12,-36
80007df0:	f2 08 00 39 	add	r9,r9,r8<<0x3
80007df4:	78 0a       	ld.w	r10,r12[0x0]
80007df6:	30 1b       	mov	r11,1
80007df8:	f6 08 09 48 	lsl	r8,r11,r8
80007dfc:	f1 ea 00 0b 	and	r11,r8,r10
80007e00:	c0 51       	brne	80007e0a <tmalloc_large+0x2b6>
80007e02:	14 48       	or	r8,r10
80007e04:	99 08       	st.w	r12[0x0],r8
80007e06:	12 98       	mov	r8,r9
80007e08:	c0 68       	rjmp	80007e14 <tmalloc_large+0x2c0>
80007e0a:	72 28       	ld.w	r8,r9[0x8]
80007e0c:	78 4a       	ld.w	r10,r12[0x10]
80007e0e:	14 38       	cp.w	r8,r10
80007e10:	f2 08 17 30 	movlo	r8,r9
80007e14:	93 26       	st.w	r9[0x8],r6
80007e16:	91 36       	st.w	r8[0xc],r6
80007e18:	8d 28       	st.w	r6[0x8],r8
80007e1a:	8d 39       	st.w	r6[0xc],r9
80007e1c:	c8 28       	rjmp	80007f20 <tmalloc_large+0x3cc>
80007e1e:	0c 99       	mov	r9,r6
80007e20:	ee 08 16 08 	lsr	r8,r7,0x8
80007e24:	c0 31       	brne	80007e2a <tmalloc_large+0x2d6>
80007e26:	30 0a       	mov	r10,0
80007e28:	c2 d8       	rjmp	80007e82 <tmalloc_large+0x32e>
80007e2a:	e0 48 ff ff 	cp.w	r8,65535
80007e2e:	e0 88 00 04 	brls	80007e36 <tmalloc_large+0x2e2>
80007e32:	31 fa       	mov	r10,31
80007e34:	c2 78       	rjmp	80007e82 <tmalloc_large+0x32e>
80007e36:	f0 ce 01 00 	sub	lr,r8,256
80007e3a:	b1 8e       	lsr	lr,0x10
80007e3c:	e2 1e 00 08 	andl	lr,0x8,COH
80007e40:	f0 0e 09 48 	lsl	r8,r8,lr
80007e44:	f0 cb 10 00 	sub	r11,r8,4096
80007e48:	b1 8b       	lsr	r11,0x10
80007e4a:	e2 1b 00 04 	andl	r11,0x4,COH
80007e4e:	f0 0b 09 48 	lsl	r8,r8,r11
80007e52:	f0 ca 40 00 	sub	r10,r8,16384
80007e56:	b1 8a       	lsr	r10,0x10
80007e58:	e2 1a 00 02 	andl	r10,0x2,COH
80007e5c:	f0 0a 09 48 	lsl	r8,r8,r10
80007e60:	af 98       	lsr	r8,0xf
80007e62:	fc 0e 11 0e 	rsub	lr,lr,14
80007e66:	fc 0b 01 0b 	sub	r11,lr,r11
80007e6a:	f6 0a 01 0a 	sub	r10,r11,r10
80007e6e:	f4 08 00 08 	add	r8,r10,r8
80007e72:	f0 ca ff f9 	sub	r10,r8,-7
80007e76:	ee 0a 0a 4a 	lsr	r10,r7,r10
80007e7a:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80007e7e:	f4 08 00 1a 	add	r10,r10,r8<<0x1
80007e82:	93 7a       	st.w	r9[0x1c],r10
80007e84:	30 08       	mov	r8,0
80007e86:	93 58       	st.w	r9[0x14],r8
80007e88:	93 48       	st.w	r9[0x10],r8
80007e8a:	78 18       	ld.w	r8,r12[0x4]
80007e8c:	30 1b       	mov	r11,1
80007e8e:	f6 0a 09 4b 	lsl	r11,r11,r10
80007e92:	f7 e8 00 0e 	and	lr,r11,r8
80007e96:	c0 d1       	brne	80007eb0 <tmalloc_large+0x35c>
80007e98:	f7 e8 10 08 	or	r8,r11,r8
80007e9c:	99 18       	st.w	r12[0x4],r8
80007e9e:	2b 5a       	sub	r10,-75
80007ea0:	f8 0a 09 29 	st.w	r12[r10<<0x2],r9
80007ea4:	f8 0a 00 2a 	add	r10,r12,r10<<0x2
80007ea8:	93 6a       	st.w	r9[0x18],r10
80007eaa:	93 39       	st.w	r9[0xc],r9
80007eac:	93 29       	st.w	r9[0x8],r9
80007eae:	c3 98       	rjmp	80007f20 <tmalloc_large+0x3cc>
80007eb0:	f4 c8 ff b5 	sub	r8,r10,-75
80007eb4:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80007eb8:	59 fa       	cp.w	r10,31
80007eba:	c0 31       	brne	80007ec0 <tmalloc_large+0x36c>
80007ebc:	30 0b       	mov	r11,0
80007ebe:	c0 48       	rjmp	80007ec6 <tmalloc_large+0x372>
80007ec0:	a1 9a       	lsr	r10,0x1
80007ec2:	f4 0b 11 19 	rsub	r11,r10,25
80007ec6:	ee 0b 09 4b 	lsl	r11,r7,r11
80007eca:	70 1a       	ld.w	r10,r8[0x4]
80007ecc:	e0 1a ff fc 	andl	r10,0xfffc
80007ed0:	0e 3a       	cp.w	r10,r7
80007ed2:	c1 90       	breq	80007f04 <tmalloc_large+0x3b0>
80007ed4:	f6 0e 16 1f 	lsr	lr,r11,0x1f
80007ed8:	fc ca ff fc 	sub	r10,lr,-4
80007edc:	f0 0a 00 26 	add	r6,r8,r10<<0x2
80007ee0:	f0 0a 03 2a 	ld.w	r10,r8[r10<<0x2]
80007ee4:	58 0a       	cp.w	r10,0
80007ee6:	c0 40       	breq	80007eee <tmalloc_large+0x39a>
80007ee8:	a1 7b       	lsl	r11,0x1
80007eea:	14 98       	mov	r8,r10
80007eec:	ce fb       	rjmp	80007eca <tmalloc_large+0x376>
80007eee:	78 4a       	ld.w	r10,r12[0x10]
80007ef0:	0c 3a       	cp.w	r10,r6
80007ef2:	e0 8b 00 17 	brhi	80007f20 <tmalloc_large+0x3cc>
80007ef6:	2f ce       	sub	lr,-4
80007ef8:	f0 0e 09 29 	st.w	r8[lr<<0x2],r9
80007efc:	93 68       	st.w	r9[0x18],r8
80007efe:	93 39       	st.w	r9[0xc],r9
80007f00:	93 29       	st.w	r9[0x8],r9
80007f02:	c0 f8       	rjmp	80007f20 <tmalloc_large+0x3cc>
80007f04:	70 2a       	ld.w	r10,r8[0x8]
80007f06:	78 4b       	ld.w	r11,r12[0x10]
80007f08:	10 3b       	cp.w	r11,r8
80007f0a:	e0 8b 00 0b 	brhi	80007f20 <tmalloc_large+0x3cc>
80007f0e:	14 3b       	cp.w	r11,r10
80007f10:	e0 8b 00 08 	brhi	80007f20 <tmalloc_large+0x3cc>
80007f14:	95 39       	st.w	r10[0xc],r9
80007f16:	91 29       	st.w	r8[0x8],r9
80007f18:	93 2a       	st.w	r9[0x8],r10
80007f1a:	93 38       	st.w	r9[0xc],r8
80007f1c:	30 08       	mov	r8,0
80007f1e:	93 68       	st.w	r9[0x18],r8
        }
        return chunk2mem(v);
80007f20:	e8 cc ff f8 	sub	r12,r4,-8
80007f24:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80007f28:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80007f2c <init_user_mstate>:

/* ----------------------------- user mspaces ---------------------------- */

#if MSPACES

static mstate init_user_mstate(char* tbase, size_t tsize) {
80007f2c:	d4 21       	pushm	r4-r7,lr
80007f2e:	18 96       	mov	r6,r12
80007f30:	16 95       	mov	r5,r11
  size_t msize = pad_request(sizeof(struct malloc_state));
  mchunkptr mn;
  mchunkptr msp = align_as_chunk(tbase);
80007f32:	e9 dc c0 03 	bfextu	r4,r12,0x0,0x3
80007f36:	c0 50       	breq	80007f40 <init_user_mstate+0x14>
80007f38:	e8 04 11 08 	rsub	r4,r4,8
80007f3c:	e9 d4 c0 03 	bfextu	r4,r4,0x0,0x3
80007f40:	ec 04 00 04 	add	r4,r6,r4
  mstate m = (mstate)(chunk2mem(msp));
80007f44:	e8 c7 ff f8 	sub	r7,r4,-8
  memset(m, 0, msize);
80007f48:	e0 6a 01 d0 	mov	r10,464
80007f4c:	30 0b       	mov	r11,0
80007f4e:	0e 9c       	mov	r12,r7
80007f50:	f0 1f 00 14 	mcall	80007fa0 <init_user_mstate+0x74>
  INITIAL_LOCK(&m->mutex);
  msp->head = (msize|PINUSE_BIT|CINUSE_BIT);
80007f54:	e0 68 01 d3 	mov	r8,467
80007f58:	89 18       	st.w	r4[0x4],r8
  m->seg.base = m->least_addr = tbase;
80007f5a:	8f 46       	st.w	r7[0x10],r6
80007f5c:	ef 46 01 b8 	st.w	r7[440],r6
  m->seg.size = m->footprint = m->max_footprint = tsize;
80007f60:	ef 45 01 b0 	st.w	r7[432],r5
80007f64:	ef 45 01 ac 	st.w	r7[428],r5
80007f68:	ef 45 01 bc 	st.w	r7[444],r5
  m->magic = mparams.magic;
80007f6c:	48 e8       	lddpc	r8,80007fa4 <init_user_mstate+0x78>
80007f6e:	70 09       	ld.w	r9,r8[0x0]
80007f70:	8f 89       	st.w	r7[0x20],r9
  m->mflags = mparams.default_mflags;
  disable_contiguous(m);
80007f72:	70 58       	ld.w	r8,r8[0x14]
80007f74:	a3 a8       	sbr	r8,0x2
80007f76:	ef 48 01 b4 	st.w	r7[436],r8
  init_bins(m);
80007f7a:	0e 9c       	mov	r12,r7
80007f7c:	f0 1f 00 0b 	mcall	80007fa8 <init_user_mstate+0x7c>
  mn = next_chunk(mem2chunk(m));
80007f80:	ee fb ff fc 	ld.w	r11,r7[-4]
80007f84:	e0 1b ff fc 	andl	r11,0xfffc
80007f88:	20 8b       	sub	r11,8
80007f8a:	ee 0b 00 0b 	add	r11,r7,r11
  init_top(m, mn, (size_t)((tbase + tsize) - (char*)mn) - TOP_FOOT_SIZE);
80007f8e:	0a 06       	add	r6,r5
80007f90:	ec 0b 01 0a 	sub	r10,r6,r11
80007f94:	22 8a       	sub	r10,40
80007f96:	0e 9c       	mov	r12,r7
80007f98:	f0 1f 00 05 	mcall	80007fac <init_user_mstate+0x80>
  check_top_chunk(m, m->top);
  return m;
}
80007f9c:	0e 9c       	mov	r12,r7
80007f9e:	d8 22       	popm	r4-r7,pc
80007fa0:	80 00       	ld.sh	r0,r0[0x0]
80007fa2:	b1 3e       	mul	lr,r8
80007fa4:	00 00       	add	r0,r0
80007fa6:	14 ec       	st.h	--r10,r12
80007fa8:	80 00       	ld.sh	r0,r0[0x0]
80007faa:	71 50       	ld.w	r0,r8[0x54]
80007fac:	80 00       	ld.sh	r0,r0[0x0]
80007fae:	71 20       	ld.w	r0,r8[0x48]

80007fb0 <create_mspace_with_base>:
    }
  }
  return (mspace)m;
}

mspace create_mspace_with_base(void* base, size_t capacity, int locked) {
80007fb0:	eb cd 40 c0 	pushm	r6-r7,lr
80007fb4:	18 96       	mov	r6,r12
80007fb6:	16 97       	mov	r7,r11
  mstate m = 0;
  size_t msize = pad_request(sizeof(struct malloc_state));
  init_mparams(); /* Ensure pagesize etc initialized */
80007fb8:	f0 1f 00 0d 	mcall	80007fec <create_mspace_with_base+0x3c>

  if (capacity > msize + TOP_FOOT_SIZE &&
80007fbc:	e0 47 01 f8 	cp.w	r7,504
80007fc0:	e0 88 00 13 	brls	80007fe6 <create_mspace_with_base+0x36>
80007fc4:	48 b8       	lddpc	r8,80007ff0 <create_mspace_with_base+0x40>
80007fc6:	70 18       	ld.w	r8,r8[0x4]
80007fc8:	fe 79 fe 08 	mov	r9,-504
80007fcc:	f2 08 01 08 	sub	r8,r9,r8
80007fd0:	10 37       	cp.w	r7,r8
80007fd2:	c0 a2       	brcc	80007fe6 <create_mspace_with_base+0x36>
      capacity < (size_t) -(msize + TOP_FOOT_SIZE + mparams.page_size)) {
    m = init_user_mstate((char*)base, capacity);
80007fd4:	0e 9b       	mov	r11,r7
80007fd6:	0c 9c       	mov	r12,r6
80007fd8:	f0 1f 00 07 	mcall	80007ff4 <create_mspace_with_base+0x44>
    m->seg.sflags = EXTERN_BIT;
80007fdc:	30 88       	mov	r8,8
80007fde:	f9 48 01 c4 	st.w	r12[452],r8
80007fe2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
    set_lock(m, locked);
80007fe6:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80007fea:	00 00       	add	r0,r0
80007fec:	80 00       	ld.sh	r0,r0[0x0]
80007fee:	70 d8       	ld.w	r8,r8[0x34]
80007ff0:	00 00       	add	r0,r0
80007ff2:	14 ec       	st.h	--r10,r12
80007ff4:	80 00       	ld.sh	r0,r0[0x0]
80007ff6:	7f 2c       	ld.w	r12,pc[0x48]

80007ff8 <sys_alloc>:
}

/* -------------------------- System allocation -------------------------- */

/* Get memory from system using MORECORE or MMAP */
static void* sys_alloc(mstate m, size_t nb) {
80007ff8:	d4 31       	pushm	r0-r7,lr
80007ffa:	20 3d       	sub	sp,12
80007ffc:	18 97       	mov	r7,r12
80007ffe:	16 96       	mov	r6,r11
  char* tbase = CMFAIL;
  size_t tsize = 0;
  flag_t mmap_flag = 0;

  init_mparams();
80008000:	f0 1f 02 1c 	mcall	80008870 <sys_alloc+0x878>

  /* Directly map large chunks */
  if (use_mmap(m) && nb >= mparams.mmap_threshold) {
80008004:	ee f8 01 b4 	ld.w	r8,r7[436]
80008008:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000800c:	c4 70       	breq	8000809a <sys_alloc+0xa2>
8000800e:	fe f8 08 66 	ld.w	r8,pc[2150]
80008012:	70 38       	ld.w	r8,r8[0xc]
80008014:	0c 38       	cp.w	r8,r6
80008016:	e0 8b 00 42 	brhi	8000809a <sys_alloc+0xa2>
  the PINUSE bit so frees can be checked.
*/

/* Malloc using mmap */
static void* mmap_alloc(mstate m, size_t nb) {
  size_t mmsize = granularity_align(nb + SIX_SIZE_T_SIZES + CHUNK_ALIGN_MASK);
8000801a:	fe f8 08 5a 	ld.w	r8,pc[2138]
8000801e:	70 28       	ld.w	r8,r8[0x8]
80008020:	f0 c5 ff e1 	sub	r5,r8,-31
80008024:	0c 05       	add	r5,r6
80008026:	5c 38       	neg	r8
80008028:	10 65       	and	r5,r8
  if (mmsize > nb) {     /* Check for wrap around 0 */
8000802a:	0a 36       	cp.w	r6,r5
8000802c:	c3 72       	brcc	8000809a <sys_alloc+0xa2>
    char* mm = (char*)(DIRECT_MMAP(mmsize));
8000802e:	30 0c       	mov	r12,0
80008030:	1a dc       	st.w	--sp,r12
80008032:	3f f8       	mov	r8,-1
80008034:	30 39       	mov	r9,3
80008036:	12 9a       	mov	r10,r9
80008038:	0a 9b       	mov	r11,r5
8000803a:	f0 1f 02 10 	mcall	80008878 <sys_alloc+0x880>
    if (mm != CMFAIL) {
8000803e:	2f fd       	sub	sp,-4
80008040:	5b fc       	cp.w	r12,-1
80008042:	c2 c0       	breq	8000809a <sys_alloc+0xa2>
      size_t offset = align_offset(chunk2mem(mm));
80008044:	f1 dc c0 03 	bfextu	r8,r12,0x0,0x3
80008048:	c0 31       	brne	8000804e <sys_alloc+0x56>
8000804a:	30 09       	mov	r9,0
8000804c:	c0 58       	rjmp	80008056 <sys_alloc+0x5e>
8000804e:	f0 08 11 08 	rsub	r8,r8,8
80008052:	f3 d8 c0 03 	bfextu	r9,r8,0x0,0x3
      size_t psize = mmsize - offset - MMAP_FOOT_PAD;
80008056:	ea ca 00 10 	sub	r10,r5,16
8000805a:	12 1a       	sub	r10,r9
      mchunkptr p = (mchunkptr)(mm + offset);
8000805c:	f8 09 00 08 	add	r8,r12,r9
      p->prev_foot = offset | IS_MMAPPED_BIT;
80008060:	a1 a9       	sbr	r9,0x0
80008062:	91 09       	st.w	r8[0x0],r9
      (p)->head = (psize|CINUSE_BIT);
80008064:	14 99       	mov	r9,r10
80008066:	a1 b9       	sbr	r9,0x1
80008068:	91 19       	st.w	r8[0x4],r9
      mark_inuse_foot(m, p, psize);
      chunk_plus_offset(p, psize)->head = FENCEPOST_HEAD;
8000806a:	f0 0a 00 09 	add	r9,r8,r10
8000806e:	30 7a       	mov	r10,7
80008070:	93 1a       	st.w	r9[0x4],r10
      chunk_plus_offset(p, psize+SIZE_T_SIZE)->head = 0;
80008072:	30 0a       	mov	r10,0
80008074:	93 2a       	st.w	r9[0x8],r10

      if (mm < m->least_addr)
80008076:	6e 49       	ld.w	r9,r7[0x10]
        m->least_addr = mm;
80008078:	12 3c       	cp.w	r12,r9
8000807a:	ef fc 3a 04 	st.wcs	r7[0x10],r12
      if ((m->footprint += mmsize) > m->max_footprint)
8000807e:	ee f9 01 ac 	ld.w	r9,r7[428]
80008082:	12 05       	add	r5,r9
80008084:	ef 45 01 ac 	st.w	r7[428],r5
80008088:	ee f9 01 b0 	ld.w	r9,r7[432]
        m->max_footprint = m->footprint;
8000808c:	12 35       	cp.w	r5,r9
8000808e:	ef f5 ba 6c 	st.whi	r7[0x1b0],r5
      assert(is_aligned(chunk2mem(p)));
      check_mmapped_chunk(m, p);
      return chunk2mem(p);
80008092:	f0 cc ff f8 	sub	r12,r8,-8
  init_mparams();

  /* Directly map large chunks */
  if (use_mmap(m) && nb >= mparams.mmap_threshold) {
    void* mem = mmap_alloc(m, nb);
    if (mem != 0)
80008096:	e0 81 03 be 	brne	80008812 <sys_alloc+0x81a>
       find space.
    3. A call to MORECORE that cannot usually contiguously extend memory.
       (disabled if not HAVE_MORECORE)
  */

  if (MORECORE_CONTIGUOUS && !use_noncontiguous(m)) {
8000809a:	ee f8 01 b4 	ld.w	r8,r7[436]
8000809e:	e2 18 00 04 	andl	r8,0x4,COH
800080a2:	c7 e1       	brne	8000819e <sys_alloc+0x1a6>
    char* br = CMFAIL;
    msegmentptr ss = (m->top == 0)? 0 : segment_holding(m, (char*)m->top);
800080a4:	6e 6b       	ld.w	r11,r7[0x18]
800080a6:	58 0b       	cp.w	r11,0
800080a8:	c0 60       	breq	800080b4 <sys_alloc+0xbc>
800080aa:	0e 9c       	mov	r12,r7
800080ac:	f0 1f 01 f4 	mcall	8000887c <sys_alloc+0x884>
800080b0:	18 95       	mov	r5,r12
    size_t asize = 0;
    ACQUIRE_MORECORE_LOCK();

    if (ss == 0) {  /* First time through or recovery */
800080b2:	c2 c1       	brne	8000810a <sys_alloc+0x112>
      char* base = (char*)CALL_MORECORE(0);
800080b4:	30 0c       	mov	r12,0
800080b6:	f0 1f 01 f3 	mcall	80008880 <sys_alloc+0x888>
800080ba:	18 95       	mov	r5,r12
      if (base != CMFAIL) {
800080bc:	5b fc       	cp.w	r12,-1
800080be:	e0 80 03 ac 	breq	80008816 <sys_alloc+0x81e>
        asize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE);
800080c2:	fe f8 07 b2 	ld.w	r8,pc[1970]
800080c6:	70 29       	ld.w	r9,r8[0x8]
800080c8:	f2 c1 ff d7 	sub	r1,r9,-41
800080cc:	0c 01       	add	r1,r6
800080ce:	5c 39       	neg	r9
800080d0:	12 61       	and	r1,r9
        /* Adjust to end on a page boundary */
        if (!is_page_aligned(base))
800080d2:	70 18       	ld.w	r8,r8[0x4]
800080d4:	18 99       	mov	r9,r12
800080d6:	f0 ca 00 01 	sub	r10,r8,1
800080da:	f9 ea 00 0a 	and	r10,r12,r10
800080de:	c0 70       	breq	800080ec <sys_alloc+0xf4>
          asize += (page_align((size_t)base) - (size_t)base);
800080e0:	18 11       	sub	r1,r12
800080e2:	10 09       	add	r9,r8
800080e4:	5c 38       	neg	r8
800080e6:	f3 e8 00 08 	and	r8,r9,r8
800080ea:	10 01       	add	r1,r8
        /* Can't call MORECORE if size is negative when treated as signed */
        if (asize < HALF_MAX_SIZE_T &&
800080ec:	e0 6b ff fe 	mov	r11,65534
800080f0:	ea 1b 7f ff 	orh	r11,0x7fff
800080f4:	16 31       	cp.w	r1,r11
800080f6:	e0 8b 03 94 	brhi	8000881e <sys_alloc+0x826>
            (br = (char*)(CALL_MORECORE(asize))) == base) {
800080fa:	02 9c       	mov	r12,r1
800080fc:	f0 1f 01 e1 	mcall	80008880 <sys_alloc+0x888>
80008100:	18 94       	mov	r4,r12
        asize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE);
        /* Adjust to end on a page boundary */
        if (!is_page_aligned(base))
          asize += (page_align((size_t)base) - (size_t)base);
        /* Can't call MORECORE if size is negative when treated as signed */
        if (asize < HALF_MAX_SIZE_T &&
80008102:	0a 3c       	cp.w	r12,r5
80008104:	c2 11       	brne	80008146 <sys_alloc+0x14e>
80008106:	e0 8f 03 8f 	bral	80008824 <sys_alloc+0x82c>
        }
      }
    }
    else {
      /* Subtract out existing available top space from MORECORE request. */
      asize = granularity_align(nb - m->topsize + TOP_FOOT_SIZE + SIZE_T_ONE);
8000810a:	fe f8 07 6a 	ld.w	r8,pc[1898]
8000810e:	70 28       	ld.w	r8,r8[0x8]
80008110:	f0 c1 ff d7 	sub	r1,r8,-41
80008114:	6e 39       	ld.w	r9,r7[0xc]
80008116:	12 11       	sub	r1,r9
80008118:	0c 01       	add	r1,r6
8000811a:	5c 38       	neg	r8
8000811c:	10 61       	and	r1,r8
      /* Use mem here only if it did continuously extend old space */
      if (asize < HALF_MAX_SIZE_T &&
8000811e:	e0 6a ff fe 	mov	r10,65534
80008122:	ea 1a 7f ff 	orh	r10,0x7fff
80008126:	14 31       	cp.w	r1,r10
80008128:	e0 8b 03 7b 	brhi	8000881e <sys_alloc+0x826>
          (br = (char*)(CALL_MORECORE(asize))) == ss->base+ss->size) {
8000812c:	02 9c       	mov	r12,r1
8000812e:	f0 1f 01 d5 	mcall	80008880 <sys_alloc+0x888>
80008132:	18 94       	mov	r4,r12
80008134:	6a 09       	ld.w	r9,r5[0x0]
80008136:	6a 18       	ld.w	r8,r5[0x4]
80008138:	f2 08 00 08 	add	r8,r9,r8
8000813c:	10 3c       	cp.w	r12,r8
8000813e:	c0 41       	brne	80008146 <sys_alloc+0x14e>
        tbase = br;
        tsize = asize;
      }
    }

    if (tbase == CMFAIL) {    /* Cope with partial failure */
80008140:	5b fc       	cp.w	r12,-1
80008142:	e0 81 03 71 	brne	80008824 <sys_alloc+0x82c>
      if (br != CMFAIL) {    /* Try to use/extend the space we did get */
80008146:	5b f4       	cp.w	r4,-1
80008148:	c2 60       	breq	80008194 <sys_alloc+0x19c>
        if (asize < HALF_MAX_SIZE_T &&
8000814a:	e0 69 ff fe 	mov	r9,65534
8000814e:	ea 19 7f ff 	orh	r9,0x7fff
80008152:	12 31       	cp.w	r1,r9
80008154:	e0 8b 03 68 	brhi	80008824 <sys_alloc+0x82c>
80008158:	ec c8 ff d7 	sub	r8,r6,-41
8000815c:	02 38       	cp.w	r8,r1
8000815e:	e0 88 03 63 	brls	80008824 <sys_alloc+0x82c>
            asize < nb + TOP_FOOT_SIZE + SIZE_T_ONE) {
          size_t esize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE - asize);
80008162:	fe f8 07 12 	ld.w	r8,pc[1810]
80008166:	70 28       	ld.w	r8,r8[0x8]
}

/* -------------------------- System allocation -------------------------- */

/* Get memory from system using MORECORE or MMAP */
static void* sys_alloc(mstate m, size_t nb) {
80008168:	e2 03 11 00 	rsub	r3,r1,0

    if (tbase == CMFAIL) {    /* Cope with partial failure */
      if (br != CMFAIL) {    /* Try to use/extend the space we did get */
        if (asize < HALF_MAX_SIZE_T &&
            asize < nb + TOP_FOOT_SIZE + SIZE_T_ONE) {
          size_t esize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE - asize);
8000816c:	f0 c5 ff d7 	sub	r5,r8,-41
80008170:	0c 05       	add	r5,r6
80008172:	02 15       	sub	r5,r1
80008174:	5c 38       	neg	r8
80008176:	10 65       	and	r5,r8
          if (esize < HALF_MAX_SIZE_T) {
80008178:	12 35       	cp.w	r5,r9
8000817a:	e0 8b 03 55 	brhi	80008824 <sys_alloc+0x82c>
            char* end = (char*)CALL_MORECORE(esize);
8000817e:	0a 9c       	mov	r12,r5
80008180:	f0 1f 01 c0 	mcall	80008880 <sys_alloc+0x888>
            if (end != CMFAIL)
80008184:	5b fc       	cp.w	r12,-1
80008186:	c0 40       	breq	8000818e <sys_alloc+0x196>
              asize += esize;
80008188:	0a 01       	add	r1,r5
8000818a:	e0 8f 03 4d 	bral	80008824 <sys_alloc+0x82c>
            else {            /* Can't use; try to release */
            #if HAVE_MORECORE
              CALL_MORECORE(-asize);
8000818e:	06 9c       	mov	r12,r3
80008190:	f0 1f 01 bc 	mcall	80008880 <sys_alloc+0x888>
      if (br != CMFAIL) {    /* Use the space we did get */
        tbase = br;
        tsize = asize;
      }
      else
        disable_contiguous(m); /* Don't try contiguous path in the future */
80008194:	ee f8 01 b4 	ld.w	r8,r7[436]
80008198:	a3 a8       	sbr	r8,0x2
8000819a:	ef 48 01 b4 	st.w	r7[436],r8
    RELEASE_MORECORE_LOCK();
  }

  if (HAVE_MMAP && tbase == CMFAIL) {  /* Try MMAP */
    size_t req = nb + TOP_FOOT_SIZE + SIZE_T_ONE;
    size_t rsize = granularity_align(req);
8000819e:	fe f8 06 d6 	ld.w	r8,pc[1750]
800081a2:	70 28       	ld.w	r8,r8[0x8]
800081a4:	f0 c1 ff d7 	sub	r1,r8,-41
800081a8:	0c 01       	add	r1,r6
800081aa:	5c 38       	neg	r8
800081ac:	10 61       	and	r1,r8
    if (rsize > nb) { /* Fail if wraps around zero */
800081ae:	02 36       	cp.w	r6,r1
800081b0:	e0 82 03 3f 	brhs	8000882e <sys_alloc+0x836>
      char* mp = (char*)(CALL_MMAP(rsize));
800081b4:	30 0c       	mov	r12,0
800081b6:	1a dc       	st.w	--sp,r12
800081b8:	3f f8       	mov	r8,-1
800081ba:	30 39       	mov	r9,3
800081bc:	12 9a       	mov	r10,r9
800081be:	02 9b       	mov	r11,r1
800081c0:	f0 1f 01 ae 	mcall	80008878 <sys_alloc+0x880>
      if (mp != CMFAIL) {
800081c4:	2f fd       	sub	sp,-4
800081c6:	5b fc       	cp.w	r12,-1
800081c8:	e0 80 03 33 	breq	8000882e <sys_alloc+0x836>
800081cc:	18 95       	mov	r5,r12
800081ce:	30 18       	mov	r8,1
800081d0:	50 18       	stdsp	sp[0x4],r8
800081d2:	c1 e8       	rjmp	8000820e <sys_alloc+0x216>
    size_t asize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE);
    if (asize < HALF_MAX_SIZE_T) {
      char* br = CMFAIL;
      char* end = CMFAIL;
      ACQUIRE_MORECORE_LOCK();
      br = (char*)(CALL_MORECORE(asize));
800081d4:	f0 1f 01 ab 	mcall	80008880 <sys_alloc+0x888>
800081d8:	18 95       	mov	r5,r12
      end = (char*)(CALL_MORECORE(0));
800081da:	30 0c       	mov	r12,0
800081dc:	f0 1f 01 a9 	mcall	80008880 <sys_alloc+0x888>
      RELEASE_MORECORE_LOCK();
      if (br != CMFAIL && end != CMFAIL && br < end) {
800081e0:	5b f5       	cp.w	r5,-1
800081e2:	5f 18       	srne	r8
800081e4:	5b fc       	cp.w	r12,-1
800081e6:	5f 19       	srne	r9
800081e8:	f1 e9 00 09 	and	r9,r8,r9
800081ec:	e0 80 03 12 	breq	80008810 <sys_alloc+0x818>
800081f0:	18 35       	cp.w	r5,r12
800081f2:	e0 82 03 0f 	brhs	80008810 <sys_alloc+0x818>
        size_t ssize = end - br;
800081f6:	f8 05 01 01 	sub	r1,r12,r5
        if (ssize > nb + TOP_FOOT_SIZE) {
800081fa:	ec c9 ff d8 	sub	r9,r6,-40
800081fe:	12 31       	cp.w	r1,r9
80008200:	e0 88 03 08 	brls	80008810 <sys_alloc+0x818>
        }
      }
    }
  }

  if (tbase != CMFAIL) {
80008204:	58 08       	cp.w	r8,0
80008206:	e0 80 03 05 	breq	80008810 <sys_alloc+0x818>
8000820a:	30 0b       	mov	r11,0
8000820c:	50 1b       	stdsp	sp[0x4],r11

    if ((m->footprint += tsize) > m->max_footprint)
8000820e:	ee f8 01 ac 	ld.w	r8,r7[428]
80008212:	e2 08 00 08 	add	r8,r1,r8
80008216:	ef 48 01 ac 	st.w	r7[428],r8
8000821a:	ee f9 01 b0 	ld.w	r9,r7[432]
      m->max_footprint = m->footprint;
8000821e:	12 38       	cp.w	r8,r9
80008220:	ef f8 ba 6c 	st.whi	r7[0x1b0],r8

    if (!is_initialized(m)) { /* first-time initialization */
80008224:	6e 6c       	ld.w	r12,r7[0x18]
80008226:	58 0c       	cp.w	r12,0
80008228:	c2 c1       	brne	80008280 <sys_alloc+0x288>
      m->seg.base = m->least_addr = tbase;
8000822a:	8f 45       	st.w	r7[0x10],r5
8000822c:	ef 45 01 b8 	st.w	r7[440],r5
      m->seg.size = tsize;
80008230:	ef 41 01 bc 	st.w	r7[444],r1
      m->seg.sflags = mmap_flag;
80008234:	40 1a       	lddsp	r10,sp[0x4]
80008236:	ef 4a 01 c4 	st.w	r7[452],r10
      m->magic = mparams.magic;
8000823a:	fe f8 06 3a 	ld.w	r8,pc[1594]
8000823e:	70 08       	ld.w	r8,r8[0x0]
80008240:	8f 88       	st.w	r7[0x20],r8
      init_bins(m);
80008242:	0e 9c       	mov	r12,r7
80008244:	f0 1f 01 90 	mcall	80008884 <sys_alloc+0x88c>
      if (is_global(m))
80008248:	fe f8 06 40 	ld.w	r8,pc[1600]
8000824c:	10 37       	cp.w	r7,r8
8000824e:	c0 91       	brne	80008260 <sys_alloc+0x268>
        init_top(m, (mchunkptr)tbase, tsize - TOP_FOOT_SIZE);
80008250:	e2 ca 00 28 	sub	r10,r1,40
80008254:	0a 9b       	mov	r11,r5
80008256:	10 9c       	mov	r12,r8
80008258:	f0 1f 01 8d 	mcall	8000888c <sys_alloc+0x894>
8000825c:	e0 8f 02 ca 	bral	800087f0 <sys_alloc+0x7f8>
      else {
        /* Offset top by embedded malloc_state */
        mchunkptr mn = next_chunk(mem2chunk(m));
80008260:	ee fb ff fc 	ld.w	r11,r7[-4]
80008264:	e0 1b ff fc 	andl	r11,0xfffc
80008268:	20 8b       	sub	r11,8
8000826a:	ee 0b 00 0b 	add	r11,r7,r11
        init_top(m, mn, (size_t)((tbase + tsize) - (char*)mn) -TOP_FOOT_SIZE);
8000826e:	ea 01 00 0a 	add	r10,r5,r1
80008272:	16 1a       	sub	r10,r11
80008274:	22 8a       	sub	r10,40
80008276:	0e 9c       	mov	r12,r7
80008278:	f0 1f 01 85 	mcall	8000888c <sys_alloc+0x894>
8000827c:	e0 8f 02 ba 	bral	800087f0 <sys_alloc+0x7f8>
      }
    }

    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
80008280:	ee c9 fe 48 	sub	r9,r7,-440
      while (sp != 0 && tbase != sp->base + sp->size)
80008284:	c2 e0       	breq	800082e0 <sys_alloc+0x2e8>
      }
    }

    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
80008286:	ee fa 01 b8 	ld.w	r10,r7[440]
8000828a:	ee f8 01 bc 	ld.w	r8,r7[444]
8000828e:	f4 08 00 08 	add	r8,r10,r8
80008292:	10 35       	cp.w	r5,r8
80008294:	e0 80 02 dd 	breq	8000884e <sys_alloc+0x856>
80008298:	12 98       	mov	r8,r9
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
8000829a:	70 28       	ld.w	r8,r8[0x8]
    }

    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
8000829c:	58 08       	cp.w	r8,0
8000829e:	c2 10       	breq	800082e0 <sys_alloc+0x2e8>
800082a0:	70 0b       	ld.w	r11,r8[0x0]
800082a2:	70 1a       	ld.w	r10,r8[0x4]
800082a4:	f6 0a 00 0a 	add	r10,r11,r10
800082a8:	14 35       	cp.w	r5,r10
800082aa:	cf 81       	brne	8000829a <sys_alloc+0x2a2>
800082ac:	e0 8f 02 d2 	bral	80008850 <sys_alloc+0x858>
        sp = sp->next;
      if (sp != 0 &&
800082b0:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
800082b4:	40 1b       	lddsp	r11,sp[0x4]
800082b6:	16 3a       	cp.w	r10,r11
800082b8:	c1 41       	brne	800082e0 <sys_alloc+0x2e8>
          !is_extern_segment(sp) &&
          (sp->sflags & IS_MMAPPED_BIT) == mmap_flag &&
          segment_holds(sp, m->top)) { /* append */
800082ba:	70 0a       	ld.w	r10,r8[0x0]
    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
      if (sp != 0 &&
800082bc:	14 3c       	cp.w	r12,r10
800082be:	c1 13       	brcs	800082e0 <sys_alloc+0x2e8>
          !is_extern_segment(sp) &&
          (sp->sflags & IS_MMAPPED_BIT) == mmap_flag &&
          segment_holds(sp, m->top)) { /* append */
800082c0:	70 1b       	ld.w	r11,r8[0x4]
    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
      if (sp != 0 &&
800082c2:	16 0a       	add	r10,r11
800082c4:	14 3c       	cp.w	r12,r10
800082c6:	c0 d2       	brcc	800082e0 <sys_alloc+0x2e8>
          !is_extern_segment(sp) &&
          (sp->sflags & IS_MMAPPED_BIT) == mmap_flag &&
          segment_holds(sp, m->top)) { /* append */
        sp->size += tsize;
800082c8:	e2 0b 00 0b 	add	r11,r1,r11
800082cc:	91 1b       	st.w	r8[0x4],r11
        init_top(m, m->top, m->topsize + tsize);
800082ce:	6e 3a       	ld.w	r10,r7[0xc]
800082d0:	e2 0a 00 0a 	add	r10,r1,r10
800082d4:	6e 6b       	ld.w	r11,r7[0x18]
800082d6:	0e 9c       	mov	r12,r7
800082d8:	f0 1f 01 6d 	mcall	8000888c <sys_alloc+0x894>
    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
      if (sp != 0 &&
800082dc:	e0 8f 02 8a 	bral	800087f0 <sys_alloc+0x7f8>
          segment_holds(sp, m->top)) { /* append */
        sp->size += tsize;
        init_top(m, m->top, m->topsize + tsize);
      }
      else {
        if (tbase < m->least_addr)
800082e0:	6e 48       	ld.w	r8,r7[0x10]
          m->least_addr = tbase;
800082e2:	0a 38       	cp.w	r8,r5
800082e4:	ef f5 ba 04 	st.whi	r7[0x10],r5
        sp = &m->seg;
        while (sp != 0 && sp->base != tbase + tsize)
800082e8:	58 09       	cp.w	r9,0
800082ea:	e0 80 01 91 	breq	8000860c <sys_alloc+0x614>
800082ee:	ea 01 00 0a 	add	r10,r5,r1
      }
    }

    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
800082f2:	ee f8 01 b8 	ld.w	r8,r7[440]
800082f6:	14 38       	cp.w	r8,r10
800082f8:	e0 80 02 b4 	breq	80008860 <sys_alloc+0x868>
      else {
        if (tbase < m->least_addr)
          m->least_addr = tbase;
        sp = &m->seg;
        while (sp != 0 && sp->base != tbase + tsize)
          sp = sp->next;
800082fc:	72 29       	ld.w	r9,r9[0x8]
      }
      else {
        if (tbase < m->least_addr)
          m->least_addr = tbase;
        sp = &m->seg;
        while (sp != 0 && sp->base != tbase + tsize)
800082fe:	58 09       	cp.w	r9,0
80008300:	e0 80 01 86 	breq	8000860c <sys_alloc+0x614>
80008304:	72 08       	ld.w	r8,r9[0x0]
80008306:	14 38       	cp.w	r8,r10
80008308:	cf a1       	brne	800082fc <sys_alloc+0x304>
8000830a:	e0 8f 02 ab 	bral	80008860 <sys_alloc+0x868>
          sp = sp->next;
        if (sp != 0 &&
8000830e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008312:	40 1a       	lddsp	r10,sp[0x4]
80008314:	14 38       	cp.w	r8,r10
80008316:	e0 81 01 7b 	brne	8000860c <sys_alloc+0x614>
            !is_extern_segment(sp) &&
            (sp->sflags & IS_MMAPPED_BIT) == mmap_flag) {
          char* oldbase = sp->base;
8000831a:	72 08       	ld.w	r8,r9[0x0]
          sp->base = tbase;
8000831c:	93 05       	st.w	r9[0x0],r5
          sp->size += tsize;
8000831e:	72 1a       	ld.w	r10,r9[0x4]
80008320:	f4 01 00 01 	add	r1,r10,r1
80008324:	93 11       	st.w	r9[0x4],r1
#endif /* PROCEED_ON_ERROR */

/* Allocate chunk and prepend remainder with chunk in successor base. */
static void* prepend_alloc(mstate m, char* newbase, char* oldbase,
                           size_t nb) {
  mchunkptr p = align_as_chunk(newbase);
80008326:	f3 d5 c0 03 	bfextu	r9,r5,0x0,0x3
8000832a:	c0 31       	brne	80008330 <sys_alloc+0x338>
8000832c:	30 0c       	mov	r12,0
8000832e:	c0 58       	rjmp	80008338 <sys_alloc+0x340>
80008330:	f2 0c 11 08 	rsub	r12,r9,8
80008334:	f9 dc c0 03 	bfextu	r12,r12,0x0,0x3
80008338:	ea 0c 00 0c 	add	r12,r5,r12
  mchunkptr oldfirst = align_as_chunk(oldbase);
8000833c:	f3 d8 c0 03 	bfextu	r9,r8,0x0,0x3
80008340:	c0 31       	brne	80008346 <sys_alloc+0x34e>
80008342:	30 0a       	mov	r10,0
80008344:	c0 58       	rjmp	8000834e <sys_alloc+0x356>
80008346:	f2 0a 11 08 	rsub	r10,r9,8
8000834a:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
8000834e:	f0 0a 00 0a 	add	r10,r8,r10
  size_t psize = (char*)oldfirst - (char*)p;
  mchunkptr q = chunk_plus_offset(p, nb);
80008352:	f8 06 00 05 	add	r5,r12,r6
  size_t qsize = psize - nb;
80008356:	f4 0c 01 09 	sub	r9,r10,r12
8000835a:	0c 19       	sub	r9,r6
  set_size_and_pinuse_of_inuse_chunk(m, p, nb);
8000835c:	e8 16 00 03 	orl	r6,0x3
80008360:	99 16       	st.w	r12[0x4],r6
  assert((char*)oldfirst > (char*)q);
  assert(pinuse(oldfirst));
  assert(qsize >= MIN_CHUNK_SIZE);

  /* consolidate remainder with first chunk of old base */
  if (oldfirst == m->top) {
80008362:	6e 68       	ld.w	r8,r7[0x18]
80008364:	10 3a       	cp.w	r10,r8
80008366:	c0 81       	brne	80008376 <sys_alloc+0x37e>
    size_t tsize = m->topsize += qsize;
80008368:	6e 38       	ld.w	r8,r7[0xc]
8000836a:	10 09       	add	r9,r8
8000836c:	8f 39       	st.w	r7[0xc],r9
    m->top = q;
8000836e:	8f 65       	st.w	r7[0x18],r5
    q->head = tsize | PINUSE_BIT;
80008370:	a1 a9       	sbr	r9,0x0
80008372:	8b 19       	st.w	r5[0x4],r9
80008374:	c4 a9       	rjmp	80008608 <sys_alloc+0x610>
    check_top_chunk(m, q);
  }
  else if (oldfirst == m->dv) {
80008376:	6e 58       	ld.w	r8,r7[0x14]
80008378:	10 3a       	cp.w	r10,r8
8000837a:	c0 b1       	brne	80008390 <sys_alloc+0x398>
    size_t dsize = m->dvsize += qsize;
8000837c:	6e 28       	ld.w	r8,r7[0x8]
8000837e:	10 09       	add	r9,r8
80008380:	8f 29       	st.w	r7[0x8],r9
    m->dv = q;
80008382:	8f 55       	st.w	r7[0x14],r5
    set_size_and_pinuse_of_free_chunk(q, dsize);
80008384:	12 98       	mov	r8,r9
80008386:	a1 a8       	sbr	r8,0x0
80008388:	8b 18       	st.w	r5[0x4],r8
8000838a:	ea 09 09 09 	st.w	r5[r9],r9
8000838e:	c3 d9       	rjmp	80008608 <sys_alloc+0x610>
  }
  else {
    if (!cinuse(oldfirst)) {
80008390:	74 18       	ld.w	r8,r10[0x4]
80008392:	10 9b       	mov	r11,r8
80008394:	e2 1b 00 02 	andl	r11,0x2,COH
80008398:	e0 81 00 92 	brne	800084bc <sys_alloc+0x4c4>
      size_t nsize = chunksize(oldfirst);
8000839c:	10 94       	mov	r4,r8
8000839e:	e0 14 ff fc 	andl	r4,0xfffc
      unlink_chunk(m, oldfirst, nsize);
800083a2:	e8 08 16 03 	lsr	r8,r4,0x3
800083a6:	59 f8       	cp.w	r8,31
800083a8:	e0 8b 00 22 	brhi	800083ec <sys_alloc+0x3f4>
800083ac:	74 2b       	ld.w	r11,r10[0x8]
800083ae:	74 36       	ld.w	r6,r10[0xc]
800083b0:	0c 3b       	cp.w	r11,r6
800083b2:	c0 a1       	brne	800083c6 <sys_alloc+0x3ce>
800083b4:	30 1b       	mov	r11,1
800083b6:	f6 08 09 48 	lsl	r8,r11,r8
800083ba:	5c d8       	com	r8
800083bc:	6e 0b       	ld.w	r11,r7[0x0]
800083be:	f7 e8 00 08 	and	r8,r11,r8
800083c2:	8f 08       	st.w	r7[0x0],r8
800083c4:	c7 a8       	rjmp	800084b8 <sys_alloc+0x4c0>
800083c6:	ee c3 ff dc 	sub	r3,r7,-36
800083ca:	e6 08 00 38 	add	r8,r3,r8<<0x3
800083ce:	10 3b       	cp.w	r11,r8
800083d0:	c0 50       	breq	800083da <sys_alloc+0x3e2>
800083d2:	6e 43       	ld.w	r3,r7[0x10]
800083d4:	16 33       	cp.w	r3,r11
800083d6:	e0 8b 00 71 	brhi	800084b8 <sys_alloc+0x4c0>
800083da:	10 36       	cp.w	r6,r8
800083dc:	c0 50       	breq	800083e6 <sys_alloc+0x3ee>
800083de:	6e 48       	ld.w	r8,r7[0x10]
800083e0:	0c 38       	cp.w	r8,r6
800083e2:	e0 8b 00 6b 	brhi	800084b8 <sys_alloc+0x4c0>
800083e6:	97 36       	st.w	r11[0xc],r6
800083e8:	8d 2b       	st.w	r6[0x8],r11
800083ea:	c6 78       	rjmp	800084b8 <sys_alloc+0x4c0>
800083ec:	14 93       	mov	r3,r10
800083ee:	74 62       	ld.w	r2,r10[0x18]
800083f0:	74 38       	ld.w	r8,r10[0xc]
800083f2:	10 3a       	cp.w	r10,r8
800083f4:	c0 90       	breq	80008406 <sys_alloc+0x40e>
800083f6:	74 2b       	ld.w	r11,r10[0x8]
800083f8:	6e 46       	ld.w	r6,r7[0x10]
800083fa:	16 36       	cp.w	r6,r11
800083fc:	e0 8b 00 23 	brhi	80008442 <sys_alloc+0x44a>
80008400:	97 38       	st.w	r11[0xc],r8
80008402:	91 2b       	st.w	r8[0x8],r11
80008404:	c1 f8       	rjmp	80008442 <sys_alloc+0x44a>
80008406:	74 58       	ld.w	r8,r10[0x14]
80008408:	58 08       	cp.w	r8,0
8000840a:	c0 40       	breq	80008412 <sys_alloc+0x41a>
8000840c:	f4 c6 ff ec 	sub	r6,r10,-20
80008410:	c0 a8       	rjmp	80008424 <sys_alloc+0x42c>
80008412:	74 48       	ld.w	r8,r10[0x10]
80008414:	58 08       	cp.w	r8,0
80008416:	c1 60       	breq	80008442 <sys_alloc+0x44a>
80008418:	f4 c6 ff f0 	sub	r6,r10,-16
8000841c:	c0 48       	rjmp	80008424 <sys_alloc+0x42c>
8000841e:	f0 c6 ff ec 	sub	r6,r8,-20
80008422:	16 98       	mov	r8,r11
80008424:	70 5b       	ld.w	r11,r8[0x14]
80008426:	58 0b       	cp.w	r11,0
80008428:	cf b1       	brne	8000841e <sys_alloc+0x426>
8000842a:	70 4b       	ld.w	r11,r8[0x10]
8000842c:	58 0b       	cp.w	r11,0
8000842e:	c0 40       	breq	80008436 <sys_alloc+0x43e>
80008430:	f0 c6 ff f0 	sub	r6,r8,-16
80008434:	cf 7b       	rjmp	80008422 <sys_alloc+0x42a>
80008436:	6e 4b       	ld.w	r11,r7[0x10]
80008438:	0c 3b       	cp.w	r11,r6
8000843a:	f9 bb 08 00 	movls	r11,0
8000843e:	ed fb 8a 00 	st.wls	r6[0x0],r11
80008442:	58 02       	cp.w	r2,0
80008444:	c3 a0       	breq	800084b8 <sys_alloc+0x4c0>
80008446:	66 7b       	ld.w	r11,r3[0x1c]
80008448:	f6 c6 ff b5 	sub	r6,r11,-75
8000844c:	ee 06 03 26 	ld.w	r6,r7[r6<<0x2]
80008450:	0c 33       	cp.w	r3,r6
80008452:	c1 01       	brne	80008472 <sys_alloc+0x47a>
80008454:	2b 5b       	sub	r11,-75
80008456:	ee 0b 09 28 	st.w	r7[r11<<0x2],r8
8000845a:	58 08       	cp.w	r8,0
8000845c:	c1 71       	brne	8000848a <sys_alloc+0x492>
8000845e:	66 78       	ld.w	r8,r3[0x1c]
80008460:	30 1b       	mov	r11,1
80008462:	f6 08 09 48 	lsl	r8,r11,r8
80008466:	5c d8       	com	r8
80008468:	6e 1b       	ld.w	r11,r7[0x4]
8000846a:	f7 e8 00 08 	and	r8,r11,r8
8000846e:	8f 18       	st.w	r7[0x4],r8
80008470:	c2 48       	rjmp	800084b8 <sys_alloc+0x4c0>
80008472:	6e 4b       	ld.w	r11,r7[0x10]
80008474:	04 3b       	cp.w	r11,r2
80008476:	e0 8b 00 08 	brhi	80008486 <sys_alloc+0x48e>
8000847a:	64 4b       	ld.w	r11,r2[0x10]
8000847c:	16 33       	cp.w	r3,r11
8000847e:	e5 f8 0a 04 	st.weq	r2[0x10],r8
80008482:	e5 f8 1a 05 	st.wne	r2[0x14],r8
80008486:	58 08       	cp.w	r8,0
80008488:	c1 80       	breq	800084b8 <sys_alloc+0x4c0>
8000848a:	6e 4b       	ld.w	r11,r7[0x10]
8000848c:	10 3b       	cp.w	r11,r8
8000848e:	e0 8b 00 15 	brhi	800084b8 <sys_alloc+0x4c0>
80008492:	91 62       	st.w	r8[0x18],r2
80008494:	66 4b       	ld.w	r11,r3[0x10]
80008496:	58 0b       	cp.w	r11,0
80008498:	c0 70       	breq	800084a6 <sys_alloc+0x4ae>
8000849a:	6e 46       	ld.w	r6,r7[0x10]
8000849c:	16 36       	cp.w	r6,r11
8000849e:	f1 fb 8a 04 	st.wls	r8[0x10],r11
800084a2:	f7 f8 8a 06 	st.wls	r11[0x18],r8
800084a6:	66 5b       	ld.w	r11,r3[0x14]
800084a8:	58 0b       	cp.w	r11,0
800084aa:	c0 70       	breq	800084b8 <sys_alloc+0x4c0>
800084ac:	6e 46       	ld.w	r6,r7[0x10]
800084ae:	16 36       	cp.w	r6,r11
800084b0:	f1 fb 8a 05 	st.wls	r8[0x14],r11
800084b4:	f7 f8 8a 06 	st.wls	r11[0x18],r8
      oldfirst = chunk_plus_offset(oldfirst, nsize);
800084b8:	08 0a       	add	r10,r4
      qsize += nsize;
800084ba:	08 09       	add	r9,r4
    }
    set_free_with_pinuse(q, qsize, oldfirst);
800084bc:	74 18       	ld.w	r8,r10[0x4]
800084be:	a1 c8       	cbr	r8,0x0
800084c0:	95 18       	st.w	r10[0x4],r8
800084c2:	12 98       	mov	r8,r9
800084c4:	a1 a8       	sbr	r8,0x0
800084c6:	8b 18       	st.w	r5[0x4],r8
800084c8:	ea 09 09 09 	st.w	r5[r9],r9
    insert_chunk(m, q, qsize);
800084cc:	f2 08 16 03 	lsr	r8,r9,0x3
800084d0:	59 f8       	cp.w	r8,31
800084d2:	e0 8b 00 1b 	brhi	80008508 <sys_alloc+0x510>
800084d6:	ee c9 ff dc 	sub	r9,r7,-36
800084da:	f2 08 00 39 	add	r9,r9,r8<<0x3
800084de:	6e 0a       	ld.w	r10,r7[0x0]
800084e0:	30 1b       	mov	r11,1
800084e2:	f6 08 09 48 	lsl	r8,r11,r8
800084e6:	f1 ea 00 0b 	and	r11,r8,r10
800084ea:	c0 51       	brne	800084f4 <sys_alloc+0x4fc>
800084ec:	14 48       	or	r8,r10
800084ee:	8f 08       	st.w	r7[0x0],r8
800084f0:	12 98       	mov	r8,r9
800084f2:	c0 68       	rjmp	800084fe <sys_alloc+0x506>
800084f4:	72 28       	ld.w	r8,r9[0x8]
800084f6:	6e 4a       	ld.w	r10,r7[0x10]
800084f8:	14 38       	cp.w	r8,r10
800084fa:	f2 08 17 30 	movlo	r8,r9
800084fe:	93 25       	st.w	r9[0x8],r5
80008500:	91 35       	st.w	r8[0xc],r5
80008502:	8b 28       	st.w	r5[0x8],r8
80008504:	8b 39       	st.w	r5[0xc],r9
80008506:	c8 18       	rjmp	80008608 <sys_alloc+0x610>
80008508:	f2 08 16 08 	lsr	r8,r9,0x8
8000850c:	c0 31       	brne	80008512 <sys_alloc+0x51a>
8000850e:	30 0a       	mov	r10,0
80008510:	c2 d8       	rjmp	8000856a <sys_alloc+0x572>
80008512:	e0 48 ff ff 	cp.w	r8,65535
80008516:	e0 88 00 04 	brls	8000851e <sys_alloc+0x526>
8000851a:	31 fa       	mov	r10,31
8000851c:	c2 78       	rjmp	8000856a <sys_alloc+0x572>
8000851e:	f0 c6 01 00 	sub	r6,r8,256
80008522:	b1 86       	lsr	r6,0x10
80008524:	e2 16 00 08 	andl	r6,0x8,COH
80008528:	f0 06 09 48 	lsl	r8,r8,r6
8000852c:	f0 cb 10 00 	sub	r11,r8,4096
80008530:	b1 8b       	lsr	r11,0x10
80008532:	e2 1b 00 04 	andl	r11,0x4,COH
80008536:	f0 0b 09 48 	lsl	r8,r8,r11
8000853a:	f0 ca 40 00 	sub	r10,r8,16384
8000853e:	b1 8a       	lsr	r10,0x10
80008540:	e2 1a 00 02 	andl	r10,0x2,COH
80008544:	f0 0a 09 48 	lsl	r8,r8,r10
80008548:	af 98       	lsr	r8,0xf
8000854a:	ec 06 11 0e 	rsub	r6,r6,14
8000854e:	ec 0b 01 0b 	sub	r11,r6,r11
80008552:	f6 0a 01 0a 	sub	r10,r11,r10
80008556:	f4 08 00 08 	add	r8,r10,r8
8000855a:	f0 ca ff f9 	sub	r10,r8,-7
8000855e:	f2 0a 0a 4a 	lsr	r10,r9,r10
80008562:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80008566:	f4 08 00 1a 	add	r10,r10,r8<<0x1
8000856a:	8b 7a       	st.w	r5[0x1c],r10
8000856c:	30 08       	mov	r8,0
8000856e:	8b 58       	st.w	r5[0x14],r8
80008570:	8b 48       	st.w	r5[0x10],r8
80008572:	6e 18       	ld.w	r8,r7[0x4]
80008574:	30 1b       	mov	r11,1
80008576:	f6 0a 09 4b 	lsl	r11,r11,r10
8000857a:	f7 e8 00 06 	and	r6,r11,r8
8000857e:	c0 d1       	brne	80008598 <sys_alloc+0x5a0>
80008580:	f7 e8 10 08 	or	r8,r11,r8
80008584:	8f 18       	st.w	r7[0x4],r8
80008586:	2b 5a       	sub	r10,-75
80008588:	ee 0a 09 25 	st.w	r7[r10<<0x2],r5
8000858c:	ee 0a 00 2a 	add	r10,r7,r10<<0x2
80008590:	8b 6a       	st.w	r5[0x18],r10
80008592:	8b 35       	st.w	r5[0xc],r5
80008594:	8b 25       	st.w	r5[0x8],r5
80008596:	c3 98       	rjmp	80008608 <sys_alloc+0x610>
80008598:	f4 c8 ff b5 	sub	r8,r10,-75
8000859c:	ee 08 03 28 	ld.w	r8,r7[r8<<0x2]
800085a0:	59 fa       	cp.w	r10,31
800085a2:	c0 31       	brne	800085a8 <sys_alloc+0x5b0>
800085a4:	30 0b       	mov	r11,0
800085a6:	c0 48       	rjmp	800085ae <sys_alloc+0x5b6>
800085a8:	a1 9a       	lsr	r10,0x1
800085aa:	f4 0b 11 19 	rsub	r11,r10,25
800085ae:	f2 0b 09 4b 	lsl	r11,r9,r11
800085b2:	70 1a       	ld.w	r10,r8[0x4]
800085b4:	e0 1a ff fc 	andl	r10,0xfffc
800085b8:	14 39       	cp.w	r9,r10
800085ba:	c1 90       	breq	800085ec <sys_alloc+0x5f4>
800085bc:	f6 06 16 1f 	lsr	r6,r11,0x1f
800085c0:	ec ca ff fc 	sub	r10,r6,-4
800085c4:	f0 0a 00 24 	add	r4,r8,r10<<0x2
800085c8:	f0 0a 03 2a 	ld.w	r10,r8[r10<<0x2]
800085cc:	58 0a       	cp.w	r10,0
800085ce:	c0 40       	breq	800085d6 <sys_alloc+0x5de>
800085d0:	a1 7b       	lsl	r11,0x1
800085d2:	14 98       	mov	r8,r10
800085d4:	ce fb       	rjmp	800085b2 <sys_alloc+0x5ba>
800085d6:	6e 49       	ld.w	r9,r7[0x10]
800085d8:	08 39       	cp.w	r9,r4
800085da:	e0 8b 00 17 	brhi	80008608 <sys_alloc+0x610>
800085de:	2f c6       	sub	r6,-4
800085e0:	f0 06 09 25 	st.w	r8[r6<<0x2],r5
800085e4:	8b 68       	st.w	r5[0x18],r8
800085e6:	8b 35       	st.w	r5[0xc],r5
800085e8:	8b 25       	st.w	r5[0x8],r5
800085ea:	c0 f8       	rjmp	80008608 <sys_alloc+0x610>
800085ec:	70 29       	ld.w	r9,r8[0x8]
800085ee:	6e 4a       	ld.w	r10,r7[0x10]
800085f0:	10 3a       	cp.w	r10,r8
800085f2:	e0 8b 00 0b 	brhi	80008608 <sys_alloc+0x610>
800085f6:	12 3a       	cp.w	r10,r9
800085f8:	e0 8b 00 08 	brhi	80008608 <sys_alloc+0x610>
800085fc:	93 35       	st.w	r9[0xc],r5
800085fe:	91 25       	st.w	r8[0x8],r5
80008600:	8b 29       	st.w	r5[0x8],r9
80008602:	8b 38       	st.w	r5[0xc],r8
80008604:	30 08       	mov	r8,0
80008606:	8b 68       	st.w	r5[0x18],r8
    check_free_chunk(m, q);
  }

  check_malloced_chunk(m, chunk2mem(p), nb);
  return chunk2mem(p);
80008608:	2f 8c       	sub	r12,-8
            !is_extern_segment(sp) &&
            (sp->sflags & IS_MMAPPED_BIT) == mmap_flag) {
          char* oldbase = sp->base;
          sp->base = tbase;
          sp->size += tsize;
          return prepend_alloc(m, tbase, oldbase, nb);
8000860a:	c0 49       	rjmp	80008812 <sys_alloc+0x81a>


/* Add a segment to hold a new noncontiguous region */
static void add_segment(mstate m, char* tbase, size_t tsize, flag_t mmapped) {
  /* Determine locations and sizes of segment, fenceposts, old top */
  char* old_top = (char*)m->top;
8000860c:	6e 60       	ld.w	r0,r7[0x18]
8000860e:	50 20       	stdsp	sp[0x8],r0
  msegmentptr oldsp = segment_holding(m, old_top);
80008610:	00 9b       	mov	r11,r0
80008612:	0e 9c       	mov	r12,r7
80008614:	f0 1f 00 9a 	mcall	8000887c <sys_alloc+0x884>
  char* old_end = oldsp->base + oldsp->size;
80008618:	78 03       	ld.w	r3,r12[0x0]
8000861a:	78 18       	ld.w	r8,r12[0x4]
8000861c:	10 03       	add	r3,r8
  size_t ssize = pad_request(sizeof(struct malloc_segment));
  char* rawsp = old_end - (ssize + FOUR_SIZE_T_SIZES + CHUNK_ALIGN_MASK);
8000861e:	e6 c9 00 2f 	sub	r9,r3,47
  size_t offset = align_offset(chunk2mem(rawsp));
80008622:	e6 c8 00 27 	sub	r8,r3,39
80008626:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
8000862a:	c0 31       	brne	80008630 <sys_alloc+0x638>
8000862c:	30 02       	mov	r2,0
8000862e:	c0 58       	rjmp	80008638 <sys_alloc+0x640>
80008630:	f0 02 11 08 	rsub	r2,r8,8
80008634:	e5 d2 c0 03 	bfextu	r2,r2,0x0,0x3
  char* asp = rawsp + offset;
80008638:	f2 02 00 02 	add	r2,r9,r2
  char* csp = (asp < (old_top + MIN_CHUNK_SIZE))? old_top : asp;
8000863c:	40 28       	lddsp	r8,sp[0x8]
8000863e:	2f 08       	sub	r8,-16
80008640:	40 29       	lddsp	r9,sp[0x8]
80008642:	10 32       	cp.w	r2,r8
80008644:	f2 02 17 30 	movlo	r2,r9
  mchunkptr sp = (mchunkptr)csp;
  msegmentptr ss = (msegmentptr)(chunk2mem(sp));
80008648:	e4 c8 ff f8 	sub	r8,r2,-8
8000864c:	50 08       	stdsp	sp[0x0],r8
  mchunkptr tnext = chunk_plus_offset(sp, ssize);
8000864e:	e4 c4 ff e8 	sub	r4,r2,-24
  mchunkptr p = tnext;
  int nfences = 0;

  /* reset top to new space */
  init_top(m, (mchunkptr)tbase, tsize - TOP_FOOT_SIZE);
80008652:	e2 ca 00 28 	sub	r10,r1,40
80008656:	0a 9b       	mov	r11,r5
80008658:	0e 9c       	mov	r12,r7
8000865a:	f0 1f 00 8d 	mcall	8000888c <sys_alloc+0x894>

  /* Set up segment record */
  assert(is_aligned(ss));
  set_size_and_pinuse_of_inuse_chunk(m, sp, ssize);
8000865e:	31 b8       	mov	r8,27
80008660:	85 18       	st.w	r2[0x4],r8
  *ss = m->seg; /* Push current record */
80008662:	ee c8 fe 48 	sub	r8,r7,-440
80008666:	70 09       	ld.w	r9,r8[0x0]
80008668:	40 0b       	lddsp	r11,sp[0x0]
8000866a:	97 09       	st.w	r11[0x0],r9
8000866c:	70 19       	ld.w	r9,r8[0x4]
8000866e:	97 19       	st.w	r11[0x4],r9
80008670:	70 29       	ld.w	r9,r8[0x8]
80008672:	97 29       	st.w	r11[0x8],r9
80008674:	70 38       	ld.w	r8,r8[0xc]
80008676:	97 38       	st.w	r11[0xc],r8
  m->seg.base = tbase;
80008678:	ef 45 01 b8 	st.w	r7[440],r5
  m->seg.size = tsize;
8000867c:	ef 41 01 bc 	st.w	r7[444],r1
  m->seg.sflags = mmapped;
80008680:	40 1a       	lddsp	r10,sp[0x4]
80008682:	ef 4a 01 c4 	st.w	r7[452],r10
  m->seg.next = ss;
80008686:	ef 4b 01 c0 	st.w	r7[448],r11

  /* Insert trailing fenceposts */
  for (;;) {
    mchunkptr nextp = chunk_plus_offset(p, SIZE_T_SIZE);
    p->head = FENCEPOST_HEAD;
8000868a:	30 79       	mov	r9,7
  m->seg.sflags = mmapped;
  m->seg.next = ss;

  /* Insert trailing fenceposts */
  for (;;) {
    mchunkptr nextp = chunk_plus_offset(p, SIZE_T_SIZE);
8000868c:	2f c4       	sub	r4,-4
    p->head = FENCEPOST_HEAD;
8000868e:	08 98       	mov	r8,r4
80008690:	10 a9       	st.w	r8++,r9
    ++nfences;
    if ((char*)(&(nextp->head)) < old_end)
80008692:	10 33       	cp.w	r3,r8
80008694:	fe 9b ff fc 	brhi	8000868c <sys_alloc+0x694>
      break;
  }
  assert(nfences >= 2);

  /* Insert the rest of old top into a bin as an ordinary free chunk */
  if (csp != old_top) {
80008698:	40 29       	lddsp	r9,sp[0x8]
8000869a:	04 39       	cp.w	r9,r2
8000869c:	e0 80 00 aa 	breq	800087f0 <sys_alloc+0x7f8>
    mchunkptr q = (mchunkptr)old_top;
    size_t psize = csp - old_top;
800086a0:	12 12       	sub	r2,r9
    mchunkptr tn = chunk_plus_offset(q, psize);
800086a2:	e0 02 00 08 	add	r8,r0,r2
    set_free_with_pinuse(q, psize, tn);
800086a6:	70 19       	ld.w	r9,r8[0x4]
800086a8:	a1 c9       	cbr	r9,0x0
800086aa:	91 19       	st.w	r8[0x4],r9
800086ac:	04 99       	mov	r9,r2
800086ae:	a1 a9       	sbr	r9,0x0
800086b0:	81 19       	st.w	r0[0x4],r9
800086b2:	91 02       	st.w	r8[0x0],r2
    insert_chunk(m, q, psize);
800086b4:	e4 08 16 03 	lsr	r8,r2,0x3
800086b8:	59 f8       	cp.w	r8,31
800086ba:	e0 8b 00 1b 	brhi	800086f0 <sys_alloc+0x6f8>
800086be:	ee c9 ff dc 	sub	r9,r7,-36
800086c2:	f2 08 00 39 	add	r9,r9,r8<<0x3
800086c6:	6e 0a       	ld.w	r10,r7[0x0]
800086c8:	30 1b       	mov	r11,1
800086ca:	f6 08 09 48 	lsl	r8,r11,r8
800086ce:	f1 ea 00 0b 	and	r11,r8,r10
800086d2:	c0 51       	brne	800086dc <sys_alloc+0x6e4>
800086d4:	14 48       	or	r8,r10
800086d6:	8f 08       	st.w	r7[0x0],r8
800086d8:	12 98       	mov	r8,r9
800086da:	c0 68       	rjmp	800086e6 <sys_alloc+0x6ee>
800086dc:	72 28       	ld.w	r8,r9[0x8]
800086de:	6e 4a       	ld.w	r10,r7[0x10]
800086e0:	14 38       	cp.w	r8,r10
800086e2:	f2 08 17 30 	movlo	r8,r9
800086e6:	93 20       	st.w	r9[0x8],r0
800086e8:	91 30       	st.w	r8[0xc],r0
800086ea:	81 28       	st.w	r0[0x8],r8
800086ec:	81 39       	st.w	r0[0xc],r9
800086ee:	c8 18       	rjmp	800087f0 <sys_alloc+0x7f8>
800086f0:	e4 08 16 08 	lsr	r8,r2,0x8
800086f4:	c0 31       	brne	800086fa <sys_alloc+0x702>
800086f6:	30 09       	mov	r9,0
800086f8:	c2 d8       	rjmp	80008752 <sys_alloc+0x75a>
800086fa:	e0 48 ff ff 	cp.w	r8,65535
800086fe:	e0 88 00 04 	brls	80008706 <sys_alloc+0x70e>
80008702:	31 f9       	mov	r9,31
80008704:	c2 78       	rjmp	80008752 <sys_alloc+0x75a>
80008706:	f0 cb 01 00 	sub	r11,r8,256
8000870a:	b1 8b       	lsr	r11,0x10
8000870c:	e2 1b 00 08 	andl	r11,0x8,COH
80008710:	f0 0b 09 48 	lsl	r8,r8,r11
80008714:	f0 ca 10 00 	sub	r10,r8,4096
80008718:	b1 8a       	lsr	r10,0x10
8000871a:	e2 1a 00 04 	andl	r10,0x4,COH
8000871e:	f0 0a 09 48 	lsl	r8,r8,r10
80008722:	f0 c9 40 00 	sub	r9,r8,16384
80008726:	b1 89       	lsr	r9,0x10
80008728:	e2 19 00 02 	andl	r9,0x2,COH
8000872c:	f0 09 09 48 	lsl	r8,r8,r9
80008730:	af 98       	lsr	r8,0xf
80008732:	f6 0b 11 0e 	rsub	r11,r11,14
80008736:	f6 0a 01 0a 	sub	r10,r11,r10
8000873a:	f4 09 01 09 	sub	r9,r10,r9
8000873e:	f2 08 00 08 	add	r8,r9,r8
80008742:	f0 c9 ff f9 	sub	r9,r8,-7
80008746:	e4 09 0a 49 	lsr	r9,r2,r9
8000874a:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
8000874e:	f2 08 00 19 	add	r9,r9,r8<<0x1
80008752:	81 79       	st.w	r0[0x1c],r9
80008754:	30 08       	mov	r8,0
80008756:	81 58       	st.w	r0[0x14],r8
80008758:	81 48       	st.w	r0[0x10],r8
8000875a:	6e 18       	ld.w	r8,r7[0x4]
8000875c:	30 1a       	mov	r10,1
8000875e:	f4 09 09 4a 	lsl	r10,r10,r9
80008762:	f5 e8 00 0b 	and	r11,r10,r8
80008766:	c0 d1       	brne	80008780 <sys_alloc+0x788>
80008768:	f5 e8 10 08 	or	r8,r10,r8
8000876c:	8f 18       	st.w	r7[0x4],r8
8000876e:	2b 59       	sub	r9,-75
80008770:	ee 09 09 20 	st.w	r7[r9<<0x2],r0
80008774:	ee 09 00 29 	add	r9,r7,r9<<0x2
80008778:	81 69       	st.w	r0[0x18],r9
8000877a:	81 30       	st.w	r0[0xc],r0
8000877c:	81 20       	st.w	r0[0x8],r0
8000877e:	c3 98       	rjmp	800087f0 <sys_alloc+0x7f8>
80008780:	f2 c8 ff b5 	sub	r8,r9,-75
80008784:	ee 08 03 28 	ld.w	r8,r7[r8<<0x2]
80008788:	59 f9       	cp.w	r9,31
8000878a:	c0 31       	brne	80008790 <sys_alloc+0x798>
8000878c:	30 09       	mov	r9,0
8000878e:	c0 48       	rjmp	80008796 <sys_alloc+0x79e>
80008790:	a1 99       	lsr	r9,0x1
80008792:	f2 09 11 19 	rsub	r9,r9,25
80008796:	e4 09 09 49 	lsl	r9,r2,r9
8000879a:	70 1a       	ld.w	r10,r8[0x4]
8000879c:	e0 1a ff fc 	andl	r10,0xfffc
800087a0:	14 32       	cp.w	r2,r10
800087a2:	c1 90       	breq	800087d4 <sys_alloc+0x7dc>
800087a4:	f2 0b 16 1f 	lsr	r11,r9,0x1f
800087a8:	f6 ca ff fc 	sub	r10,r11,-4
800087ac:	f0 0a 00 2c 	add	r12,r8,r10<<0x2
800087b0:	f0 0a 03 2a 	ld.w	r10,r8[r10<<0x2]
800087b4:	58 0a       	cp.w	r10,0
800087b6:	c0 40       	breq	800087be <sys_alloc+0x7c6>
800087b8:	a1 79       	lsl	r9,0x1
800087ba:	14 98       	mov	r8,r10
800087bc:	ce fb       	rjmp	8000879a <sys_alloc+0x7a2>
800087be:	6e 49       	ld.w	r9,r7[0x10]
800087c0:	18 39       	cp.w	r9,r12
800087c2:	e0 8b 00 17 	brhi	800087f0 <sys_alloc+0x7f8>
800087c6:	2f cb       	sub	r11,-4
800087c8:	f0 0b 09 20 	st.w	r8[r11<<0x2],r0
800087cc:	81 68       	st.w	r0[0x18],r8
800087ce:	81 30       	st.w	r0[0xc],r0
800087d0:	81 20       	st.w	r0[0x8],r0
800087d2:	c0 f8       	rjmp	800087f0 <sys_alloc+0x7f8>
800087d4:	70 29       	ld.w	r9,r8[0x8]
800087d6:	6e 4a       	ld.w	r10,r7[0x10]
800087d8:	10 3a       	cp.w	r10,r8
800087da:	e0 8b 00 0b 	brhi	800087f0 <sys_alloc+0x7f8>
800087de:	12 3a       	cp.w	r10,r9
800087e0:	e0 8b 00 08 	brhi	800087f0 <sys_alloc+0x7f8>
800087e4:	93 30       	st.w	r9[0xc],r0
800087e6:	91 20       	st.w	r8[0x8],r0
800087e8:	81 29       	st.w	r0[0x8],r9
800087ea:	81 38       	st.w	r0[0xc],r8
800087ec:	30 08       	mov	r8,0
800087ee:	81 68       	st.w	r0[0x18],r8
        else
          add_segment(m, tbase, tsize, mmap_flag);
      }
    }

    if (nb < m->topsize) { /* Allocate from new or extended top space */
800087f0:	6e 38       	ld.w	r8,r7[0xc]
800087f2:	10 36       	cp.w	r6,r8
800087f4:	c0 e2       	brcc	80008810 <sys_alloc+0x818>
      size_t rsize = m->topsize -= nb;
800087f6:	0c 18       	sub	r8,r6
800087f8:	8f 38       	st.w	r7[0xc],r8
      mchunkptr p = m->top;
800087fa:	6e 6c       	ld.w	r12,r7[0x18]
      mchunkptr r = m->top = chunk_plus_offset(p, nb);
800087fc:	f8 06 00 09 	add	r9,r12,r6
80008800:	8f 69       	st.w	r7[0x18],r9
      r->head = rsize | PINUSE_BIT;
80008802:	a1 a8       	sbr	r8,0x0
80008804:	93 18       	st.w	r9[0x4],r8
      set_size_and_pinuse_of_inuse_chunk(m, p, nb);
80008806:	e8 16 00 03 	orl	r6,0x3
8000880a:	99 16       	st.w	r12[0x4],r6
      check_top_chunk(m, m->top);
      check_malloced_chunk(m, chunk2mem(p), nb);
      return chunk2mem(p);
8000880c:	2f 8c       	sub	r12,-8
8000880e:	c0 28       	rjmp	80008812 <sys_alloc+0x81a>
80008810:	30 0c       	mov	r12,0
    }
  }

  MALLOC_FAILURE_ACTION;
  return 0;
}
80008812:	2f dd       	sub	sp,-12
80008814:	d8 32       	popm	r0-r7,pc
      mchunkptr r = m->top = chunk_plus_offset(p, nb);
      r->head = rsize | PINUSE_BIT;
      set_size_and_pinuse_of_inuse_chunk(m, p, nb);
      check_top_chunk(m, m->top);
      check_malloced_chunk(m, chunk2mem(p), nb);
      return chunk2mem(p);
80008816:	30 01       	mov	r1,0
80008818:	3f f4       	mov	r4,-1
8000881a:	fe 9f fc 96 	bral	80008146 <sys_alloc+0x14e>
8000881e:	3f f4       	mov	r4,-1
80008820:	fe 9f fc 93 	bral	80008146 <sys_alloc+0x14e>
80008824:	08 95       	mov	r5,r4
80008826:	30 08       	mov	r8,0
80008828:	50 18       	stdsp	sp[0x4],r8
8000882a:	fe 9f fc f2 	bral	8000820e <sys_alloc+0x216>
      }
    }
  }

  if (HAVE_MORECORE && tbase == CMFAIL) { /* Try noncontiguous MORECORE */
    size_t asize = granularity_align(nb + TOP_FOOT_SIZE + SIZE_T_ONE);
8000882e:	49 28       	lddpc	r8,80008874 <sys_alloc+0x87c>
80008830:	70 28       	ld.w	r8,r8[0x8]
80008832:	f0 cc ff d7 	sub	r12,r8,-41
80008836:	0c 0c       	add	r12,r6
80008838:	5c 38       	neg	r8
8000883a:	10 6c       	and	r12,r8
    if (asize < HALF_MAX_SIZE_T) {
8000883c:	e0 6b ff fe 	mov	r11,65534
80008840:	ea 1b 7f ff 	orh	r11,0x7fff
80008844:	16 3c       	cp.w	r12,r11
80008846:	fe 9b ff e5 	brhi	80008810 <sys_alloc+0x818>
8000884a:	fe 9f fc c5 	bral	800081d4 <sys_alloc+0x1dc>
8000884e:	12 98       	mov	r8,r9
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
      if (sp != 0 &&
          !is_extern_segment(sp) &&
80008850:	70 3a       	ld.w	r10,r8[0xc]
    else {
      /* Try to merge with an existing segment */
      msegmentptr sp = &m->seg;
      while (sp != 0 && tbase != sp->base + sp->size)
        sp = sp->next;
      if (sp != 0 &&
80008852:	14 9b       	mov	r11,r10
80008854:	e2 1b 00 08 	andl	r11,0x8,COH
80008858:	fe 90 fd 2c 	breq	800082b0 <sys_alloc+0x2b8>
8000885c:	fe 9f fd 42 	bral	800082e0 <sys_alloc+0x2e8>
          m->least_addr = tbase;
        sp = &m->seg;
        while (sp != 0 && sp->base != tbase + tsize)
          sp = sp->next;
        if (sp != 0 &&
            !is_extern_segment(sp) &&
80008860:	72 38       	ld.w	r8,r9[0xc]
        if (tbase < m->least_addr)
          m->least_addr = tbase;
        sp = &m->seg;
        while (sp != 0 && sp->base != tbase + tsize)
          sp = sp->next;
        if (sp != 0 &&
80008862:	10 9a       	mov	r10,r8
80008864:	e2 1a 00 08 	andl	r10,0x8,COH
80008868:	fe 90 fd 53 	breq	8000830e <sys_alloc+0x316>
8000886c:	cd 0a       	rjmp	8000860c <sys_alloc+0x614>
8000886e:	00 00       	add	r0,r0
80008870:	80 00       	ld.sh	r0,r0[0x0]
80008872:	70 d8       	ld.w	r8,r8[0x34]
80008874:	00 00       	add	r0,r0
80008876:	14 ec       	st.h	--r10,r12
80008878:	80 00       	ld.sh	r0,r0[0x0]
8000887a:	8d 60       	st.w	r6[0x18],r0
8000887c:	80 00       	ld.sh	r0,r0[0x0]
8000887e:	70 bc       	ld.w	r12,r8[0x2c]
80008880:	80 00       	ld.sh	r0,r0[0x0]
80008882:	8d 2c       	st.w	r6[0x8],r12
80008884:	80 00       	ld.sh	r0,r0[0x0]
80008886:	71 50       	ld.w	r0,r8[0x54]
80008888:	00 00       	add	r0,r0
8000888a:	13 24       	ld.uh	r4,r9++
8000888c:	80 00       	ld.sh	r0,r0[0x0]
8000888e:	71 20       	ld.w	r0,r8[0x48]

80008890 <mspace_malloc>:
  mspace versions of routines are near-clones of the global
  versions. This is not so nice but better than the alternatives.
*/


void* mspace_malloc(mspace msp, size_t bytes) {
80008890:	eb cd 40 e0 	pushm	r5-r7,lr
  mstate ms = (mstate)msp;
80008894:	18 97       	mov	r7,r12
    return 0;
  }
  if (!PREACTION(ms)) {
    void* mem;
    size_t nb;
    if (bytes <= MAX_SMALL_REQUEST) {
80008896:	e0 4b 00 f4 	cp.w	r11,244
8000889a:	e0 8b 00 c2 	brhi	80008a1e <mspace_malloc+0x18e>
      bindex_t idx;
      binmap_t smallbits;
      nb = (bytes < MIN_REQUEST)? MIN_CHUNK_SIZE : pad_request(bytes);
8000889e:	58 ab       	cp.w	r11,10
800088a0:	e0 8b 00 04 	brhi	800088a8 <mspace_malloc+0x18>
800088a4:	31 06       	mov	r6,16
800088a6:	c0 58       	rjmp	800088b0 <mspace_malloc+0x20>
800088a8:	f6 c6 ff f5 	sub	r6,r11,-11
800088ac:	e0 16 ff f8 	andl	r6,0xfff8
      idx = small_index(nb);
800088b0:	ec 08 16 03 	lsr	r8,r6,0x3
      smallbits = ms->smallmap >> idx;
800088b4:	6e 0e       	ld.w	lr,r7[0x0]
800088b6:	10 9b       	mov	r11,r8
800088b8:	fc 08 0a 49 	lsr	r9,lr,r8

      if ((smallbits & 0x3U) != 0) { /* Remainderless fit to a smallbin. */
800088bc:	f5 d9 c0 02 	bfextu	r10,r9,0x0,0x2
800088c0:	c2 a0       	breq	80008914 <mspace_malloc+0x84>
        mchunkptr b, p;
        idx += ~smallbits & 1;       /* Uses next bin if idx empty */
800088c2:	ec 19 00 01 	eorl	r9,0x1
800088c6:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800088ca:	f2 08 00 08 	add	r8,r9,r8
        b = smallbin_at(ms, idx);
800088ce:	ee ca ff dc 	sub	r10,r7,-36
800088d2:	f4 08 00 3a 	add	r10,r10,r8<<0x3
        p = b->fd;
800088d6:	74 2c       	ld.w	r12,r10[0x8]
        assert(chunksize(p) == small_index2size(idx));
        unlink_first_small_chunk(ms, b, p, idx);
800088d8:	78 2b       	ld.w	r11,r12[0x8]
800088da:	16 3a       	cp.w	r10,r11
800088dc:	c0 91       	brne	800088ee <mspace_malloc+0x5e>
800088de:	30 19       	mov	r9,1
800088e0:	f2 08 09 49 	lsl	r9,r9,r8
800088e4:	5c d9       	com	r9
800088e6:	f3 ee 00 0e 	and	lr,r9,lr
800088ea:	8f 0e       	st.w	r7[0x0],lr
800088ec:	c0 78       	rjmp	800088fa <mspace_malloc+0x6a>
800088ee:	6e 49       	ld.w	r9,r7[0x10]
800088f0:	16 39       	cp.w	r9,r11
800088f2:	f5 fb 8a 02 	st.wls	r10[0x8],r11
800088f6:	f7 fa 8a 03 	st.wls	r11[0xc],r10
        set_inuse_and_pinuse(ms, p, small_index2size(idx));
800088fa:	a3 78       	lsl	r8,0x3
800088fc:	10 99       	mov	r9,r8
800088fe:	e8 19 00 03 	orl	r9,0x3
80008902:	99 19       	st.w	r12[0x4],r9
80008904:	f8 08 00 08 	add	r8,r12,r8
80008908:	70 19       	ld.w	r9,r8[0x4]
8000890a:	a1 a9       	sbr	r9,0x0
8000890c:	91 19       	st.w	r8[0x4],r9
        mem = chunk2mem(p);
8000890e:	2f 8c       	sub	r12,-8
        check_malloced_chunk(ms, mem, nb);
        goto postaction;
80008910:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
      }

      else if (nb > ms->dvsize) {
80008914:	6e 28       	ld.w	r8,r7[0x8]
80008916:	10 36       	cp.w	r6,r8
80008918:	e0 88 00 98 	brls	80008a48 <mspace_malloc+0x1b8>
        if (smallbits != 0) { /* Use chunk in next nonempty smallbin */
8000891c:	58 09       	cp.w	r9,0
8000891e:	c7 70       	breq	80008a0c <mspace_malloc+0x17c>
          mchunkptr b, p, r;
          size_t rsize;
          bindex_t i;
          binmap_t leftbits = (smallbits << idx) & left_bits(idx2bit(idx));
80008920:	30 28       	mov	r8,2
80008922:	f0 0b 09 48 	lsl	r8,r8,r11
80008926:	f0 0a 11 00 	rsub	r10,r8,0
8000892a:	f5 e8 10 08 	or	r8,r10,r8
8000892e:	f2 0b 09 49 	lsl	r9,r9,r11
80008932:	f1 e9 00 09 	and	r9,r8,r9
          binmap_t leastbit = least_bit(leftbits);
          compute_bit2idx(leastbit, i);
80008936:	f2 0a 11 00 	rsub	r10,r9,0
8000893a:	12 6a       	and	r10,r9
8000893c:	20 1a       	sub	r10,1
8000893e:	f4 09 16 0c 	lsr	r9,r10,0xc
80008942:	e2 19 00 10 	andl	r9,0x10,COH
80008946:	f4 09 0a 4a 	lsr	r10,r10,r9
8000894a:	f4 08 16 05 	lsr	r8,r10,0x5
8000894e:	e2 18 00 08 	andl	r8,0x8,COH
80008952:	f0 09 00 09 	add	r9,r8,r9
80008956:	f4 08 0a 4a 	lsr	r10,r10,r8
8000895a:	f4 08 16 02 	lsr	r8,r10,0x2
8000895e:	e2 18 00 04 	andl	r8,0x4,COH
80008962:	f2 08 00 0b 	add	r11,r9,r8
80008966:	f4 08 0a 4a 	lsr	r10,r10,r8
8000896a:	f4 09 16 01 	lsr	r9,r10,0x1
8000896e:	e2 19 00 02 	andl	r9,0x2,COH
80008972:	f6 09 00 08 	add	r8,r11,r9
80008976:	f4 09 0a 4a 	lsr	r10,r10,r9
8000897a:	f3 da c0 21 	bfextu	r9,r10,0x1,0x1
8000897e:	12 08       	add	r8,r9
80008980:	f4 09 0a 49 	lsr	r9,r10,r9
80008984:	12 08       	add	r8,r9
          b = smallbin_at(ms, i);
80008986:	ee cb ff dc 	sub	r11,r7,-36
8000898a:	f6 08 00 39 	add	r9,r11,r8<<0x3
          p = b->fd;
8000898e:	72 2c       	ld.w	r12,r9[0x8]
          assert(chunksize(p) == small_index2size(i));
          unlink_first_small_chunk(ms, b, p, i);
80008990:	78 2a       	ld.w	r10,r12[0x8]
80008992:	14 39       	cp.w	r9,r10
80008994:	c0 91       	brne	800089a6 <mspace_malloc+0x116>
80008996:	30 19       	mov	r9,1
80008998:	f2 08 09 49 	lsl	r9,r9,r8
8000899c:	5c d9       	com	r9
8000899e:	f3 ee 00 0e 	and	lr,r9,lr
800089a2:	8f 0e       	st.w	r7[0x0],lr
800089a4:	c0 78       	rjmp	800089b2 <mspace_malloc+0x122>
800089a6:	6e 4e       	ld.w	lr,r7[0x10]
800089a8:	14 3e       	cp.w	lr,r10
800089aa:	f3 fa 8a 02 	st.wls	r9[0x8],r10
800089ae:	f5 f9 8a 03 	st.wls	r10[0xc],r9
          rsize = small_index2size(i) - nb;
800089b2:	a3 78       	lsl	r8,0x3
800089b4:	0c 18       	sub	r8,r6
          /* Fit here cannot be remainderless if 4byte sizes */
          if (SIZE_T_SIZE != 4 && rsize < MIN_CHUNK_SIZE)
            set_inuse_and_pinuse(ms, p, small_index2size(i));
          else {
            set_size_and_pinuse_of_inuse_chunk(ms, p, nb);
800089b6:	0c 99       	mov	r9,r6
800089b8:	e8 19 00 03 	orl	r9,0x3
800089bc:	99 19       	st.w	r12[0x4],r9
            r = chunk_plus_offset(p, nb);
800089be:	f8 06 00 06 	add	r6,r12,r6
            set_size_and_pinuse_of_free_chunk(r, rsize);
800089c2:	10 99       	mov	r9,r8
800089c4:	a1 a9       	sbr	r9,0x0
800089c6:	8d 19       	st.w	r6[0x4],r9
800089c8:	ec 08 09 08 	st.w	r6[r8],r8
            replace_dv(ms, r, rsize);
800089cc:	6e 2a       	ld.w	r10,r7[0x8]
800089ce:	58 0a       	cp.w	r10,0
800089d0:	c1 90       	breq	80008a02 <mspace_malloc+0x172>
800089d2:	6e 59       	ld.w	r9,r7[0x14]
800089d4:	a3 9a       	lsr	r10,0x3
800089d6:	f6 0a 00 3b 	add	r11,r11,r10<<0x3
800089da:	6e 0e       	ld.w	lr,r7[0x0]
800089dc:	30 15       	mov	r5,1
800089de:	ea 0a 09 4a 	lsl	r10,r5,r10
800089e2:	f5 ee 00 05 	and	r5,r10,lr
800089e6:	c0 51       	brne	800089f0 <mspace_malloc+0x160>
800089e8:	1c 4a       	or	r10,lr
800089ea:	8f 0a       	st.w	r7[0x0],r10
800089ec:	16 9a       	mov	r10,r11
800089ee:	c0 68       	rjmp	800089fa <mspace_malloc+0x16a>
800089f0:	76 2a       	ld.w	r10,r11[0x8]
800089f2:	6e 4e       	ld.w	lr,r7[0x10]
800089f4:	1c 3a       	cp.w	r10,lr
800089f6:	f6 0a 17 30 	movlo	r10,r11
800089fa:	97 29       	st.w	r11[0x8],r9
800089fc:	95 39       	st.w	r10[0xc],r9
800089fe:	93 2a       	st.w	r9[0x8],r10
80008a00:	93 3b       	st.w	r9[0xc],r11
80008a02:	8f 28       	st.w	r7[0x8],r8
80008a04:	8f 56       	st.w	r7[0x14],r6
          }
          mem = chunk2mem(p);
80008a06:	2f 8c       	sub	r12,-8
          check_malloced_chunk(ms, mem, nb);
          goto postaction;
80008a08:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
        }

        else if (ms->treemap != 0 && (mem = tmalloc_small(ms, nb)) != 0) {
80008a0c:	6e 18       	ld.w	r8,r7[0x4]
80008a0e:	58 08       	cp.w	r8,0
80008a10:	c3 e0       	breq	80008a8c <mspace_malloc+0x1fc>
80008a12:	0c 9b       	mov	r11,r6
80008a14:	0e 9c       	mov	r12,r7
80008a16:	f0 1f 00 2a 	mcall	80008abc <mspace_malloc+0x22c>
80008a1a:	c4 e1       	brne	80008ab6 <mspace_malloc+0x226>
80008a1c:	c1 28       	rjmp	80008a40 <mspace_malloc+0x1b0>
          check_malloced_chunk(ms, mem, nb);
          goto postaction;
        }
      }
    }
    else if (bytes >= MAX_REQUEST)
80008a1e:	fe 5b ff bf 	cp.w	r11,-65
80008a22:	e0 88 00 04 	brls	80008a2a <mspace_malloc+0x19a>
80008a26:	3f f6       	mov	r6,-1
80008a28:	c0 c8       	rjmp	80008a40 <mspace_malloc+0x1b0>
      nb = MAX_SIZE_T; /* Too big to allocate. Force failure (in sys alloc) */
    else {
      nb = pad_request(bytes);
80008a2a:	f6 c6 ff f5 	sub	r6,r11,-11
80008a2e:	e0 16 ff f8 	andl	r6,0xfff8
      if (ms->treemap != 0 && (mem = tmalloc_large(ms, nb)) != 0) {
80008a32:	78 18       	ld.w	r8,r12[0x4]
80008a34:	58 08       	cp.w	r8,0
80008a36:	c0 50       	breq	80008a40 <mspace_malloc+0x1b0>
80008a38:	0c 9b       	mov	r11,r6
80008a3a:	f0 1f 00 22 	mcall	80008ac0 <mspace_malloc+0x230>
80008a3e:	c3 c1       	brne	80008ab6 <mspace_malloc+0x226>
        check_malloced_chunk(ms, mem, nb);
        goto postaction;
      }
    }

    if (nb <= ms->dvsize) {
80008a40:	6e 28       	ld.w	r8,r7[0x8]
80008a42:	10 36       	cp.w	r6,r8
80008a44:	e0 8b 00 24 	brhi	80008a8c <mspace_malloc+0x1fc>
      size_t rsize = ms->dvsize - nb;
80008a48:	f0 06 01 09 	sub	r9,r8,r6
      mchunkptr p = ms->dv;
80008a4c:	6e 5c       	ld.w	r12,r7[0x14]
      if (rsize >= MIN_CHUNK_SIZE) { /* split dv */
80008a4e:	58 f9       	cp.w	r9,15
80008a50:	e0 88 00 0f 	brls	80008a6e <mspace_malloc+0x1de>
        mchunkptr r = ms->dv = chunk_plus_offset(p, nb);
80008a54:	f8 06 00 08 	add	r8,r12,r6
80008a58:	8f 58       	st.w	r7[0x14],r8
        ms->dvsize = rsize;
80008a5a:	8f 29       	st.w	r7[0x8],r9
        set_size_and_pinuse_of_free_chunk(r, rsize);
80008a5c:	12 9a       	mov	r10,r9
80008a5e:	a1 aa       	sbr	r10,0x0
80008a60:	91 1a       	st.w	r8[0x4],r10
80008a62:	f0 09 09 09 	st.w	r8[r9],r9
        set_size_and_pinuse_of_inuse_chunk(ms, p, nb);
80008a66:	e8 16 00 03 	orl	r6,0x3
80008a6a:	99 16       	st.w	r12[0x4],r6
80008a6c:	c0 d8       	rjmp	80008a86 <mspace_malloc+0x1f6>
      }
      else { /* exhaust dv */
        size_t dvs = ms->dvsize;
        ms->dvsize = 0;
80008a6e:	30 09       	mov	r9,0
80008a70:	8f 29       	st.w	r7[0x8],r9
        ms->dv = 0;
80008a72:	8f 59       	st.w	r7[0x14],r9
        set_inuse_and_pinuse(ms, p, dvs);
80008a74:	10 99       	mov	r9,r8
80008a76:	e8 19 00 03 	orl	r9,0x3
80008a7a:	99 19       	st.w	r12[0x4],r9
80008a7c:	f8 08 00 08 	add	r8,r12,r8
80008a80:	70 19       	ld.w	r9,r8[0x4]
80008a82:	a1 a9       	sbr	r9,0x0
80008a84:	91 19       	st.w	r8[0x4],r9
      }
      mem = chunk2mem(p);
80008a86:	2f 8c       	sub	r12,-8
      check_malloced_chunk(ms, mem, nb);
      goto postaction;
80008a88:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
    }

    else if (nb < ms->topsize) { /* Split top */
80008a8c:	6e 38       	ld.w	r8,r7[0xc]
80008a8e:	10 36       	cp.w	r6,r8
80008a90:	c0 f2       	brcc	80008aae <mspace_malloc+0x21e>
      size_t rsize = ms->topsize -= nb;
80008a92:	0c 18       	sub	r8,r6
80008a94:	8f 38       	st.w	r7[0xc],r8
      mchunkptr p = ms->top;
80008a96:	6e 6c       	ld.w	r12,r7[0x18]
      mchunkptr r = ms->top = chunk_plus_offset(p, nb);
80008a98:	f8 06 00 09 	add	r9,r12,r6
80008a9c:	8f 69       	st.w	r7[0x18],r9
      r->head = rsize | PINUSE_BIT;
80008a9e:	a1 a8       	sbr	r8,0x0
80008aa0:	93 18       	st.w	r9[0x4],r8
      set_size_and_pinuse_of_inuse_chunk(ms, p, nb);
80008aa2:	e8 16 00 03 	orl	r6,0x3
80008aa6:	99 16       	st.w	r12[0x4],r6
      mem = chunk2mem(p);
80008aa8:	2f 8c       	sub	r12,-8
      check_top_chunk(ms, ms->top);
      check_malloced_chunk(ms, mem, nb);
      goto postaction;
80008aaa:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
    }

    mem = sys_alloc(ms, nb);
80008aae:	0c 9b       	mov	r11,r6
80008ab0:	0e 9c       	mov	r12,r7
80008ab2:	f0 1f 00 05 	mcall	80008ac4 <mspace_malloc+0x234>
#endif
  return 0;
#if defined(__ICCAVR32__)
  #pragma diag_default=Pe111
#endif
}
80008ab6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80008aba:	00 00       	add	r0,r0
80008abc:	80 00       	ld.sh	r0,r0[0x0]
80008abe:	79 7c       	ld.w	r12,r12[0x5c]
80008ac0:	80 00       	ld.sh	r0,r0[0x0]
80008ac2:	7b 54       	ld.w	r4,sp[0x54]
80008ac4:	80 00       	ld.sh	r0,r0[0x0]
80008ac6:	7f f8       	ld.w	r8,pc[0x7c]

80008ac8 <malloc>:
  */

  if (!PREACTION(gm)) {
    void* mem;
    size_t nb;
    if (bytes <= MAX_SMALL_REQUEST) {
80008ac8:	eb cd 40 c0 	pushm	r6-r7,lr
80008acc:	e0 4c 00 f4 	cp.w	r12,244
80008ad0:	e0 8b 00 d0 	brhi	80008c70 <malloc+0x1a8>
      bindex_t idx;
      binmap_t smallbits;
      nb = (bytes < MIN_REQUEST)? MIN_CHUNK_SIZE : pad_request(bytes);
80008ad4:	58 ac       	cp.w	r12,10
80008ad6:	e0 8b 00 04 	brhi	80008ade <malloc+0x16>
80008ada:	31 07       	mov	r7,16
80008adc:	c0 58       	rjmp	80008ae6 <malloc+0x1e>
80008ade:	f8 c7 ff f5 	sub	r7,r12,-11
80008ae2:	e0 17 ff f8 	andl	r7,0xfff8
      idx = small_index(nb);
80008ae6:	ee 08 16 03 	lsr	r8,r7,0x3
      smallbits = gm->smallmap >> idx;
80008aea:	fe f9 02 32 	ld.w	r9,pc[562]
80008aee:	72 0e       	ld.w	lr,r9[0x0]
80008af0:	10 9b       	mov	r11,r8
80008af2:	fc 08 0a 49 	lsr	r9,lr,r8

      if ((smallbits & 0x3U) != 0) { /* Remainderless fit to a smallbin. */
80008af6:	f5 d9 c0 02 	bfextu	r10,r9,0x0,0x2
80008afa:	c2 d0       	breq	80008b54 <malloc+0x8c>
        mchunkptr b, p;
        idx += ~smallbits & 1;       /* Uses next bin if idx empty */
80008afc:	ec 19 00 01 	eorl	r9,0x1
80008b00:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80008b04:	f2 08 00 08 	add	r8,r9,r8
        b = smallbin_at(gm, idx);
80008b08:	fe fa 02 14 	ld.w	r10,pc[532]
80008b0c:	2d ca       	sub	r10,-36
80008b0e:	f4 08 00 3a 	add	r10,r10,r8<<0x3
        p = b->fd;
80008b12:	74 2c       	ld.w	r12,r10[0x8]
        assert(chunksize(p) == small_index2size(idx));
        unlink_first_small_chunk(gm, b, p, idx);
80008b14:	78 2b       	ld.w	r11,r12[0x8]
80008b16:	16 3a       	cp.w	r10,r11
80008b18:	c0 a1       	brne	80008b2c <malloc+0x64>
80008b1a:	30 19       	mov	r9,1
80008b1c:	f2 08 09 49 	lsl	r9,r9,r8
80008b20:	5c d9       	com	r9
80008b22:	f3 ee 00 0e 	and	lr,r9,lr
80008b26:	4f e9       	lddpc	r9,80008d1c <malloc+0x254>
80008b28:	93 0e       	st.w	r9[0x0],lr
80008b2a:	c0 88       	rjmp	80008b3a <malloc+0x72>
80008b2c:	4f c9       	lddpc	r9,80008d1c <malloc+0x254>
80008b2e:	72 49       	ld.w	r9,r9[0x10]
80008b30:	16 39       	cp.w	r9,r11
80008b32:	f5 fb 8a 02 	st.wls	r10[0x8],r11
80008b36:	f7 fa 8a 03 	st.wls	r11[0xc],r10
        set_inuse_and_pinuse(gm, p, small_index2size(idx));
80008b3a:	a3 78       	lsl	r8,0x3
80008b3c:	10 99       	mov	r9,r8
80008b3e:	e8 19 00 03 	orl	r9,0x3
80008b42:	99 19       	st.w	r12[0x4],r9
80008b44:	f8 08 00 08 	add	r8,r12,r8
80008b48:	70 19       	ld.w	r9,r8[0x4]
80008b4a:	a1 a9       	sbr	r9,0x0
80008b4c:	91 19       	st.w	r8[0x4],r9
        mem = chunk2mem(p);
80008b4e:	2f 8c       	sub	r12,-8
        check_malloced_chunk(gm, mem, nb);
        goto postaction;
80008b50:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
      }

      else if (nb > gm->dvsize) {
80008b54:	4f 28       	lddpc	r8,80008d1c <malloc+0x254>
80008b56:	70 28       	ld.w	r8,r8[0x8]
80008b58:	10 37       	cp.w	r7,r8
80008b5a:	e0 88 00 a3 	brls	80008ca0 <malloc+0x1d8>
        if (smallbits != 0) { /* Use chunk in next nonempty smallbin */
80008b5e:	58 09       	cp.w	r9,0
80008b60:	c7 e0       	breq	80008c5c <malloc+0x194>
          mchunkptr b, p, r;
          size_t rsize;
          bindex_t i;
          binmap_t leftbits = (smallbits << idx) & left_bits(idx2bit(idx));
80008b62:	30 28       	mov	r8,2
80008b64:	f0 0b 09 48 	lsl	r8,r8,r11
80008b68:	f0 0a 11 00 	rsub	r10,r8,0
80008b6c:	f5 e8 10 08 	or	r8,r10,r8
80008b70:	f2 0b 09 49 	lsl	r9,r9,r11
80008b74:	f1 e9 00 09 	and	r9,r8,r9
          binmap_t leastbit = least_bit(leftbits);
          compute_bit2idx(leastbit, i);
80008b78:	f2 0a 11 00 	rsub	r10,r9,0
80008b7c:	12 6a       	and	r10,r9
80008b7e:	20 1a       	sub	r10,1
80008b80:	f4 09 16 0c 	lsr	r9,r10,0xc
80008b84:	e2 19 00 10 	andl	r9,0x10,COH
80008b88:	f4 09 0a 4a 	lsr	r10,r10,r9
80008b8c:	f4 08 16 05 	lsr	r8,r10,0x5
80008b90:	e2 18 00 08 	andl	r8,0x8,COH
80008b94:	f0 09 00 09 	add	r9,r8,r9
80008b98:	f4 08 0a 4a 	lsr	r10,r10,r8
80008b9c:	f4 08 16 02 	lsr	r8,r10,0x2
80008ba0:	e2 18 00 04 	andl	r8,0x4,COH
80008ba4:	f2 08 00 0b 	add	r11,r9,r8
80008ba8:	f4 08 0a 4a 	lsr	r10,r10,r8
80008bac:	f4 09 16 01 	lsr	r9,r10,0x1
80008bb0:	e2 19 00 02 	andl	r9,0x2,COH
80008bb4:	f6 09 00 08 	add	r8,r11,r9
80008bb8:	f4 09 0a 4a 	lsr	r10,r10,r9
80008bbc:	f3 da c0 21 	bfextu	r9,r10,0x1,0x1
80008bc0:	12 08       	add	r8,r9
80008bc2:	f4 09 0a 49 	lsr	r9,r10,r9
80008bc6:	12 08       	add	r8,r9
          b = smallbin_at(gm, i);
80008bc8:	4d 5b       	lddpc	r11,80008d1c <malloc+0x254>
80008bca:	2d cb       	sub	r11,-36
80008bcc:	f6 08 00 39 	add	r9,r11,r8<<0x3
          p = b->fd;
80008bd0:	72 2c       	ld.w	r12,r9[0x8]
          assert(chunksize(p) == small_index2size(i));
          unlink_first_small_chunk(gm, b, p, i);
80008bd2:	78 2a       	ld.w	r10,r12[0x8]
80008bd4:	14 39       	cp.w	r9,r10
80008bd6:	c0 a1       	brne	80008bea <malloc+0x122>
80008bd8:	30 19       	mov	r9,1
80008bda:	f2 08 09 49 	lsl	r9,r9,r8
80008bde:	5c d9       	com	r9
80008be0:	f3 ee 00 0e 	and	lr,r9,lr
80008be4:	4c e9       	lddpc	r9,80008d1c <malloc+0x254>
80008be6:	93 0e       	st.w	r9[0x0],lr
80008be8:	c0 88       	rjmp	80008bf8 <malloc+0x130>
80008bea:	4c de       	lddpc	lr,80008d1c <malloc+0x254>
80008bec:	7c 4e       	ld.w	lr,lr[0x10]
80008bee:	14 3e       	cp.w	lr,r10
80008bf0:	f3 fa 8a 02 	st.wls	r9[0x8],r10
80008bf4:	f5 f9 8a 03 	st.wls	r10[0xc],r9
          rsize = small_index2size(i) - nb;
80008bf8:	a3 78       	lsl	r8,0x3
80008bfa:	0e 18       	sub	r8,r7
          /* Fit here cannot be remainderless if 4byte sizes */
          if (SIZE_T_SIZE != 4 && rsize < MIN_CHUNK_SIZE)
            set_inuse_and_pinuse(gm, p, small_index2size(i));
          else {
            set_size_and_pinuse_of_inuse_chunk(gm, p, nb);
80008bfc:	0e 99       	mov	r9,r7
80008bfe:	e8 19 00 03 	orl	r9,0x3
80008c02:	99 19       	st.w	r12[0x4],r9
            r = chunk_plus_offset(p, nb);
80008c04:	f8 07 00 07 	add	r7,r12,r7
            set_size_and_pinuse_of_free_chunk(r, rsize);
80008c08:	10 99       	mov	r9,r8
80008c0a:	a1 a9       	sbr	r9,0x0
80008c0c:	8f 19       	st.w	r7[0x4],r9
80008c0e:	ee 08 09 08 	st.w	r7[r8],r8
            replace_dv(gm, r, rsize);
80008c12:	4c 39       	lddpc	r9,80008d1c <malloc+0x254>
80008c14:	72 2a       	ld.w	r10,r9[0x8]
80008c16:	58 0a       	cp.w	r10,0
80008c18:	c1 c0       	breq	80008c50 <malloc+0x188>
80008c1a:	12 9e       	mov	lr,r9
80008c1c:	72 59       	ld.w	r9,r9[0x14]
80008c1e:	a3 9a       	lsr	r10,0x3
80008c20:	f6 0a 00 3b 	add	r11,r11,r10<<0x3
80008c24:	7c 0e       	ld.w	lr,lr[0x0]
80008c26:	30 16       	mov	r6,1
80008c28:	ec 0a 09 4a 	lsl	r10,r6,r10
80008c2c:	f5 ee 00 06 	and	r6,r10,lr
80008c30:	c0 61       	brne	80008c3c <malloc+0x174>
80008c32:	1c 4a       	or	r10,lr
80008c34:	4b a6       	lddpc	r6,80008d1c <malloc+0x254>
80008c36:	8d 0a       	st.w	r6[0x0],r10
80008c38:	16 9a       	mov	r10,r11
80008c3a:	c0 78       	rjmp	80008c48 <malloc+0x180>
80008c3c:	76 2a       	ld.w	r10,r11[0x8]
80008c3e:	4b 8e       	lddpc	lr,80008d1c <malloc+0x254>
80008c40:	7c 4e       	ld.w	lr,lr[0x10]
80008c42:	1c 3a       	cp.w	r10,lr
80008c44:	f6 0a 17 30 	movlo	r10,r11
80008c48:	97 29       	st.w	r11[0x8],r9
80008c4a:	95 39       	st.w	r10[0xc],r9
80008c4c:	93 2a       	st.w	r9[0x8],r10
80008c4e:	93 3b       	st.w	r9[0xc],r11
80008c50:	4b 39       	lddpc	r9,80008d1c <malloc+0x254>
80008c52:	93 28       	st.w	r9[0x8],r8
80008c54:	93 57       	st.w	r9[0x14],r7
          }
          mem = chunk2mem(p);
80008c56:	2f 8c       	sub	r12,-8
          check_malloced_chunk(gm, mem, nb);
          goto postaction;
80008c58:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
        }

        else if (gm->treemap != 0 && (mem = tmalloc_small(gm, nb)) != 0) {
80008c5c:	4b 08       	lddpc	r8,80008d1c <malloc+0x254>
80008c5e:	70 18       	ld.w	r8,r8[0x4]
80008c60:	58 08       	cp.w	r8,0
80008c62:	c4 30       	breq	80008ce8 <malloc+0x220>
80008c64:	0e 9b       	mov	r11,r7
80008c66:	4a ec       	lddpc	r12,80008d1c <malloc+0x254>
80008c68:	f0 1f 00 2e 	mcall	80008d20 <malloc+0x258>
80008c6c:	c5 51       	brne	80008d16 <malloc+0x24e>
80008c6e:	c1 48       	rjmp	80008c96 <malloc+0x1ce>
          check_malloced_chunk(gm, mem, nb);
          goto postaction;
        }
      }
    }
    else if (bytes >= MAX_REQUEST)
80008c70:	fe 5c ff bf 	cp.w	r12,-65
80008c74:	e0 88 00 04 	brls	80008c7c <malloc+0x1b4>
80008c78:	3f f7       	mov	r7,-1
80008c7a:	c0 e8       	rjmp	80008c96 <malloc+0x1ce>
      nb = MAX_SIZE_T; /* Too big to allocate. Force failure (in sys alloc) */
    else {
      nb = pad_request(bytes);
80008c7c:	f8 c7 ff f5 	sub	r7,r12,-11
80008c80:	e0 17 ff f8 	andl	r7,0xfff8
      if (gm->treemap != 0 && (mem = tmalloc_large(gm, nb)) != 0) {
80008c84:	4a 68       	lddpc	r8,80008d1c <malloc+0x254>
80008c86:	70 18       	ld.w	r8,r8[0x4]
80008c88:	58 08       	cp.w	r8,0
80008c8a:	c0 60       	breq	80008c96 <malloc+0x1ce>
80008c8c:	0e 9b       	mov	r11,r7
80008c8e:	4a 4c       	lddpc	r12,80008d1c <malloc+0x254>
80008c90:	f0 1f 00 25 	mcall	80008d24 <malloc+0x25c>
80008c94:	c4 11       	brne	80008d16 <malloc+0x24e>
        check_malloced_chunk(gm, mem, nb);
        goto postaction;
      }
    }

    if (nb <= gm->dvsize) {
80008c96:	4a 28       	lddpc	r8,80008d1c <malloc+0x254>
80008c98:	70 28       	ld.w	r8,r8[0x8]
80008c9a:	10 37       	cp.w	r7,r8
80008c9c:	e0 8b 00 26 	brhi	80008ce8 <malloc+0x220>
      size_t rsize = gm->dvsize - nb;
80008ca0:	f0 07 01 09 	sub	r9,r8,r7
      mchunkptr p = gm->dv;
80008ca4:	49 ea       	lddpc	r10,80008d1c <malloc+0x254>
80008ca6:	74 5c       	ld.w	r12,r10[0x14]
      if (rsize >= MIN_CHUNK_SIZE) { /* split dv */
80008ca8:	58 f9       	cp.w	r9,15
80008caa:	e0 88 00 0f 	brls	80008cc8 <malloc+0x200>
        mchunkptr r = gm->dv = chunk_plus_offset(p, nb);
80008cae:	f8 07 00 08 	add	r8,r12,r7
80008cb2:	95 58       	st.w	r10[0x14],r8
        gm->dvsize = rsize;
80008cb4:	95 29       	st.w	r10[0x8],r9
        set_size_and_pinuse_of_free_chunk(r, rsize);
80008cb6:	12 9a       	mov	r10,r9
80008cb8:	a1 aa       	sbr	r10,0x0
80008cba:	91 1a       	st.w	r8[0x4],r10
80008cbc:	f0 09 09 09 	st.w	r8[r9],r9
        set_size_and_pinuse_of_inuse_chunk(gm, p, nb);
80008cc0:	e8 17 00 03 	orl	r7,0x3
80008cc4:	99 17       	st.w	r12[0x4],r7
80008cc6:	c0 e8       	rjmp	80008ce2 <malloc+0x21a>
      }
      else { /* exhaust dv */
        size_t dvs = gm->dvsize;
        gm->dvsize = 0;
80008cc8:	49 59       	lddpc	r9,80008d1c <malloc+0x254>
80008cca:	30 0a       	mov	r10,0
80008ccc:	93 2a       	st.w	r9[0x8],r10
        gm->dv = 0;
80008cce:	93 5a       	st.w	r9[0x14],r10
        set_inuse_and_pinuse(gm, p, dvs);
80008cd0:	10 99       	mov	r9,r8
80008cd2:	e8 19 00 03 	orl	r9,0x3
80008cd6:	99 19       	st.w	r12[0x4],r9
80008cd8:	f8 08 00 08 	add	r8,r12,r8
80008cdc:	70 19       	ld.w	r9,r8[0x4]
80008cde:	a1 a9       	sbr	r9,0x0
80008ce0:	91 19       	st.w	r8[0x4],r9
      }
      mem = chunk2mem(p);
80008ce2:	2f 8c       	sub	r12,-8
      check_malloced_chunk(gm, mem, nb);
      goto postaction;
80008ce4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
    }

    else if (nb < gm->topsize) { /* Split top */
80008ce8:	48 d8       	lddpc	r8,80008d1c <malloc+0x254>
80008cea:	70 38       	ld.w	r8,r8[0xc]
80008cec:	10 37       	cp.w	r7,r8
80008cee:	c1 02       	brcc	80008d0e <malloc+0x246>
      size_t rsize = gm->topsize -= nb;
80008cf0:	0e 18       	sub	r8,r7
80008cf2:	48 b9       	lddpc	r9,80008d1c <malloc+0x254>
80008cf4:	93 38       	st.w	r9[0xc],r8
      mchunkptr p = gm->top;
80008cf6:	72 6c       	ld.w	r12,r9[0x18]
      mchunkptr r = gm->top = chunk_plus_offset(p, nb);
80008cf8:	f8 07 00 0a 	add	r10,r12,r7
80008cfc:	93 6a       	st.w	r9[0x18],r10
      r->head = rsize | PINUSE_BIT;
80008cfe:	a1 a8       	sbr	r8,0x0
80008d00:	95 18       	st.w	r10[0x4],r8
      set_size_and_pinuse_of_inuse_chunk(gm, p, nb);
80008d02:	e8 17 00 03 	orl	r7,0x3
80008d06:	99 17       	st.w	r12[0x4],r7
      mem = chunk2mem(p);
80008d08:	2f 8c       	sub	r12,-8
      check_top_chunk(gm, gm->top);
      check_malloced_chunk(gm, mem, nb);
      goto postaction;
80008d0a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
    }

    mem = sys_alloc(gm, nb);
80008d0e:	0e 9b       	mov	r11,r7
80008d10:	48 3c       	lddpc	r12,80008d1c <malloc+0x254>
80008d12:	f0 1f 00 06 	mcall	80008d28 <malloc+0x260>
    POSTACTION(gm);
    return mem;
  }

  return 0;
}
80008d16:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80008d1a:	00 00       	add	r0,r0
80008d1c:	00 00       	add	r0,r0
80008d1e:	13 24       	ld.uh	r4,r9++
80008d20:	80 00       	ld.sh	r0,r0[0x0]
80008d22:	79 7c       	ld.w	r12,r12[0x5c]
80008d24:	80 00       	ld.sh	r0,r0[0x0]
80008d26:	7b 54       	ld.w	r4,sp[0x54]
80008d28:	80 00       	ld.sh	r0,r0[0x0]
80008d2a:	7f f8       	ld.w	r8,pc[0x7c]

80008d2c <dlmalloc_sbrk>:
static void *cur_heap_pos = 0;

void * dlmalloc_sbrk(int increment)
{
	//Initialize cur_heap_pos
	if ( cur_heap_pos == 0 )
80008d2c:	48 a8       	lddpc	r8,80008d54 <dlmalloc_sbrk+0x28>
80008d2e:	70 08       	ld.w	r8,r8[0x0]
80008d30:	58 08       	cp.w	r8,0
80008d32:	c0 41       	brne	80008d3a <dlmalloc_sbrk+0xe>
	 	cur_heap_pos = (void *) (HEAP_START);
80008d34:	48 99       	lddpc	r9,80008d58 <dlmalloc_sbrk+0x2c>
80008d36:	48 88       	lddpc	r8,80008d54 <dlmalloc_sbrk+0x28>
80008d38:	91 09       	st.w	r8[0x0],r9

	if ( ((void *)((char *)cur_heap_pos + increment)) <= (void *) HEAP_END ){
80008d3a:	48 78       	lddpc	r8,80008d54 <dlmalloc_sbrk+0x28>
80008d3c:	70 08       	ld.w	r8,r8[0x0]
80008d3e:	f0 0c 00 0c 	add	r12,r8,r12
80008d42:	48 79       	lddpc	r9,80008d5c <dlmalloc_sbrk+0x30>
80008d44:	12 3c       	cp.w	r12,r9
80008d46:	e0 88 00 04 	brls	80008d4e <dlmalloc_sbrk+0x22>
80008d4a:	3f f8       	mov	r8,-1
80008d4c:	c0 38       	rjmp	80008d52 <dlmalloc_sbrk+0x26>
		void *heap_pos = cur_heap_pos;
		cur_heap_pos = (void *)((char *)cur_heap_pos +increment);
80008d4e:	48 29       	lddpc	r9,80008d54 <dlmalloc_sbrk+0x28>
80008d50:	93 0c       	st.w	r9[0x0],r12
		fflush(stderr);
#endif
		//errno = ENOMEM;
		return (void *)-1;
	}
}
80008d52:	5e f8       	retal	r8
80008d54:	00 00       	add	r0,r0
80008d56:	15 04       	ld.w	r4,r10++
80008d58:	00 00       	add	r0,r0
80008d5a:	1a f8       	st.b	--sp,r8
80008d5c:	00 00       	add	r0,r0
80008d5e:	f0 00       	*unknown*

80008d60 <mmap>:
 */
void *mmap(void *start, int length,
	int prot, int flags, int fd, int offset)
{
#ifndef ONLY_MSPACES
	if(length == 0)
80008d60:	58 0b       	cp.w	r11,0
80008d62:	c0 41       	brne	80008d6a <mmap+0xa>
	{
		cur_heap_pos = (void *) HEAP_START;
80008d64:	48 89       	lddpc	r9,80008d84 <mmap+0x24>
80008d66:	48 98       	lddpc	r8,80008d88 <mmap+0x28>
80008d68:	91 09       	st.w	r8[0x0],r9
	}

	if ( (cur_heap_pos + length) <= (void *) HEAP_END )
80008d6a:	48 88       	lddpc	r8,80008d88 <mmap+0x28>
80008d6c:	70 0c       	ld.w	r12,r8[0x0]
80008d6e:	f8 0b 00 0b 	add	r11,r12,r11
80008d72:	48 78       	lddpc	r8,80008d8c <mmap+0x2c>
80008d74:	10 3b       	cp.w	r11,r8
80008d76:	e0 88 00 03 	brls	80008d7c <mmap+0x1c>
80008d7a:	5e fe       	retal	-1
	{
		void *heap_pos = cur_heap_pos;
		cur_heap_pos += length;
80008d7c:	48 38       	lddpc	r8,80008d88 <mmap+0x28>
80008d7e:	91 0b       	st.w	r8[0x0],r11
	}
	return (void *) -1;
#else
	return MORECORE(length);
#endif
}
80008d80:	5e fc       	retal	r12
80008d82:	00 00       	add	r0,r0
80008d84:	00 00       	add	r0,r0
80008d86:	1a f8       	st.b	--sp,r8
80008d88:	00 00       	add	r0,r0
80008d8a:	15 04       	ld.w	r4,r10++
80008d8c:	00 00       	add	r0,r0
80008d8e:	f0 00       	*unknown*

80008d90 <munmap>:

int munmap(void *start, int length)
{
#ifndef ONLY_MSPACES
	if( (cur_heap_pos - length) < HEAP_START)
80008d90:	48 58       	lddpc	r8,80008da4 <munmap+0x14>
80008d92:	70 08       	ld.w	r8,r8[0x0]
80008d94:	16 18       	sub	r8,r11
80008d96:	48 59       	lddpc	r9,80008da8 <munmap+0x18>
80008d98:	12 38       	cp.w	r8,r9
80008d9a:	c0 22       	brcc	80008d9e <munmap+0xe>
80008d9c:	5e fe       	retal	-1
	{
		return -1;
	}
	else
	{
		cur_heap_pos -= length;
80008d9e:	48 29       	lddpc	r9,80008da4 <munmap+0x14>
80008da0:	93 08       	st.w	r9[0x0],r8
80008da2:	5e fd       	retal	0
80008da4:	00 00       	add	r0,r0
80008da6:	15 04       	ld.w	r4,r10++
80008da8:	00 00       	add	r0,r0
80008daa:	1a f8       	st.b	--sp,r8

80008dac <log_2>:
#include "CustomDevices/CustomDevices.h"

/*#define FFT_SIZE 64*/
//Returns log base 2 of i - checks if it is an integer power of 2
int log_2(int i)
{
80008dac:	18 98       	mov	r8,r12
	int ret = 0; 
	if((i & (i - 1)) != 0)
80008dae:	f8 c9 00 01 	sub	r9,r12,1
80008db2:	18 69       	and	r9,r12
80008db4:	c0 20       	breq	80008db8 <log_2+0xc>
80008db6:	5e fe       	retal	-1
	{
		return -1;
	}
	while((i & 1) == 0) //while the bit isn't in the lowest bit (already established this is a integer power of 2)
80008db8:	f3 dc c0 01 	bfextu	r9,r12,0x0,0x1
80008dbc:	c0 20       	breq	80008dc0 <log_2+0x14>
80008dbe:	5e fd       	retal	0
80008dc0:	30 0c       	mov	r12,0
	{
		i >>= 1;
80008dc2:	a1 58       	asr	r8,0x1
		ret++;
80008dc4:	2f fc       	sub	r12,-1
	int ret = 0; 
	if((i & (i - 1)) != 0)
	{
		return -1;
	}
	while((i & 1) == 0) //while the bit isn't in the lowest bit (already established this is a integer power of 2)
80008dc6:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80008dca:	cf c0       	breq	80008dc2 <log_2+0x16>
		i >>= 1;
		ret++;
	}
	
	return ret;
}
80008dcc:	5e fc       	retal	r12
80008dce:	d7 03       	nop

80008dd0 <FFT2DCOMPLEX>:
// Parameter: int * Signal
// Parameter: A_ALIGNED dsp16_complex_t * ComplexBuffer
// Parameter: int size
//************************************
int* FFT2DCOMPLEX( int *Signal, dsp16_complex_t *ComplexBuffer, int size )
{
80008dd0:	d4 31       	pushm	r0-r7,lr
80008dd2:	fa cd 04 a4 	sub	sp,sp,1188
80008dd6:	18 90       	mov	r0,r12
80008dd8:	50 0b       	stdsp	sp[0x0],r11
80008dda:	18 95       	mov	r5,r12
80008ddc:	30 06       	mov	r6,0
	A_ALIGNED dsp16_complex_t Result_C_2D[FFT_SIZE*FFT_SIZE];
	A_ALIGNED dsp16_t Input_R_1D[FFT_SIZE];

	
	//Stage 1 - FFT Real values from Signal. Store VERTICALLY in Result_2D
	for(i = 0; i < FFT_SIZE; i ++) //for each row
80008dde:	fa c4 ff fc 	sub	r4,sp,-4
// Qualifier:
// Parameter: int * Signal
// Parameter: A_ALIGNED dsp16_complex_t * ComplexBuffer
// Parameter: int size
//************************************
int* FFT2DCOMPLEX( int *Signal, dsp16_complex_t *ComplexBuffer, int size )
80008de2:	fa c7 ff dc 	sub	r7,sp,-36
		{
			Input_R_1D[j] = Signal[Ptr++]; //copy the data across
		}

		//Do the FFT
		dsp16_trans_realcomplexfft(Result_C_1D, Input_R_1D, log_2(FFT_SIZE));
80008de6:	31 03       	mov	r3,16
80008de8:	fa c2 fb dc 	sub	r2,sp,-1060
80008dec:	0c 91       	mov	r1,r6
80008dee:	c2 78       	rjmp	80008e3c <FFT2DCOMPLEX+0x6c>
	//Stage 1 - FFT Real values from Signal. Store VERTICALLY in Result_2D
	for(i = 0; i < FFT_SIZE; i ++) //for each row
	{
		for(j = 0; j < FFT_SIZE; j++)
		{
			Input_R_1D[j] = Signal[Ptr++]; //copy the data across
80008df0:	13 0a       	ld.w	r10,r9++
80008df2:	10 ba       	st.h	r8++,r10

	
	//Stage 1 - FFT Real values from Signal. Store VERTICALLY in Result_2D
	for(i = 0; i < FFT_SIZE; i ++) //for each row
	{
		for(j = 0; j < FFT_SIZE; j++)
80008df4:	0e 38       	cp.w	r8,r7
80008df6:	cf d1       	brne	80008df0 <FFT2DCOMPLEX+0x20>
		{
			Input_R_1D[j] = Signal[Ptr++]; //copy the data across
		}

		//Do the FFT
		dsp16_trans_realcomplexfft(Result_C_1D, Input_R_1D, log_2(FFT_SIZE));
80008df8:	06 9c       	mov	r12,r3
80008dfa:	f0 1f 00 35 	mcall	80008ecc <FFT2DCOMPLEX+0xfc>
80008dfe:	18 9a       	mov	r10,r12
80008e00:	08 9b       	mov	r11,r4
80008e02:	04 9c       	mov	r12,r2
80008e04:	f0 1f 00 33 	mcall	80008ed0 <FFT2DCOMPLEX+0x100>
80008e08:	0c 99       	mov	r9,r6
80008e0a:	02 98       	mov	r8,r1
		//Copy data into 2D reult TRANSPOSED

		for(j = 0; j < FFT_SIZE; j++)
		{
			Result_C_2D[i + (j * FFT_SIZE)].imag = Result_C_1D[j].imag * FFT_SIZE;//scale back up
80008e0c:	fa cc fb 5c 	sub	r12,sp,-1188
80008e10:	f8 09 00 2a 	add	r10,r12,r9<<0x2
80008e14:	f8 08 00 2b 	add	r11,r12,r8<<0x2
80008e18:	f7 0c ff 82 	ld.sh	r12,r11[-126]
80008e1c:	a5 6c       	lsl	r12,0x4
80008e1e:	f5 5c fb 82 	st.h	r10[-1150],r12
			Result_C_2D[i + (j * FFT_SIZE)].real = Result_C_1D[j].real * FFT_SIZE;
80008e22:	f7 0b ff 80 	ld.sh	r11,r11[-128]
80008e26:	a5 6b       	lsl	r11,0x4
80008e28:	f5 5b fb 80 	st.h	r10[-1152],r11

		//Do the FFT
		dsp16_trans_realcomplexfft(Result_C_1D, Input_R_1D, log_2(FFT_SIZE));
		//Copy data into 2D reult TRANSPOSED

		for(j = 0; j < FFT_SIZE; j++)
80008e2c:	2f f8       	sub	r8,-1
80008e2e:	2f 09       	sub	r9,-16
80008e30:	59 08       	cp.w	r8,16
80008e32:	ce d1       	brne	80008e0c <FFT2DCOMPLEX+0x3c>
	A_ALIGNED dsp16_complex_t Result_C_2D[FFT_SIZE*FFT_SIZE];
	A_ALIGNED dsp16_t Input_R_1D[FFT_SIZE];

	
	//Stage 1 - FFT Real values from Signal. Store VERTICALLY in Result_2D
	for(i = 0; i < FFT_SIZE; i ++) //for each row
80008e34:	2f f6       	sub	r6,-1
80008e36:	2c 05       	sub	r5,-64
80008e38:	59 06       	cp.w	r6,16
80008e3a:	c0 40       	breq	80008e42 <FFT2DCOMPLEX+0x72>
80008e3c:	08 98       	mov	r8,r4
// Qualifier:
// Parameter: int * Signal
// Parameter: A_ALIGNED dsp16_complex_t * ComplexBuffer
// Parameter: int size
//************************************
int* FFT2DCOMPLEX( int *Signal, dsp16_complex_t *ComplexBuffer, int size )
80008e3e:	0a 99       	mov	r9,r5
80008e40:	cd 8b       	rjmp	80008df0 <FFT2DCOMPLEX+0x20>
80008e42:	40 06       	lddsp	r6,sp[0x0]
80008e44:	30 07       	mov	r7,0

	}
	//Stage 2 - FFT Complex Values from Result_2D, put back into Rows
	
	
	for(i = 0; i < FFT_SIZE; i++)//for each row
80008e46:	0e 95       	mov	r5,r7
			Input_C_1D[j].real = Result_C_2D[j + i * FFT_SIZE].real;

		}

		//Do Fourier
		dsp16_trans_complexfft(Result_C_1D, Input_C_1D, log_2(FFT_SIZE));
80008e48:	31 04       	mov	r4,16
80008e4a:	fa c3 fb 9c 	sub	r3,sp,-1124
80008e4e:	fa c2 fb dc 	sub	r2,sp,-1060
80008e52:	c3 78       	rjmp	80008ec0 <FFT2DCOMPLEX+0xf0>
// Qualifier:
// Parameter: int * Signal
// Parameter: A_ALIGNED dsp16_complex_t * ComplexBuffer
// Parameter: int size
//************************************
int* FFT2DCOMPLEX( int *Signal, dsp16_complex_t *ComplexBuffer, int size )
80008e54:	ee 08 00 0a 	add	r10,r7,r8
	for(i = 0; i < FFT_SIZE; i++)//for each row
	{

		for(j = 0; j < FFT_SIZE; j++)//copy the data across
		{
			Input_C_1D[j].imag = Result_C_2D[j + i * FFT_SIZE].imag;
80008e58:	fa cb fb 5c 	sub	r11,sp,-1188
80008e5c:	f6 08 00 29 	add	r9,r11,r8<<0x2
80008e60:	f6 0a 00 2a 	add	r10,r11,r10<<0x2
80008e64:	f4 fb fb 80 	ld.w	r11,r10[-1152]
80008e68:	f3 5b ff c2 	st.h	r9[-62],r11
			Input_C_1D[j].real = Result_C_2D[j + i * FFT_SIZE].real;
80008e6c:	f5 0a fb 80 	ld.sh	r10,r10[-1152]
80008e70:	f3 5a ff c0 	st.h	r9[-64],r10
	
	
	for(i = 0; i < FFT_SIZE; i++)//for each row
	{

		for(j = 0; j < FFT_SIZE; j++)//copy the data across
80008e74:	2f f8       	sub	r8,-1
80008e76:	59 08       	cp.w	r8,16
80008e78:	ce e1       	brne	80008e54 <FFT2DCOMPLEX+0x84>
			Input_C_1D[j].real = Result_C_2D[j + i * FFT_SIZE].real;

		}

		//Do Fourier
		dsp16_trans_complexfft(Result_C_1D, Input_C_1D, log_2(FFT_SIZE));
80008e7a:	08 9c       	mov	r12,r4
80008e7c:	f0 1f 00 14 	mcall	80008ecc <FFT2DCOMPLEX+0xfc>
80008e80:	18 9a       	mov	r10,r12
80008e82:	06 9b       	mov	r11,r3
80008e84:	04 9c       	mov	r12,r2
80008e86:	f0 1f 00 14 	mcall	80008ed4 <FFT2DCOMPLEX+0x104>
80008e8a:	0c 98       	mov	r8,r6
80008e8c:	0a 99       	mov	r9,r5
		//Calculate Abs and put back into Signal TRANSPOSED
		//dsp16_vect_complex_abs(Input_R_1D, Result_C_1D, FFT_SIZE);
		
		for(j = 0; j < FFT_SIZE; j++)
		{
			ComplexBuffer[i + j * FFT_SIZE].imag = 	Result_C_1D[j].imag;
80008e8e:	fa cc fb 5c 	sub	r12,sp,-1188
80008e92:	f8 09 00 2a 	add	r10,r12,r9<<0x2
80008e96:	f5 1b ff 82 	ld.uh	r11,r10[-126]
80008e9a:	f6 0c 16 08 	lsr	r12,r11,0x8
80008e9e:	b0 ac       	st.b	r8[0x2],r12
80008ea0:	b0 bb       	st.b	r8[0x3],r11
			ComplexBuffer[i + j * FFT_SIZE].real = 	Result_C_1D[j].real;
80008ea2:	f5 1a ff 80 	ld.uh	r10,r10[-128]
80008ea6:	f4 0b 16 08 	lsr	r11,r10,0x8
80008eaa:	b0 8b       	st.b	r8[0x0],r11
80008eac:	b0 9a       	st.b	r8[0x1],r10
		

		//Calculate Abs and put back into Signal TRANSPOSED
		//dsp16_vect_complex_abs(Input_R_1D, Result_C_1D, FFT_SIZE);
		
		for(j = 0; j < FFT_SIZE; j++)
80008eae:	2f f9       	sub	r9,-1
80008eb0:	2c 08       	sub	r8,-64
80008eb2:	59 09       	cp.w	r9,16
80008eb4:	ce d1       	brne	80008e8e <FFT2DCOMPLEX+0xbe>
80008eb6:	2f c6       	sub	r6,-4
80008eb8:	2f 07       	sub	r7,-16

	}
	//Stage 2 - FFT Complex Values from Result_2D, put back into Rows
	
	
	for(i = 0; i < FFT_SIZE; i++)//for each row
80008eba:	e0 47 01 00 	cp.w	r7,256
80008ebe:	c0 30       	breq	80008ec4 <FFT2DCOMPLEX+0xf4>
80008ec0:	0a 98       	mov	r8,r5
80008ec2:	cc 9b       	rjmp	80008e54 <FFT2DCOMPLEX+0x84>
			//Signal[i + (j*FFT_SIZE)] = Input_R_1D[j] * FFT_SIZE;
		}
	}
	
	return Signal;
}
80008ec4:	00 9c       	mov	r12,r0
80008ec6:	fe 3d fb 5c 	sub	sp,-1188
80008eca:	d8 32       	popm	r0-r7,pc
80008ecc:	80 00       	ld.sh	r0,r0[0x0]
80008ece:	8d ac       	st.w	r6[0x28],r12
80008ed0:	80 00       	ld.sh	r0,r0[0x0]
80008ed2:	ac 60       	st.h	r6[0xc],r0
80008ed4:	80 00       	ld.sh	r0,r0[0x0]
80008ed6:	aa 0c       	st.h	r5[0x0],r12

80008ed8 <FFT2D>:
// 	mspace_free(sdram_msp, vect2);
	return Signal;
}

int FFT2D( int *Signal )
{
80008ed8:	d4 31       	pushm	r0-r7,lr
80008eda:	fa cd 04 a8 	sub	sp,sp,1192
80008ede:	50 1c       	stdsp	sp[0x4],r12
80008ee0:	18 94       	mov	r4,r12
80008ee2:	30 05       	mov	r5,0
	A_ALIGNED dsp16_complex_t Result_C_1D[FFT_SIZE];
	A_ALIGNED dsp16_complex_t Result_C_2D[FFT_SIZE*FFT_SIZE];
	A_ALIGNED dsp16_t Input_R_1D[FFT_SIZE];
	
	//Stage 1 - FFT Real values from Signal. Store VERTICALLY in Result_2D
	for(i = 0; i < FFT_SIZE; i ++) //for each row
80008ee4:	fa c1 ff f8 	sub	r1,sp,-8
// 	mspace_free(sdram_msp, vect1);
// 	mspace_free(sdram_msp, vect2);
	return Signal;
}

int FFT2D( int *Signal )
80008ee8:	fa c7 ff d8 	sub	r7,sp,-40
80008eec:	02 92       	mov	r2,r1
//			print_dbg_ulong(Input_R_1D[j]);
//			print_dbg(", ");
		}
//		print_dbg("\b\b]");
		//Do the FFT
		dsp16_trans_realcomplexfft(Result_C_1D, Input_R_1D, log_2(FFT_SIZE));
80008eee:	31 00       	mov	r0,16
80008ef0:	50 0c       	stdsp	sp[0x0],r12
80008ef2:	c2 88       	rjmp	80008f42 <FFT2D+0x6a>
	for(i = 0; i < FFT_SIZE; i ++) //for each row
	{
//		print_dbg("\n\rInput to FFT: \n\r[");
		for(j = 0; j < FFT_SIZE; j++)
		{
			Input_R_1D[j] = Signal[Ptr++]; //copy the data across
80008ef4:	13 0a       	ld.w	r10,r9++
80008ef6:	10 ba       	st.h	r8++,r10
	
	//Stage 1 - FFT Real values from Signal. Store VERTICALLY in Result_2D
	for(i = 0; i < FFT_SIZE; i ++) //for each row
	{
//		print_dbg("\n\rInput to FFT: \n\r[");
		for(j = 0; j < FFT_SIZE; j++)
80008ef8:	0e 38       	cp.w	r8,r7
80008efa:	cf d1       	brne	80008ef4 <FFT2D+0x1c>
//			print_dbg_ulong(Input_R_1D[j]);
//			print_dbg(", ");
		}
//		print_dbg("\b\b]");
		//Do the FFT
		dsp16_trans_realcomplexfft(Result_C_1D, Input_R_1D, log_2(FFT_SIZE));
80008efc:	00 9c       	mov	r12,r0
80008efe:	f0 1f 00 34 	mcall	80008fcc <FFT2D+0xf4>
80008f02:	18 9a       	mov	r10,r12
80008f04:	04 9b       	mov	r11,r2
80008f06:	fa cc fb d8 	sub	r12,sp,-1064
80008f0a:	f0 1f 00 32 	mcall	80008fd0 <FFT2D+0xf8>
80008f0e:	0a 99       	mov	r9,r5
80008f10:	30 08       	mov	r8,0
		//Copy data into 2D reult TRANSPOSED
//		print_dbg("\n\rOutput of FFT:\n\r[");
		for(j = 0; j < FFT_SIZE; j++)
		{
			Result_C_2D[i + (j * FFT_SIZE)].imag = Result_C_1D[j].imag * FFT_SIZE;//scale back up
80008f12:	fa cc fb 58 	sub	r12,sp,-1192
80008f16:	f8 09 00 2a 	add	r10,r12,r9<<0x2
80008f1a:	f8 08 00 2b 	add	r11,r12,r8<<0x2
80008f1e:	f7 0c ff 82 	ld.sh	r12,r11[-126]
80008f22:	a5 6c       	lsl	r12,0x4
80008f24:	f5 5c fb 82 	st.h	r10[-1150],r12
			Result_C_2D[i + (j * FFT_SIZE)].real = Result_C_1D[j].real * FFT_SIZE;
80008f28:	f7 0b ff 80 	ld.sh	r11,r11[-128]
80008f2c:	a5 6b       	lsl	r11,0x4
80008f2e:	f5 5b fb 80 	st.h	r10[-1152],r11
//		print_dbg("\b\b]");
		//Do the FFT
		dsp16_trans_realcomplexfft(Result_C_1D, Input_R_1D, log_2(FFT_SIZE));
		//Copy data into 2D reult TRANSPOSED
//		print_dbg("\n\rOutput of FFT:\n\r[");
		for(j = 0; j < FFT_SIZE; j++)
80008f32:	2f f8       	sub	r8,-1
80008f34:	2f 09       	sub	r9,-16
80008f36:	59 08       	cp.w	r8,16
80008f38:	ce d1       	brne	80008f12 <FFT2D+0x3a>
	A_ALIGNED dsp16_complex_t Result_C_1D[FFT_SIZE];
	A_ALIGNED dsp16_complex_t Result_C_2D[FFT_SIZE*FFT_SIZE];
	A_ALIGNED dsp16_t Input_R_1D[FFT_SIZE];
	
	//Stage 1 - FFT Real values from Signal. Store VERTICALLY in Result_2D
	for(i = 0; i < FFT_SIZE; i ++) //for each row
80008f3a:	2f f5       	sub	r5,-1
80008f3c:	2c 04       	sub	r4,-64
80008f3e:	59 05       	cp.w	r5,16
80008f40:	c0 60       	breq	80008f4c <FFT2D+0x74>
80008f42:	02 93       	mov	r3,r1
// 	mspace_free(sdram_msp, vect1);
// 	mspace_free(sdram_msp, vect2);
	return Signal;
}

int FFT2D( int *Signal )
80008f44:	0e 96       	mov	r6,r7
80008f46:	04 98       	mov	r8,r2
80008f48:	08 99       	mov	r9,r4
80008f4a:	cd 5b       	rjmp	80008ef4 <FFT2D+0x1c>
80008f4c:	06 9e       	mov	lr,r3
80008f4e:	40 03       	lddsp	r3,sp[0x0]
80008f50:	30 07       	mov	r7,0
		}
//		print_dbg("\b\b]");
	}
	//Stage 2 - FFT Complex Values from Result_2D, put back into Rows

	for(i = 0; i < FFT_SIZE; i++)//for each row
80008f52:	0e 92       	mov	r2,r7
// 			print_dbg_ulong(Input_C_1D[j].imag);
// 			print_dbg(" , ");
		}
//		print_dbg("\b\b]");
		//Do Fourier
		dsp16_trans_complexfft(Result_C_1D, Input_C_1D, log_2(FFT_SIZE));
80008f54:	31 05       	mov	r5,16
80008f56:	fa c1 fb 98 	sub	r1,sp,-1128
80008f5a:	fa c4 fb d8 	sub	r4,sp,-1064
// 			print_dbg_ulong(Result_C_1D[j].imag);
// 			print_dbg(" , ");
// 		}
// 		print_dbg("\b\b]");
		//Calculate Abs and put back into Signal TRANSPOSED
		dsp16_vect_complex_abs(Input_R_1D, Result_C_1D, FFT_SIZE);
80008f5e:	fa c0 ff f8 	sub	r0,sp,-8
80008f62:	50 0e       	stdsp	sp[0x0],lr
80008f64:	c2 e8       	rjmp	80008fc0 <FFT2D+0xe8>
// 	mspace_free(sdram_msp, vect1);
// 	mspace_free(sdram_msp, vect2);
	return Signal;
}

int FFT2D( int *Signal )
80008f66:	ee 08 00 0a 	add	r10,r7,r8
	for(i = 0; i < FFT_SIZE; i++)//for each row
	{
//		print_dbg("\n\rInput to FFT: \n\r[");
		for(j = 0; j < FFT_SIZE; j++)//copy the data across
		{
			Input_C_1D[j].imag = Result_C_2D[j + i * FFT_SIZE].imag;
80008f6a:	fa cb fb 58 	sub	r11,sp,-1192
80008f6e:	f6 08 00 29 	add	r9,r11,r8<<0x2
80008f72:	f6 0a 00 2a 	add	r10,r11,r10<<0x2
80008f76:	f4 fb fb 80 	ld.w	r11,r10[-1152]
80008f7a:	f3 5b ff c2 	st.h	r9[-62],r11
			Input_C_1D[j].real = Result_C_2D[j + i * FFT_SIZE].real;
80008f7e:	f5 0a fb 80 	ld.sh	r10,r10[-1152]
80008f82:	f3 5a ff c0 	st.h	r9[-64],r10
	//Stage 2 - FFT Complex Values from Result_2D, put back into Rows

	for(i = 0; i < FFT_SIZE; i++)//for each row
	{
//		print_dbg("\n\rInput to FFT: \n\r[");
		for(j = 0; j < FFT_SIZE; j++)//copy the data across
80008f86:	2f f8       	sub	r8,-1
80008f88:	59 08       	cp.w	r8,16
80008f8a:	ce e1       	brne	80008f66 <FFT2D+0x8e>
// 			print_dbg_ulong(Input_C_1D[j].imag);
// 			print_dbg(" , ");
		}
//		print_dbg("\b\b]");
		//Do Fourier
		dsp16_trans_complexfft(Result_C_1D, Input_C_1D, log_2(FFT_SIZE));
80008f8c:	0a 9c       	mov	r12,r5
80008f8e:	f0 1f 00 10 	mcall	80008fcc <FFT2D+0xf4>
80008f92:	18 9a       	mov	r10,r12
80008f94:	02 9b       	mov	r11,r1
80008f96:	08 9c       	mov	r12,r4
80008f98:	f0 1f 00 0f 	mcall	80008fd4 <FFT2D+0xfc>
// 			print_dbg_ulong(Result_C_1D[j].imag);
// 			print_dbg(" , ");
// 		}
// 		print_dbg("\b\b]");
		//Calculate Abs and put back into Signal TRANSPOSED
		dsp16_vect_complex_abs(Input_R_1D, Result_C_1D, FFT_SIZE);
80008f9c:	0a 9a       	mov	r10,r5
80008f9e:	08 9b       	mov	r11,r4
80008fa0:	00 9c       	mov	r12,r0
80008fa2:	f0 1f 00 0e 	mcall	80008fd8 <FFT2D+0x100>
80008fa6:	06 99       	mov	r9,r3
80008fa8:	40 08       	lddsp	r8,sp[0x0]
		
		for(j = 0; j < FFT_SIZE; j++)
		{
			Signal[i + (j*FFT_SIZE)] = Input_R_1D[j] * FFT_SIZE;
80008faa:	11 1a       	ld.sh	r10,r8++
80008fac:	a5 6a       	lsl	r10,0x4
80008fae:	93 0a       	st.w	r9[0x0],r10
80008fb0:	2c 09       	sub	r9,-64
// 		}
// 		print_dbg("\b\b]");
		//Calculate Abs and put back into Signal TRANSPOSED
		dsp16_vect_complex_abs(Input_R_1D, Result_C_1D, FFT_SIZE);
		
		for(j = 0; j < FFT_SIZE; j++)
80008fb2:	10 36       	cp.w	r6,r8
80008fb4:	cf b1       	brne	80008faa <FFT2D+0xd2>
80008fb6:	2f c3       	sub	r3,-4
80008fb8:	2f 07       	sub	r7,-16
		}
//		print_dbg("\b\b]");
	}
	//Stage 2 - FFT Complex Values from Result_2D, put back into Rows

	for(i = 0; i < FFT_SIZE; i++)//for each row
80008fba:	e0 47 01 00 	cp.w	r7,256
80008fbe:	c0 30       	breq	80008fc4 <FFT2D+0xec>
80008fc0:	04 98       	mov	r8,r2
80008fc2:	cd 2b       	rjmp	80008f66 <FFT2D+0x8e>
		{
			Signal[i + (j*FFT_SIZE)] = Input_R_1D[j] * FFT_SIZE;
		}
	}
	return Signal;
}
80008fc4:	40 1c       	lddsp	r12,sp[0x4]
80008fc6:	fe 3d fb 58 	sub	sp,-1192
80008fca:	d8 32       	popm	r0-r7,pc
80008fcc:	80 00       	ld.sh	r0,r0[0x0]
80008fce:	8d ac       	st.w	r6[0x28],r12
80008fd0:	80 00       	ld.sh	r0,r0[0x0]
80008fd2:	ac 60       	st.h	r6[0xc],r0
80008fd4:	80 00       	ld.sh	r0,r0[0x0]
80008fd6:	aa 0c       	st.h	r5[0x0],r12
80008fd8:	80 00       	ld.sh	r0,r0[0x0]
80008fda:	a7 60       	lsl	r0,0x6

80008fdc <FFT1D>:
	
	return ret;
}
//One Dimensional Fast Fourier Transform
int FFT1D( int *Signal)
{
80008fdc:	eb cd 40 fc 	pushm	r2-r7,lr
80008fe0:	21 8d       	sub	sp,96
80008fe2:	18 93       	mov	r3,r12
80008fe4:	18 95       	mov	r5,r12
80008fe6:	1a 97       	mov	r7,sp
	}
	
	return ret;
}
//One Dimensional Fast Fourier Transform
int FFT1D( int *Signal)
80008fe8:	fa c4 ff e0 	sub	r4,sp,-32
80008fec:	1a 98       	mov	r8,sp
80008fee:	18 99       	mov	r9,r12

	A_ALIGNED dsp16_complex_t vect1[FFT_SIZE];
	A_ALIGNED dsp16_t vect2[FFT_SIZE];
	for(i = 0; i < FFT_SIZE; i++)
	{
		vect2[i] = Signal[i];
80008ff0:	13 0a       	ld.w	r10,r9++
80008ff2:	10 ba       	st.h	r8++,r10

	//Defined Sizes

	A_ALIGNED dsp16_complex_t vect1[FFT_SIZE];
	A_ALIGNED dsp16_t vect2[FFT_SIZE];
	for(i = 0; i < FFT_SIZE; i++)
80008ff4:	08 38       	cp.w	r8,r4
80008ff6:	cf d1       	brne	80008ff0 <FFT1D+0x14>
	{
		vect2[i] = Signal[i];
	}
	dsp16_trans_realcomplexfft(vect1, vect2, log_2(FFT_SIZE));
80008ff8:	31 0c       	mov	r12,16
80008ffa:	f0 1f 00 0d 	mcall	8000902c <FFT1D+0x50>
80008ffe:	1a 92       	mov	r2,sp
80009000:	fa c6 ff e0 	sub	r6,sp,-32
80009004:	18 9a       	mov	r10,r12
80009006:	1a 9b       	mov	r11,sp
80009008:	0c 9c       	mov	r12,r6
8000900a:	f0 1f 00 0a 	mcall	80009030 <FFT1D+0x54>
	dsp16_vect_complex_abs(vect2, vect1, FFT_SIZE);
8000900e:	31 0a       	mov	r10,16
80009010:	0c 9b       	mov	r11,r6
80009012:	1a 9c       	mov	r12,sp
80009014:	f0 1f 00 08 	mcall	80009034 <FFT1D+0x58>
	for(i = 0; i < FFT_SIZE; i++)
	{
		Signal[i] = vect2[i] * FFT_SIZE;
80009018:	0f 18       	ld.sh	r8,r7++
8000901a:	a5 68       	lsl	r8,0x4
8000901c:	0a a8       	st.w	r5++,r8
	{
		vect2[i] = Signal[i];
	}
	dsp16_trans_realcomplexfft(vect1, vect2, log_2(FFT_SIZE));
	dsp16_vect_complex_abs(vect2, vect1, FFT_SIZE);
	for(i = 0; i < FFT_SIZE; i++)
8000901e:	08 37       	cp.w	r7,r4
80009020:	cf c1       	brne	80009018 <FFT1D+0x3c>
		Signal[i] = vect2[i] * FFT_SIZE;
	}
// 	mspace_free(sdram_msp, vect1);
// 	mspace_free(sdram_msp, vect2);
	return Signal;
}
80009022:	06 9c       	mov	r12,r3
80009024:	2e 8d       	sub	sp,-96
80009026:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
8000902a:	00 00       	add	r0,r0
8000902c:	80 00       	ld.sh	r0,r0[0x0]
8000902e:	8d ac       	st.w	r6[0x28],r12
80009030:	80 00       	ld.sh	r0,r0[0x0]
80009032:	ac 60       	st.h	r6[0xc],r0
80009034:	80 00       	ld.sh	r0,r0[0x0]
80009036:	a7 60       	lsl	r0,0x6

80009038 <Motor_Stop>:
		pwm_start_channels((1 << MOTOR_R));
	}	
}

void Motor_Stop(int Motors)
{
80009038:	eb cd 40 80 	pushm	r7,lr
8000903c:	18 97       	mov	r7,r12
	if(Motors & MOTOR_L)
8000903e:	f1 dc c0 01 	bfextu	r8,r12,0x0,0x1
80009042:	c0 a0       	breq	80009056 <Motor_Stop+0x1e>
	{
		ML_STANDBY;
80009044:	32 8c       	mov	r12,40
80009046:	f0 1f 00 0c 	mcall	80009074 <Motor_Stop+0x3c>
		Motor_Control.Left_State = STOP;
8000904a:	30 69       	mov	r9,6
8000904c:	48 b8       	lddpc	r8,80009078 <Motor_Stop+0x40>
8000904e:	91 09       	st.w	r8[0x0],r9
		pwm_stop_channels((1 << MOTOR_L)); //Start PWM Channel on M0 line
80009050:	30 2c       	mov	r12,2
80009052:	f0 1f 00 0b 	mcall	8000907c <Motor_Stop+0x44>
	}
	
	if(Motors & MOTOR_R)
80009056:	e2 17 00 02 	andl	r7,0x2,COH
8000905a:	c0 a0       	breq	8000906e <Motor_Stop+0x36>
	{
		MR_STANDBY;
8000905c:	33 0c       	mov	r12,48
8000905e:	f0 1f 00 06 	mcall	80009074 <Motor_Stop+0x3c>
		Motor_Control.Right_State = STOP;
80009062:	30 69       	mov	r9,6
80009064:	48 58       	lddpc	r8,80009078 <Motor_Stop+0x40>
80009066:	91 19       	st.w	r8[0x4],r9
		pwm_stop_channels((1 << MOTOR_R));
80009068:	30 4c       	mov	r12,4
8000906a:	f0 1f 00 05 	mcall	8000907c <Motor_Stop+0x44>
8000906e:	e3 cd 80 80 	ldm	sp++,r7,pc
80009072:	00 00       	add	r0,r0
80009074:	80 00       	ld.sh	r0,r0[0x0]
80009076:	32 2a       	mov	r10,34
80009078:	00 00       	add	r0,r0
8000907a:	1a e4       	st.h	--sp,r4
8000907c:	80 00       	ld.sh	r0,r0[0x0]
8000907e:	34 b2       	mov	r2,75

80009080 <Analogue_Comparator_Init>:
		temp |= MOTOR_R;
		
	Motor_Stop(temp); //Stop the Right Motor
}
void Analogue_Comparator_Init()
{
80009080:	d4 01       	pushm	lr
	{POT1_AC1BP1_PIN, POT1_AC1BP1_FUNCTION},
	{SENSE0_AC1AN1_PIN, SENSE0_AC1AN1_FUNCTION},
	{SENSE1_AC1BN1_PIN, SENSE1_AC1BN1_FUNCTION},
	};
	
	gpio_enable_module(ACIFA_GPIO_MAP, sizeof(ACIFA_GPIO_MAP) / sizeof(ACIFA_GPIO_MAP[0]));
80009082:	30 4b       	mov	r11,4
80009084:	4a 1c       	lddpc	r12,80009108 <Analogue_Comparator_Init+0x88>
80009086:	f0 1f 00 22 	mcall	8000910c <Analogue_Comparator_Init+0x8c>
	//Make it an interrupt
	Disable_global_interrupt();
8000908a:	d3 03       	ssrf	0x10
	
	//INTC_init_interrupts();
	
	acifa_configure(&AVR32_ACIFA1,
8000908c:	e0 68 24 00 	mov	r8,9216
80009090:	ea 18 00 f4 	orh	r8,0xf4
80009094:	30 19       	mov	r9,1
80009096:	12 9a       	mov	r10,r9
80009098:	12 9b       	mov	r11,r9
8000909a:	fe 7c 64 00 	mov	r12,-39936
8000909e:	f0 1f 00 1d 	mcall	80009110 <Analogue_Comparator_Init+0x90>
	ACIFA_COMP_SELA,
	POT0_AC1AP1_INPUT,
	SENSE0_AC1AN1_INPUT,
	FOSC0);
	acifa_configure_hysteresis(&AVR32_ACIFA1, ACIFA_COMP_SELA, 2);
800090a2:	30 2a       	mov	r10,2
800090a4:	30 1b       	mov	r11,1
800090a6:	fe 7c 64 00 	mov	r12,-39936
800090aa:	f0 1f 00 1b 	mcall	80009114 <Analogue_Comparator_Init+0x94>
	acifa_configure_hysteresis(&AVR32_ACIFA1, ACIFA_COMP_SELB, 2);
800090ae:	30 2a       	mov	r10,2
800090b0:	14 9b       	mov	r11,r10
800090b2:	fe 7c 64 00 	mov	r12,-39936
800090b6:	f0 1f 00 18 	mcall	80009114 <Analogue_Comparator_Init+0x94>
	acifa_configure(&AVR32_ACIFA1,
800090ba:	e0 68 24 00 	mov	r8,9216
800090be:	ea 18 00 f4 	orh	r8,0xf4
800090c2:	30 19       	mov	r9,1
800090c4:	30 3a       	mov	r10,3
800090c6:	30 2b       	mov	r11,2
800090c8:	fe 7c 64 00 	mov	r12,-39936
800090cc:	f0 1f 00 11 	mcall	80009110 <Analogue_Comparator_Init+0x90>
	// 			;
	// 		M1_IN1_CLR;
	
	
	//Motor_Go(S)
	acifa_enable_interrupt(&AVR32_ACIFA1, 3);//Enable ACBINT and ACAINT
800090d0:	30 3b       	mov	r11,3
800090d2:	fe 7c 64 00 	mov	r12,-39936
800090d6:	f0 1f 00 11 	mcall	80009118 <Analogue_Comparator_Init+0x98>
	acifa_enable_interrupt_toggle(&AVR32_ACIFA1, ACIFA_COMP_SELA);
800090da:	30 1b       	mov	r11,1
800090dc:	fe 7c 64 00 	mov	r12,-39936
800090e0:	f0 1f 00 0f 	mcall	8000911c <Analogue_Comparator_Init+0x9c>
	acifa_enable_interrupt_toggle(&AVR32_ACIFA1, ACIFA_COMP_SELB);
800090e4:	30 2b       	mov	r11,2
800090e6:	fe 7c 64 00 	mov	r12,-39936
800090ea:	f0 1f 00 0d 	mcall	8000911c <Analogue_Comparator_Init+0x9c>

	acifa_start(&AVR32_ACIFA1, (ACIFA_COMP_SELA|ACIFA_COMP_SELB));
800090ee:	30 3b       	mov	r11,3
800090f0:	fe 7c 64 00 	mov	r12,-39936
800090f4:	f0 1f 00 0b 	mcall	80009120 <Analogue_Comparator_Init+0xa0>
	
	
	
	
	INTC_register_interrupt(&ACInterruptHandler,AVR32_ACIFA1_IRQ ,AVR32_INTC_INT0);
800090f8:	30 0a       	mov	r10,0
800090fa:	e0 6b 04 c0 	mov	r11,1216
800090fe:	48 ac       	lddpc	r12,80009124 <Analogue_Comparator_Init+0xa4>
80009100:	f0 1f 00 0a 	mcall	80009128 <Analogue_Comparator_Init+0xa8>
	
	Enable_global_interrupt();
80009104:	d5 03       	csrf	0x10
}
80009106:	d8 02       	popm	pc
80009108:	80 01       	ld.sh	r1,r0[0x0]
8000910a:	10 40       	or	r0,r8
8000910c:	80 00       	ld.sh	r0,r0[0x0]
8000910e:	31 c4       	mov	r4,28
80009110:	80 00       	ld.sh	r0,r0[0x0]
80009112:	2c e0       	sub	r0,-50
80009114:	80 00       	ld.sh	r0,r0[0x0]
80009116:	2d 24       	sub	r4,-46
80009118:	80 00       	ld.sh	r0,r0[0x0]
8000911a:	2d de       	sub	lr,-35
8000911c:	80 00       	ld.sh	r0,r0[0x0]
8000911e:	2d b6       	sub	r6,-37
80009120:	80 00       	ld.sh	r0,r0[0x0]
80009122:	2d 48       	sub	r8,-44
80009124:	80 00       	ld.sh	r0,r0[0x0]
80009126:	91 2c       	st.w	r8[0x8],r12
80009128:	80 00       	ld.sh	r0,r0[0x0]
8000912a:	32 48       	mov	r8,36

8000912c <ACInterruptHandler>:
	pwm_channel_init(MR_PWM_CHANNEL_ID, &pwm_channel); // Set channel configuration to channel 0
	//pwm_start_channels((1 << channel_id));  // Start channel 0 & 1.
	Analogue_Comparator_Init();
}
__attribute__((__interrupt__)) static void ACInterruptHandler(void)
{
8000912c:	d4 01       	pushm	lr
	//print_dbg("\n\rACIFA Interrupt Entered.");
	acifa_clear_flags(&AVR32_ACIFA1, 3);
8000912e:	30 3b       	mov	r11,3
80009130:	fe 7c 64 00 	mov	r12,-39936
80009134:	f0 1f 00 1a 	mcall	8000919c <ACInterruptHandler+0x70>
	
	if (acifa_is_acb_inp_higher(&AVR32_ACIFA1)) //LEFT MOTOR
80009138:	fe 7c 64 00 	mov	r12,-39936
8000913c:	f0 1f 00 19 	mcall	800091a0 <ACInterruptHandler+0x74>
80009140:	c0 50       	breq	8000914a <ACInterruptHandler+0x1e>
	{
		LED5_SET; //wheel not on white tab
80009142:	33 cc       	mov	r12,60
80009144:	f0 1f 00 18 	mcall	800091a4 <ACInterruptHandler+0x78>
80009148:	c0 88       	rjmp	80009158 <ACInterruptHandler+0x2c>
	}
	else
	{
		LED5_CLR;
8000914a:	33 cc       	mov	r12,60
8000914c:	f0 1f 00 17 	mcall	800091a8 <ACInterruptHandler+0x7c>
		Motor_Control.Left_Count --;
80009150:	49 78       	lddpc	r8,800091ac <ACInterruptHandler+0x80>
80009152:	70 29       	ld.w	r9,r8[0x8]
80009154:	20 19       	sub	r9,1
80009156:	91 29       	st.w	r8[0x8],r9
	}
	
	if (acifa_is_aca_inp_higher(&AVR32_ACIFA1))
80009158:	fe 7c 64 00 	mov	r12,-39936
8000915c:	f0 1f 00 15 	mcall	800091b0 <ACInterruptHandler+0x84>
80009160:	c0 50       	breq	8000916a <ACInterruptHandler+0x3e>
	{

		LED6_SET;
80009162:	33 dc       	mov	r12,61
80009164:	f0 1f 00 10 	mcall	800091a4 <ACInterruptHandler+0x78>
80009168:	c0 88       	rjmp	80009178 <ACInterruptHandler+0x4c>
		
	}
	else
	{
		LED6_CLR;
8000916a:	33 dc       	mov	r12,61
8000916c:	f0 1f 00 0f 	mcall	800091a8 <ACInterruptHandler+0x7c>
		Motor_Control.Right_Count --;
80009170:	48 f8       	lddpc	r8,800091ac <ACInterruptHandler+0x80>
80009172:	70 39       	ld.w	r9,r8[0xc]
80009174:	20 19       	sub	r9,1
80009176:	91 39       	st.w	r8[0xc],r9
80009178:	48 d8       	lddpc	r8,800091ac <ACInterruptHandler+0x80>
8000917a:	70 29       	ld.w	r9,r8[0x8]
8000917c:	f2 cc 00 01 	sub	r12,r9,1
80009180:	f9 e9 10 09 	or	r9,r12,r9
80009184:	f2 0c 16 1f 	lsr	r12,r9,0x1f
	}
	int temp = 0;
	if(Motor_Control.Left_Count <= 0) //if we have reached the end of the movement on left wheel
		temp |= MOTOR_L;
	
	if(Motor_Control.Right_Count <= 0)
80009188:	70 38       	ld.w	r8,r8[0xc]
8000918a:	58 08       	cp.w	r8,0
8000918c:	e0 89 00 03 	brgt	80009192 <ACInterruptHandler+0x66>
		temp |= MOTOR_R;
80009190:	a1 bc       	sbr	r12,0x1
		
	Motor_Stop(temp); //Stop the Right Motor
80009192:	f0 1f 00 09 	mcall	800091b4 <ACInterruptHandler+0x88>
}
80009196:	d4 02       	popm	lr
80009198:	d6 03       	rete
8000919a:	00 00       	add	r0,r0
8000919c:	80 00       	ld.sh	r0,r0[0x0]
8000919e:	2d b0       	sub	r0,-37
800091a0:	80 00       	ld.sh	r0,r0[0x0]
800091a2:	2d a8       	sub	r8,-38
800091a4:	80 00       	ld.sh	r0,r0[0x0]
800091a6:	32 0e       	mov	lr,32
800091a8:	80 00       	ld.sh	r0,r0[0x0]
800091aa:	32 2a       	mov	r10,34
800091ac:	00 00       	add	r0,r0
800091ae:	1a e4       	st.h	--sp,r4
800091b0:	80 00       	ld.sh	r0,r0[0x0]
800091b2:	2d a0       	sub	r0,-38
800091b4:	80 00       	ld.sh	r0,r0[0x0]
800091b6:	90 38       	ld.sh	r8,r8[0x6]

800091b8 <Motor_Init>:
// #  define EXAMPLE_PWM_L_FUNCTION        AVR32_PWM_PWML_0_1_FUNCTION
// #  define EXAMPLE_PWM_H_PIN             AVR32_PWM_PWMH_0_1_PIN
// #  define EXAMPLE_PWM_H_FUNCTION        AVR32_PWM_PWMH_0_1_FUNCTION
// #  define EXAMPLE_PWM_CHANNEL_ID        0
void Motor_Init()
{
800091b8:	eb cd 40 c0 	pushm	r6-r7,lr
800091bc:	20 dd       	sub	sp,52
	//Turn boths motors off
	ML_STANDBY;
800091be:	32 8c       	mov	r12,40
800091c0:	f0 1f 00 41 	mcall	800092c4 <Motor_Init+0x10c>
	MR_STANDBY;
800091c4:	33 0c       	mov	r12,48
800091c6:	f0 1f 00 40 	mcall	800092c4 <Motor_Init+0x10c>
	
	ML_IN1_CLR;
800091ca:	32 9c       	mov	r12,41
800091cc:	f0 1f 00 3e 	mcall	800092c4 <Motor_Init+0x10c>
	ML_IN2_CLR;
800091d0:	32 ac       	mov	r12,42
800091d2:	f0 1f 00 3d 	mcall	800092c4 <Motor_Init+0x10c>
	
	MR_IN1_CLR;
800091d6:	32 fc       	mov	r12,47
800091d8:	f0 1f 00 3b 	mcall	800092c4 <Motor_Init+0x10c>
	MR_IN2_CLR;
800091dc:	32 ec       	mov	r12,46
800091de:	f0 1f 00 3a 	mcall	800092c4 <Motor_Init+0x10c>
	
	Motor_Control.Left_Count = 0;
800091e2:	4b a8       	lddpc	r8,800092c8 <Motor_Init+0x110>
800091e4:	30 07       	mov	r7,0
800091e6:	91 27       	st.w	r8[0x8],r7
	Motor_Control.Right_Count = 0;
800091e8:	91 37       	st.w	r8[0xc],r7
	Motor_Control.Left_State = STOP;
800091ea:	30 69       	mov	r9,6
800091ec:	91 09       	st.w	r8[0x0],r9
	Motor_Control.Right_State = STOP;
800091ee:	91 19       	st.w	r8[0x4],r9
											{0}, // cdtyupd
											{0}, // cprd
											{0}, // cprdupd
											{0}, // ccnt
											{0}, // dt
											{0}};// dtupd  ;  One channel config.
800091f0:	30 08       	mov	r8,0
800091f2:	30 09       	mov	r9,0
800091f4:	fa e9 00 14 	st.d	sp[20],r8
800091f8:	fa e9 00 1c 	st.d	sp[28],r8
800091fc:	fa e9 00 24 	st.d	sp[36],r8
80009200:	fa e9 00 2c 	st.d	sp[44],r8
            .div = 1,             // DIV=1 in the formula
            .mul = 6,             // MUL=7 in the formula
            .pll_div2 = 1,        // pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
            .pll_wbwdisable = 0,  // pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
            .pll_freq = 1,        // Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
  };
80009204:	4b 28       	lddpc	r8,800092cc <Motor_Init+0x114>
80009206:	1a 9b       	mov	r11,sp
80009208:	70 09       	ld.w	r9,r8[0x0]
8000920a:	50 09       	stdsp	sp[0x0],r9
8000920c:	70 19       	ld.w	r9,r8[0x4]
8000920e:	50 19       	stdsp	sp[0x4],r9
80009210:	70 29       	ld.w	r9,r8[0x8]
80009212:	50 29       	stdsp	sp[0x8],r9
80009214:	70 39       	ld.w	r9,r8[0xc]
80009216:	50 39       	stdsp	sp[0xc],r9
80009218:	70 48       	ld.w	r8,r8[0x10]
8000921a:	50 48       	stdsp	sp[0x10],r8
  // Switch main clock to Osc0.
//  pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);

  /* Setup PLL0 on Osc0, mul=7 ,no divisor, lockcount=16, ie. (16Mhzx7)/(div2) = 56MHz output */
  scif_pll_setup(SCIF_PLL0, &opt); // lockcount in main clock for the PLL wait lock
8000921c:	0e 9c       	mov	r12,r7
8000921e:	f0 1f 00 2d 	mcall	800092d0 <Motor_Init+0x118>

  /* Enable PLL0 */
  scif_pll_enable(SCIF_PLL0);
80009222:	0e 9c       	mov	r12,r7
80009224:	f0 1f 00 2c 	mcall	800092d4 <Motor_Init+0x11c>

  /* Wait for PLL0 locked */
  scif_wait_for_pll_locked(SCIF_PLL0) ;
80009228:	0e 9c       	mov	r12,r7
8000922a:	f0 1f 00 2c 	mcall	800092d8 <Motor_Init+0x120>
}
static void pwm_start_gc(void)
{
  scif_gc_setup(AVR32_SCIF_GCLK_PWM,
8000922e:	0e 99       	mov	r9,r7
80009230:	0e 9a       	mov	r10,r7
80009232:	30 5b       	mov	r11,5
80009234:	30 4c       	mov	r12,4
80009236:	f0 1f 00 2a 	mcall	800092dc <Motor_Init+0x124>
//   scif_gc_setup(  AVR32_SCIF_GCLK_PWM,
// 				  SCIF_GCCTRL_OSC0,
// 				  AVR32_SCIF_GC_NO_DIV_CLOCK,
// 				  0);
  // Now enable the generic clock
  scif_gc_enable(AVR32_SCIF_GCLK_PWM);
8000923a:	30 4c       	mov	r12,4
8000923c:	f0 1f 00 29 	mcall	800092e0 <Motor_Init+0x128>
	
// 	gpio_enable_module_pin(EXAMPLE_PWM_L_PIN, EXAMPLE_PWM_L_FUNCTION);
// 	gpio_enable_module_pin(EXAMPLE_PWM_H_PIN, EXAMPLE_PWM_H_FUNCTION);
// 	gpio_enable_module_pin(M0_PWM_H_PIN, M0_PWM_H_FUNCTION);
// 	gpio_enable_module_pin(AVR32_PIN_PB10, AVR32_PWM_PWMH_1_1_FUNCTION); //PWM1 Low
	gpio_enable_module_pin(ML_PWM_H_PIN, ML_PWM_H_FUNCTION);
80009240:	30 2b       	mov	r11,2
80009242:	32 bc       	mov	r12,43
80009244:	f0 1f 00 28 	mcall	800092e4 <Motor_Init+0x12c>
	gpio_enable_module_pin(MR_PWM_H_PIN, MR_PWM_H_FUNCTION); //PWM1 Low
80009248:	30 2b       	mov	r11,2
8000924a:	32 dc       	mov	r12,45
8000924c:	f0 1f 00 26 	mcall	800092e4 <Motor_Init+0x12c>
	//gpio_enable_module_pin(M1_PWM_H_PIN, M1_PWM_H_FUNCTION);
	// PWM controller configuration.
	pwm_opt.diva = AVR32_PWM_DIVA_CLK_OFF;
80009250:	4a 6c       	lddpc	r12,800092e8 <Motor_Init+0x130>
80009252:	99 17       	st.w	r12[0x4],r7
	pwm_opt.divb = AVR32_PWM_DIVB_CLK_OFF;
80009254:	99 07       	st.w	r12[0x0],r7
	pwm_opt.prea = AVR32_PWM_PREA_CCK;
80009256:	99 37       	st.w	r12[0xc],r7
	pwm_opt.preb = AVR32_PWM_PREB_CCK;
80009258:	99 27       	st.w	r12[0x8],r7
	
	pwm_opt.fault_detection_activated = false;
8000925a:	f9 67 00 14 	st.b	r12[20],r7
	pwm_opt.sync_channel_activated    = true;
8000925e:	30 18       	mov	r8,1
80009260:	f9 68 00 15 	st.b	r12[21],r8
	pwm_opt.sync_update_channel_mode  = PWM_SYNC_UPDATE_MANUAL_WRITE_MANUAL_UPDATE;
80009264:	f9 67 00 16 	st.b	r12[22],r7
	pwm_opt.sync_channel_select[0]    = false;
80009268:	f9 67 00 17 	st.b	r12[23],r7
	pwm_opt.sync_channel_select[1]    = false;
8000926c:	f9 67 00 18 	st.b	r12[24],r7
	pwm_opt.sync_channel_select[2]    = false;
80009270:	f9 67 00 19 	st.b	r12[25],r7
	pwm_opt.sync_channel_select[3]    = false;
80009274:	f9 67 00 1a 	st.b	r12[26],r7
	pwm_opt.cksel                     = PWM_CKSEL_GCLK;
80009278:	30 16       	mov	r6,1
8000927a:	99 46       	st.w	r12[0x10],r6
	pwm_init(&pwm_opt);
8000927c:	f0 1f 00 1c 	mcall	800092ec <Motor_Init+0x134>
	
	// Update the period
	pwm_update_period_value(10);
80009280:	30 ac       	mov	r12,10
80009282:	f0 1f 00 1c 	mcall	800092f0 <Motor_Init+0x138>
	pwm_channel.CMR.dte   = 0;        // Enable Deadtime for complementary Mode
	pwm_channel.CMR.dthi  = 0;        // Deadtime Inverted on PWMH
	pwm_channel.CMR.dtli  = 0;        // Deadtime Not Inverted on PWML
	pwm_channel.CMR.ces   = 0;        // 0/1 Channel Event at the End of PWM Period
	pwm_channel.CMR.calg  = PWM_MODE_LEFT_ALIGNED;       // Channel mode.
	pwm_channel.CMR.cpol  = PWM_POLARITY_HIGH;            // Channel polarity.
80009286:	40 58       	lddsp	r8,sp[0x14]
80009288:	e4 18 ff f8 	andh	r8,0xfff8
8000928c:	e0 18 fa ff 	andl	r8,0xfaff
80009290:	f1 d6 d1 21 	bfins	r8,r6,0x9,0x1
	pwm_channel.CMR.cpre  = AVR32_PWM_CPRE_CCK;           // Channel prescaler.
80009294:	f1 d7 d0 04 	bfins	r8,r7,0x0,0x4
80009298:	50 58       	stdsp	sp[0x14],r8
	pwm_channel.cdty      = 50;       // Channel duty cycle, should be < CPRD.
8000929a:	33 28       	mov	r8,50
8000929c:	50 68       	stdsp	sp[0x18],r8
	pwm_channel.cprd      = 200;       // Channel period.
8000929e:	e0 68 00 c8 	mov	r8,200
800092a2:	50 88       	stdsp	sp[0x20],r8
	
/*	channel_id = M0_PWM_CHANNEL_ID;*/
	pwm_channel_init(ML_PWM_CHANNEL_ID, &pwm_channel); // Set channel configuration to channel 0
800092a4:	fa c7 ff ec 	sub	r7,sp,-20
800092a8:	0e 9b       	mov	r11,r7
800092aa:	0c 9c       	mov	r12,r6
800092ac:	f0 1f 00 12 	mcall	800092f4 <Motor_Init+0x13c>
	//pwm_start_channels((1 << channel_id));  // Start channel 0 & 1.
/*	channel_id = M1_PWM_CHANNEL_ID; */
	pwm_channel_init(MR_PWM_CHANNEL_ID, &pwm_channel); // Set channel configuration to channel 0
800092b0:	0e 9b       	mov	r11,r7
800092b2:	30 2c       	mov	r12,2
800092b4:	f0 1f 00 10 	mcall	800092f4 <Motor_Init+0x13c>
	//pwm_start_channels((1 << channel_id));  // Start channel 0 & 1.
	Analogue_Comparator_Init();
800092b8:	f0 1f 00 10 	mcall	800092f8 <Motor_Init+0x140>
}
800092bc:	2f 3d       	sub	sp,-52
800092be:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800092c2:	00 00       	add	r0,r0
800092c4:	80 00       	ld.sh	r0,r0[0x0]
800092c6:	32 2a       	mov	r10,34
800092c8:	00 00       	add	r0,r0
800092ca:	1a e4       	st.h	--sp,r4
800092cc:	80 01       	ld.sh	r1,r0[0x0]
800092ce:	10 60       	and	r0,r8
800092d0:	80 00       	ld.sh	r0,r0[0x0]
800092d2:	37 20       	mov	r0,114
800092d4:	80 00       	ld.sh	r0,r0[0x0]
800092d6:	36 dc       	mov	r12,109
800092d8:	80 00       	ld.sh	r0,r0[0x0]
800092da:	35 e2       	mov	r2,94
800092dc:	80 00       	ld.sh	r0,r0[0x0]
800092de:	36 34       	mov	r4,99
800092e0:	80 00       	ld.sh	r0,r0[0x0]
800092e2:	36 b8       	mov	r8,107
800092e4:	80 00       	ld.sh	r0,r0[0x0]
800092e6:	31 30       	mov	r0,19
800092e8:	00 00       	add	r0,r0
800092ea:	1a c8       	st.b	sp++,r8
800092ec:	80 00       	ld.sh	r0,r0[0x0]
800092ee:	34 cc       	mov	r12,76
800092f0:	80 00       	ld.sh	r0,r0[0x0]
800092f2:	34 c4       	mov	r4,76
800092f4:	80 00       	ld.sh	r0,r0[0x0]
800092f6:	34 74       	mov	r4,71
800092f8:	80 00       	ld.sh	r0,r0[0x0]
800092fa:	90 80       	ld.uh	r0,r8[0x0]

800092fc <Photos_Ready>:
}

bool Photos_Ready(void)
{
	int status = 0;
	if(OV7670_Status.Camera_0_Found == true) //If camera is there
800092fc:	49 78       	lddpc	r8,80009358 <Photos_Ready+0x5c>
800092fe:	11 99       	ld.ub	r9,r8[0x1]
80009300:	30 08       	mov	r8,0
80009302:	f0 09 18 00 	cp.b	r9,r8
80009306:	c0 e0       	breq	80009322 <Photos_Ready+0x26>
	{ 
		if(OV7670_Status.Camera_0_Error == false)//and has no errors
80009308:	49 48       	lddpc	r8,80009358 <Photos_Ready+0x5c>
8000930a:	11 b9       	ld.ub	r9,r8[0x3]
8000930c:	30 08       	mov	r8,0
8000930e:	f0 09 18 00 	cp.b	r9,r8
80009312:	c0 81       	brne	80009322 <Photos_Ready+0x26>
80009314:	49 18       	lddpc	r8,80009358 <Photos_Ready+0x5c>
80009316:	11 d9       	ld.ub	r9,r8[0x5]
80009318:	30 38       	mov	r8,3
8000931a:	f0 09 18 00 	cp.b	r9,r8
8000931e:	5f 08       	sreq	r8
80009320:	c0 28       	rjmp	80009324 <Photos_Ready+0x28>
80009322:	30 18       	mov	r8,1
			status |= 1;
	}
	else
		status |= 1;		
		
	if(OV7670_Status.Camera_1_Found == true) //If camera is there
80009324:	48 d9       	lddpc	r9,80009358 <Photos_Ready+0x5c>
80009326:	13 aa       	ld.ub	r10,r9[0x2]
80009328:	30 09       	mov	r9,0
8000932a:	f2 0a 18 00 	cp.b	r10,r9
8000932e:	c1 10       	breq	80009350 <Photos_Ready+0x54>
	{
		if(OV7670_Status.Camera_1_Error == false)//and has no errors
80009330:	48 a9       	lddpc	r9,80009358 <Photos_Ready+0x5c>
80009332:	13 ca       	ld.ub	r10,r9[0x4]
80009334:	30 09       	mov	r9,0
80009336:	f2 0a 18 00 	cp.b	r10,r9
8000933a:	c0 91       	brne	8000934c <Photos_Ready+0x50>
		{
			if(OV7670_Status.VSYNC1_State == TAKEN_PHOTO)
8000933c:	48 79       	lddpc	r9,80009358 <Photos_Ready+0x5c>
8000933e:	13 ea       	ld.ub	r10,r9[0x6]
80009340:	30 39       	mov	r9,3
80009342:	f2 0a 18 00 	cp.b	r10,r9
80009346:	c0 61       	brne	80009352 <Photos_Ready+0x56>
			{
				status |= 1; //camera0 has taken photo
80009348:	a1 a8       	sbr	r8,0x0
8000934a:	c0 48       	rjmp	80009352 <Photos_Ready+0x56>
			}
		}
		else
		status |= 1;
8000934c:	a1 a8       	sbr	r8,0x0
8000934e:	c0 28       	rjmp	80009352 <Photos_Ready+0x56>
	}
	else
		status |= 1;
80009350:	a1 a8       	sbr	r8,0x0
80009352:	58 08       	cp.w	r8,0
		
	if(status)
		return true;
	else
		return false;
}
80009354:	5f 1c       	srne	r12
80009356:	5e fc       	retal	r12
80009358:	00 00       	add	r0,r0
8000935a:	1a 86       	andn	r6,sp

8000935c <Store_Image_1>:

	
}

void Store_Image_1()
{
8000935c:	eb cd 40 fe 	pushm	r1-r7,lr
80009360:	fa cd 02 90 	sub	sp,sp,656
// 		 return;
// 	 }
	i = 0;
	//make file
	//delete file if it exits already
	nav_filelist_reset();
80009364:	f0 1f 00 82 	mcall	8000956c <Store_Image_1+0x210>
80009368:	30 08       	mov	r8,0
	while(1)
	{
		sprintf(&Filename_buff, Image1Name, i++);
8000936a:	fe f5 02 06 	ld.w	r5,pc[518]
8000936e:	1a 97       	mov	r7,sp
		if(nav_filelist_findname((FS_STRING)Filename_buff, false))
80009370:	10 94       	mov	r4,r8
	//make file
	//delete file if it exits already
	nav_filelist_reset();
	while(1)
	{
		sprintf(&Filename_buff, Image1Name, i++);
80009372:	f0 c6 ff ff 	sub	r6,r8,-1
80009376:	1a d8       	st.w	--sp,r8
80009378:	0a 9b       	mov	r11,r5
8000937a:	0e 9c       	mov	r12,r7
8000937c:	f0 1f 00 7e 	mcall	80009574 <Store_Image_1+0x218>
		if(nav_filelist_findname((FS_STRING)Filename_buff, false))
80009380:	08 9b       	mov	r11,r4
80009382:	0e 9c       	mov	r12,r7
80009384:	f0 1f 00 7d 	mcall	80009578 <Store_Image_1+0x21c>
80009388:	0c 98       	mov	r8,r6
8000938a:	2f fd       	sub	sp,-4
8000938c:	58 0c       	cp.w	r12,0
8000938e:	cf 21       	brne	80009372 <Store_Image_1+0x16>
		else
		{
			break;
		}
	}	
	nav_file_create((FS_STRING)Filename_buff);//create file
80009390:	1a 9c       	mov	r12,sp
80009392:	f0 1f 00 7b 	mcall	8000957c <Store_Image_1+0x220>
	file_open(FOPEN_MODE_W);
80009396:	30 ec       	mov	r12,14
80009398:	f0 1f 00 7a 	mcall	80009580 <Store_Image_1+0x224>
	//write bitmap headers
	file_write_buf(BMPHeader, BMPHEADERSIZE);
8000939c:	30 eb       	mov	r11,14
8000939e:	4f ac       	lddpc	r12,80009584 <Store_Image_1+0x228>
800093a0:	f0 1f 00 7a 	mcall	80009588 <Store_Image_1+0x22c>
	file_write_buf(DIBHead, DIBHEADERSIZE);
800093a4:	37 cb       	mov	r11,124
800093a6:	4f ac       	lddpc	r12,8000958c <Store_Image_1+0x230>
800093a8:	f0 1f 00 78 	mcall	80009588 <Store_Image_1+0x22c>
	//Image1
	//reset read pointer
	FIFO_1_nRRST_CLR;
800093ac:	31 6c       	mov	r12,22
800093ae:	f0 1f 00 79 	mcall	80009590 <Store_Image_1+0x234>
	
	FIFO_1_RCLK_SET;
800093b2:	31 7c       	mov	r12,23
800093b4:	f0 1f 00 78 	mcall	80009594 <Store_Image_1+0x238>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800093b8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800093bc:	f0 ca ff 60 	sub	r10,r8,-160
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800093c0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800093c4:	14 38       	cp.w	r8,r10
800093c6:	e0 88 00 09 	brls	800093d8 <Store_Image_1+0x7c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800093ca:	12 38       	cp.w	r8,r9
800093cc:	fe 98 ff fa 	brls	800093c0 <Store_Image_1+0x64>
800093d0:	12 3a       	cp.w	r10,r9
800093d2:	e0 83 00 8b 	brlo	800094e8 <Store_Image_1+0x18c>
800093d6:	cf 5b       	rjmp	800093c0 <Store_Image_1+0x64>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800093d8:	12 38       	cp.w	r8,r9
800093da:	e0 8b 00 87 	brhi	800094e8 <Store_Image_1+0x18c>
800093de:	12 3a       	cp.w	r10,r9
800093e0:	e0 83 00 84 	brlo	800094e8 <Store_Image_1+0x18c>
800093e4:	ce eb       	rjmp	800093c0 <Store_Image_1+0x64>
	
	for(j = 0; j < HEIGHT; j++)
	{
		for(i = 0; i < WIDTH*2; i+=2)
		{
			FIFO_1_RCLK_SET;
800093e6:	0c 9c       	mov	r12,r6
800093e8:	f0 1f 00 6b 	mcall	80009594 <Store_Image_1+0x238>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800093ec:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800093f0:	f0 ca ff 60 	sub	r10,r8,-160
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800093f4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800093f8:	14 38       	cp.w	r8,r10
800093fa:	e0 88 00 09 	brls	8000940c <Store_Image_1+0xb0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800093fe:	12 38       	cp.w	r8,r9
80009400:	fe 98 ff fa 	brls	800093f4 <Store_Image_1+0x98>
80009404:	12 3a       	cp.w	r10,r9
80009406:	e0 83 00 85 	brlo	80009510 <Store_Image_1+0x1b4>
8000940a:	cf 5b       	rjmp	800093f4 <Store_Image_1+0x98>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000940c:	12 38       	cp.w	r8,r9
8000940e:	e0 8b 00 81 	brhi	80009510 <Store_Image_1+0x1b4>
80009412:	12 3a       	cp.w	r10,r9
80009414:	c7 e3       	brcs	80009510 <Store_Image_1+0x1b4>
80009416:	ce fb       	rjmp	800093f4 <Store_Image_1+0x98>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009418:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000941c:	14 38       	cp.w	r8,r10
8000941e:	e0 88 00 08 	brls	8000942e <Store_Image_1+0xd2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009422:	12 38       	cp.w	r8,r9
80009424:	fe 98 ff fa 	brls	80009418 <Store_Image_1+0xbc>
80009428:	12 3a       	cp.w	r10,r9
8000942a:	c7 b3       	brcs	80009520 <Store_Image_1+0x1c4>
8000942c:	cf 6b       	rjmp	80009418 <Store_Image_1+0xbc>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000942e:	12 38       	cp.w	r8,r9
80009430:	e0 8b 00 78 	brhi	80009520 <Store_Image_1+0x1c4>
80009434:	12 3a       	cp.w	r10,r9
80009436:	c7 53       	brcs	80009520 <Store_Image_1+0x1c4>
80009438:	cf 0b       	rjmp	80009418 <Store_Image_1+0xbc>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000943a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000943e:	14 38       	cp.w	r8,r10
80009440:	e0 88 00 08 	brls	80009450 <Store_Image_1+0xf4>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009444:	12 38       	cp.w	r8,r9
80009446:	fe 98 ff fa 	brls	8000943a <Store_Image_1+0xde>
8000944a:	12 3a       	cp.w	r10,r9
8000944c:	c7 23       	brcs	80009530 <Store_Image_1+0x1d4>
8000944e:	cf 6b       	rjmp	8000943a <Store_Image_1+0xde>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009450:	12 38       	cp.w	r8,r9
80009452:	e0 8b 00 6f 	brhi	80009530 <Store_Image_1+0x1d4>
80009456:	12 3a       	cp.w	r10,r9
80009458:	c6 c3       	brcs	80009530 <Store_Image_1+0x1d4>
8000945a:	cf 0b       	rjmp	8000943a <Store_Image_1+0xde>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000945c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009460:	14 38       	cp.w	r8,r10
80009462:	e0 88 00 08 	brls	80009472 <Store_Image_1+0x116>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009466:	12 38       	cp.w	r8,r9
80009468:	fe 98 ff fa 	brls	8000945c <Store_Image_1+0x100>
8000946c:	12 3a       	cp.w	r10,r9
8000946e:	c6 93       	brcs	80009540 <Store_Image_1+0x1e4>
80009470:	cf 6b       	rjmp	8000945c <Store_Image_1+0x100>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009472:	12 38       	cp.w	r8,r9
80009474:	e0 8b 00 66 	brhi	80009540 <Store_Image_1+0x1e4>
80009478:	12 3a       	cp.w	r10,r9
8000947a:	c6 33       	brcs	80009540 <Store_Image_1+0x1e4>
8000947c:	cf 0b       	rjmp	8000945c <Store_Image_1+0x100>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000947e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009482:	14 38       	cp.w	r8,r10
80009484:	e0 88 00 08 	brls	80009494 <Store_Image_1+0x138>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009488:	12 38       	cp.w	r8,r9
8000948a:	fe 98 ff fa 	brls	8000947e <Store_Image_1+0x122>
8000948e:	12 3a       	cp.w	r10,r9
80009490:	c6 03       	brcs	80009550 <Store_Image_1+0x1f4>
80009492:	cf 6b       	rjmp	8000947e <Store_Image_1+0x122>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009494:	12 38       	cp.w	r8,r9
80009496:	e0 8b 00 5d 	brhi	80009550 <Store_Image_1+0x1f4>
8000949a:	12 3a       	cp.w	r10,r9
8000949c:	c5 a3       	brcs	80009550 <Store_Image_1+0x1f4>
8000949e:	cf 0b       	rjmp	8000947e <Store_Image_1+0x122>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800094a0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800094a4:	14 38       	cp.w	r8,r10
800094a6:	e0 88 00 08 	brls	800094b6 <Store_Image_1+0x15a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800094aa:	12 38       	cp.w	r8,r9
800094ac:	fe 98 ff fa 	brls	800094a0 <Store_Image_1+0x144>
800094b0:	12 3a       	cp.w	r10,r9
800094b2:	c5 73       	brcs	80009560 <Store_Image_1+0x204>
800094b4:	cf 6b       	rjmp	800094a0 <Store_Image_1+0x144>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800094b6:	12 38       	cp.w	r8,r9
800094b8:	e0 8b 00 54 	brhi	80009560 <Store_Image_1+0x204>
800094bc:	12 3a       	cp.w	r10,r9
800094be:	c5 13       	brcs	80009560 <Store_Image_1+0x204>
800094c0:	cf 0b       	rjmp	800094a0 <Store_Image_1+0x144>
			buffer[i] = ((AVR32_GPIO.port[1].pvr) & 0xFF);//CAMERA_INPUT;
			delay_us(10);
			FIFO_1_RCLK_CLR;
			delay_us(10);
		}
		file_write_buf(&buffer, WIDTH * 2);
800094c2:	02 9b       	mov	r11,r1
800094c4:	04 9c       	mov	r12,r2
800094c6:	f0 1f 00 31 	mcall	80009588 <Store_Image_1+0x22c>
	
	//enable output
	FIFO_1_nOE_CLR;
//	uint8_t buffer[WIDTH * 2];
	
	for(j = 0; j < HEIGHT; j++)
800094ca:	2f f3       	sub	r3,-1
800094cc:	e0 43 00 f0 	cp.w	r3,240
800094d0:	c0 30       	breq	800094d6 <Store_Image_1+0x17a>
800094d2:	04 97       	mov	r7,r2
800094d4:	c8 9b       	rjmp	800093e6 <Store_Image_1+0x8a>
			delay_us(10);
		}
		file_write_buf(&buffer, WIDTH * 2);
	}
	
	FIFO_1_nOE_SET;//disable output
800094d6:	31 bc       	mov	r12,27
800094d8:	f0 1f 00 2f 	mcall	80009594 <Store_Image_1+0x238>
	file_close();
800094dc:	f0 1f 00 2f 	mcall	80009598 <Store_Image_1+0x23c>
	//mspace_free(sdram_msp, Buffer_ram);
/*	mspace_free(sdram_msp, Buffer_ram);*/
800094e0:	fe 3d fd 70 	sub	sp,-656
800094e4:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
	//reset read pointer
	FIFO_1_nRRST_CLR;
	
	FIFO_1_RCLK_SET;
	delay_us(10);
	FIFO_1_RCLK_CLR;
800094e8:	31 7c       	mov	r12,23
800094ea:	f0 1f 00 2a 	mcall	80009590 <Store_Image_1+0x234>
	FIFO_1_nRRST_SET;
800094ee:	31 6c       	mov	r12,22
800094f0:	f0 1f 00 29 	mcall	80009594 <Store_Image_1+0x238>
	
	//enable output
	FIFO_1_nOE_CLR;
800094f4:	31 bc       	mov	r12,27
800094f6:	f0 1f 00 27 	mcall	80009590 <Store_Image_1+0x234>
800094fa:	30 03       	mov	r3,0
//	uint8_t buffer[WIDTH * 2];
	
	for(j = 0; j < HEIGHT; j++)
800094fc:	fa c2 ff f0 	sub	r2,sp,-16
	file_close();

	
}

void Store_Image_1()
80009500:	fa c4 fd 70 	sub	r4,sp,-656
	
	for(j = 0; j < HEIGHT; j++)
	{
		for(i = 0; i < WIDTH*2; i+=2)
		{
			FIFO_1_RCLK_SET;
80009504:	31 76       	mov	r6,23
			delay_us(10);
			buffer[i+1] = ((AVR32_GPIO.port[1].pvr) & 0xFF);//CAMERA_INPUT;
80009506:	fe 75 20 00 	mov	r5,-57344
			buffer[i] = ((AVR32_GPIO.port[1].pvr) & 0xFF);//CAMERA_INPUT;
			delay_us(10);
			FIFO_1_RCLK_CLR;
			delay_us(10);
		}
		file_write_buf(&buffer, WIDTH * 2);
8000950a:	e0 61 02 80 	mov	r1,640
8000950e:	ce 2b       	rjmp	800094d2 <Store_Image_1+0x176>
	{
		for(i = 0; i < WIDTH*2; i+=2)
		{
			FIFO_1_RCLK_SET;
			delay_us(10);
			buffer[i+1] = ((AVR32_GPIO.port[1].pvr) & 0xFF);//CAMERA_INPUT;
80009510:	ea f8 02 60 	ld.w	r8,r5[608]
80009514:	ae 98       	st.b	r7[0x1],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009516:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000951a:	f0 ca ff 60 	sub	r10,r8,-160
8000951e:	c7 db       	rjmp	80009418 <Store_Image_1+0xbc>
			delay_us(10);
			FIFO_1_RCLK_CLR;
80009520:	0c 9c       	mov	r12,r6
80009522:	f0 1f 00 1c 	mcall	80009590 <Store_Image_1+0x234>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009526:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000952a:	f0 ca ff 60 	sub	r10,r8,-160
8000952e:	c8 6b       	rjmp	8000943a <Store_Image_1+0xde>
			delay_us(10);
			FIFO_1_RCLK_SET;
80009530:	0c 9c       	mov	r12,r6
80009532:	f0 1f 00 19 	mcall	80009594 <Store_Image_1+0x238>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009536:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000953a:	f0 ca ff 60 	sub	r10,r8,-160
8000953e:	c8 fb       	rjmp	8000945c <Store_Image_1+0x100>
			delay_us(10);
			buffer[i] = ((AVR32_GPIO.port[1].pvr) & 0xFF);//CAMERA_INPUT;
80009540:	ea f8 02 60 	ld.w	r8,r5[608]
80009544:	ae 88       	st.b	r7[0x0],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009546:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000954a:	f0 ca ff 60 	sub	r10,r8,-160
8000954e:	c9 8b       	rjmp	8000947e <Store_Image_1+0x122>
			delay_us(10);
			FIFO_1_RCLK_CLR;
80009550:	0c 9c       	mov	r12,r6
80009552:	f0 1f 00 10 	mcall	80009590 <Store_Image_1+0x234>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009556:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000955a:	f0 ca ff 60 	sub	r10,r8,-160
8000955e:	ca 1b       	rjmp	800094a0 <Store_Image_1+0x144>
80009560:	2f e7       	sub	r7,-2
	FIFO_1_nOE_CLR;
//	uint8_t buffer[WIDTH * 2];
	
	for(j = 0; j < HEIGHT; j++)
	{
		for(i = 0; i < WIDTH*2; i+=2)
80009562:	08 37       	cp.w	r7,r4
80009564:	fe 91 ff 41 	brne	800093e6 <Store_Image_1+0x8a>
80009568:	ca db       	rjmp	800094c2 <Store_Image_1+0x166>
8000956a:	00 00       	add	r0,r0
8000956c:	80 00       	ld.sh	r0,r0[0x0]
8000956e:	65 d4       	ld.w	r4,r2[0x74]
80009570:	80 01       	ld.sh	r1,r0[0x0]
80009572:	10 74       	tst	r4,r8
80009574:	80 00       	ld.sh	r0,r0[0x0]
80009576:	b1 4c       	asr	r12,0x10
80009578:	80 00       	ld.sh	r0,r0[0x0]
8000957a:	65 a4       	ld.w	r4,r2[0x68]
8000957c:	80 00       	ld.sh	r0,r0[0x0]
8000957e:	65 ec       	ld.w	r12,r2[0x78]
80009580:	80 00       	ld.sh	r0,r0[0x0]
80009582:	62 8c       	ld.w	r12,r1[0x20]
80009584:	80 01       	ld.sh	r1,r0[0x0]
80009586:	0f b4       	ld.ub	r4,r7[0x3]
80009588:	80 00       	ld.sh	r0,r0[0x0]
8000958a:	60 ac       	ld.w	r12,r0[0x28]
8000958c:	80 01       	ld.sh	r1,r0[0x0]
8000958e:	0f c4       	ld.ub	r4,r7[0x4]
80009590:	80 00       	ld.sh	r0,r0[0x0]
80009592:	32 2a       	mov	r10,34
80009594:	80 00       	ld.sh	r0,r0[0x0]
80009596:	32 0e       	mov	lr,32
80009598:	80 00       	ld.sh	r0,r0[0x0]
8000959a:	60 70       	ld.w	r0,r0[0x1c]

8000959c <Store_Image_0>:
	FIFO_Reset(CAMERA_LEFT);
	
	return true;
}
void Store_Image_0()
{ 
8000959c:	eb cd 40 fe 	pushm	r1-r7,lr
800095a0:	fa cd 02 90 	sub	sp,sp,656
800095a4:	30 07       	mov	r7,0
	char Filename_buff[15];
	i = 0;
	while(1)
	{
		nav_filelist_reset();
		sprintf(&Filename_buff, Image0Name, i++);
800095a6:	fe f4 02 06 	ld.w	r4,pc[518]
800095aa:	fa c5 fd 80 	sub	r5,sp,-640
		if(nav_filelist_findname((FS_STRING)Filename_buff, false))
800095ae:	0e 93       	mov	r3,r7
	//delete file if it exits already
	char Filename_buff[15];
	i = 0;
	while(1)
	{
		nav_filelist_reset();
800095b0:	f0 1f 00 80 	mcall	800097b0 <Store_Image_0+0x214>
		sprintf(&Filename_buff, Image0Name, i++);
800095b4:	ee c6 ff ff 	sub	r6,r7,-1
800095b8:	1a d7       	st.w	--sp,r7
800095ba:	08 9b       	mov	r11,r4
800095bc:	0a 9c       	mov	r12,r5
800095be:	f0 1f 00 7e 	mcall	800097b4 <Store_Image_0+0x218>
		if(nav_filelist_findname((FS_STRING)Filename_buff, false))
800095c2:	06 9b       	mov	r11,r3
800095c4:	0a 9c       	mov	r12,r5
800095c6:	f0 1f 00 7d 	mcall	800097b8 <Store_Image_0+0x21c>
800095ca:	2f fd       	sub	sp,-4
800095cc:	58 0c       	cp.w	r12,0
800095ce:	c0 30       	breq	800095d4 <Store_Image_0+0x38>
800095d0:	0c 97       	mov	r7,r6
800095d2:	ce fb       	rjmp	800095b0 <Store_Image_0+0x14>
		else
		{
			break;
		}
	}	
	nav_file_create((FS_STRING)Filename_buff);//create file
800095d4:	fa cc fd 80 	sub	r12,sp,-640
800095d8:	f0 1f 00 79 	mcall	800097bc <Store_Image_0+0x220>
	
	file_open(FOPEN_MODE_W);
800095dc:	30 ec       	mov	r12,14
800095de:	f0 1f 00 79 	mcall	800097c0 <Store_Image_0+0x224>
	//write bitmap headers
	file_write_buf(BMPHeader, BMPHEADERSIZE);
800095e2:	30 eb       	mov	r11,14
800095e4:	4f 8c       	lddpc	r12,800097c4 <Store_Image_0+0x228>
800095e6:	f0 1f 00 79 	mcall	800097c8 <Store_Image_0+0x22c>
	file_write_buf(DIBHead, DIBHEADERSIZE);
800095ea:	37 cb       	mov	r11,124
800095ec:	4f 8c       	lddpc	r12,800097cc <Store_Image_0+0x230>
800095ee:	f0 1f 00 77 	mcall	800097c8 <Store_Image_0+0x22c>
	
	//read and write image data
	//Image0
	//reset read pointer
	FIFO_0_nRRST_CLR;
800095f2:	30 fc       	mov	r12,15
800095f4:	f0 1f 00 77 	mcall	800097d0 <Store_Image_0+0x234>
	FIFO_0_RCLK_SET;
800095f8:	31 3c       	mov	r12,19
800095fa:	f0 1f 00 77 	mcall	800097d4 <Store_Image_0+0x238>

	FIFO_0_RCLK_CLR;
800095fe:	31 3c       	mov	r12,19
80009600:	f0 1f 00 74 	mcall	800097d0 <Store_Image_0+0x234>
	FIFO_0_nRRST_SET;
80009604:	30 fc       	mov	r12,15
80009606:	f0 1f 00 74 	mcall	800097d4 <Store_Image_0+0x238>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000960a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000960e:	f0 ca ff 60 	sub	r10,r8,-160
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009612:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009616:	14 38       	cp.w	r8,r10
80009618:	e0 88 00 09 	brls	8000962a <Store_Image_0+0x8e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000961c:	12 38       	cp.w	r8,r9
8000961e:	fe 98 ff fa 	brls	80009612 <Store_Image_0+0x76>
80009622:	12 3a       	cp.w	r10,r9
80009624:	e0 83 00 8a 	brlo	80009738 <Store_Image_0+0x19c>
80009628:	cf 5b       	rjmp	80009612 <Store_Image_0+0x76>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000962a:	12 38       	cp.w	r8,r9
8000962c:	e0 8b 00 86 	brhi	80009738 <Store_Image_0+0x19c>
80009630:	12 3a       	cp.w	r10,r9
80009632:	e0 83 00 83 	brlo	80009738 <Store_Image_0+0x19c>
80009636:	ce eb       	rjmp	80009612 <Store_Image_0+0x76>
	
	for(j = 0; j < HEIGHT; j++)
	{
		for(i = 0; i < WIDTH*2; i+=2)
		{
			FIFO_0_RCLK_SET;
80009638:	0c 9c       	mov	r12,r6
8000963a:	f0 1f 00 67 	mcall	800097d4 <Store_Image_0+0x238>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000963e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009642:	f0 ca ff 60 	sub	r10,r8,-160
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009646:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000964a:	14 38       	cp.w	r8,r10
8000964c:	e0 88 00 08 	brls	8000965c <Store_Image_0+0xc0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009650:	12 38       	cp.w	r8,r9
80009652:	fe 98 ff fa 	brls	80009646 <Store_Image_0+0xaa>
80009656:	12 3a       	cp.w	r10,r9
80009658:	c7 d3       	brcs	80009752 <Store_Image_0+0x1b6>
8000965a:	cf 6b       	rjmp	80009646 <Store_Image_0+0xaa>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000965c:	12 38       	cp.w	r8,r9
8000965e:	e0 8b 00 7a 	brhi	80009752 <Store_Image_0+0x1b6>
80009662:	12 3a       	cp.w	r10,r9
80009664:	c7 73       	brcs	80009752 <Store_Image_0+0x1b6>
80009666:	cf 0b       	rjmp	80009646 <Store_Image_0+0xaa>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009668:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000966c:	14 38       	cp.w	r8,r10
8000966e:	e0 88 00 08 	brls	8000967e <Store_Image_0+0xe2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009672:	12 38       	cp.w	r8,r9
80009674:	fe 98 ff fa 	brls	80009668 <Store_Image_0+0xcc>
80009678:	12 3a       	cp.w	r10,r9
8000967a:	c7 43       	brcs	80009762 <Store_Image_0+0x1c6>
8000967c:	cf 6b       	rjmp	80009668 <Store_Image_0+0xcc>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000967e:	12 38       	cp.w	r8,r9
80009680:	e0 8b 00 71 	brhi	80009762 <Store_Image_0+0x1c6>
80009684:	12 3a       	cp.w	r10,r9
80009686:	c6 e3       	brcs	80009762 <Store_Image_0+0x1c6>
80009688:	cf 0b       	rjmp	80009668 <Store_Image_0+0xcc>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000968a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000968e:	14 38       	cp.w	r8,r10
80009690:	e0 88 00 08 	brls	800096a0 <Store_Image_0+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009694:	12 38       	cp.w	r8,r9
80009696:	fe 98 ff fa 	brls	8000968a <Store_Image_0+0xee>
8000969a:	12 3a       	cp.w	r10,r9
8000969c:	c6 b3       	brcs	80009772 <Store_Image_0+0x1d6>
8000969e:	cf 6b       	rjmp	8000968a <Store_Image_0+0xee>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800096a0:	12 38       	cp.w	r8,r9
800096a2:	e0 8b 00 68 	brhi	80009772 <Store_Image_0+0x1d6>
800096a6:	12 3a       	cp.w	r10,r9
800096a8:	c6 53       	brcs	80009772 <Store_Image_0+0x1d6>
800096aa:	cf 0b       	rjmp	8000968a <Store_Image_0+0xee>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800096ac:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800096b0:	14 38       	cp.w	r8,r10
800096b2:	e0 88 00 08 	brls	800096c2 <Store_Image_0+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800096b6:	12 38       	cp.w	r8,r9
800096b8:	fe 98 ff fa 	brls	800096ac <Store_Image_0+0x110>
800096bc:	12 3a       	cp.w	r10,r9
800096be:	c6 23       	brcs	80009782 <Store_Image_0+0x1e6>
800096c0:	cf 6b       	rjmp	800096ac <Store_Image_0+0x110>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800096c2:	12 38       	cp.w	r8,r9
800096c4:	e0 8b 00 5f 	brhi	80009782 <Store_Image_0+0x1e6>
800096c8:	12 3a       	cp.w	r10,r9
800096ca:	c5 c3       	brcs	80009782 <Store_Image_0+0x1e6>
800096cc:	cf 0b       	rjmp	800096ac <Store_Image_0+0x110>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800096ce:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800096d2:	14 38       	cp.w	r8,r10
800096d4:	e0 88 00 08 	brls	800096e4 <Store_Image_0+0x148>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800096d8:	12 38       	cp.w	r8,r9
800096da:	fe 98 ff fa 	brls	800096ce <Store_Image_0+0x132>
800096de:	12 3a       	cp.w	r10,r9
800096e0:	c5 93       	brcs	80009792 <Store_Image_0+0x1f6>
800096e2:	cf 6b       	rjmp	800096ce <Store_Image_0+0x132>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800096e4:	12 38       	cp.w	r8,r9
800096e6:	e0 8b 00 56 	brhi	80009792 <Store_Image_0+0x1f6>
800096ea:	12 3a       	cp.w	r10,r9
800096ec:	c5 33       	brcs	80009792 <Store_Image_0+0x1f6>
800096ee:	cf 0b       	rjmp	800096ce <Store_Image_0+0x132>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800096f0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800096f4:	14 38       	cp.w	r8,r10
800096f6:	e0 88 00 08 	brls	80009706 <Store_Image_0+0x16a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800096fa:	12 38       	cp.w	r8,r9
800096fc:	fe 98 ff fa 	brls	800096f0 <Store_Image_0+0x154>
80009700:	12 3a       	cp.w	r10,r9
80009702:	c5 03       	brcs	800097a2 <Store_Image_0+0x206>
80009704:	cf 6b       	rjmp	800096f0 <Store_Image_0+0x154>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009706:	12 38       	cp.w	r8,r9
80009708:	e0 8b 00 4d 	brhi	800097a2 <Store_Image_0+0x206>
8000970c:	12 3a       	cp.w	r10,r9
8000970e:	c4 a3       	brcs	800097a2 <Store_Image_0+0x206>
80009710:	cf 0b       	rjmp	800096f0 <Store_Image_0+0x154>
			buffer[i] = ((AVR32_GPIO.port[1].pvr) & 0xFF);//CAMERA_INPUT;
			delay_us(10);
			FIFO_0_RCLK_CLR;
			delay_us(10);
		}
		file_write_buf(&buffer, WIDTH * 2);
80009712:	02 9b       	mov	r11,r1
80009714:	1a 9c       	mov	r12,sp
80009716:	f0 1f 00 2d 	mcall	800097c8 <Store_Image_0+0x22c>
	delay_us(10);
	//enable output
	FIFO_0_nOE_CLR;
	uint8_t buffer[WIDTH * 2];
	
	for(j = 0; j < HEIGHT; j++)
8000971a:	2f f3       	sub	r3,-1
8000971c:	e0 43 00 f0 	cp.w	r3,240
80009720:	c0 30       	breq	80009726 <Store_Image_0+0x18a>
80009722:	04 97       	mov	r7,r2
80009724:	c8 ab       	rjmp	80009638 <Store_Image_0+0x9c>
			FIFO_0_RCLK_CLR;
			delay_us(10);
		}
		file_write_buf(&buffer, WIDTH * 2);
	}
	FIFO_0_nOE_SET;
80009726:	31 cc       	mov	r12,28
80009728:	f0 1f 00 2b 	mcall	800097d4 <Store_Image_0+0x238>
	file_close();
8000972c:	f0 1f 00 2b 	mcall	800097d8 <Store_Image_0+0x23c>

	
}
80009730:	fe 3d fd 70 	sub	sp,-656
80009734:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc

	FIFO_0_RCLK_CLR;
	FIFO_0_nRRST_SET;
	delay_us(10);
	//enable output
	FIFO_0_nOE_CLR;
80009738:	31 cc       	mov	r12,28
8000973a:	f0 1f 00 26 	mcall	800097d0 <Store_Image_0+0x234>
8000973e:	30 03       	mov	r3,0
	uint8_t buffer[WIDTH * 2];
	
	for(j = 0; j < HEIGHT; j++)
80009740:	1a 92       	mov	r2,sp
	Store_Image_0();
	FIFO_Reset(CAMERA_LEFT);
	
	return true;
}
void Store_Image_0()
80009742:	fa c4 fd 80 	sub	r4,sp,-640
	
	for(j = 0; j < HEIGHT; j++)
	{
		for(i = 0; i < WIDTH*2; i+=2)
		{
			FIFO_0_RCLK_SET;
80009746:	31 36       	mov	r6,19
			delay_us(10);
			buffer[i+1] = ((AVR32_GPIO.port[1].pvr) & 0xFF);//CAMERA_INPUT;
80009748:	fe 75 20 00 	mov	r5,-57344
			buffer[i] = ((AVR32_GPIO.port[1].pvr) & 0xFF);//CAMERA_INPUT;
			delay_us(10);
			FIFO_0_RCLK_CLR;
			delay_us(10);
		}
		file_write_buf(&buffer, WIDTH * 2);
8000974c:	e0 61 02 80 	mov	r1,640
80009750:	ce 9b       	rjmp	80009722 <Store_Image_0+0x186>
	{
		for(i = 0; i < WIDTH*2; i+=2)
		{
			FIFO_0_RCLK_SET;
			delay_us(10);
			buffer[i+1] = ((AVR32_GPIO.port[1].pvr) & 0xFF);//CAMERA_INPUT;
80009752:	ea f8 02 60 	ld.w	r8,r5[608]
80009756:	ae 98       	st.b	r7[0x1],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009758:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000975c:	f0 ca ff 60 	sub	r10,r8,-160
80009760:	c8 4b       	rjmp	80009668 <Store_Image_0+0xcc>
			delay_us(10);
			FIFO_0_RCLK_CLR;
80009762:	0c 9c       	mov	r12,r6
80009764:	f0 1f 00 1b 	mcall	800097d0 <Store_Image_0+0x234>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009768:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000976c:	f0 ca ff 60 	sub	r10,r8,-160
80009770:	c8 db       	rjmp	8000968a <Store_Image_0+0xee>
			delay_us(10);
			FIFO_0_RCLK_SET;
80009772:	0c 9c       	mov	r12,r6
80009774:	f0 1f 00 18 	mcall	800097d4 <Store_Image_0+0x238>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009778:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000977c:	f0 ca ff 60 	sub	r10,r8,-160
80009780:	c9 6b       	rjmp	800096ac <Store_Image_0+0x110>
			delay_us(10);
			buffer[i] = ((AVR32_GPIO.port[1].pvr) & 0xFF);//CAMERA_INPUT;
80009782:	ea f8 02 60 	ld.w	r8,r5[608]
80009786:	ae 88       	st.b	r7[0x0],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009788:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000978c:	f0 ca ff 60 	sub	r10,r8,-160
80009790:	c9 fb       	rjmp	800096ce <Store_Image_0+0x132>
			delay_us(10);
			FIFO_0_RCLK_CLR;
80009792:	0c 9c       	mov	r12,r6
80009794:	f0 1f 00 0f 	mcall	800097d0 <Store_Image_0+0x234>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009798:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000979c:	f0 ca ff 60 	sub	r10,r8,-160
800097a0:	ca 8b       	rjmp	800096f0 <Store_Image_0+0x154>
800097a2:	2f e7       	sub	r7,-2
	FIFO_0_nOE_CLR;
	uint8_t buffer[WIDTH * 2];
	
	for(j = 0; j < HEIGHT; j++)
	{
		for(i = 0; i < WIDTH*2; i+=2)
800097a4:	08 37       	cp.w	r7,r4
800097a6:	fe 91 ff 49 	brne	80009638 <Store_Image_0+0x9c>
800097aa:	cb 4b       	rjmp	80009712 <Store_Image_0+0x176>
800097ac:	80 01       	ld.sh	r1,r0[0x0]
800097ae:	10 84       	andn	r4,r8
800097b0:	80 00       	ld.sh	r0,r0[0x0]
800097b2:	65 d4       	ld.w	r4,r2[0x74]
800097b4:	80 00       	ld.sh	r0,r0[0x0]
800097b6:	b1 4c       	asr	r12,0x10
800097b8:	80 00       	ld.sh	r0,r0[0x0]
800097ba:	65 a4       	ld.w	r4,r2[0x68]
800097bc:	80 00       	ld.sh	r0,r0[0x0]
800097be:	65 ec       	ld.w	r12,r2[0x78]
800097c0:	80 00       	ld.sh	r0,r0[0x0]
800097c2:	62 8c       	ld.w	r12,r1[0x20]
800097c4:	80 01       	ld.sh	r1,r0[0x0]
800097c6:	0f b4       	ld.ub	r4,r7[0x3]
800097c8:	80 00       	ld.sh	r0,r0[0x0]
800097ca:	60 ac       	ld.w	r12,r0[0x28]
800097cc:	80 01       	ld.sh	r1,r0[0x0]
800097ce:	0f c4       	ld.ub	r4,r7[0x4]
800097d0:	80 00       	ld.sh	r0,r0[0x0]
800097d2:	32 2a       	mov	r10,34
800097d4:	80 00       	ld.sh	r0,r0[0x0]
800097d6:	32 0e       	mov	lr,32
800097d8:	80 00       	ld.sh	r0,r0[0x0]
800097da:	60 70       	ld.w	r0,r0[0x1c]

800097dc <FIFO_Reset>:
	delay_us(10);
	FIFO_1_WRST_SET;
}

void FIFO_Reset(uint8_t CameraID)
{
800097dc:	eb cd 40 80 	pushm	r7,lr
800097e0:	18 97       	mov	r7,r12
	FIFO_0_nOE_SET;
800097e2:	31 cc       	mov	r12,28
800097e4:	f0 1f 00 2e 	mcall	8000989c <FIFO_Reset+0xc0>
	FIFO_1_nOE_SET;
800097e8:	31 bc       	mov	r12,27
800097ea:	f0 1f 00 2d 	mcall	8000989c <FIFO_Reset+0xc0>
	if(CameraID & CAMERA_LEFT)
800097ee:	f1 d7 c0 01 	bfextu	r8,r7,0x0,0x1
800097f2:	c1 f0       	breq	80009830 <FIFO_Reset+0x54>
	{
		FIFO_0_WRST_CLR;
800097f4:	31 5c       	mov	r12,21
800097f6:	f0 1f 00 2b 	mcall	800098a0 <FIFO_Reset+0xc4>
		FIFO_0_nRRST_CLR;
800097fa:	30 fc       	mov	r12,15
800097fc:	f0 1f 00 29 	mcall	800098a0 <FIFO_Reset+0xc4>
		FIFO_0_RCLK_SET;
80009800:	31 3c       	mov	r12,19
80009802:	f0 1f 00 27 	mcall	8000989c <FIFO_Reset+0xc0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009806:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000980a:	f0 ca ff 60 	sub	r10,r8,-160
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000980e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009812:	14 38       	cp.w	r8,r10
80009814:	e0 88 00 08 	brls	80009824 <FIFO_Reset+0x48>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009818:	12 38       	cp.w	r8,r9
8000981a:	fe 98 ff fa 	brls	8000980e <FIFO_Reset+0x32>
8000981e:	12 3a       	cp.w	r10,r9
80009820:	c2 93       	brcs	80009872 <FIFO_Reset+0x96>
80009822:	cf 6b       	rjmp	8000980e <FIFO_Reset+0x32>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009824:	12 38       	cp.w	r8,r9
80009826:	e0 8b 00 26 	brhi	80009872 <FIFO_Reset+0x96>
8000982a:	12 3a       	cp.w	r10,r9
8000982c:	c2 33       	brcs	80009872 <FIFO_Reset+0x96>
8000982e:	cf 0b       	rjmp	8000980e <FIFO_Reset+0x32>
		delay_us(10);
		FIFO_0_RCLK_CLR;
		FIFO_0_nRRST_SET;
		FIFO_0_WRST_SET;
	}
	if(CameraID & CAMERA_RIGHT)
80009830:	e2 17 00 02 	andl	r7,0x2,COH
80009834:	c3 20       	breq	80009898 <FIFO_Reset+0xbc>
	{
		FIFO_1_WRST_CLR;
80009836:	31 9c       	mov	r12,25
80009838:	f0 1f 00 1a 	mcall	800098a0 <FIFO_Reset+0xc4>
		FIFO_1_nRRST_CLR;
8000983c:	31 6c       	mov	r12,22
8000983e:	f0 1f 00 19 	mcall	800098a0 <FIFO_Reset+0xc4>
		FIFO_1_RCLK_SET;
80009842:	31 7c       	mov	r12,23
80009844:	f0 1f 00 16 	mcall	8000989c <FIFO_Reset+0xc0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009848:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000984c:	f0 ca ff 60 	sub	r10,r8,-160
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009850:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009854:	14 38       	cp.w	r8,r10
80009856:	e0 88 00 08 	brls	80009866 <FIFO_Reset+0x8a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000985a:	12 38       	cp.w	r8,r9
8000985c:	fe 98 ff fa 	brls	80009850 <FIFO_Reset+0x74>
80009860:	12 3a       	cp.w	r10,r9
80009862:	c1 23       	brcs	80009886 <FIFO_Reset+0xaa>
80009864:	cf 6b       	rjmp	80009850 <FIFO_Reset+0x74>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009866:	12 38       	cp.w	r8,r9
80009868:	e0 8b 00 0f 	brhi	80009886 <FIFO_Reset+0xaa>
8000986c:	12 3a       	cp.w	r10,r9
8000986e:	c0 c3       	brcs	80009886 <FIFO_Reset+0xaa>
80009870:	cf 0b       	rjmp	80009850 <FIFO_Reset+0x74>
	{
		FIFO_0_WRST_CLR;
		FIFO_0_nRRST_CLR;
		FIFO_0_RCLK_SET;
		delay_us(10);
		FIFO_0_RCLK_CLR;
80009872:	31 3c       	mov	r12,19
80009874:	f0 1f 00 0b 	mcall	800098a0 <FIFO_Reset+0xc4>
		FIFO_0_nRRST_SET;
80009878:	30 fc       	mov	r12,15
8000987a:	f0 1f 00 09 	mcall	8000989c <FIFO_Reset+0xc0>
		FIFO_0_WRST_SET;
8000987e:	31 5c       	mov	r12,21
80009880:	f0 1f 00 07 	mcall	8000989c <FIFO_Reset+0xc0>
80009884:	cd 6b       	rjmp	80009830 <FIFO_Reset+0x54>
	{
		FIFO_1_WRST_CLR;
		FIFO_1_nRRST_CLR;
		FIFO_1_RCLK_SET;
		delay_us(10);
		FIFO_1_RCLK_CLR;
80009886:	31 7c       	mov	r12,23
80009888:	f0 1f 00 06 	mcall	800098a0 <FIFO_Reset+0xc4>
		FIFO_1_nRRST_SET;
8000988c:	31 6c       	mov	r12,22
8000988e:	f0 1f 00 04 	mcall	8000989c <FIFO_Reset+0xc0>
		FIFO_1_WRST_SET;
80009892:	31 9c       	mov	r12,25
80009894:	f0 1f 00 02 	mcall	8000989c <FIFO_Reset+0xc0>
80009898:	e3 cd 80 80 	ldm	sp++,r7,pc
8000989c:	80 00       	ld.sh	r0,r0[0x0]
8000989e:	32 0e       	mov	lr,32
800098a0:	80 00       	ld.sh	r0,r0[0x0]
800098a2:	32 2a       	mov	r10,34

800098a4 <Store_Both_Images>:
}



bool Store_Both_Images()
{
800098a4:	d4 01       	pushm	lr
	if(Photos_Ready() == false)
800098a6:	f0 1f 00 08 	mcall	800098c4 <Store_Both_Images+0x20>
800098aa:	c0 c0       	breq	800098c2 <Store_Both_Images+0x1e>
		return false;
	
	Store_Image_1();
800098ac:	f0 1f 00 07 	mcall	800098c8 <Store_Both_Images+0x24>
	FIFO_Reset(CAMERA_RIGHT);
800098b0:	30 2c       	mov	r12,2
800098b2:	f0 1f 00 07 	mcall	800098cc <Store_Both_Images+0x28>
	
	Store_Image_0();
800098b6:	f0 1f 00 07 	mcall	800098d0 <Store_Both_Images+0x2c>
	FIFO_Reset(CAMERA_LEFT);
800098ba:	30 1c       	mov	r12,1
800098bc:	f0 1f 00 04 	mcall	800098cc <Store_Both_Images+0x28>
800098c0:	30 1c       	mov	r12,1
	
	return true;
}
800098c2:	d8 02       	popm	pc
800098c4:	80 00       	ld.sh	r0,r0[0x0]
800098c6:	92 fc       	ld.uh	r12,r9[0xe]
800098c8:	80 00       	ld.sh	r0,r0[0x0]
800098ca:	93 5c       	st.w	r9[0x14],r12
800098cc:	80 00       	ld.sh	r0,r0[0x0]
800098ce:	97 dc       	st.w	r11[0x34],r12
800098d0:	80 00       	ld.sh	r0,r0[0x0]
800098d2:	95 9c       	st.w	r10[0x24],r12

800098d4 <FIFO_Init>:
	FIFO_Init();
	Enable_global_interrupt();
	
}
void FIFO_Init()
{
800098d4:	d4 01       	pushm	lr
	//Disable both outputs
	FIFO_0_nOE_SET
800098d6:	31 cc       	mov	r12,28
800098d8:	f0 1f 00 97 	mcall	80009b34 <FIFO_Init+0x260>
	FIFO_1_nOE_SET
800098dc:	31 bc       	mov	r12,27
800098de:	f0 1f 00 96 	mcall	80009b34 <FIFO_Init+0x260>
	
	//Reset Buffer 0
	FIFO_0_WRST_CLR;
800098e2:	31 5c       	mov	r12,21
800098e4:	f0 1f 00 95 	mcall	80009b38 <FIFO_Init+0x264>
	FIFO_0_RCLK_CLR;
800098e8:	31 3c       	mov	r12,19
800098ea:	f0 1f 00 94 	mcall	80009b38 <FIFO_Init+0x264>
	FIFO_0_nRRST_SET;
800098ee:	30 fc       	mov	r12,15
800098f0:	f0 1f 00 91 	mcall	80009b34 <FIFO_Init+0x260>
	FIFO_0_WEN_CLR;
800098f4:	31 4c       	mov	r12,20
800098f6:	f0 1f 00 91 	mcall	80009b38 <FIFO_Init+0x264>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800098fa:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800098fe:	f0 ca ff 60 	sub	r10,r8,-160
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009902:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009906:	14 38       	cp.w	r8,r10
80009908:	e0 88 00 09 	brls	8000991a <FIFO_Init+0x46>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000990c:	12 38       	cp.w	r8,r9
8000990e:	fe 98 ff fa 	brls	80009902 <FIFO_Init+0x2e>
80009912:	12 3a       	cp.w	r10,r9
80009914:	e0 83 00 ac 	brlo	80009a6c <FIFO_Init+0x198>
80009918:	cf 5b       	rjmp	80009902 <FIFO_Init+0x2e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000991a:	12 38       	cp.w	r8,r9
8000991c:	e0 8b 00 a8 	brhi	80009a6c <FIFO_Init+0x198>
80009920:	12 3a       	cp.w	r10,r9
80009922:	e0 83 00 a5 	brlo	80009a6c <FIFO_Init+0x198>
80009926:	ce eb       	rjmp	80009902 <FIFO_Init+0x2e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009928:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000992c:	14 38       	cp.w	r8,r10
8000992e:	e0 88 00 09 	brls	80009940 <FIFO_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009932:	12 38       	cp.w	r8,r9
80009934:	fe 98 ff fa 	brls	80009928 <FIFO_Init+0x54>
80009938:	12 3a       	cp.w	r10,r9
8000993a:	e0 83 00 a1 	brlo	80009a7c <FIFO_Init+0x1a8>
8000993e:	cf 5b       	rjmp	80009928 <FIFO_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009940:	12 38       	cp.w	r8,r9
80009942:	e0 8b 00 9d 	brhi	80009a7c <FIFO_Init+0x1a8>
80009946:	12 3a       	cp.w	r10,r9
80009948:	e0 83 00 9a 	brlo	80009a7c <FIFO_Init+0x1a8>
8000994c:	ce eb       	rjmp	80009928 <FIFO_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000994e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009952:	14 38       	cp.w	r8,r10
80009954:	e0 88 00 09 	brls	80009966 <FIFO_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009958:	12 38       	cp.w	r8,r9
8000995a:	fe 98 ff fa 	brls	8000994e <FIFO_Init+0x7a>
8000995e:	12 3a       	cp.w	r10,r9
80009960:	e0 83 00 99 	brlo	80009a92 <FIFO_Init+0x1be>
80009964:	cf 5b       	rjmp	8000994e <FIFO_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009966:	12 38       	cp.w	r8,r9
80009968:	e0 8b 00 95 	brhi	80009a92 <FIFO_Init+0x1be>
8000996c:	12 3a       	cp.w	r10,r9
8000996e:	e0 83 00 92 	brlo	80009a92 <FIFO_Init+0x1be>
80009972:	ce eb       	rjmp	8000994e <FIFO_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009974:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009978:	14 38       	cp.w	r8,r10
8000997a:	e0 88 00 09 	brls	8000998c <FIFO_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000997e:	12 38       	cp.w	r8,r9
80009980:	fe 98 ff fa 	brls	80009974 <FIFO_Init+0xa0>
80009984:	12 3a       	cp.w	r10,r9
80009986:	e0 83 00 8e 	brlo	80009aa2 <FIFO_Init+0x1ce>
8000998a:	cf 5b       	rjmp	80009974 <FIFO_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000998c:	12 38       	cp.w	r8,r9
8000998e:	e0 8b 00 8a 	brhi	80009aa2 <FIFO_Init+0x1ce>
80009992:	12 3a       	cp.w	r10,r9
80009994:	e0 83 00 87 	brlo	80009aa2 <FIFO_Init+0x1ce>
80009998:	ce eb       	rjmp	80009974 <FIFO_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000999a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000999e:	14 38       	cp.w	r8,r10
800099a0:	e0 88 00 09 	brls	800099b2 <FIFO_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800099a4:	12 38       	cp.w	r8,r9
800099a6:	fe 98 ff fa 	brls	8000999a <FIFO_Init+0xc6>
800099aa:	12 3a       	cp.w	r10,r9
800099ac:	e0 83 00 86 	brlo	80009ab8 <FIFO_Init+0x1e4>
800099b0:	cf 5b       	rjmp	8000999a <FIFO_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800099b2:	12 38       	cp.w	r8,r9
800099b4:	e0 8b 00 82 	brhi	80009ab8 <FIFO_Init+0x1e4>
800099b8:	12 3a       	cp.w	r10,r9
800099ba:	c7 f3       	brcs	80009ab8 <FIFO_Init+0x1e4>
800099bc:	ce fb       	rjmp	8000999a <FIFO_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800099be:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800099c2:	14 38       	cp.w	r8,r10
800099c4:	e0 88 00 09 	brls	800099d6 <FIFO_Init+0x102>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800099c8:	12 38       	cp.w	r8,r9
800099ca:	fe 98 ff fa 	brls	800099be <FIFO_Init+0xea>
800099ce:	12 3a       	cp.w	r10,r9
800099d0:	e0 83 00 88 	brlo	80009ae0 <FIFO_Init+0x20c>
800099d4:	cf 5b       	rjmp	800099be <FIFO_Init+0xea>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800099d6:	12 38       	cp.w	r8,r9
800099d8:	e0 8b 00 84 	brhi	80009ae0 <FIFO_Init+0x20c>
800099dc:	12 3a       	cp.w	r10,r9
800099de:	e0 83 00 81 	brlo	80009ae0 <FIFO_Init+0x20c>
800099e2:	ce eb       	rjmp	800099be <FIFO_Init+0xea>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800099e4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800099e8:	14 38       	cp.w	r8,r10
800099ea:	e0 88 00 08 	brls	800099fa <FIFO_Init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800099ee:	12 38       	cp.w	r8,r9
800099f0:	fe 98 ff fa 	brls	800099e4 <FIFO_Init+0x110>
800099f4:	12 3a       	cp.w	r10,r9
800099f6:	c7 d3       	brcs	80009af0 <FIFO_Init+0x21c>
800099f8:	cf 6b       	rjmp	800099e4 <FIFO_Init+0x110>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800099fa:	12 38       	cp.w	r8,r9
800099fc:	e0 8b 00 7a 	brhi	80009af0 <FIFO_Init+0x21c>
80009a00:	12 3a       	cp.w	r10,r9
80009a02:	c7 73       	brcs	80009af0 <FIFO_Init+0x21c>
80009a04:	cf 0b       	rjmp	800099e4 <FIFO_Init+0x110>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009a06:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009a0a:	14 38       	cp.w	r8,r10
80009a0c:	e0 88 00 08 	brls	80009a1c <FIFO_Init+0x148>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009a10:	12 38       	cp.w	r8,r9
80009a12:	fe 98 ff fa 	brls	80009a06 <FIFO_Init+0x132>
80009a16:	12 3a       	cp.w	r10,r9
80009a18:	c7 73       	brcs	80009b06 <FIFO_Init+0x232>
80009a1a:	cf 6b       	rjmp	80009a06 <FIFO_Init+0x132>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009a1c:	12 38       	cp.w	r8,r9
80009a1e:	e0 8b 00 74 	brhi	80009b06 <FIFO_Init+0x232>
80009a22:	12 3a       	cp.w	r10,r9
80009a24:	c7 13       	brcs	80009b06 <FIFO_Init+0x232>
80009a26:	cf 0b       	rjmp	80009a06 <FIFO_Init+0x132>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009a28:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009a2c:	14 38       	cp.w	r8,r10
80009a2e:	e0 88 00 08 	brls	80009a3e <FIFO_Init+0x16a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009a32:	12 38       	cp.w	r8,r9
80009a34:	fe 98 ff fa 	brls	80009a28 <FIFO_Init+0x154>
80009a38:	12 3a       	cp.w	r10,r9
80009a3a:	c6 e3       	brcs	80009b16 <FIFO_Init+0x242>
80009a3c:	cf 6b       	rjmp	80009a28 <FIFO_Init+0x154>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009a3e:	12 38       	cp.w	r8,r9
80009a40:	e0 8b 00 6b 	brhi	80009b16 <FIFO_Init+0x242>
80009a44:	12 3a       	cp.w	r10,r9
80009a46:	c6 83       	brcs	80009b16 <FIFO_Init+0x242>
80009a48:	cf 0b       	rjmp	80009a28 <FIFO_Init+0x154>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009a4a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009a4e:	14 38       	cp.w	r8,r10
80009a50:	e0 88 00 08 	brls	80009a60 <FIFO_Init+0x18c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009a54:	12 38       	cp.w	r8,r9
80009a56:	fe 98 ff fa 	brls	80009a4a <FIFO_Init+0x176>
80009a5a:	12 3a       	cp.w	r10,r9
80009a5c:	c6 83       	brcs	80009b2c <FIFO_Init+0x258>
80009a5e:	cf 6b       	rjmp	80009a4a <FIFO_Init+0x176>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009a60:	12 38       	cp.w	r8,r9
80009a62:	e0 8b 00 65 	brhi	80009b2c <FIFO_Init+0x258>
80009a66:	12 3a       	cp.w	r10,r9
80009a68:	c6 23       	brcs	80009b2c <FIFO_Init+0x258>
80009a6a:	cf 0b       	rjmp	80009a4a <FIFO_Init+0x176>
	delay_us(10);
	FIFO_0_RCLK_SET;
80009a6c:	31 3c       	mov	r12,19
80009a6e:	f0 1f 00 32 	mcall	80009b34 <FIFO_Init+0x260>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009a72:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009a76:	f0 ca ff 60 	sub	r10,r8,-160
80009a7a:	c5 7b       	rjmp	80009928 <FIFO_Init+0x54>
	delay_us(10);
	FIFO_0_RCLK_CLR;
80009a7c:	31 3c       	mov	r12,19
80009a7e:	f0 1f 00 2f 	mcall	80009b38 <FIFO_Init+0x264>
	FIFO_0_nRRST_CLR;
80009a82:	30 fc       	mov	r12,15
80009a84:	f0 1f 00 2d 	mcall	80009b38 <FIFO_Init+0x264>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009a88:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009a8c:	f0 ca ff 60 	sub	r10,r8,-160
80009a90:	c5 fb       	rjmp	8000994e <FIFO_Init+0x7a>
	delay_us(10);
	FIFO_0_RCLK_SET;
80009a92:	31 3c       	mov	r12,19
80009a94:	f0 1f 00 28 	mcall	80009b34 <FIFO_Init+0x260>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009a98:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009a9c:	f0 ca ff 60 	sub	r10,r8,-160
80009aa0:	c6 ab       	rjmp	80009974 <FIFO_Init+0xa0>
	delay_us(10);
	FIFO_0_RCLK_CLR;
80009aa2:	31 3c       	mov	r12,19
80009aa4:	f0 1f 00 25 	mcall	80009b38 <FIFO_Init+0x264>
	FIFO_0_nRRST_SET;
80009aa8:	30 fc       	mov	r12,15
80009aaa:	f0 1f 00 23 	mcall	80009b34 <FIFO_Init+0x260>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009aae:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009ab2:	f0 ca ff 60 	sub	r10,r8,-160
80009ab6:	c7 2b       	rjmp	8000999a <FIFO_Init+0xc6>
	delay_us(10);
	FIFO_0_WRST_SET;
80009ab8:	31 5c       	mov	r12,21
80009aba:	f0 1f 00 1f 	mcall	80009b34 <FIFO_Init+0x260>
	
	//Reset Buffer 1
	FIFO_1_WRST_CLR;
80009abe:	31 9c       	mov	r12,25
80009ac0:	f0 1f 00 1e 	mcall	80009b38 <FIFO_Init+0x264>
	FIFO_1_RCLK_CLR;
80009ac4:	31 7c       	mov	r12,23
80009ac6:	f0 1f 00 1d 	mcall	80009b38 <FIFO_Init+0x264>
	FIFO_1_nRRST_SET;
80009aca:	31 6c       	mov	r12,22
80009acc:	f0 1f 00 1a 	mcall	80009b34 <FIFO_Init+0x260>
	FIFO_1_WEN_CLR;
80009ad0:	31 8c       	mov	r12,24
80009ad2:	f0 1f 00 1a 	mcall	80009b38 <FIFO_Init+0x264>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009ad6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009ada:	f0 ca ff 60 	sub	r10,r8,-160
80009ade:	c7 0b       	rjmp	800099be <FIFO_Init+0xea>
	delay_us(10);
	FIFO_1_RCLK_SET;
80009ae0:	31 7c       	mov	r12,23
80009ae2:	f0 1f 00 15 	mcall	80009b34 <FIFO_Init+0x260>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009ae6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009aea:	f0 ca ff 60 	sub	r10,r8,-160
80009aee:	c7 bb       	rjmp	800099e4 <FIFO_Init+0x110>
	delay_us(10);
	FIFO_0_RCLK_CLR;
80009af0:	31 3c       	mov	r12,19
80009af2:	f0 1f 00 12 	mcall	80009b38 <FIFO_Init+0x264>
	FIFO_1_nRRST_CLR;
80009af6:	31 6c       	mov	r12,22
80009af8:	f0 1f 00 10 	mcall	80009b38 <FIFO_Init+0x264>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009afc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009b00:	f0 ca ff 60 	sub	r10,r8,-160
80009b04:	c8 1b       	rjmp	80009a06 <FIFO_Init+0x132>
	delay_us(10);
	FIFO_1_RCLK_SET;
80009b06:	31 7c       	mov	r12,23
80009b08:	f0 1f 00 0b 	mcall	80009b34 <FIFO_Init+0x260>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009b0c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009b10:	f0 ca ff 60 	sub	r10,r8,-160
80009b14:	c8 ab       	rjmp	80009a28 <FIFO_Init+0x154>
	delay_us(10);
	FIFO_1_RCLK_CLR;
80009b16:	31 7c       	mov	r12,23
80009b18:	f0 1f 00 08 	mcall	80009b38 <FIFO_Init+0x264>
	FIFO_1_nRRST_SET;
80009b1c:	31 6c       	mov	r12,22
80009b1e:	f0 1f 00 06 	mcall	80009b34 <FIFO_Init+0x260>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009b22:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009b26:	f0 ca ff 60 	sub	r10,r8,-160
80009b2a:	c9 0b       	rjmp	80009a4a <FIFO_Init+0x176>
	delay_us(10);
	FIFO_1_WRST_SET;
80009b2c:	31 9c       	mov	r12,25
80009b2e:	f0 1f 00 02 	mcall	80009b34 <FIFO_Init+0x260>
}
80009b32:	d8 02       	popm	pc
80009b34:	80 00       	ld.sh	r0,r0[0x0]
80009b36:	32 0e       	mov	lr,32
80009b38:	80 00       	ld.sh	r0,r0[0x0]
80009b3a:	32 2a       	mov	r10,34

80009b3c <TakePhoto>:
	}
	
}

int TakePhoto(uint8_t Cameras)
{
80009b3c:	d4 01       	pushm	lr
	
	//Only want to take pictures on cameras found
	if(((OV7670_Status.VSYNC0_State != IDLE) || !OV7670_Status.Camera_0_Found) && ((OV7670_Status.VSYNC1_State != IDLE) || !OV7670_Status.Camera_1_Found))
80009b3e:	49 a8       	lddpc	r8,80009ba4 <TakePhoto+0x68>
80009b40:	11 d9       	ld.ub	r9,r8[0x5]
80009b42:	30 08       	mov	r8,0
80009b44:	f0 09 18 00 	cp.b	r9,r8
80009b48:	c0 71       	brne	80009b56 <TakePhoto+0x1a>
80009b4a:	49 78       	lddpc	r8,80009ba4 <TakePhoto+0x68>
80009b4c:	11 99       	ld.ub	r9,r8[0x1]
80009b4e:	30 08       	mov	r8,0
80009b50:	f0 09 18 00 	cp.b	r9,r8
80009b54:	c0 d1       	brne	80009b6e <TakePhoto+0x32>
80009b56:	49 48       	lddpc	r8,80009ba4 <TakePhoto+0x68>
80009b58:	11 e9       	ld.ub	r9,r8[0x6]
80009b5a:	30 08       	mov	r8,0
80009b5c:	f0 09 18 00 	cp.b	r9,r8
80009b60:	c1 f1       	brne	80009b9e <TakePhoto+0x62>
80009b62:	49 18       	lddpc	r8,80009ba4 <TakePhoto+0x68>
80009b64:	11 a9       	ld.ub	r9,r8[0x2]
80009b66:	30 08       	mov	r8,0
80009b68:	f0 09 18 00 	cp.b	r9,r8
80009b6c:	c1 90       	breq	80009b9e <TakePhoto+0x62>
		return CAMERAS_BUSY; //wait for cameras to be idle if they are found
	
	if(Cameras & CAMERA_LEFT)
80009b6e:	f1 dc c0 01 	bfextu	r8,r12,0x0,0x1
80009b72:	c0 40       	breq	80009b7a <TakePhoto+0x3e>
		OV7670_Status.VSYNC0_State = TAKE_PHOTO;
80009b74:	30 19       	mov	r9,1
80009b76:	48 c8       	lddpc	r8,80009ba4 <TakePhoto+0x68>
80009b78:	b0 d9       	st.b	r8[0x5],r9
		
	if(Cameras & CAMERA_RIGHT)
80009b7a:	e2 1c 00 02 	andl	r12,0x2,COH
80009b7e:	c0 40       	breq	80009b86 <TakePhoto+0x4a>
		OV7670_Status.VSYNC1_State = TAKE_PHOTO;
80009b80:	30 19       	mov	r9,1
80009b82:	48 98       	lddpc	r8,80009ba4 <TakePhoto+0x68>
80009b84:	b0 e9       	st.b	r8[0x6],r9
	
	VSYNC_0_ENABLE_INTERRUPT;
80009b86:	30 4b       	mov	r11,4
80009b88:	fe 7c 14 00 	mov	r12,-60416
80009b8c:	f0 1f 00 07 	mcall	80009ba8 <TakePhoto+0x6c>
	VSYNC_1_ENABLE_INTERRUPT;
80009b90:	30 1b       	mov	r11,1
80009b92:	fe 7c 14 00 	mov	r12,-60416
80009b96:	f0 1f 00 05 	mcall	80009ba8 <TakePhoto+0x6c>
80009b9a:	30 2c       	mov	r12,2
	
	return TAKING_PHOTO;
80009b9c:	d8 02       	popm	pc
80009b9e:	30 4c       	mov	r12,4
	
}
80009ba0:	d8 02       	popm	pc
80009ba2:	00 00       	add	r0,r0
80009ba4:	00 00       	add	r0,r0
80009ba6:	1a 86       	andn	r6,sp
80009ba8:	80 00       	ld.sh	r0,r0[0x0]
80009baa:	30 2a       	mov	r10,2

80009bac <VSYNC0_Handler>:
// /*#include "CustomDevices/MotorDriver.h"*/
// SDCard
// #include "CustomDevices/SD_Card.h"

__attribute__((__interrupt__)) static void VSYNC0_Handler (void)
{
80009bac:	d4 01       	pushm	lr
	//print_dbg("\n\rVSYNC0 Detected!");
	eic_clear_interrupt_line(&AVR32_EIC, VSYNC_0_LINE);
80009bae:	30 4b       	mov	r11,4
80009bb0:	fe 7c 14 00 	mov	r12,-60416
80009bb4:	f0 1f 00 18 	mcall	80009c14 <VSYNC0_Handler+0x68>
	//VSYNC_0_DISABLE_INTERRUPT;
	switch(OV7670_Status.VSYNC0_State)
80009bb8:	49 88       	lddpc	r8,80009c18 <VSYNC0_Handler+0x6c>
80009bba:	11 d8       	ld.ub	r8,r8[0x5]
80009bbc:	30 29       	mov	r9,2
80009bbe:	f2 08 18 00 	cp.b	r8,r9
80009bc2:	c1 00       	breq	80009be2 <VSYNC0_Handler+0x36>
80009bc4:	30 39       	mov	r9,3
80009bc6:	f2 08 18 00 	cp.b	r8,r9
80009bca:	c1 30       	breq	80009bf0 <VSYNC0_Handler+0x44>
80009bcc:	30 19       	mov	r9,1
80009bce:	f2 08 18 00 	cp.b	r8,r9
80009bd2:	c1 31       	brne	80009bf8 <VSYNC0_Handler+0x4c>
	{
		case(TAKE_PHOTO):
			FIFO_0_WEN_SET;
80009bd4:	31 4c       	mov	r12,20
80009bd6:	f0 1f 00 12 	mcall	80009c1c <VSYNC0_Handler+0x70>
			OV7670_Status.VSYNC0_State = TAKING_PHOTO;
80009bda:	30 29       	mov	r9,2
80009bdc:	48 f8       	lddpc	r8,80009c18 <VSYNC0_Handler+0x6c>
80009bde:	b0 d9       	st.b	r8[0x5],r9
			break;
80009be0:	c1 78       	rjmp	80009c0e <VSYNC0_Handler+0x62>
			
		case(TAKING_PHOTO):
			FIFO_0_WEN_CLR;
80009be2:	31 4c       	mov	r12,20
80009be4:	f0 1f 00 0f 	mcall	80009c20 <VSYNC0_Handler+0x74>
			OV7670_Status.VSYNC0_State = TAKEN_PHOTO;
80009be8:	30 39       	mov	r9,3
80009bea:	48 c8       	lddpc	r8,80009c18 <VSYNC0_Handler+0x6c>
80009bec:	b0 d9       	st.b	r8[0x5],r9
			break;
80009bee:	c1 08       	rjmp	80009c0e <VSYNC0_Handler+0x62>
		
		case (TAKEN_PHOTO):
			FIFO_0_WEN_CLR;
80009bf0:	31 4c       	mov	r12,20
80009bf2:	f0 1f 00 0c 	mcall	80009c20 <VSYNC0_Handler+0x74>
			break;
80009bf6:	c0 c8       	rjmp	80009c0e <VSYNC0_Handler+0x62>
			
		case(IDLE):
		default:
			VSYNC_0_DISABLE_INTERRUPT;
80009bf8:	30 4b       	mov	r11,4
80009bfa:	fe 7c 14 00 	mov	r12,-60416
80009bfe:	f0 1f 00 0a 	mcall	80009c24 <VSYNC0_Handler+0x78>
			FIFO_0_WEN_CLR;
80009c02:	31 4c       	mov	r12,20
80009c04:	f0 1f 00 07 	mcall	80009c20 <VSYNC0_Handler+0x74>
			OV7670_Status.VSYNC0_State = IDLE;
80009c08:	30 09       	mov	r9,0
80009c0a:	48 48       	lddpc	r8,80009c18 <VSYNC0_Handler+0x6c>
80009c0c:	b0 d9       	st.b	r8[0x5],r9
			break;
	}
}
80009c0e:	d4 02       	popm	lr
80009c10:	d6 03       	rete
80009c12:	00 00       	add	r0,r0
80009c14:	80 00       	ld.sh	r0,r0[0x0]
80009c16:	30 34       	mov	r4,3
80009c18:	00 00       	add	r0,r0
80009c1a:	1a 86       	andn	r6,sp
80009c1c:	80 00       	ld.sh	r0,r0[0x0]
80009c1e:	32 0e       	mov	lr,32
80009c20:	80 00       	ld.sh	r0,r0[0x0]
80009c22:	32 2a       	mov	r10,34
80009c24:	80 00       	ld.sh	r0,r0[0x0]
80009c26:	30 4a       	mov	r10,4

80009c28 <VSYNC1_Handler>:

__attribute__((__interrupt__)) static void VSYNC1_Handler (void)
{
80009c28:	d4 01       	pushm	lr
	//print_dbg("\n\rVSYNC1 Detected!");
	eic_clear_interrupt_line(&AVR32_EIC, VSYNC_1_LINE);
80009c2a:	30 1b       	mov	r11,1
80009c2c:	fe 7c 14 00 	mov	r12,-60416
80009c30:	f0 1f 00 18 	mcall	80009c90 <VSYNC1_Handler+0x68>
	//VSYNC_1_DISABLE_INTERRUPT;
		switch(OV7670_Status.VSYNC1_State)
80009c34:	49 88       	lddpc	r8,80009c94 <VSYNC1_Handler+0x6c>
80009c36:	11 e8       	ld.ub	r8,r8[0x6]
80009c38:	30 29       	mov	r9,2
80009c3a:	f2 08 18 00 	cp.b	r8,r9
80009c3e:	c1 00       	breq	80009c5e <VSYNC1_Handler+0x36>
80009c40:	30 39       	mov	r9,3
80009c42:	f2 08 18 00 	cp.b	r8,r9
80009c46:	c1 30       	breq	80009c6c <VSYNC1_Handler+0x44>
80009c48:	30 19       	mov	r9,1
80009c4a:	f2 08 18 00 	cp.b	r8,r9
80009c4e:	c1 31       	brne	80009c74 <VSYNC1_Handler+0x4c>
		{
			case(TAKE_PHOTO):
			FIFO_1_WEN_SET;
80009c50:	31 8c       	mov	r12,24
80009c52:	f0 1f 00 12 	mcall	80009c98 <VSYNC1_Handler+0x70>
			OV7670_Status.VSYNC1_State = TAKING_PHOTO;
80009c56:	30 29       	mov	r9,2
80009c58:	48 f8       	lddpc	r8,80009c94 <VSYNC1_Handler+0x6c>
80009c5a:	b0 e9       	st.b	r8[0x6],r9
			break;
80009c5c:	c1 78       	rjmp	80009c8a <VSYNC1_Handler+0x62>
			
			case(TAKING_PHOTO):
			FIFO_1_WEN_CLR;
80009c5e:	31 8c       	mov	r12,24
80009c60:	f0 1f 00 0f 	mcall	80009c9c <VSYNC1_Handler+0x74>
			OV7670_Status.VSYNC1_State = TAKEN_PHOTO;
80009c64:	30 39       	mov	r9,3
80009c66:	48 c8       	lddpc	r8,80009c94 <VSYNC1_Handler+0x6c>
80009c68:	b0 e9       	st.b	r8[0x6],r9
			break;
80009c6a:	c1 08       	rjmp	80009c8a <VSYNC1_Handler+0x62>
			
			case (TAKEN_PHOTO):
			FIFO_1_WEN_CLR;
80009c6c:	31 8c       	mov	r12,24
80009c6e:	f0 1f 00 0c 	mcall	80009c9c <VSYNC1_Handler+0x74>
			break;
80009c72:	c0 c8       	rjmp	80009c8a <VSYNC1_Handler+0x62>
			
			case(IDLE):
			default:
			VSYNC_1_DISABLE_INTERRUPT;
80009c74:	30 1b       	mov	r11,1
80009c76:	fe 7c 14 00 	mov	r12,-60416
80009c7a:	f0 1f 00 0a 	mcall	80009ca0 <VSYNC1_Handler+0x78>
			FIFO_1_WEN_CLR;
80009c7e:	31 8c       	mov	r12,24
80009c80:	f0 1f 00 07 	mcall	80009c9c <VSYNC1_Handler+0x74>
			OV7670_Status.VSYNC1_State = IDLE;
80009c84:	30 09       	mov	r9,0
80009c86:	48 48       	lddpc	r8,80009c94 <VSYNC1_Handler+0x6c>
80009c88:	b0 e9       	st.b	r8[0x6],r9
			break;
		}
}
80009c8a:	d4 02       	popm	lr
80009c8c:	d6 03       	rete
80009c8e:	00 00       	add	r0,r0
80009c90:	80 00       	ld.sh	r0,r0[0x0]
80009c92:	30 34       	mov	r4,3
80009c94:	00 00       	add	r0,r0
80009c96:	1a 86       	andn	r6,sp
80009c98:	80 00       	ld.sh	r0,r0[0x0]
80009c9a:	32 0e       	mov	lr,32
80009c9c:	80 00       	ld.sh	r0,r0[0x0]
80009c9e:	32 2a       	mov	r10,34
80009ca0:	80 00       	ld.sh	r0,r0[0x0]
80009ca2:	30 4a       	mov	r10,4

80009ca4 <Write_Reg>:
unsigned char Write_Reg(unsigned char Register, unsigned char Data)
{
80009ca4:	d4 01       	pushm	lr
80009ca6:	20 1d       	sub	sp,4
	/*	I2C Traffic Generated:
	 *	S | OV_7670 + W | A | RegID | A | Data | A | P |
	 */
	uint8_t Buff[2] = {Register, Data};
80009ca8:	ba 8c       	st.b	sp[0x0],r12
80009caa:	ba 9b       	st.b	sp[0x1],r11
	int status = twim_write(&AVR32_TWIM0, &Buff, 2, OV7670_ADDR, false);
80009cac:	30 08       	mov	r8,0
80009cae:	32 19       	mov	r9,33
80009cb0:	30 2a       	mov	r10,2
80009cb2:	1a 9b       	mov	r11,sp
80009cb4:	fe 7c 38 00 	mov	r12,-51200
80009cb8:	f0 1f 00 03 	mcall	80009cc4 <Write_Reg+0x20>
	return status;
}
80009cbc:	5c 5c       	castu.b	r12
80009cbe:	2f fd       	sub	sp,-4
80009cc0:	d8 02       	popm	pc
80009cc2:	00 00       	add	r0,r0
80009cc4:	80 00       	ld.sh	r0,r0[0x0]
80009cc6:	3c 60       	mov	r0,-58

80009cc8 <OV7670_Init>:
	
	return status;
	
}
void OV7670_Init()
{
80009cc8:	eb cd 40 c0 	pushm	r6-r7,lr
80009ccc:	20 2d       	sub	sp,8
	
	//Check Cameras Exist
	PCA9542A_Chan_Sel(I2C_CHANNEL_0);
80009cce:	30 4c       	mov	r12,4
80009cd0:	f0 1f 00 97 	mcall	80009f2c <OV7670_Init+0x264>
	if (twim_probe(&AVR32_TWIM0, OV7670_ADDR) == STATUS_OK)
80009cd4:	32 1b       	mov	r11,33
80009cd6:	fe 7c 38 00 	mov	r12,-51200
80009cda:	f0 1f 00 96 	mcall	80009f30 <OV7670_Init+0x268>
80009cde:	c0 61       	brne	80009cea <OV7670_Init+0x22>
		OV7670_Status.Camera_0_Found = true;
80009ce0:	30 19       	mov	r9,1
80009ce2:	fe f8 02 52 	ld.w	r8,pc[594]
80009ce6:	b0 99       	st.b	r8[0x1],r9
80009ce8:	c0 58       	rjmp	80009cf2 <OV7670_Init+0x2a>
	else
		OV7670_Status.Camera_0_Found = false;
80009cea:	30 09       	mov	r9,0
80009cec:	fe f8 02 48 	ld.w	r8,pc[584]
80009cf0:	b0 99       	st.b	r8[0x1],r9
		
	PCA9542A_Chan_Sel(I2C_CHANNEL_1);
80009cf2:	30 5c       	mov	r12,5
80009cf4:	f0 1f 00 8e 	mcall	80009f2c <OV7670_Init+0x264>
	if (twim_probe(&AVR32_TWIM0, OV7670_ADDR) == STATUS_OK)
80009cf8:	32 1b       	mov	r11,33
80009cfa:	fe 7c 38 00 	mov	r12,-51200
80009cfe:	f0 1f 00 8d 	mcall	80009f30 <OV7670_Init+0x268>
80009d02:	c0 61       	brne	80009d0e <OV7670_Init+0x46>
		OV7670_Status.Camera_1_Found = true;
80009d04:	30 19       	mov	r9,1
80009d06:	fe f8 02 2e 	ld.w	r8,pc[558]
80009d0a:	b0 a9       	st.b	r8[0x2],r9
80009d0c:	c0 58       	rjmp	80009d16 <OV7670_Init+0x4e>
	else
		OV7670_Status.Camera_1_Found = false;
80009d0e:	30 09       	mov	r9,0
80009d10:	fe f8 02 24 	ld.w	r8,pc[548]
80009d14:	b0 a9       	st.b	r8[0x2],r9
		
	
	//Iniialise Cameras
	if(OV7670_Status.Camera_0_Found)
80009d16:	fe f8 02 1e 	ld.w	r8,pc[542]
80009d1a:	11 99       	ld.ub	r9,r8[0x1]
80009d1c:	30 08       	mov	r8,0
80009d1e:	f0 09 18 00 	cp.b	r9,r8
80009d22:	c5 60       	breq	80009dce <OV7670_Init+0x106>
	{
		PCA9542A_Chan_Sel(I2C_CHANNEL_0);
80009d24:	30 4c       	mov	r12,4
80009d26:	f0 1f 00 82 	mcall	80009f2c <OV7670_Init+0x264>
		//Reset Camera
		if(STATUS_OK != Write_Reg(OV_COM7, 0x80))
80009d2a:	e0 6b 00 80 	mov	r11,128
80009d2e:	31 2c       	mov	r12,18
80009d30:	f0 1f 00 82 	mcall	80009f38 <OV7670_Init+0x270>
80009d34:	c0 a0       	breq	80009d48 <OV7670_Init+0x80>
		{
			print_dbg("\n\rCamera Reset Fail");
80009d36:	fe fc 02 06 	ld.w	r12,pc[518]
80009d3a:	f0 1f 00 82 	mcall	80009f40 <OV7670_Init+0x278>
			OV7670_Status.Camera_0_Error = true;
80009d3e:	4f e8       	lddpc	r8,80009f34 <OV7670_Init+0x26c>
80009d40:	30 19       	mov	r9,1
80009d42:	b0 b9       	st.b	r8[0x3],r9
			OV7670_Status.Status = ERR_DEVICE;	
80009d44:	3f 49       	mov	r9,-12
80009d46:	b0 89       	st.b	r8[0x0],r9
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009d48:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009d4c:	e2 69 71 00 	mov	r9,160000
80009d50:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009d54:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009d58:	14 38       	cp.w	r8,r10
80009d5a:	e0 88 00 08 	brls	80009d6a <OV7670_Init+0xa2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009d5e:	12 38       	cp.w	r8,r9
80009d60:	fe 98 ff fa 	brls	80009d54 <OV7670_Init+0x8c>
80009d64:	12 3a       	cp.w	r10,r9
80009d66:	c0 53       	brcs	80009d70 <OV7670_Init+0xa8>
80009d68:	cf 6b       	rjmp	80009d54 <OV7670_Init+0x8c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009d6a:	12 38       	cp.w	r8,r9
80009d6c:	e0 88 00 08 	brls	80009d7c <OV7670_Init+0xb4>
80009d70:	4f 56       	lddpc	r6,80009f44 <OV7670_Init+0x27c>
80009d72:	ec c7 ff ff 	sub	r7,r6,-1
	*Data = Buff[0];
	
	return status;
	
}
void OV7670_Init()
80009d76:	ec c6 fe b1 	sub	r6,r6,-335
80009d7a:	c0 48       	rjmp	80009d82 <OV7670_Init+0xba>
80009d7c:	12 3a       	cp.w	r10,r9
80009d7e:	cf 93       	brcs	80009d70 <OV7670_Init+0xa8>
80009d80:	ce ab       	rjmp	80009d54 <OV7670_Init+0x8c>
			//return FAIL;
		}
		delay_ms(10); //wait for Camera to reset
		for (int i = 0; i < SETTINGS_LENGTH; i++)
		{
			if(STATUS_OK != Write_Reg(default_settings[i][0], default_settings[i][1]))
80009d82:	0f 8b       	ld.ub	r11,r7[0x0]
80009d84:	ef 3c ff ff 	ld.ub	r12,r7[-1]
80009d88:	f0 1f 00 6c 	mcall	80009f38 <OV7670_Init+0x270>
80009d8c:	c0 a0       	breq	80009da0 <OV7670_Init+0xd8>
			{
				print_dbg("\n\rCamera Initialise Fail");
80009d8e:	4e fc       	lddpc	r12,80009f48 <OV7670_Init+0x280>
80009d90:	f0 1f 00 6c 	mcall	80009f40 <OV7670_Init+0x278>
				//return FAIL;
				OV7670_Status.Camera_0_Error = true;	
80009d94:	4e 88       	lddpc	r8,80009f34 <OV7670_Init+0x26c>
80009d96:	30 19       	mov	r9,1
80009d98:	b0 b9       	st.b	r8[0x3],r9
				OV7670_Status.Status = ERR_DEVICE;	
80009d9a:	3f 49       	mov	r9,-12
80009d9c:	b0 89       	st.b	r8[0x0],r9
				break;
80009d9e:	c1 88       	rjmp	80009dce <OV7670_Init+0x106>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009da0:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009da4:	f0 ca c1 80 	sub	r10,r8,-16000
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009da8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009dac:	14 38       	cp.w	r8,r10
80009dae:	e0 88 00 09 	brls	80009dc0 <OV7670_Init+0xf8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009db2:	12 38       	cp.w	r8,r9
80009db4:	fe 98 ff fa 	brls	80009da8 <OV7670_Init+0xe0>
80009db8:	12 3a       	cp.w	r10,r9
80009dba:	e0 83 00 b0 	brlo	80009f1a <OV7670_Init+0x252>
80009dbe:	cf 5b       	rjmp	80009da8 <OV7670_Init+0xe0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009dc0:	12 38       	cp.w	r8,r9
80009dc2:	e0 8b 00 ac 	brhi	80009f1a <OV7670_Init+0x252>
80009dc6:	12 3a       	cp.w	r10,r9
80009dc8:	e0 83 00 a9 	brlo	80009f1a <OV7670_Init+0x252>
80009dcc:	ce eb       	rjmp	80009da8 <OV7670_Init+0xe0>
			}
			delay_ms(1);
		}	
	}
	if(OV7670_Status.Camera_1_Found)
80009dce:	4d a8       	lddpc	r8,80009f34 <OV7670_Init+0x26c>
80009dd0:	11 a9       	ld.ub	r9,r8[0x2]
80009dd2:	30 08       	mov	r8,0
80009dd4:	f0 09 18 00 	cp.b	r9,r8
80009dd8:	c5 30       	breq	80009e7e <OV7670_Init+0x1b6>
	{
		PCA9542A_Chan_Sel(I2C_CHANNEL_1);
80009dda:	30 5c       	mov	r12,5
80009ddc:	f0 1f 00 54 	mcall	80009f2c <OV7670_Init+0x264>

		//Reset Camera
		if(STATUS_OK != Write_Reg(OV_COM7, 0x80))
80009de0:	e0 6b 00 80 	mov	r11,128
80009de4:	31 2c       	mov	r12,18
80009de6:	f0 1f 00 55 	mcall	80009f38 <OV7670_Init+0x270>
80009dea:	c0 90       	breq	80009dfc <OV7670_Init+0x134>
		{
			print_dbg("\n\rCamera Reset Fail");
80009dec:	4d 4c       	lddpc	r12,80009f3c <OV7670_Init+0x274>
80009dee:	f0 1f 00 55 	mcall	80009f40 <OV7670_Init+0x278>
			OV7670_Status.Camera_1_Error = true;
80009df2:	4d 18       	lddpc	r8,80009f34 <OV7670_Init+0x26c>
80009df4:	30 19       	mov	r9,1
80009df6:	b0 c9       	st.b	r8[0x4],r9
			OV7670_Status.Status = ERR_DEVICE;	
80009df8:	3f 49       	mov	r9,-12
80009dfa:	b0 89       	st.b	r8[0x0],r9
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009dfc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009e00:	e2 69 71 00 	mov	r9,160000
80009e04:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009e08:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009e0c:	14 38       	cp.w	r8,r10
80009e0e:	e0 88 00 08 	brls	80009e1e <OV7670_Init+0x156>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009e12:	12 38       	cp.w	r8,r9
80009e14:	fe 98 ff fa 	brls	80009e08 <OV7670_Init+0x140>
80009e18:	12 3a       	cp.w	r10,r9
80009e1a:	c0 53       	brcs	80009e24 <OV7670_Init+0x15c>
80009e1c:	cf 6b       	rjmp	80009e08 <OV7670_Init+0x140>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009e1e:	12 38       	cp.w	r8,r9
80009e20:	e0 88 00 08 	brls	80009e30 <OV7670_Init+0x168>
80009e24:	4c 86       	lddpc	r6,80009f44 <OV7670_Init+0x27c>
80009e26:	ec c7 ff ff 	sub	r7,r6,-1
	*Data = Buff[0];
	
	return status;
	
}
void OV7670_Init()
80009e2a:	ec c6 fe b1 	sub	r6,r6,-335
80009e2e:	c0 48       	rjmp	80009e36 <OV7670_Init+0x16e>
80009e30:	12 3a       	cp.w	r10,r9
80009e32:	cf 93       	brcs	80009e24 <OV7670_Init+0x15c>
80009e34:	ce ab       	rjmp	80009e08 <OV7670_Init+0x140>
			//return FAIL;
		}
		delay_ms(10); //wait for Camera to reset
		for (int i = 0; i < SETTINGS_LENGTH; i++)
		{
			if(STATUS_OK != Write_Reg(default_settings[i][0], default_settings[i][1]))
80009e36:	0f 8b       	ld.ub	r11,r7[0x0]
80009e38:	ef 3c ff ff 	ld.ub	r12,r7[-1]
80009e3c:	f0 1f 00 3f 	mcall	80009f38 <OV7670_Init+0x270>
80009e40:	c0 a0       	breq	80009e54 <OV7670_Init+0x18c>
			{
				print_dbg("\n\rCamera Initialise Fail");
80009e42:	4c 2c       	lddpc	r12,80009f48 <OV7670_Init+0x280>
80009e44:	f0 1f 00 3f 	mcall	80009f40 <OV7670_Init+0x278>
				//return FAIL;
				OV7670_Status.Camera_1_Error = true;
80009e48:	4b b8       	lddpc	r8,80009f34 <OV7670_Init+0x26c>
80009e4a:	30 19       	mov	r9,1
80009e4c:	b0 c9       	st.b	r8[0x4],r9
				OV7670_Status.Status = ERR_DEVICE;					
80009e4e:	3f 49       	mov	r9,-12
80009e50:	b0 89       	st.b	r8[0x0],r9
				break;
80009e52:	c1 68       	rjmp	80009e7e <OV7670_Init+0x1b6>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80009e54:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80009e58:	f0 ca c1 80 	sub	r10,r8,-16000
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80009e5c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80009e60:	14 38       	cp.w	r8,r10
80009e62:	e0 88 00 08 	brls	80009e72 <OV7670_Init+0x1aa>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80009e66:	12 38       	cp.w	r8,r9
80009e68:	fe 98 ff fa 	brls	80009e5c <OV7670_Init+0x194>
80009e6c:	12 3a       	cp.w	r10,r9
80009e6e:	c5 b3       	brcs	80009f24 <OV7670_Init+0x25c>
80009e70:	cf 6b       	rjmp	80009e5c <OV7670_Init+0x194>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80009e72:	12 38       	cp.w	r8,r9
80009e74:	e0 8b 00 58 	brhi	80009f24 <OV7670_Init+0x25c>
80009e78:	12 3a       	cp.w	r10,r9
80009e7a:	c5 53       	brcs	80009f24 <OV7670_Init+0x25c>
80009e7c:	cf 0b       	rjmp	80009e5c <OV7670_Init+0x194>
			}
			delay_ms(1);
		}
	}
	PCA9542A_Chan_Sel(NO_SELECT);
80009e7e:	30 0c       	mov	r12,0
80009e80:	f0 1f 00 2b 	mcall	80009f2c <OV7670_Init+0x264>
	
	//Initialise VSYNC Interrupts
	eic_options_t eic_options;
	eic_options.eic_mode = EIC_MODE_EDGE_TRIGGERED;
80009e84:	30 08       	mov	r8,0
80009e86:	ba b8       	st.b	sp[0x3],r8
	eic_options.eic_edge = EIC_EDGE_FALLING_EDGE;
80009e88:	ba c8       	st.b	sp[0x4],r8
	eic_options.eic_async = EIC_SYNCH_MODE;
80009e8a:	ba f8       	st.b	sp[0x7],r8
	eic_options.eic_line = VSYNC_1_LINE;
80009e8c:	30 18       	mov	r8,1
80009e8e:	ba a8       	st.b	sp[0x2],r8
	//eic_options.eic_line = VSYNC_0_LINE;
	
	Disable_global_interrupt();
80009e90:	d3 03       	ssrf	0x10
	gpio_enable_module_pin(VSYNC_1_PIN, VSYNC_1_FUNCTION);
80009e92:	30 1b       	mov	r11,1
80009e94:	31 ac       	mov	r12,26
80009e96:	f0 1f 00 2e 	mcall	80009f4c <OV7670_Init+0x284>
	gpio_enable_module_pin(VSYNC_0_PIN, VSYNC_0_FUNCTION);
80009e9a:	30 1b       	mov	r11,1
80009e9c:	30 ac       	mov	r12,10
80009e9e:	f0 1f 00 2c 	mcall	80009f4c <OV7670_Init+0x284>
	
	gpio_enable_pin_pull_up(VSYNC_1_PIN); //Enable pull up as it is a low level interrupt
80009ea2:	31 ac       	mov	r12,26
80009ea4:	f0 1f 00 2b 	mcall	80009f50 <OV7670_Init+0x288>
	gpio_enable_pin_pull_up(VSYNC_0_PIN);
80009ea8:	30 ac       	mov	r12,10
80009eaa:	f0 1f 00 2a 	mcall	80009f50 <OV7670_Init+0x288>
	//Initialise EIC
	eic_init(&AVR32_EIC, &eic_options, 1);
80009eae:	fa c7 ff fe 	sub	r7,sp,-2
80009eb2:	30 1a       	mov	r10,1
80009eb4:	0e 9b       	mov	r11,r7
80009eb6:	fe 7c 14 00 	mov	r12,-60416
80009eba:	f0 1f 00 27 	mcall	80009f54 <OV7670_Init+0x28c>
	eic_options.eic_line = VSYNC_0_LINE;
80009ebe:	30 48       	mov	r8,4
80009ec0:	ba a8       	st.b	sp[0x2],r8
	eic_init(&AVR32_EIC, &eic_options, 1);
80009ec2:	30 1a       	mov	r10,1
80009ec4:	0e 9b       	mov	r11,r7
80009ec6:	fe 7c 14 00 	mov	r12,-60416
80009eca:	f0 1f 00 23 	mcall	80009f54 <OV7670_Init+0x28c>
	
	INTC_register_interrupt(&VSYNC1_Handler, AVR32_EIC_IRQ_1, AVR32_INTC_INT0);
80009ece:	30 0a       	mov	r10,0
80009ed0:	e0 6b 01 e0 	mov	r11,480
80009ed4:	4a 1c       	lddpc	r12,80009f58 <OV7670_Init+0x290>
80009ed6:	f0 1f 00 22 	mcall	80009f5c <OV7670_Init+0x294>
	INTC_register_interrupt(&VSYNC0_Handler, AVR32_EIC_IRQ_4, AVR32_INTC_INT0);
80009eda:	30 0a       	mov	r10,0
80009edc:	e0 6b 01 e3 	mov	r11,483
80009ee0:	4a 0c       	lddpc	r12,80009f60 <OV7670_Init+0x298>
80009ee2:	f0 1f 00 1f 	mcall	80009f5c <OV7670_Init+0x294>
	//Enable interrupt on VSYNC1
	eic_enable_line(&AVR32_EIC, VSYNC_1_LINE);
80009ee6:	30 1b       	mov	r11,1
80009ee8:	fe 7c 14 00 	mov	r12,-60416
80009eec:	f0 1f 00 1e 	mcall	80009f64 <OV7670_Init+0x29c>
	eic_enable_line(&AVR32_EIC, (VSYNC_0_LINE));
80009ef0:	30 4b       	mov	r11,4
80009ef2:	fe 7c 14 00 	mov	r12,-60416
80009ef6:	f0 1f 00 1c 	mcall	80009f64 <OV7670_Init+0x29c>
 	VSYNC_1_ENABLE_INTERRUPT;
80009efa:	30 1b       	mov	r11,1
80009efc:	fe 7c 14 00 	mov	r12,-60416
80009f00:	f0 1f 00 1a 	mcall	80009f68 <OV7670_Init+0x2a0>
 	VSYNC_0_ENABLE_INTERRUPT;
80009f04:	30 4b       	mov	r11,4
80009f06:	fe 7c 14 00 	mov	r12,-60416
80009f0a:	f0 1f 00 18 	mcall	80009f68 <OV7670_Init+0x2a0>
	
	FIFO_Init();
80009f0e:	f0 1f 00 18 	mcall	80009f6c <OV7670_Init+0x2a4>
	Enable_global_interrupt();
80009f12:	d5 03       	csrf	0x10
	
}
80009f14:	2f ed       	sub	sp,-8
80009f16:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80009f1a:	2f e7       	sub	r7,-2
			OV7670_Status.Camera_0_Error = true;
			OV7670_Status.Status = ERR_DEVICE;	
			//return FAIL;
		}
		delay_ms(10); //wait for Camera to reset
		for (int i = 0; i < SETTINGS_LENGTH; i++)
80009f1c:	0c 37       	cp.w	r7,r6
80009f1e:	fe 91 ff 32 	brne	80009d82 <OV7670_Init+0xba>
80009f22:	c5 6b       	rjmp	80009dce <OV7670_Init+0x106>
80009f24:	2f e7       	sub	r7,-2
			OV7670_Status.Camera_1_Error = true;
			OV7670_Status.Status = ERR_DEVICE;	
			//return FAIL;
		}
		delay_ms(10); //wait for Camera to reset
		for (int i = 0; i < SETTINGS_LENGTH; i++)
80009f26:	0c 37       	cp.w	r7,r6
80009f28:	c8 71       	brne	80009e36 <OV7670_Init+0x16e>
80009f2a:	ca ab       	rjmp	80009e7e <OV7670_Init+0x1b6>
80009f2c:	80 00       	ld.sh	r0,r0[0x0]
80009f2e:	9f 70       	st.w	pc[0x1c],r0
80009f30:	80 00       	ld.sh	r0,r0[0x0]
80009f32:	3d 14       	mov	r4,-47
80009f34:	00 00       	add	r0,r0
80009f36:	1a 86       	andn	r6,sp
80009f38:	80 00       	ld.sh	r0,r0[0x0]
80009f3a:	9c a4       	ld.uh	r4,lr[0x4]
80009f3c:	80 01       	ld.sh	r1,r0[0x0]
80009f3e:	10 94       	mov	r4,r8
80009f40:	80 00       	ld.sh	r0,r0[0x0]
80009f42:	6d 78       	ld.w	r8,r6[0x5c]
80009f44:	80 01       	ld.sh	r1,r0[0x0]
80009f46:	10 c1       	st.b	r8++,r1
80009f48:	80 01       	ld.sh	r1,r0[0x0]
80009f4a:	10 a8       	st.w	r8++,r8
80009f4c:	80 00       	ld.sh	r0,r0[0x0]
80009f4e:	31 30       	mov	r0,19
80009f50:	80 00       	ld.sh	r0,r0[0x0]
80009f52:	31 f4       	mov	r4,31
80009f54:	80 00       	ld.sh	r0,r0[0x0]
80009f56:	2f 50       	sub	r0,-11
80009f58:	80 00       	ld.sh	r0,r0[0x0]
80009f5a:	9c 28       	ld.sh	r8,lr[0x4]
80009f5c:	80 00       	ld.sh	r0,r0[0x0]
80009f5e:	32 48       	mov	r8,36
80009f60:	80 00       	ld.sh	r0,r0[0x0]
80009f62:	9b ac       	st.w	sp[0x28],r12
80009f64:	80 00       	ld.sh	r0,r0[0x0]
80009f66:	30 20       	mov	r0,2
80009f68:	80 00       	ld.sh	r0,r0[0x0]
80009f6a:	30 2a       	mov	r10,2
80009f6c:	80 00       	ld.sh	r0,r0[0x0]
80009f6e:	98 d4       	ld.uh	r4,r12[0xa]

80009f70 <PCA9542A_Chan_Sel>:
	return status;
}


void PCA9542A_Chan_Sel(unsigned char Channel)
{
80009f70:	eb cd 40 80 	pushm	r7,lr
80009f74:	20 1d       	sub	sp,4
80009f76:	18 97       	mov	r7,r12
	int status = 0;
	char buff[2] = {Channel, 0};
80009f78:	ba 8c       	st.b	sp[0x0],r12
80009f7a:	30 08       	mov	r8,0
80009f7c:	ba 98       	st.b	sp[0x1],r8
	status = twim_write(&AVR32_TWIM0, &buff, 1, PCA9542A_ADDR, false);
80009f7e:	30 08       	mov	r8,0
80009f80:	37 49       	mov	r9,116
80009f82:	30 1a       	mov	r10,1
80009f84:	1a 9b       	mov	r11,sp
80009f86:	fe 7c 38 00 	mov	r12,-51200
80009f8a:	f0 1f 00 07 	mcall	80009fa4 <PCA9542A_Chan_Sel+0x34>
	if(status == STATUS_OK)
80009f8e:	c0 41       	brne	80009f96 <PCA9542A_Chan_Sel+0x26>
	{
		PCA9542A.ChannelSelected = Channel;
80009f90:	48 68       	lddpc	r8,80009fa8 <PCA9542A_Chan_Sel+0x38>
80009f92:	b0 97       	st.b	r8[0x1],r7
80009f94:	c0 48       	rjmp	80009f9c <PCA9542A_Chan_Sel+0x2c>
	}
	else
	{
		PCA9542A.Status = ERR_PROTOCOL;
80009f96:	3f b9       	mov	r9,-5
80009f98:	48 48       	lddpc	r8,80009fa8 <PCA9542A_Chan_Sel+0x38>
80009f9a:	b0 89       	st.b	r8[0x0],r9
	}
80009f9c:	2f fd       	sub	sp,-4
80009f9e:	e3 cd 80 80 	ldm	sp++,r7,pc
80009fa2:	00 00       	add	r0,r0
80009fa4:	80 00       	ld.sh	r0,r0[0x0]
80009fa6:	3c 60       	mov	r0,-58
80009fa8:	00 00       	add	r0,r0
80009faa:	1a 84       	andn	r4,sp

80009fac <Read2DSignal>:
	file_close();
	return STATUS_OK;
}

int Read2DSignal( int * WorkingBuffer )
{
80009fac:	eb cd 40 f8 	pushm	r3-r7,lr
80009fb0:	18 93       	mov	r3,r12
	bool status_b;
	int Status, temp;
	char c = 0;
	if(Columbus_Status.SD_Card->Status != STATUS_OK)
80009fb2:	49 e8       	lddpc	r8,8000a028 <Read2DSignal+0x7c>
80009fb4:	70 18       	ld.w	r8,r8[0x4]
80009fb6:	11 89       	ld.ub	r9,r8[0x0]
80009fb8:	30 08       	mov	r8,0
80009fba:	f0 09 18 00 	cp.b	r9,r8
80009fbe:	c0 30       	breq	80009fc4 <Read2DSignal+0x18>
80009fc0:	e3 cf c0 f8 	ldm	sp++,r3-r7,pc,r12=-1
	return ERR_IO_ERROR;
	nav_filelist_reset();
80009fc4:	f0 1f 00 1a 	mcall	8000a02c <Read2DSignal+0x80>
	nav_setcwd((FS_STRING)TWOD_SIGNAL_FILE, false, false);
80009fc8:	30 0a       	mov	r10,0
80009fca:	14 9b       	mov	r11,r10
80009fcc:	49 9c       	lddpc	r12,8000a030 <Read2DSignal+0x84>
80009fce:	f0 1f 00 1a 	mcall	8000a034 <Read2DSignal+0x88>
	status_b = file_open(FOPEN_MODE_R);
80009fd2:	30 9c       	mov	r12,9
80009fd4:	f0 1f 00 19 	mcall	8000a038 <Read2DSignal+0x8c>
	if(status_b == false)
80009fd8:	c0 61       	brne	80009fe4 <Read2DSignal+0x38>
	{
		print_dbg("File Open Error");
80009fda:	49 9c       	lddpc	r12,8000a03c <Read2DSignal+0x90>
80009fdc:	f0 1f 00 19 	mcall	8000a040 <Read2DSignal+0x94>
80009fe0:	e3 cf c0 f8 	ldm	sp++,r3-r7,pc,r12=-1
		return ERR_IO_ERROR;
80009fe4:	30 07       	mov	r7,0
	for(Status = 0; Status < FFT_SIZE * FFT_SIZE; Status++)
	{
		//		print_dbg("\n\r Read from file: ");
		c = 0;
		temp = 0;
		temp |= file_getc() << 24;
80009fe6:	f0 1f 00 18 	mcall	8000a044 <Read2DSignal+0x98>
80009fea:	e9 dc b0 10 	bfexts	r4,r12,0x0,0x10
		temp |= file_getc() << 16;
80009fee:	f0 1f 00 16 	mcall	8000a044 <Read2DSignal+0x98>
80009ff2:	eb dc b0 10 	bfexts	r5,r12,0x0,0x10
		temp |= file_getc() << 8;
80009ff6:	f0 1f 00 14 	mcall	8000a044 <Read2DSignal+0x98>
80009ffa:	ed dc b0 10 	bfexts	r6,r12,0x0,0x10
		temp |= file_getc();
80009ffe:	f0 1f 00 12 	mcall	8000a044 <Read2DSignal+0x98>
	{
		//		print_dbg("\n\r Read from file: ");
		c = 0;
		temp = 0;
		temp |= file_getc() << 24;
		temp |= file_getc() << 16;
8000a002:	b1 65       	lsl	r5,0x10
8000a004:	eb e4 11 84 	or	r4,r5,r4<<0x18
		temp |= file_getc() << 8;
8000a008:	5c 7c       	castu.h	r12
8000a00a:	18 44       	or	r4,r12
		temp |= file_getc();
		
		//		print_dbg_char(c);
		
		WorkingBuffer[Status] = temp;
8000a00c:	5c 76       	castu.h	r6
8000a00e:	e9 e6 10 84 	or	r4,r4,r6<<0x8
8000a012:	e6 07 09 04 	st.w	r3[r7],r4
8000a016:	2f c7       	sub	r7,-4
		return ERR_IO_ERROR;
	}
	
	
	//Status = file_read_buf(WorkingBuffer, 16);
	for(Status = 0; Status < FFT_SIZE * FFT_SIZE; Status++)
8000a018:	e0 47 04 00 	cp.w	r7,1024
8000a01c:	ce 51       	brne	80009fe6 <Read2DSignal+0x3a>
		
		WorkingBuffer[Status] = temp;
		// 		print_dbg("  Working Buff = ");
		// 		print_dbg_char(WorkingBuffer[Status]);
	}
	file_close();
8000a01e:	f0 1f 00 0b 	mcall	8000a048 <Read2DSignal+0x9c>
8000a022:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
8000a026:	00 00       	add	r0,r0
8000a028:	00 00       	add	r0,r0
8000a02a:	1a 90       	mov	r0,sp
8000a02c:	80 00       	ld.sh	r0,r0[0x0]
8000a02e:	65 d4       	ld.w	r4,r2[0x74]
8000a030:	80 01       	ld.sh	r1,r0[0x0]
8000a032:	12 40       	or	r0,r9
8000a034:	80 00       	ld.sh	r0,r0[0x0]
8000a036:	6a 6c       	ld.w	r12,r5[0x18]
8000a038:	80 00       	ld.sh	r0,r0[0x0]
8000a03a:	62 8c       	ld.w	r12,r1[0x20]
8000a03c:	80 01       	ld.sh	r1,r0[0x0]
8000a03e:	12 50       	eor	r0,r9
8000a040:	80 00       	ld.sh	r0,r0[0x0]
8000a042:	6d 78       	ld.w	r8,r6[0x5c]
8000a044:	80 00       	ld.sh	r0,r0[0x0]
8000a046:	62 20       	ld.w	r0,r1[0x8]
8000a048:	80 00       	ld.sh	r0,r0[0x0]
8000a04a:	60 70       	ld.w	r0,r0[0x1c]

8000a04c <ReadSignal>:
	// Transmit the resulting string with the given USART.
	Log_Write(tmp + i, -1);
}

int ReadSignal( int * WorkingBuffer ) 
{
8000a04c:	eb cd 40 f8 	pushm	r3-r7,lr
8000a050:	18 93       	mov	r3,r12
	bool status_b;
	int Status, temp;
	char c = 0;
	if(Columbus_Status.SD_Card->Status != STATUS_OK)
8000a052:	49 e8       	lddpc	r8,8000a0c8 <ReadSignal+0x7c>
8000a054:	70 18       	ld.w	r8,r8[0x4]
8000a056:	11 89       	ld.ub	r9,r8[0x0]
8000a058:	30 08       	mov	r8,0
8000a05a:	f0 09 18 00 	cp.b	r9,r8
8000a05e:	c0 30       	breq	8000a064 <ReadSignal+0x18>
8000a060:	e3 cf c0 f8 	ldm	sp++,r3-r7,pc,r12=-1
		return ERR_IO_ERROR;
	nav_filelist_reset();
8000a064:	f0 1f 00 1a 	mcall	8000a0cc <ReadSignal+0x80>
	nav_setcwd((FS_STRING)SIGNAL_FILE, false, false);
8000a068:	30 0a       	mov	r10,0
8000a06a:	14 9b       	mov	r11,r10
8000a06c:	49 9c       	lddpc	r12,8000a0d0 <ReadSignal+0x84>
8000a06e:	f0 1f 00 1a 	mcall	8000a0d4 <ReadSignal+0x88>
	status_b = file_open(FOPEN_MODE_R);
8000a072:	30 9c       	mov	r12,9
8000a074:	f0 1f 00 19 	mcall	8000a0d8 <ReadSignal+0x8c>
	if(status_b == false)
8000a078:	c0 61       	brne	8000a084 <ReadSignal+0x38>
	{
		print_dbg("File Open Error");
8000a07a:	49 9c       	lddpc	r12,8000a0dc <ReadSignal+0x90>
8000a07c:	f0 1f 00 19 	mcall	8000a0e0 <ReadSignal+0x94>
8000a080:	e3 cf c0 f8 	ldm	sp++,r3-r7,pc,r12=-1
		return ERR_IO_ERROR;
8000a084:	30 07       	mov	r7,0
	for(Status = 0; Status < FFT_SIZE; Status++)
	{
//		print_dbg("\n\r Read from file: ");
		c = 0;
		temp = 0;
		temp |= file_getc() << 24;
8000a086:	f0 1f 00 18 	mcall	8000a0e4 <ReadSignal+0x98>
8000a08a:	e9 dc b0 10 	bfexts	r4,r12,0x0,0x10
		temp |= file_getc() << 16;
8000a08e:	f0 1f 00 16 	mcall	8000a0e4 <ReadSignal+0x98>
8000a092:	eb dc b0 10 	bfexts	r5,r12,0x0,0x10
		temp |= file_getc() << 8;
8000a096:	f0 1f 00 14 	mcall	8000a0e4 <ReadSignal+0x98>
8000a09a:	ed dc b0 10 	bfexts	r6,r12,0x0,0x10
		temp |= file_getc();	
8000a09e:	f0 1f 00 12 	mcall	8000a0e4 <ReadSignal+0x98>
	{
//		print_dbg("\n\r Read from file: ");
		c = 0;
		temp = 0;
		temp |= file_getc() << 24;
		temp |= file_getc() << 16;
8000a0a2:	b1 65       	lsl	r5,0x10
8000a0a4:	eb e4 11 84 	or	r4,r5,r4<<0x18
		temp |= file_getc() << 8;
8000a0a8:	5c 7c       	castu.h	r12
8000a0aa:	18 44       	or	r4,r12
		temp |= file_getc();	
		
//		print_dbg_char(c);
		
		WorkingBuffer[Status] = temp;
8000a0ac:	5c 76       	castu.h	r6
8000a0ae:	e9 e6 10 84 	or	r4,r4,r6<<0x8
8000a0b2:	e6 07 09 04 	st.w	r3[r7],r4
8000a0b6:	2f c7       	sub	r7,-4
		return ERR_IO_ERROR;
	}
	
	
	//Status = file_read_buf(WorkingBuffer, 16);
	for(Status = 0; Status < FFT_SIZE; Status++)
8000a0b8:	e0 47 00 40 	cp.w	r7,64
8000a0bc:	ce 51       	brne	8000a086 <ReadSignal+0x3a>
		
		WorkingBuffer[Status] = temp;
// 		print_dbg("  Working Buff = ");
// 		print_dbg_char(WorkingBuffer[Status]);
	}
	file_close();
8000a0be:	f0 1f 00 0b 	mcall	8000a0e8 <ReadSignal+0x9c>
8000a0c2:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
8000a0c6:	00 00       	add	r0,r0
8000a0c8:	00 00       	add	r0,r0
8000a0ca:	1a 90       	mov	r0,sp
8000a0cc:	80 00       	ld.sh	r0,r0[0x0]
8000a0ce:	65 d4       	ld.w	r4,r2[0x74]
8000a0d0:	80 01       	ld.sh	r1,r0[0x0]
8000a0d2:	1b 20       	ld.uh	r0,sp++
8000a0d4:	80 00       	ld.sh	r0,r0[0x0]
8000a0d6:	6a 6c       	ld.w	r12,r5[0x18]
8000a0d8:	80 00       	ld.sh	r0,r0[0x0]
8000a0da:	62 8c       	ld.w	r12,r1[0x20]
8000a0dc:	80 01       	ld.sh	r1,r0[0x0]
8000a0de:	12 50       	eor	r0,r9
8000a0e0:	80 00       	ld.sh	r0,r0[0x0]
8000a0e2:	6d 78       	ld.w	r8,r6[0x5c]
8000a0e4:	80 00       	ld.sh	r0,r0[0x0]
8000a0e6:	62 20       	ld.w	r0,r1[0x8]
8000a0e8:	80 00       	ld.sh	r0,r0[0x0]
8000a0ea:	60 70       	ld.w	r0,r0[0x1c]

8000a0ec <SaveBuff>:

}

#define BUFFER_FILENAME		"Buffer.bin"
void SaveBuff( int * WorkingBuffer , int size) 
{
8000a0ec:	eb cd 40 e0 	pushm	r5-r7,lr
8000a0f0:	18 95       	mov	r5,r12
8000a0f2:	16 96       	mov	r6,r11
	//If the file exists, delete it
	if(nav_filelist_findname((FS_STRING)BUFFER_FILENAME, false))
8000a0f4:	30 0b       	mov	r11,0
8000a0f6:	49 2c       	lddpc	r12,8000a13c <SaveBuff+0x50>
8000a0f8:	f0 1f 00 12 	mcall	8000a140 <SaveBuff+0x54>
8000a0fc:	c0 90       	breq	8000a10e <SaveBuff+0x22>
	{
		nav_setcwd((FS_STRING)BUFFER_FILENAME, false, false);
8000a0fe:	30 0a       	mov	r10,0
8000a100:	14 9b       	mov	r11,r10
8000a102:	48 fc       	lddpc	r12,8000a13c <SaveBuff+0x50>
8000a104:	f0 1f 00 10 	mcall	8000a144 <SaveBuff+0x58>
		nav_file_del(false);
8000a108:	30 0c       	mov	r12,0
8000a10a:	f0 1f 00 10 	mcall	8000a148 <SaveBuff+0x5c>
	}
	nav_file_create((FS_STRING)BUFFER_FILENAME);
8000a10e:	48 c7       	lddpc	r7,8000a13c <SaveBuff+0x50>
8000a110:	0e 9c       	mov	r12,r7
8000a112:	f0 1f 00 0f 	mcall	8000a14c <SaveBuff+0x60>
	nav_setcwd((FS_STRING)BUFFER_FILENAME, false, true);
8000a116:	30 1a       	mov	r10,1
8000a118:	30 0b       	mov	r11,0
8000a11a:	0e 9c       	mov	r12,r7
8000a11c:	f0 1f 00 0a 	mcall	8000a144 <SaveBuff+0x58>
	file_open(FOPEN_MODE_APPEND);
8000a120:	30 2c       	mov	r12,2
8000a122:	f0 1f 00 0c 	mcall	8000a150 <SaveBuff+0x64>
	file_write_buf(WorkingBuffer, size * sizeof(WorkingBuffer));
8000a126:	ec 0b 15 02 	lsl	r11,r6,0x2
8000a12a:	e2 1b ff fc 	andl	r11,0xfffc,COH
8000a12e:	0a 9c       	mov	r12,r5
8000a130:	f0 1f 00 09 	mcall	8000a154 <SaveBuff+0x68>
	file_close();
8000a134:	f0 1f 00 09 	mcall	8000a158 <SaveBuff+0x6c>
}
8000a138:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000a13c:	80 01       	ld.sh	r1,r0[0x0]
8000a13e:	12 60       	and	r0,r9
8000a140:	80 00       	ld.sh	r0,r0[0x0]
8000a142:	65 a4       	ld.w	r4,r2[0x68]
8000a144:	80 00       	ld.sh	r0,r0[0x0]
8000a146:	6a 6c       	ld.w	r12,r5[0x18]
8000a148:	80 00       	ld.sh	r0,r0[0x0]
8000a14a:	67 38       	ld.w	r8,r3[0x4c]
8000a14c:	80 00       	ld.sh	r0,r0[0x0]
8000a14e:	65 ec       	ld.w	r12,r2[0x78]
8000a150:	80 00       	ld.sh	r0,r0[0x0]
8000a152:	62 8c       	ld.w	r12,r1[0x20]
8000a154:	80 00       	ld.sh	r0,r0[0x0]
8000a156:	60 ac       	ld.w	r12,r0[0x28]
8000a158:	80 00       	ld.sh	r0,r0[0x0]
8000a15a:	60 70       	ld.w	r0,r0[0x1c]

8000a15c <sd_mmc_resources_init>:
}

/*! \brief Initializes SD/MMC resources: GPIO, SPI and SD/MMC.
 */
void sd_mmc_resources_init(void)
{
8000a15c:	eb cd 40 80 	pushm	r7,lr
8000a160:	20 4d       	sub	sp,16
    .spck_delay   = 0,
    .trans_delay  = 0,
    .stay_act     = 1,
    .spi_mode     = 0,
    .modfdis      = 1
  };
8000a162:	49 98       	lddpc	r8,8000a1c4 <sd_mmc_resources_init+0x68>
8000a164:	1a 97       	mov	r7,sp
8000a166:	70 09       	ld.w	r9,r8[0x0]
8000a168:	50 09       	stdsp	sp[0x0],r9
8000a16a:	70 19       	ld.w	r9,r8[0x4]
8000a16c:	50 19       	stdsp	sp[0x4],r9
8000a16e:	70 29       	ld.w	r9,r8[0x8]
8000a170:	50 29       	stdsp	sp[0x8],r9
8000a172:	70 38       	ld.w	r8,r8[0xc]
8000a174:	50 38       	stdsp	sp[0xc],r8

  // Assign I/Os to SPI.
  gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
8000a176:	30 4b       	mov	r11,4
8000a178:	49 4c       	lddpc	r12,8000a1c8 <sd_mmc_resources_init+0x6c>
8000a17a:	f0 1f 00 15 	mcall	8000a1cc <sd_mmc_resources_init+0x70>
                     sizeof(SD_MMC_SPI_GPIO_MAP) / sizeof(SD_MMC_SPI_GPIO_MAP[0]));

  // Initialize as master.
  spi_initMaster(SD_MMC_SPI, &spiOptions);
8000a17e:	1a 9b       	mov	r11,sp
8000a180:	fe 7c 34 00 	mov	r12,-52224
8000a184:	f0 1f 00 13 	mcall	8000a1d0 <sd_mmc_resources_init+0x74>

  // Set SPI selection mode: variable_ps, pcs_decode, delay.
  spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
8000a188:	30 09       	mov	r9,0
8000a18a:	12 9a       	mov	r10,r9
8000a18c:	12 9b       	mov	r11,r9
8000a18e:	fe 7c 34 00 	mov	r12,-52224
8000a192:	f0 1f 00 11 	mcall	8000a1d4 <sd_mmc_resources_init+0x78>

  // Enable SPI module.
  spi_enable(SD_MMC_SPI);
8000a196:	fe 7c 34 00 	mov	r12,-52224
8000a19a:	f0 1f 00 10 	mcall	8000a1d8 <sd_mmc_resources_init+0x7c>

  // Initialize SD/MMC driver with SPI clock (PBA).
  sd_mmc_spi_init(spiOptions, PBA_HZ);
8000a19e:	20 4d       	sub	sp,16
8000a1a0:	6e 08       	ld.w	r8,r7[0x0]
8000a1a2:	50 08       	stdsp	sp[0x0],r8
8000a1a4:	6e 18       	ld.w	r8,r7[0x4]
8000a1a6:	50 18       	stdsp	sp[0x4],r8
8000a1a8:	6e 28       	ld.w	r8,r7[0x8]
8000a1aa:	50 28       	stdsp	sp[0x8],r8
8000a1ac:	6e 38       	ld.w	r8,r7[0xc]
8000a1ae:	50 38       	stdsp	sp[0xc],r8
8000a1b0:	e0 6c 24 00 	mov	r12,9216
8000a1b4:	ea 1c 00 f4 	orh	r12,0xf4
8000a1b8:	f0 1f 00 09 	mcall	8000a1dc <sd_mmc_resources_init+0x80>
8000a1bc:	2f cd       	sub	sp,-16
}
8000a1be:	2f cd       	sub	sp,-16
8000a1c0:	e3 cd 80 80 	ldm	sp++,r7,pc
8000a1c4:	80 01       	ld.sh	r1,r0[0x0]
8000a1c6:	12 10       	sub	r0,r9
8000a1c8:	80 01       	ld.sh	r1,r0[0x0]
8000a1ca:	12 20       	rsub	r0,r9
8000a1cc:	80 00       	ld.sh	r0,r0[0x0]
8000a1ce:	31 c4       	mov	r4,28
8000a1d0:	80 00       	ld.sh	r0,r0[0x0]
8000a1d2:	39 0c       	mov	r12,-112
8000a1d4:	80 00       	ld.sh	r0,r0[0x0]
8000a1d6:	39 44       	mov	r4,-108
8000a1d8:	80 00       	ld.sh	r0,r0[0x0]
8000a1da:	3a ac       	mov	r12,-86
8000a1dc:	80 00       	ld.sh	r0,r0[0x0]
8000a1de:	2b 10       	sub	r0,-79

8000a1e0 <twim_init>:
#define VIRTUALMEM_ADDR    0x123456        //! Internal Address
#define TWIM_MASTER_SPEED  50000           //! Speed of TWI


void twim_init (void)
{
8000a1e0:	eb cd 40 80 	pushm	r7,lr
8000a1e4:	20 8d       	sub	sp,32
	* \endinternal
	*/
	const gpio_map_t TWIM_GPIO_MAP = {
	{AVR32_TWIMS0_TWCK_0_0_PIN, AVR32_TWIMS0_TWCK_0_0_FUNCTION},
	{AVR32_TWIMS0_TWD_0_0_PIN, AVR32_TWIMS0_TWD_0_0_FUNCTION}
	};
8000a1e6:	49 18       	lddpc	r8,8000a228 <twim_init+0x48>
8000a1e8:	fa cc ff f0 	sub	r12,sp,-16
8000a1ec:	70 09       	ld.w	r9,r8[0x0]
8000a1ee:	99 09       	st.w	r12[0x0],r9
8000a1f0:	70 19       	ld.w	r9,r8[0x4]
8000a1f2:	99 19       	st.w	r12[0x4],r9
8000a1f4:	70 29       	ld.w	r9,r8[0x8]
8000a1f6:	99 29       	st.w	r12[0x8],r9
8000a1f8:	70 38       	ld.w	r8,r8[0xc]
8000a1fa:	99 38       	st.w	r12[0xc],r8
	const twi_options_t TWIM_OPTIONS = {
		.pba_hz = FOSC0,
		.speed = TWIM_MASTER_SPEED,
		.chip = TARGET_ADDRESS,
		.smbus = false,
	};
8000a1fc:	48 c8       	lddpc	r8,8000a22c <twim_init+0x4c>
8000a1fe:	1a 97       	mov	r7,sp
8000a200:	70 09       	ld.w	r9,r8[0x0]
8000a202:	50 09       	stdsp	sp[0x0],r9
8000a204:	70 19       	ld.w	r9,r8[0x4]
8000a206:	50 19       	stdsp	sp[0x4],r9
8000a208:	70 29       	ld.w	r9,r8[0x8]
8000a20a:	50 29       	stdsp	sp[0x8],r9
8000a20c:	70 38       	ld.w	r8,r8[0xc]
8000a20e:	50 38       	stdsp	sp[0xc],r8
	// TWIM gpio pins configuration
	gpio_enable_module (TWIM_GPIO_MAP,
8000a210:	30 2b       	mov	r11,2
8000a212:	f0 1f 00 08 	mcall	8000a230 <twim_init+0x50>
			sizeof (TWIM_GPIO_MAP) / sizeof (TWIM_GPIO_MAP[0]));
	
	// Initialize as master.
	status = twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
8000a216:	1a 9b       	mov	r11,sp
8000a218:	fe 7c 38 00 	mov	r12,-51200
8000a21c:	f0 1f 00 06 	mcall	8000a234 <twim_init+0x54>

}
8000a220:	2f 8d       	sub	sp,-32
8000a222:	e3 cd 80 80 	ldm	sp++,r7,pc
8000a226:	00 00       	add	r0,r0
8000a228:	80 01       	ld.sh	r1,r0[0x0]
8000a22a:	12 7c       	tst	r12,r9
8000a22c:	80 01       	ld.sh	r1,r0[0x0]
8000a22e:	12 6c       	and	r12,r9
8000a230:	80 00       	ld.sh	r0,r0[0x0]
8000a232:	31 c4       	mov	r4,28
8000a234:	80 00       	ld.sh	r0,r0[0x0]
8000a236:	3d 30       	mov	r0,-45

8000a238 <Get_Line>:
				1 : computes the One Dimensional FFT of the working buffer. Returns magnitude.\n\r\
				2 : Computes the Two Dimensional FFT of the Working Buffer. \n\r \
				"

void Get_Line( char * CommandBuffer ) 
{
8000a238:	eb cd 40 f8 	pushm	r3-r7,lr
8000a23c:	18 96       	mov	r6,r12
	int c = 0;
	
	while(c != 13)
	{
		c = usart_getchar(DBG_USART);
8000a23e:	fe 75 2c 00 	mov	r5,-54272
		if(c == '\b')
		{
			CommandBuffer--;
			*(CommandBuffer) = 0;
8000a242:	30 04       	mov	r4,0
		else
		{
			*(CommandBuffer) = c; 
			CommandBuffer++;
		}
		print_dbg_char(c);
8000a244:	30 83       	mov	r3,8
{
	int c = 0;
	
	while(c != 13)
	{
		c = usart_getchar(DBG_USART);
8000a246:	0a 9c       	mov	r12,r5
8000a248:	f0 1f 00 0c 	mcall	8000a278 <Get_Line+0x40>
8000a24c:	18 97       	mov	r7,r12
		if(c == '\b')
8000a24e:	58 8c       	cp.w	r12,8
8000a250:	c0 61       	brne	8000a25c <Get_Line+0x24>
		{
			CommandBuffer--;
			*(CommandBuffer) = 0;
8000a252:	0c f4       	st.b	--r6,r4
		else
		{
			*(CommandBuffer) = c; 
			CommandBuffer++;
		}
		print_dbg_char(c);
8000a254:	06 9c       	mov	r12,r3
8000a256:	f0 1f 00 0a 	mcall	8000a27c <Get_Line+0x44>
8000a25a:	cf 6b       	rjmp	8000a246 <Get_Line+0xe>
			CommandBuffer--;
			*(CommandBuffer) = 0;
		}		
		else
		{
			*(CommandBuffer) = c; 
8000a25c:	ac 8c       	st.b	r6[0x0],r12
			CommandBuffer++;
		}
		print_dbg_char(c);
8000a25e:	f0 1f 00 08 	mcall	8000a27c <Get_Line+0x44>

void Get_Line( char * CommandBuffer ) 
{
	int c = 0;
	
	while(c != 13)
8000a262:	58 d7       	cp.w	r7,13
8000a264:	c0 30       	breq	8000a26a <Get_Line+0x32>
			*(CommandBuffer) = 0;
		}		
		else
		{
			*(CommandBuffer) = c; 
			CommandBuffer++;
8000a266:	2f f6       	sub	r6,-1
8000a268:	ce fb       	rjmp	8000a246 <Get_Line+0xe>
		}
		print_dbg_char(c);
	}
	usart_putchar(DBG_USART, 6);
8000a26a:	30 6b       	mov	r11,6
8000a26c:	fe 7c 2c 00 	mov	r12,-54272
8000a270:	f0 1f 00 04 	mcall	8000a280 <Get_Line+0x48>
}
8000a274:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
8000a278:	80 00       	ld.sh	r0,r0[0x0]
8000a27a:	3e a4       	mov	r4,-22
8000a27c:	80 00       	ld.sh	r0,r0[0x0]
8000a27e:	6c fc       	ld.w	r12,r6[0x3c]
8000a280:	80 00       	ld.sh	r0,r0[0x0]
8000a282:	3e 54       	mov	r4,-27

8000a284 <main>:


int main (void)
{
8000a284:	d4 31       	pushm	r0-r7,lr
8000a286:	20 ad       	sub	sp,40
	int *Working_Buffer = NULL;
	int SizeOfWorking_Buffer = 0;
	A_ALIGNED dsp16_complex_t *ComplexBuffer;
	int SizeOfComplex_Buffer = 0;
	Columbus_Status.SD_Card = &SD_Status;
	Columbus_Status.Cameras = &OV7670_Status;
8000a288:	fe f7 03 ec 	ld.w	r7,pc[1004]
8000a28c:	fe f8 03 ec 	ld.w	r8,pc[1004]
8000a290:	8f 38       	st.w	r7[0xc],r8
	Columbus_Status.I2CMux = &PCA9542A;
8000a292:	fe f8 03 ea 	ld.w	r8,pc[1002]
8000a296:	8f 48       	st.w	r7[0x10],r8
	Columbus_Status.SD_Card = &SD_Status;
8000a298:	fe f8 03 e8 	ld.w	r8,pc[1000]
8000a29c:	8f 18       	st.w	r7[0x4],r8
	board_init();
8000a29e:	f0 1f 00 fa 	mcall	8000a684 <main+0x400>
	print_dbg("\n\r");
8000a2a2:	fe fc 03 e6 	ld.w	r12,pc[998]
8000a2a6:	f0 1f 00 fa 	mcall	8000a68c <main+0x408>
	print_dbg(THE);
8000a2aa:	fe fc 03 e6 	ld.w	r12,pc[998]
8000a2ae:	f0 1f 00 f8 	mcall	8000a68c <main+0x408>
	print_dbg(COLUMBUS);
8000a2b2:	fe fc 03 e2 	ld.w	r12,pc[994]
8000a2b6:	f0 1f 00 f6 	mcall	8000a68c <main+0x408>
	print_dbg(ASCII_SHIP);
8000a2ba:	fe fc 03 de 	ld.w	r12,pc[990]
8000a2be:	f0 1f 00 f4 	mcall	8000a68c <main+0x408>
	System_Test();
8000a2c2:	f0 1f 00 f7 	mcall	8000a69c <main+0x418>
	//print_dbg("\n\rResetting Motors.");
	
// 	Motors_Reset();
// 	while(Motors_Moving() == true)
// 		;
	if(Columbus_Status.Status != STATUS_OK)
8000a2c6:	6e 08       	ld.w	r8,r7[0x0]
8000a2c8:	58 08       	cp.w	r8,0
8000a2ca:	c4 10       	breq	8000a34c <main+0xc8>
	{
		while(1)
		{	
			LED2_SET;
8000a2cc:	33 16       	mov	r6,49
			LED3_SET;
8000a2ce:	33 27       	mov	r7,50
			LED4_SET;
8000a2d0:	33 b5       	mov	r5,59
			LED5_SET;
8000a2d2:	33 c4       	mov	r4,60
			LED6_SET;
8000a2d4:	33 d3       	mov	r3,61
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a2d6:	e0 62 12 00 	mov	r2,4608
8000a2da:	ea 12 00 7a 	orh	r2,0x7a
// 		;
	if(Columbus_Status.Status != STATUS_OK)
	{
		while(1)
		{	
			LED2_SET;
8000a2de:	0c 9c       	mov	r12,r6
8000a2e0:	f0 1f 00 f0 	mcall	8000a6a0 <main+0x41c>
			LED3_SET;
8000a2e4:	0e 9c       	mov	r12,r7
8000a2e6:	f0 1f 00 ef 	mcall	8000a6a0 <main+0x41c>
			LED4_SET;
8000a2ea:	0a 9c       	mov	r12,r5
8000a2ec:	f0 1f 00 ed 	mcall	8000a6a0 <main+0x41c>
			LED5_SET;
8000a2f0:	08 9c       	mov	r12,r4
8000a2f2:	f0 1f 00 ec 	mcall	8000a6a0 <main+0x41c>
			LED6_SET;
8000a2f6:	06 9c       	mov	r12,r3
8000a2f8:	f0 1f 00 ea 	mcall	8000a6a0 <main+0x41c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a2fc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a300:	f0 02 00 0a 	add	r10,r8,r2
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000a304:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000a308:	14 38       	cp.w	r8,r10
8000a30a:	e0 88 00 09 	brls	8000a31c <main+0x98>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000a30e:	12 38       	cp.w	r8,r9
8000a310:	fe 98 ff fa 	brls	8000a304 <main+0x80>
8000a314:	12 3a       	cp.w	r10,r9
8000a316:	e0 83 01 9a 	brlo	8000a64a <main+0x3c6>
8000a31a:	cf 5b       	rjmp	8000a304 <main+0x80>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000a31c:	12 38       	cp.w	r8,r9
8000a31e:	e0 8b 01 96 	brhi	8000a64a <main+0x3c6>
8000a322:	12 3a       	cp.w	r10,r9
8000a324:	e0 83 01 93 	brlo	8000a64a <main+0x3c6>
8000a328:	ce eb       	rjmp	8000a304 <main+0x80>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000a32a:	e1 ba 00 42 	mfsr	r10,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000a32e:	12 38       	cp.w	r8,r9
8000a330:	e0 88 00 08 	brls	8000a340 <main+0xbc>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000a334:	14 38       	cp.w	r8,r10
8000a336:	fe 98 ff fa 	brls	8000a32a <main+0xa6>
8000a33a:	14 39       	cp.w	r9,r10
8000a33c:	cd 13       	brcs	8000a2de <main+0x5a>
8000a33e:	cf 6b       	rjmp	8000a32a <main+0xa6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000a340:	14 38       	cp.w	r8,r10
8000a342:	fe 9b ff ce 	brhi	8000a2de <main+0x5a>
8000a346:	14 39       	cp.w	r9,r10
8000a348:	cc b3       	brcs	8000a2de <main+0x5a>
8000a34a:	cf 0b       	rjmp	8000a32a <main+0xa6>
			delay_ms(500);
		}//inifinte loop
	}


	print_dbg("\n\rColumbus Ready!");
8000a34c:	fe fc 03 58 	ld.w	r12,pc[856]
8000a350:	f0 1f 00 cf 	mcall	8000a68c <main+0x408>
8000a354:	30 08       	mov	r8,0
8000a356:	50 58       	stdsp	sp[0x14],r8
8000a358:	50 38       	stdsp	sp[0xc],r8
8000a35a:	50 28       	stdsp	sp[0x8],r8
	// Insert application code here, after the board has been initialized.
	while(1)
	{
		print_dbg(PROMPT);
8000a35c:	fe f1 03 4c 	ld.w	r1,pc[844]
			case 'k':
				print_dbg("\rComplex Buffer:\n\r[");
				for (i = 0; i < SizeOfComplex_Buffer; i ++)
				{
					print_dbg_ulong(ComplexBuffer[i].real);
					print_dbg(" + j");
8000a360:	fe f4 03 4c 	ld.w	r4,pc[844]
					print_dbg_ulong(ComplexBuffer[i].imag);
					print_dbg(", ");
8000a364:	fe f3 03 4c 	ld.w	r3,pc[844]
			case 'C':
				print_dbg("\rConverting Working Buffer back from Fixed Point");
				j = DSP16_Q(1);
				for(i = 0; i < SizeOfWorking_Buffer ; i++)
				{
					Working_Buffer[i] = Working_Buffer[i] / j;
8000a368:	e2 60 00 05 	mov	r0,131077

	print_dbg("\n\rColumbus Ready!");
	// Insert application code here, after the board has been initialized.
	while(1)
	{
		print_dbg(PROMPT);
8000a36c:	02 9c       	mov	r12,r1
8000a36e:	f0 1f 00 c8 	mcall	8000a68c <main+0x408>
		Get_Line(CommandBuffer);
8000a372:	fa cc ff e8 	sub	r12,sp,-24
8000a376:	f0 1f 00 d0 	mcall	8000a6b4 <main+0x430>
		//print_dbg("\n\r$");
		//print_dbg(WorkingBuffer);
		switch(CommandBuffer[0])
8000a37a:	fb 38 00 18 	ld.ub	r8,sp[24]
8000a37e:	23 18       	sub	r8,49
8000a380:	e0 48 00 42 	cp.w	r8,66
8000a384:	e0 8b 01 5e 	brhi	8000a640 <main+0x3bc>
8000a388:	fe f9 03 30 	ld.w	r9,pc[816]
8000a38c:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
		{
			case '?':
				print_dbg(HELP);
8000a390:	fe fc 03 2c 	ld.w	r12,pc[812]
8000a394:	f0 1f 00 be 	mcall	8000a68c <main+0x408>
				break;
8000a398:	ce ab       	rjmp	8000a36c <main+0xe8>

			case '1'://1d FFT (w/ memallocs)
				print_dbg("\r1D FFT;");
8000a39a:	fe fc 03 26 	ld.w	r12,pc[806]
8000a39e:	f0 1f 00 bc 	mcall	8000a68c <main+0x408>
				FFT1D(Working_Buffer);
8000a3a2:	40 2c       	lddsp	r12,sp[0x8]
8000a3a4:	f0 1f 00 c8 	mcall	8000a6c4 <main+0x440>
				break;
8000a3a8:	ce 2b       	rjmp	8000a36c <main+0xe8>
			case '2':
				print_dbg("\r2D FFT;");
8000a3aa:	fe fc 03 1e 	ld.w	r12,pc[798]
8000a3ae:	f0 1f 00 b8 	mcall	8000a68c <main+0x408>
				FFT2D(Working_Buffer);
8000a3b2:	40 2c       	lddsp	r12,sp[0x8]
8000a3b4:	f0 1f 00 c6 	mcall	8000a6cc <main+0x448>
				break;
8000a3b8:	cd ab       	rjmp	8000a36c <main+0xe8>
			case 'r':
				if (Working_Buffer == 0)
8000a3ba:	40 28       	lddsp	r8,sp[0x8]
8000a3bc:	58 08       	cp.w	r8,0
8000a3be:	c0 61       	brne	8000a3ca <main+0x146>
				{
					print_dbg("\rWorking Buffer Not Initialised");
8000a3c0:	fe fc 03 10 	ld.w	r12,pc[784]
8000a3c4:	f0 1f 00 b2 	mcall	8000a68c <main+0x408>
					break;
8000a3c8:	cd 2b       	rjmp	8000a36c <main+0xe8>
				}
				print_dbg("\rWorking Buffer:\n\r[");
8000a3ca:	fe fc 03 0a 	ld.w	r12,pc[778]
8000a3ce:	f0 1f 00 b0 	mcall	8000a68c <main+0x408>
				for(i = 0; i < SizeOfWorking_Buffer; i++)
8000a3d2:	40 35       	lddsp	r5,sp[0xc]
8000a3d4:	58 05       	cp.w	r5,0
8000a3d6:	c0 c0       	breq	8000a3ee <main+0x16a>
8000a3d8:	40 26       	lddsp	r6,sp[0x8]
8000a3da:	30 07       	mov	r7,0
				{
					print_dbg_ulong(Working_Buffer[i]);
8000a3dc:	0d 0c       	ld.w	r12,r6++
8000a3de:	f0 1f 00 bf 	mcall	8000a6d8 <main+0x454>
					print_dbg(", ");
8000a3e2:	06 9c       	mov	r12,r3
8000a3e4:	f0 1f 00 aa 	mcall	8000a68c <main+0x408>
				{
					print_dbg("\rWorking Buffer Not Initialised");
					break;
				}
				print_dbg("\rWorking Buffer:\n\r[");
				for(i = 0; i < SizeOfWorking_Buffer; i++)
8000a3e8:	2f f7       	sub	r7,-1
8000a3ea:	0a 37       	cp.w	r7,r5
8000a3ec:	cf 83       	brcs	8000a3dc <main+0x158>
				{
					print_dbg_ulong(Working_Buffer[i]);
					print_dbg(", ");
				}
				print_dbg("\b\b]\n\r");
8000a3ee:	fe fc 02 ee 	ld.w	r12,pc[750]
8000a3f2:	f0 1f 00 a7 	mcall	8000a68c <main+0x408>
				break;
8000a3f6:	cb bb       	rjmp	8000a36c <main+0xe8>
			case 'R':
				Working_Buffer = mspace_malloc(sdram_msp, FFT_SIZE);
8000a3f8:	31 0b       	mov	r11,16
8000a3fa:	fe f8 02 e6 	ld.w	r8,pc[742]
8000a3fe:	70 0c       	ld.w	r12,r8[0x0]
8000a400:	f0 1f 00 b9 	mcall	8000a6e4 <main+0x460>
8000a404:	50 2c       	stdsp	sp[0x8],r12
				SizeOfWorking_Buffer = FFT_SIZE;
				print_dbg("\rReading in signal.bin");
8000a406:	fe fc 02 e2 	ld.w	r12,pc[738]
8000a40a:	f0 1f 00 a1 	mcall	8000a68c <main+0x408>
				ReadSignal(Working_Buffer);
8000a40e:	40 2c       	lddsp	r12,sp[0x8]
8000a410:	f0 1f 00 b7 	mcall	8000a6ec <main+0x468>
8000a414:	31 08       	mov	r8,16
8000a416:	50 38       	stdsp	sp[0xc],r8
				break;
8000a418:	ca ab       	rjmp	8000a36c <main+0xe8>

			case 'P'://take a photo
				FIFO_Reset(CAMERA_LEFT | CAMERA_RIGHT);
8000a41a:	30 3c       	mov	r12,3
8000a41c:	f0 1f 00 b5 	mcall	8000a6f0 <main+0x46c>
				print_dbg("\rTaking Photos");
8000a420:	fe fc 02 d4 	ld.w	r12,pc[724]
8000a424:	f0 1f 00 9a 	mcall	8000a68c <main+0x408>
				TakePhoto(CAMERA_LEFT | CAMERA_RIGHT);
8000a428:	30 3c       	mov	r12,3
8000a42a:	f0 1f 00 b4 	mcall	8000a6f8 <main+0x474>
				while(Photos_Ready() == false)
8000a42e:	f0 1f 00 b4 	mcall	8000a6fc <main+0x478>
8000a432:	cf e0       	breq	8000a42e <main+0x1aa>
					;

				if(Store_Both_Images() == true)
8000a434:	f0 1f 00 b3 	mcall	8000a700 <main+0x47c>
8000a438:	c9 a0       	breq	8000a36c <main+0xe8>
					print_dbg("\n\rImages Stored Successfully!");
8000a43a:	fe fc 02 ca 	ld.w	r12,pc[714]
8000a43e:	f0 1f 00 94 	mcall	8000a68c <main+0x408>
8000a442:	c9 5b       	rjmp	8000a36c <main+0xe8>
				break;

			case 'D':
				print_dbg("\rFreeing Working Buffer");
8000a444:	fe fc 02 c4 	ld.w	r12,pc[708]
8000a448:	f0 1f 00 91 	mcall	8000a68c <main+0x408>
				mspace_free(sdram_msp, Working_Buffer);
8000a44c:	40 2b       	lddsp	r11,sp[0x8]
8000a44e:	fe f8 02 92 	ld.w	r8,pc[658]
8000a452:	70 0c       	ld.w	r12,r8[0x0]
8000a454:	f0 1f 00 ae 	mcall	8000a70c <main+0x488>
				break;
8000a458:	c8 ab       	rjmp	8000a36c <main+0xe8>
			case 'c':
				print_dbg("\rConverting Working Buffer to Fixed Point");
8000a45a:	fe fc 02 b6 	ld.w	r12,pc[694]
8000a45e:	f0 1f 00 8c 	mcall	8000a68c <main+0x408>
				for(i = 0; i < SizeOfWorking_Buffer ; i++)
8000a462:	40 32       	lddsp	r2,sp[0xc]
8000a464:	58 02       	cp.w	r2,0
8000a466:	c8 30       	breq	8000a36c <main+0xe8>
8000a468:	40 27       	lddsp	r7,sp[0x8]
8000a46a:	30 06       	mov	r6,0
				{
					Working_Buffer[i] = DSP16_Q (Working_Buffer[i]);
8000a46c:	6e 05       	ld.w	r5,r7[0x0]
8000a46e:	0a 9c       	mov	r12,r5
8000a470:	f0 1f 00 a9 	mcall	8000a714 <main+0x490>
8000a474:	fa eb 00 00 	st.d	sp[0],r10
8000a478:	30 08       	mov	r8,0
8000a47a:	e0 69 ff 80 	mov	r9,65408
8000a47e:	ea 19 3f ef 	orh	r9,0x3fef
8000a482:	f0 1f 00 a6 	mcall	8000a718 <main+0x494>
8000a486:	c0 40       	breq	8000a48e <main+0x20a>
8000a488:	e0 68 7f ff 	mov	r8,32767
8000a48c:	c1 18       	rjmp	8000a4ae <main+0x22a>
8000a48e:	fa e8 00 00 	ld.d	r8,sp[0]
8000a492:	30 0a       	mov	r10,0
8000a494:	e0 6b ff c0 	mov	r11,65472
8000a498:	ea 1b bf ef 	orh	r11,0xbfef
8000a49c:	f0 1f 00 9f 	mcall	8000a718 <main+0x494>
8000a4a0:	c0 40       	breq	8000a4a8 <main+0x224>
8000a4a2:	fe 78 80 00 	mov	r8,-32768
8000a4a6:	c0 48       	rjmp	8000a4ae <main+0x22a>
8000a4a8:	ea 08 15 0f 	lsl	r8,r5,0xf
8000a4ac:	5c 88       	casts.h	r8
8000a4ae:	0e a8       	st.w	r7++,r8
				print_dbg("\rFreeing Working Buffer");
				mspace_free(sdram_msp, Working_Buffer);
				break;
			case 'c':
				print_dbg("\rConverting Working Buffer to Fixed Point");
				for(i = 0; i < SizeOfWorking_Buffer ; i++)
8000a4b0:	2f f6       	sub	r6,-1
8000a4b2:	04 36       	cp.w	r6,r2
8000a4b4:	cd c3       	brcs	8000a46c <main+0x1e8>
8000a4b6:	c5 bb       	rjmp	8000a36c <main+0xe8>
				{
					Working_Buffer[i] = DSP16_Q (Working_Buffer[i]);
				}
				break;
			case 'C':
				print_dbg("\rConverting Working Buffer back from Fixed Point");
8000a4b8:	fe fc 02 64 	ld.w	r12,pc[612]
8000a4bc:	f0 1f 00 74 	mcall	8000a68c <main+0x408>
				j = DSP16_Q(1);
				for(i = 0; i < SizeOfWorking_Buffer ; i++)
8000a4c0:	40 37       	lddsp	r7,sp[0xc]
8000a4c2:	58 07       	cp.w	r7,0
8000a4c4:	fe 90 ff 54 	breq	8000a36c <main+0xe8>
8000a4c8:	40 29       	lddsp	r9,sp[0x8]
8000a4ca:	30 08       	mov	r8,0
				{
					Working_Buffer[i] = Working_Buffer[i] / j;
8000a4cc:	72 0c       	ld.w	r12,r9[0x0]
8000a4ce:	f8 00 06 4a 	mulu.d	r10,r12,r0
8000a4d2:	16 1c       	sub	r12,r11
8000a4d4:	a1 9c       	lsr	r12,0x1
8000a4d6:	f8 0b 00 0b 	add	r11,r12,r11
8000a4da:	af 8b       	lsr	r11,0xe
8000a4dc:	12 ab       	st.w	r9++,r11
				}
				break;
			case 'C':
				print_dbg("\rConverting Working Buffer back from Fixed Point");
				j = DSP16_Q(1);
				for(i = 0; i < SizeOfWorking_Buffer ; i++)
8000a4de:	2f f8       	sub	r8,-1
8000a4e0:	0e 38       	cp.w	r8,r7
8000a4e2:	cf 53       	brcs	8000a4cc <main+0x248>
8000a4e4:	c4 4b       	rjmp	8000a36c <main+0xe8>
				{
					Working_Buffer[i] = Working_Buffer[i] / j;
				}
				break;
			case 's'://save the working buffer
				print_dbg("\rSaving Working Buffer;");
8000a4e6:	fe fc 02 3a 	ld.w	r12,pc[570]
8000a4ea:	f0 1f 00 69 	mcall	8000a68c <main+0x408>
				SaveBuff(Working_Buffer, SizeOfWorking_Buffer);
8000a4ee:	40 3b       	lddsp	r11,sp[0xc]
8000a4f0:	40 2c       	lddsp	r12,sp[0x8]
8000a4f2:	f0 1f 00 8d 	mcall	8000a724 <main+0x4a0>
				break;
8000a4f6:	c3 bb       	rjmp	8000a36c <main+0xe8>
// 				print_dbg("\n\r");
// 				print_dbg_ulong(i);
// 				break;

			case 'T':
				print_dbg("\rReading in 2D Signal");
8000a4f8:	fe fc 02 30 	ld.w	r12,pc[560]
8000a4fc:	f0 1f 00 64 	mcall	8000a68c <main+0x408>
				Working_Buffer = mspace_malloc(sdram_msp, FFT_SIZE * FFT_SIZE);
8000a500:	e0 6b 01 00 	mov	r11,256
8000a504:	4f 78       	lddpc	r8,8000a6e0 <main+0x45c>
8000a506:	70 0c       	ld.w	r12,r8[0x0]
8000a508:	f0 1f 00 77 	mcall	8000a6e4 <main+0x460>
8000a50c:	50 2c       	stdsp	sp[0x8],r12
				SizeOfWorking_Buffer = FFT_SIZE * FFT_SIZE;
				Read2DSignal(Working_Buffer);
8000a50e:	f0 1f 00 88 	mcall	8000a72c <main+0x4a8>
8000a512:	e0 68 01 00 	mov	r8,256
8000a516:	50 38       	stdsp	sp[0xc],r8
				break;
8000a518:	c2 ab       	rjmp	8000a36c <main+0xe8>
// 					print_dbg("\b]\n\r");
// 				}
// 				print_dbg("\]\n\r");
// 				break;
			case 'o'://testing storing a complex
				print_dbg("\rFreeing Complex Buffer");
8000a51a:	fe fc 02 16 	ld.w	r12,pc[534]
8000a51e:	f0 1f 00 5c 	mcall	8000a68c <main+0x408>
				mspace_free(sdram_msp, ComplexBuffer);
8000a522:	4f 07       	lddpc	r7,8000a6e0 <main+0x45c>
8000a524:	40 4b       	lddsp	r11,sp[0x10]
8000a526:	6e 0c       	ld.w	r12,r7[0x0]
8000a528:	f0 1f 00 79 	mcall	8000a70c <main+0x488>
				print_dbg("\n\rAssiging Space to the Complex Buffer;");
8000a52c:	fe fc 02 08 	ld.w	r12,pc[520]
8000a530:	f0 1f 00 57 	mcall	8000a68c <main+0x408>
				SizeOfComplex_Buffer = 10;
				ComplexBuffer = mspace_malloc(sdram_msp, 10*sizeof(ComplexBuffer));
8000a534:	32 8b       	mov	r11,40
8000a536:	6e 0c       	ld.w	r12,r7[0x0]
8000a538:	f0 1f 00 6b 	mcall	8000a6e4 <main+0x460>
8000a53c:	50 4c       	stdsp	sp[0x10],r12
8000a53e:	18 97       	mov	r7,r12
				if(ComplexBuffer == NULL)
8000a540:	c0 71       	brne	8000a54e <main+0x2ca>
				{
					print_dbg("\n\rAssign Failed;");
8000a542:	4f ec       	lddpc	r12,8000a738 <main+0x4b4>
8000a544:	f0 1f 00 52 	mcall	8000a68c <main+0x408>
8000a548:	30 a8       	mov	r8,10
8000a54a:	50 58       	stdsp	sp[0x14],r8
					break;
8000a54c:	c1 0b       	rjmp	8000a36c <main+0xe8>
8000a54e:	18 98       	mov	r8,r12
8000a550:	30 09       	mov	r9,0
				}
				for(i = 0; i < SizeOfComplex_Buffer; i++)
				{
					ComplexBuffer[i].imag = i;
8000a552:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
8000a556:	f4 0b 16 08 	lsr	r11,r10,0x8
8000a55a:	b0 ab       	st.b	r8[0x2],r11
8000a55c:	b0 ba       	st.b	r8[0x3],r10
					ComplexBuffer[i].real = i;
8000a55e:	b0 8b       	st.b	r8[0x0],r11
8000a560:	b0 9a       	st.b	r8[0x1],r10
				if(ComplexBuffer == NULL)
				{
					print_dbg("\n\rAssign Failed;");
					break;
				}
				for(i = 0; i < SizeOfComplex_Buffer; i++)
8000a562:	2f f9       	sub	r9,-1
8000a564:	2f c8       	sub	r8,-4
8000a566:	58 a9       	cp.w	r9,10
8000a568:	cf 51       	brne	8000a552 <main+0x2ce>
	}
	usart_putchar(DBG_USART, 6);
}


int main (void)
8000a56a:	ee c6 ff d8 	sub	r6,r7,-40
					ComplexBuffer[i].imag = i;
					ComplexBuffer[i].real = i;
				}
				for(i = 0; i < SizeOfComplex_Buffer; i ++)
				{
					print_dbg("\n\r");
8000a56e:	4c 7c       	lddpc	r12,8000a688 <main+0x404>
8000a570:	f0 1f 00 47 	mcall	8000a68c <main+0x408>
					print_dbg_ulong(ComplexBuffer[i].real);
8000a574:	0f 8c       	ld.ub	r12,r7[0x0]
8000a576:	0f 98       	ld.ub	r8,r7[0x1]
8000a578:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
8000a57c:	b1 6c       	lsl	r12,0x10
8000a57e:	b1 4c       	asr	r12,0x10
8000a580:	f0 1f 00 56 	mcall	8000a6d8 <main+0x454>
					print_dbg(" + j");
8000a584:	08 9c       	mov	r12,r4
8000a586:	f0 1f 00 42 	mcall	8000a68c <main+0x408>
					print_dbg_ulong(ComplexBuffer[i].imag);
8000a58a:	0f ac       	ld.ub	r12,r7[0x2]
8000a58c:	0f b8       	ld.ub	r8,r7[0x3]
8000a58e:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
8000a592:	b1 6c       	lsl	r12,0x10
8000a594:	b1 4c       	asr	r12,0x10
8000a596:	f0 1f 00 51 	mcall	8000a6d8 <main+0x454>
8000a59a:	2f c7       	sub	r7,-4
				for(i = 0; i < SizeOfComplex_Buffer; i++)
				{
					ComplexBuffer[i].imag = i;
					ComplexBuffer[i].real = i;
				}
				for(i = 0; i < SizeOfComplex_Buffer; i ++)
8000a59c:	0c 37       	cp.w	r7,r6
8000a59e:	ce 81       	brne	8000a56e <main+0x2ea>
					print_dbg("\n\r");
					print_dbg_ulong(ComplexBuffer[i].real);
					print_dbg(" + j");
					print_dbg_ulong(ComplexBuffer[i].imag);
				}
				print_dbg("\n\rFreeing Complex Buffer");
8000a5a0:	4e 7c       	lddpc	r12,8000a73c <main+0x4b8>
8000a5a2:	f0 1f 00 3b 	mcall	8000a68c <main+0x408>
				mspace_free(sdram_msp, ComplexBuffer);
8000a5a6:	40 4b       	lddsp	r11,sp[0x10]
8000a5a8:	4c e8       	lddpc	r8,8000a6e0 <main+0x45c>
8000a5aa:	70 0c       	ld.w	r12,r8[0x0]
8000a5ac:	f0 1f 00 58 	mcall	8000a70c <main+0x488>
8000a5b0:	30 08       	mov	r8,0
8000a5b2:	50 58       	stdsp	sp[0x14],r8
				SizeOfComplex_Buffer = 0;
				break;
8000a5b4:	fe 9f fe dc 	bral	8000a36c <main+0xe8>
			case '3':
				print_dbg("\rComplex FFT2D:");
8000a5b8:	4e 2c       	lddpc	r12,8000a740 <main+0x4bc>
8000a5ba:	f0 1f 00 35 	mcall	8000a68c <main+0x408>
				SizeOfComplex_Buffer = FFT_SIZE * FFT_SIZE;
				ComplexBuffer = mspace_malloc(sdram_msp,  SizeOfComplex_Buffer * sizeof(ComplexBuffer));
8000a5be:	e0 6b 04 00 	mov	r11,1024
8000a5c2:	4c 88       	lddpc	r8,8000a6e0 <main+0x45c>
8000a5c4:	70 0c       	ld.w	r12,r8[0x0]
8000a5c6:	f0 1f 00 48 	mcall	8000a6e4 <main+0x460>
8000a5ca:	50 4c       	stdsp	sp[0x10],r12
				FFT2DCOMPLEX(Working_Buffer, ComplexBuffer, SizeOfWorking_Buffer);
8000a5cc:	40 3a       	lddsp	r10,sp[0xc]
8000a5ce:	18 9b       	mov	r11,r12
8000a5d0:	40 2c       	lddsp	r12,sp[0x8]
8000a5d2:	f0 1f 00 5d 	mcall	8000a744 <main+0x4c0>
8000a5d6:	e0 68 01 00 	mov	r8,256
8000a5da:	50 58       	stdsp	sp[0x14],r8
				break;
8000a5dc:	fe 9f fe c8 	bral	8000a36c <main+0xe8>
			case 'k':
				print_dbg("\rComplex Buffer:\n\r[");
8000a5e0:	4d ac       	lddpc	r12,8000a748 <main+0x4c4>
8000a5e2:	f0 1f 00 2b 	mcall	8000a68c <main+0x408>
				for (i = 0; i < SizeOfComplex_Buffer; i ++)
8000a5e6:	40 55       	lddsp	r5,sp[0x14]
8000a5e8:	58 05       	cp.w	r5,0
8000a5ea:	c1 e0       	breq	8000a626 <main+0x3a2>
8000a5ec:	40 47       	lddsp	r7,sp[0x10]
8000a5ee:	30 06       	mov	r6,0
				{
					print_dbg_ulong(ComplexBuffer[i].real);
8000a5f0:	0f 8c       	ld.ub	r12,r7[0x0]
8000a5f2:	0f 98       	ld.ub	r8,r7[0x1]
8000a5f4:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
8000a5f8:	b1 6c       	lsl	r12,0x10
8000a5fa:	b1 4c       	asr	r12,0x10
8000a5fc:	f0 1f 00 37 	mcall	8000a6d8 <main+0x454>
					print_dbg(" + j");
8000a600:	08 9c       	mov	r12,r4
8000a602:	f0 1f 00 23 	mcall	8000a68c <main+0x408>
					print_dbg_ulong(ComplexBuffer[i].imag);
8000a606:	0f ac       	ld.ub	r12,r7[0x2]
8000a608:	0f b8       	ld.ub	r8,r7[0x3]
8000a60a:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
8000a60e:	b1 6c       	lsl	r12,0x10
8000a610:	b1 4c       	asr	r12,0x10
8000a612:	f0 1f 00 32 	mcall	8000a6d8 <main+0x454>
					print_dbg(", ");
8000a616:	06 9c       	mov	r12,r3
8000a618:	f0 1f 00 1d 	mcall	8000a68c <main+0x408>
				ComplexBuffer = mspace_malloc(sdram_msp,  SizeOfComplex_Buffer * sizeof(ComplexBuffer));
				FFT2DCOMPLEX(Working_Buffer, ComplexBuffer, SizeOfWorking_Buffer);
				break;
			case 'k':
				print_dbg("\rComplex Buffer:\n\r[");
				for (i = 0; i < SizeOfComplex_Buffer; i ++)
8000a61c:	2f f6       	sub	r6,-1
8000a61e:	2f c7       	sub	r7,-4
8000a620:	0c 35       	cp.w	r5,r6
8000a622:	fe 9b ff e7 	brhi	8000a5f0 <main+0x36c>
					print_dbg_ulong(ComplexBuffer[i].real);
					print_dbg(" + j");
					print_dbg_ulong(ComplexBuffer[i].imag);
					print_dbg(", ");
				}
				print_dbg("]\n\r");
8000a626:	4c ac       	lddpc	r12,8000a74c <main+0x4c8>
8000a628:	f0 1f 00 19 	mcall	8000a68c <main+0x408>
				break;
8000a62c:	fe 9f fe a0 	bral	8000a36c <main+0xe8>
				
			case 'F':
				print_dbg("\rResetting Both FIFO Buffers");
8000a630:	4c 8c       	lddpc	r12,8000a750 <main+0x4cc>
8000a632:	f0 1f 00 17 	mcall	8000a68c <main+0x408>
				FIFO_Reset(CAMERA_LEFT | CAMERA_RIGHT);
8000a636:	30 3c       	mov	r12,3
8000a638:	f0 1f 00 2e 	mcall	8000a6f0 <main+0x46c>
				break;
8000a63c:	fe 9f fe 98 	bral	8000a36c <main+0xe8>
			
			default:
				print_dbg("\rCommand Not Recognised;");
8000a640:	4c 5c       	lddpc	r12,8000a754 <main+0x4d0>
8000a642:	f0 1f 00 13 	mcall	8000a68c <main+0x408>
8000a646:	fe 9f fe 93 	bral	8000a36c <main+0xe8>
			LED3_SET;
			LED4_SET;
			LED5_SET;
			LED6_SET;
			delay_ms(500);
			LED2_CLR;
8000a64a:	0c 9c       	mov	r12,r6
8000a64c:	f0 1f 00 43 	mcall	8000a758 <main+0x4d4>
			LED3_CLR;
8000a650:	0e 9c       	mov	r12,r7
8000a652:	f0 1f 00 42 	mcall	8000a758 <main+0x4d4>
			LED4_CLR;
8000a656:	0a 9c       	mov	r12,r5
8000a658:	f0 1f 00 40 	mcall	8000a758 <main+0x4d4>
			LED5_CLR;
8000a65c:	08 9c       	mov	r12,r4
8000a65e:	f0 1f 00 3f 	mcall	8000a758 <main+0x4d4>
			LED6_CLR;
8000a662:	06 9c       	mov	r12,r3
8000a664:	f0 1f 00 3d 	mcall	8000a758 <main+0x4d4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000a668:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000a66c:	f0 02 00 09 	add	r9,r8,r2
8000a670:	fe 9f fe 5d 	bral	8000a32a <main+0xa6>
8000a674:	00 00       	add	r0,r0
8000a676:	1a 90       	mov	r0,sp
8000a678:	00 00       	add	r0,r0
8000a67a:	1a 86       	andn	r6,sp
8000a67c:	00 00       	add	r0,r0
8000a67e:	1a 84       	andn	r4,sp
8000a680:	00 00       	add	r0,r0
8000a682:	1a 7c       	tst	r12,sp
8000a684:	80 00       	ld.sh	r0,r0[0x0]
8000a686:	6f a4       	ld.w	r4,r7[0x68]
8000a688:	80 01       	ld.sh	r1,r0[0x0]
8000a68a:	18 34       	cp.w	r4,r12
8000a68c:	80 00       	ld.sh	r0,r0[0x0]
8000a68e:	6d 78       	ld.w	r8,r6[0x5c]
8000a690:	80 01       	ld.sh	r1,r0[0x0]
8000a692:	13 98       	ld.ub	r8,r9[0x1]
8000a694:	80 01       	ld.sh	r1,r0[0x0]
8000a696:	14 a0       	st.w	r10++,r0
8000a698:	80 01       	ld.sh	r1,r0[0x0]
8000a69a:	16 f4       	st.b	--r11,r4
8000a69c:	80 00       	ld.sh	r0,r0[0x0]
8000a69e:	6f 00       	ld.w	r0,r7[0x40]
8000a6a0:	80 00       	ld.sh	r0,r0[0x0]
8000a6a2:	32 0e       	mov	lr,32
8000a6a4:	80 01       	ld.sh	r1,r0[0x0]
8000a6a6:	18 38       	cp.w	r8,r12
8000a6a8:	80 01       	ld.sh	r1,r0[0x0]
8000a6aa:	18 4c       	or	r12,r12
8000a6ac:	80 01       	ld.sh	r1,r0[0x0]
8000a6ae:	1c 58       	eor	r8,lr
8000a6b0:	80 01       	ld.sh	r1,r0[0x0]
8000a6b2:	1b 08       	ld.w	r8,sp++
8000a6b4:	80 00       	ld.sh	r0,r0[0x0]
8000a6b6:	a2 38       	st.h	r1[0x6],r8
8000a6b8:	80 01       	ld.sh	r1,r0[0x0]
8000a6ba:	12 8c       	andn	r12,r9
8000a6bc:	80 01       	ld.sh	r1,r0[0x0]
8000a6be:	18 54       	eor	r4,r12
8000a6c0:	80 01       	ld.sh	r1,r0[0x0]
8000a6c2:	1a bc       	st.h	sp++,r12
8000a6c4:	80 00       	ld.sh	r0,r0[0x0]
8000a6c6:	8f dc       	st.w	r7[0x34],r12
8000a6c8:	80 01       	ld.sh	r1,r0[0x0]
8000a6ca:	1a c8       	st.b	sp++,r8
8000a6cc:	80 00       	ld.sh	r0,r0[0x0]
8000a6ce:	8e d8       	ld.uh	r8,r7[0xa]
8000a6d0:	80 01       	ld.sh	r1,r0[0x0]
8000a6d2:	1a d4       	st.w	--sp,r4
8000a6d4:	80 01       	ld.sh	r1,r0[0x0]
8000a6d6:	1a f4       	st.b	--sp,r4
8000a6d8:	80 00       	ld.sh	r0,r0[0x0]
8000a6da:	6d 64       	ld.w	r4,r6[0x58]
8000a6dc:	80 01       	ld.sh	r1,r0[0x0]
8000a6de:	1b 0c       	ld.w	r12,sp++
8000a6e0:	00 00       	add	r0,r0
8000a6e2:	1a a4       	st.w	sp++,r4
8000a6e4:	80 00       	ld.sh	r0,r0[0x0]
8000a6e6:	88 90       	ld.uh	r0,r4[0x2]
8000a6e8:	80 01       	ld.sh	r1,r0[0x0]
8000a6ea:	1b 14       	ld.sh	r4,sp++
8000a6ec:	80 00       	ld.sh	r0,r0[0x0]
8000a6ee:	a0 4c       	st.h	r0[0x8],r12
8000a6f0:	80 00       	ld.sh	r0,r0[0x0]
8000a6f2:	97 dc       	st.w	r11[0x34],r12
8000a6f4:	80 01       	ld.sh	r1,r0[0x0]
8000a6f6:	1b 2c       	ld.uh	r12,sp++
8000a6f8:	80 00       	ld.sh	r0,r0[0x0]
8000a6fa:	9b 3c       	st.w	sp[0xc],r12
8000a6fc:	80 00       	ld.sh	r0,r0[0x0]
8000a6fe:	92 fc       	ld.uh	r12,r9[0xe]
8000a700:	80 00       	ld.sh	r0,r0[0x0]
8000a702:	98 a4       	ld.uh	r4,r12[0x4]
8000a704:	80 01       	ld.sh	r1,r0[0x0]
8000a706:	1b 3c       	ld.ub	r12,sp++
8000a708:	80 01       	ld.sh	r1,r0[0x0]
8000a70a:	1b 5c       	ld.sh	r12,--sp
8000a70c:	80 00       	ld.sh	r0,r0[0x0]
8000a70e:	74 f0       	ld.w	r0,r10[0x3c]
8000a710:	80 01       	ld.sh	r1,r0[0x0]
8000a712:	1b 74       	ld.ub	r4,--sp
8000a714:	80 00       	ld.sh	r0,r0[0x0]
8000a716:	ae 88       	st.b	r7[0x0],r8
8000a718:	80 00       	ld.sh	r0,r0[0x0]
8000a71a:	af 68       	lsl	r8,0xe
8000a71c:	80 01       	ld.sh	r1,r0[0x0]
8000a71e:	1b a0       	ld.ub	r0,sp[0x2]
8000a720:	80 01       	ld.sh	r1,r0[0x0]
8000a722:	1b d4       	ld.ub	r4,sp[0x5]
8000a724:	80 00       	ld.sh	r0,r0[0x0]
8000a726:	a0 ec       	st.b	r0[0x6],r12
8000a728:	80 01       	ld.sh	r1,r0[0x0]
8000a72a:	1b ec       	ld.ub	r12,sp[0x6]
8000a72c:	80 00       	ld.sh	r0,r0[0x0]
8000a72e:	9f ac       	st.w	pc[0x28],r12
8000a730:	80 01       	ld.sh	r1,r0[0x0]
8000a732:	1c 04       	add	r4,lr
8000a734:	80 01       	ld.sh	r1,r0[0x0]
8000a736:	1c 1c       	sub	r12,lr
8000a738:	80 01       	ld.sh	r1,r0[0x0]
8000a73a:	1c 44       	or	r4,lr
8000a73c:	80 01       	ld.sh	r1,r0[0x0]
8000a73e:	1c 60       	and	r0,lr
8000a740:	80 01       	ld.sh	r1,r0[0x0]
8000a742:	1c 7c       	tst	r12,lr
8000a744:	80 00       	ld.sh	r0,r0[0x0]
8000a746:	8d d0       	st.w	r6[0x34],r0
8000a748:	80 01       	ld.sh	r1,r0[0x0]
8000a74a:	1c 8c       	andn	r12,lr
8000a74c:	80 01       	ld.sh	r1,r0[0x0]
8000a74e:	1c a0       	st.w	lr++,r0
8000a750:	80 01       	ld.sh	r1,r0[0x0]
8000a752:	1c a4       	st.w	lr++,r4
8000a754:	80 01       	ld.sh	r1,r0[0x0]
8000a756:	1c c4       	st.b	lr++,r4
8000a758:	80 00       	ld.sh	r0,r0[0x0]
8000a75a:	32 2a       	mov	r10,34

8000a75c <dsp16_vect_complex_abs_kernel_x0>:
8000a75c:	5e fc       	retal	r12
8000a75e:	d7 03       	nop

8000a760 <dsp16_vect_complex_abs>:
8000a760:	eb cd 40 fe 	pushm	r1-r7,lr
8000a764:	14 97       	mov	r7,r10
8000a766:	18 96       	mov	r6,r12
8000a768:	16 91       	mov	r1,r11
8000a76a:	f4 c2 00 03 	sub	r2,r10,3
8000a76e:	58 02       	cp.w	r2,0
8000a770:	e0 8a 00 72 	brle	8000a854 <dsp16_vect_complex_abs+0xf4>
8000a774:	16 95       	mov	r5,r11
8000a776:	18 94       	mov	r4,r12
8000a778:	30 03       	mov	r3,0
8000a77a:	0b 89       	ld.ub	r9,r5[0x0]
8000a77c:	0b 98       	ld.ub	r8,r5[0x1]
8000a77e:	f1 e9 10 88 	or	r8,r8,r9<<0x8
8000a782:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a786:	0b aa       	ld.ub	r10,r5[0x2]
8000a788:	f0 09 14 0f 	asr	r9,r8,0xf
8000a78c:	0b b8       	ld.ub	r8,r5[0x3]
8000a78e:	f1 ea 10 88 	or	r8,r8,r10<<0x8
8000a792:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a796:	f0 0c 14 0f 	asr	r12,r8,0xf
8000a79a:	12 0c       	add	r12,r9
8000a79c:	5c 8c       	casts.h	r12
8000a79e:	ce bc       	rcall	8000a974 <dsp16_op_sqrt>
8000a7a0:	ea c8 ff fc 	sub	r8,r5,-4
8000a7a4:	a8 0c       	st.h	r4[0x0],r12
8000a7a6:	11 ba       	ld.ub	r10,r8[0x3]
8000a7a8:	11 8b       	ld.ub	r11,r8[0x0]
8000a7aa:	11 99       	ld.ub	r9,r8[0x1]
8000a7ac:	11 a8       	ld.ub	r8,r8[0x2]
8000a7ae:	f3 eb 10 89 	or	r9,r9,r11<<0x8
8000a7b2:	f5 e8 10 88 	or	r8,r10,r8<<0x8
8000a7b6:	f2 09 07 89 	mulhh.w	r9,r9:b,r9:b
8000a7ba:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a7be:	af 59       	asr	r9,0xf
8000a7c0:	f0 0c 14 0f 	asr	r12,r8,0xf
8000a7c4:	12 0c       	add	r12,r9
8000a7c6:	5c 8c       	casts.h	r12
8000a7c8:	cd 6c       	rcall	8000a974 <dsp16_op_sqrt>
8000a7ca:	ea c8 ff f8 	sub	r8,r5,-8
8000a7ce:	a8 1c       	st.h	r4[0x2],r12
8000a7d0:	11 ba       	ld.ub	r10,r8[0x3]
8000a7d2:	11 8b       	ld.ub	r11,r8[0x0]
8000a7d4:	11 99       	ld.ub	r9,r8[0x1]
8000a7d6:	11 a8       	ld.ub	r8,r8[0x2]
8000a7d8:	f3 eb 10 89 	or	r9,r9,r11<<0x8
8000a7dc:	f5 e8 10 88 	or	r8,r10,r8<<0x8
8000a7e0:	f2 09 07 89 	mulhh.w	r9,r9:b,r9:b
8000a7e4:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a7e8:	af 59       	asr	r9,0xf
8000a7ea:	f0 0c 14 0f 	asr	r12,r8,0xf
8000a7ee:	12 0c       	add	r12,r9
8000a7f0:	5c 8c       	casts.h	r12
8000a7f2:	cc 1c       	rcall	8000a974 <dsp16_op_sqrt>
8000a7f4:	ea c8 ff f4 	sub	r8,r5,-12
8000a7f8:	a8 2c       	st.h	r4[0x4],r12
8000a7fa:	11 ba       	ld.ub	r10,r8[0x3]
8000a7fc:	11 8b       	ld.ub	r11,r8[0x0]
8000a7fe:	11 99       	ld.ub	r9,r8[0x1]
8000a800:	11 a8       	ld.ub	r8,r8[0x2]
8000a802:	f3 eb 10 89 	or	r9,r9,r11<<0x8
8000a806:	f5 e8 10 88 	or	r8,r10,r8<<0x8
8000a80a:	f2 09 07 89 	mulhh.w	r9,r9:b,r9:b
8000a80e:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a812:	af 59       	asr	r9,0xf
8000a814:	f0 0c 14 0f 	asr	r12,r8,0xf
8000a818:	12 0c       	add	r12,r9
8000a81a:	5c 8c       	casts.h	r12
8000a81c:	ca cc       	rcall	8000a974 <dsp16_op_sqrt>
8000a81e:	a8 3c       	st.h	r4[0x6],r12
8000a820:	2f c3       	sub	r3,-4
8000a822:	2f 05       	sub	r5,-16
8000a824:	2f 84       	sub	r4,-8
8000a826:	06 32       	cp.w	r2,r3
8000a828:	fe 99 ff a9 	brgt	8000a77a <dsp16_vect_complex_abs+0x1a>
8000a82c:	ee c8 00 04 	sub	r8,r7,4
8000a830:	a3 88       	lsr	r8,0x2
8000a832:	2f f8       	sub	r8,-1
8000a834:	f0 0c 15 03 	lsl	r12,r8,0x3
8000a838:	f0 0b 15 04 	lsl	r11,r8,0x4
8000a83c:	ef d7 c0 02 	bfextu	r7,r7,0x0,0x2
8000a840:	e2 0b 00 0b 	add	r11,r1,r11
8000a844:	ec 0c 00 0c 	add	r12,r6,r12
8000a848:	48 58       	lddpc	r8,8000a85c <dsp16_vect_complex_abs+0xfc>
8000a84a:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
8000a84e:	5d 18       	icall	r8
8000a850:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
8000a854:	30 0c       	mov	r12,0
8000a856:	18 9b       	mov	r11,r12
8000a858:	cf 2b       	rjmp	8000a83c <dsp16_vect_complex_abs+0xdc>
8000a85a:	d7 03       	nop
8000a85c:	80 01       	ld.sh	r1,r0[0x0]
8000a85e:	1c e0       	st.h	--lr,r0

8000a860 <dsp16_vect_complex_abs_kernel_x3>:
8000a860:	eb cd 40 c0 	pushm	r6-r7,lr
8000a864:	17 89       	ld.ub	r9,r11[0x0]
8000a866:	17 98       	ld.ub	r8,r11[0x1]
8000a868:	f1 e9 10 88 	or	r8,r8,r9<<0x8
8000a86c:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a870:	17 aa       	ld.ub	r10,r11[0x2]
8000a872:	f0 09 14 0f 	asr	r9,r8,0xf
8000a876:	17 b8       	ld.ub	r8,r11[0x3]
8000a878:	f1 ea 10 88 	or	r8,r8,r10<<0x8
8000a87c:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a880:	16 97       	mov	r7,r11
8000a882:	18 96       	mov	r6,r12
8000a884:	f0 0c 14 0f 	asr	r12,r8,0xf
8000a888:	12 0c       	add	r12,r9
8000a88a:	5c 8c       	casts.h	r12
8000a88c:	c7 4c       	rcall	8000a974 <dsp16_op_sqrt>
8000a88e:	ee c8 ff fc 	sub	r8,r7,-4
8000a892:	ac 0c       	st.h	r6[0x0],r12
8000a894:	11 ba       	ld.ub	r10,r8[0x3]
8000a896:	11 8b       	ld.ub	r11,r8[0x0]
8000a898:	11 99       	ld.ub	r9,r8[0x1]
8000a89a:	11 a8       	ld.ub	r8,r8[0x2]
8000a89c:	f3 eb 10 89 	or	r9,r9,r11<<0x8
8000a8a0:	f5 e8 10 88 	or	r8,r10,r8<<0x8
8000a8a4:	f2 09 07 89 	mulhh.w	r9,r9:b,r9:b
8000a8a8:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a8ac:	af 59       	asr	r9,0xf
8000a8ae:	f0 0c 14 0f 	asr	r12,r8,0xf
8000a8b2:	12 0c       	add	r12,r9
8000a8b4:	5c 8c       	casts.h	r12
8000a8b6:	c5 fc       	rcall	8000a974 <dsp16_op_sqrt>
8000a8b8:	2f 87       	sub	r7,-8
8000a8ba:	ac 1c       	st.h	r6[0x2],r12
8000a8bc:	0f 8a       	ld.ub	r10,r7[0x0]
8000a8be:	0f b8       	ld.ub	r8,r7[0x3]
8000a8c0:	0f 99       	ld.ub	r9,r7[0x1]
8000a8c2:	f3 ea 10 89 	or	r9,r9,r10<<0x8
8000a8c6:	0f aa       	ld.ub	r10,r7[0x2]
8000a8c8:	f2 09 07 89 	mulhh.w	r9,r9:b,r9:b
8000a8cc:	f1 ea 10 88 	or	r8,r8,r10<<0x8
8000a8d0:	af 59       	asr	r9,0xf
8000a8d2:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a8d6:	f0 0c 14 0f 	asr	r12,r8,0xf
8000a8da:	12 0c       	add	r12,r9
8000a8dc:	5c 8c       	casts.h	r12
8000a8de:	c4 bc       	rcall	8000a974 <dsp16_op_sqrt>
8000a8e0:	ac 2c       	st.h	r6[0x4],r12
8000a8e2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000a8e6:	d7 03       	nop

8000a8e8 <dsp16_vect_complex_abs_kernel_x2>:
8000a8e8:	eb cd 40 c0 	pushm	r6-r7,lr
8000a8ec:	17 89       	ld.ub	r9,r11[0x0]
8000a8ee:	17 98       	ld.ub	r8,r11[0x1]
8000a8f0:	f1 e9 10 88 	or	r8,r8,r9<<0x8
8000a8f4:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a8f8:	17 aa       	ld.ub	r10,r11[0x2]
8000a8fa:	f0 09 14 0f 	asr	r9,r8,0xf
8000a8fe:	17 b8       	ld.ub	r8,r11[0x3]
8000a900:	f1 ea 10 88 	or	r8,r8,r10<<0x8
8000a904:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a908:	16 97       	mov	r7,r11
8000a90a:	18 96       	mov	r6,r12
8000a90c:	f0 0c 14 0f 	asr	r12,r8,0xf
8000a910:	12 0c       	add	r12,r9
8000a912:	5c 8c       	casts.h	r12
8000a914:	c3 0c       	rcall	8000a974 <dsp16_op_sqrt>
8000a916:	2f c7       	sub	r7,-4
8000a918:	ac 0c       	st.h	r6[0x0],r12
8000a91a:	0f 8a       	ld.ub	r10,r7[0x0]
8000a91c:	0f b8       	ld.ub	r8,r7[0x3]
8000a91e:	0f 99       	ld.ub	r9,r7[0x1]
8000a920:	f3 ea 10 89 	or	r9,r9,r10<<0x8
8000a924:	0f aa       	ld.ub	r10,r7[0x2]
8000a926:	f2 09 07 89 	mulhh.w	r9,r9:b,r9:b
8000a92a:	f1 ea 10 88 	or	r8,r8,r10<<0x8
8000a92e:	af 59       	asr	r9,0xf
8000a930:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a934:	f0 0c 14 0f 	asr	r12,r8,0xf
8000a938:	12 0c       	add	r12,r9
8000a93a:	5c 8c       	casts.h	r12
8000a93c:	c1 cc       	rcall	8000a974 <dsp16_op_sqrt>
8000a93e:	ac 1c       	st.h	r6[0x2],r12
8000a940:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc

8000a944 <dsp16_vect_complex_abs_kernel_x1>:
8000a944:	eb cd 40 80 	pushm	r7,lr
8000a948:	17 8a       	ld.ub	r10,r11[0x0]
8000a94a:	17 b8       	ld.ub	r8,r11[0x3]
8000a94c:	17 99       	ld.ub	r9,r11[0x1]
8000a94e:	f3 ea 10 89 	or	r9,r9,r10<<0x8
8000a952:	17 aa       	ld.ub	r10,r11[0x2]
8000a954:	f2 09 07 89 	mulhh.w	r9,r9:b,r9:b
8000a958:	f1 ea 10 88 	or	r8,r8,r10<<0x8
8000a95c:	af 59       	asr	r9,0xf
8000a95e:	f0 08 07 88 	mulhh.w	r8,r8:b,r8:b
8000a962:	18 97       	mov	r7,r12
8000a964:	f0 0c 14 0f 	asr	r12,r8,0xf
8000a968:	12 0c       	add	r12,r9
8000a96a:	5c 8c       	casts.h	r12
8000a96c:	c0 4c       	rcall	8000a974 <dsp16_op_sqrt>
8000a96e:	ae 0c       	st.h	r7[0x0],r12
8000a970:	e3 cd 80 80 	ldm	sp++,r7,pc

8000a974 <dsp16_op_sqrt>:
8000a974:	d4 11       	pushm	r0-r3,lr
8000a976:	58 0c       	cp.w	r12,0
8000a978:	c4 75       	brlt	8000aa06 <__dsp16_sqrt_end_err>
8000a97a:	f8 00 12 00 	clz	r0,r12
8000a97e:	e0 00 16 01 	lsr	r0,r0,0x1
8000a982:	e0 c0 00 01 	sub	r0,r0,1
8000a986:	30 11       	mov	r1,1
8000a988:	e2 00 09 40 	lsl	r0,r1,r0
8000a98c:	e0 62 c0 00 	mov	r2,49152
8000a990:	e0 00 02 41 	mul	r1,r0,r0
8000a994:	f8 01 02 41 	mul	r1,r12,r1
8000a998:	e2 01 16 10 	lsr	r1,r1,0x10
8000a99c:	e4 01 01 01 	sub	r1,r2,r1
8000a9a0:	e0 01 02 40 	mul	r0,r0,r1
8000a9a4:	e0 00 16 0f 	lsr	r0,r0,0xf
8000a9a8:	e0 00 02 41 	mul	r1,r0,r0
8000a9ac:	f8 01 02 41 	mul	r1,r12,r1
8000a9b0:	e2 01 16 10 	lsr	r1,r1,0x10
8000a9b4:	e4 01 01 01 	sub	r1,r2,r1
8000a9b8:	e0 01 02 40 	mul	r0,r0,r1
8000a9bc:	e0 00 16 0f 	lsr	r0,r0,0xf
8000a9c0:	e0 00 02 41 	mul	r1,r0,r0
8000a9c4:	f8 01 02 41 	mul	r1,r12,r1
8000a9c8:	e2 01 16 10 	lsr	r1,r1,0x10
8000a9cc:	e4 01 01 01 	sub	r1,r2,r1
8000a9d0:	e0 01 02 40 	mul	r0,r0,r1
8000a9d4:	e0 00 16 0f 	lsr	r0,r0,0xf
8000a9d8:	e0 00 02 41 	mul	r1,r0,r0
8000a9dc:	f8 01 02 41 	mul	r1,r12,r1
8000a9e0:	e2 01 16 10 	lsr	r1,r1,0x10
8000a9e4:	e4 01 01 01 	sub	r1,r2,r1
8000a9e8:	e0 01 02 40 	mul	r0,r0,r1
8000a9ec:	e0 00 16 0f 	lsr	r0,r0,0xf
8000a9f0:	e0 62 5a 82 	mov	r2,23170
8000a9f4:	f8 02 02 4c 	mul	r12,r12,r2
8000a9f8:	f8 0c 16 0f 	lsr	r12,r12,0xf
8000a9fc:	e0 0c 02 4c 	mul	r12,r0,r12
8000aa00:	f8 0c 16 07 	lsr	r12,r12,0x7

8000aa04 <__dsp16_sqrt_end_fct>:
8000aa04:	d8 12       	popm	r0-r3,pc

8000aa06 <__dsp16_sqrt_end_err>:
8000aa06:	30 0c       	mov	r12,0
8000aa08:	d8 12       	popm	r0-r3,pc
8000aa0a:	d7 03       	nop

8000aa0c <dsp16_trans_complexfft>:
8000aa0c:	d4 31       	pushm	r0-r7,lr
8000aa0e:	20 9d       	sub	sp,36
8000aa10:	f4 c0 00 02 	sub	r0,r10,2
8000aa14:	50 00       	stdsp	sp[0x0],r0
8000aa16:	30 11       	mov	r1,1
8000aa18:	e2 0a 09 42 	lsl	r2,r1,r10
8000aa1c:	18 94       	mov	r4,r12
8000aa1e:	50 14       	stdsp	sp[0x4],r4
8000aa20:	e8 02 00 20 	add	r0,r4,r2<<0x2
8000aa24:	50 20       	stdsp	sp[0x8],r0
8000aa26:	e0 61 01 00 	mov	r1,256
8000aa2a:	50 51       	stdsp	sp[0x14],r1
8000aa2c:	e4 0c 14 02 	asr	r12,r2,0x2
8000aa30:	30 01       	mov	r1,0
8000aa32:	30 03       	mov	r3,0
8000aa34:	f4 02 11 20 	rsub	r2,r10,32
8000aa38:	50 4c       	stdsp	sp[0x10],r12
8000aa3a:	50 3b       	stdsp	sp[0xc],r11

8000aa3c <__loop_init>:
8000aa3c:	40 4c       	lddsp	r12,sp[0x10]
8000aa3e:	40 3b       	lddsp	r11,sp[0xc]
8000aa40:	e2 02 09 49 	lsl	r9,r1,r2
8000aa44:	5c 99       	brev	r9
8000aa46:	f6 09 03 25 	ld.w	r5,r11[r9<<0x2]
8000aa4a:	18 09       	add	r9,r12
8000aa4c:	f6 09 03 26 	ld.w	r6,r11[r9<<0x2]
8000aa50:	18 09       	add	r9,r12
8000aa52:	f6 09 03 27 	ld.w	r7,r11[r9<<0x2]
8000aa56:	18 09       	add	r9,r12
8000aa58:	f6 09 03 28 	ld.w	r8,r11[r9<<0x2]
8000aa5c:	ea 07 0e 3b 	addhh.w	r11,r5:t,r7:t
8000aa60:	ec 08 0e 3c 	addhh.w	r12,r6:t,r8:t
8000aa64:	ea 07 0e 09 	addhh.w	r9,r5:b,r7:b
8000aa68:	ec 08 0e 0a 	addhh.w	r10,r6:b,r8:b
8000aa6c:	f2 0a 00 0e 	add	lr,r9,r10
8000aa70:	f6 0c 00 03 	add	r3,r11,r12
8000aa74:	a3 4e       	asr	lr,0x2
8000aa76:	a3 43       	asr	r3,0x2
8000aa78:	e7 ee c0 04 	sthh.w	r4[0x0],r3:b,lr:b
8000aa7c:	f2 0a 01 0e 	sub	lr,r9,r10
8000aa80:	f6 0c 01 03 	sub	r3,r11,r12
8000aa84:	a3 4e       	asr	lr,0x2
8000aa86:	a3 43       	asr	r3,0x2
8000aa88:	e7 ee c0 24 	sthh.w	r4[0x8],r3:b,lr:b
8000aa8c:	ea 07 0f 3b 	subhh.w	r11,r5:t,r7:t
8000aa90:	ec 08 0f 3c 	subhh.w	r12,r6:t,r8:t
8000aa94:	ea 07 0f 09 	subhh.w	r9,r5:b,r7:b
8000aa98:	ec 08 0f 0a 	subhh.w	r10,r6:b,r8:b
8000aa9c:	f2 0c 01 0e 	sub	lr,r9,r12
8000aaa0:	f6 0a 00 03 	add	r3,r11,r10
8000aaa4:	a3 4e       	asr	lr,0x2
8000aaa6:	a3 43       	asr	r3,0x2
8000aaa8:	e7 ee c0 14 	sthh.w	r4[0x4],r3:b,lr:b
8000aaac:	f2 0c 00 0e 	add	lr,r9,r12
8000aab0:	f6 0a 01 03 	sub	r3,r11,r10
8000aab4:	a3 4e       	asr	lr,0x2
8000aab6:	a3 43       	asr	r3,0x2
8000aab8:	e7 ee c0 34 	sthh.w	r4[0xc],r3:b,lr:b
8000aabc:	e2 c1 ff fc 	sub	r1,r1,-4
8000aac0:	e8 c4 ff f0 	sub	r4,r4,-16
8000aac4:	08 30       	cp.w	r0,r4
8000aac6:	fe 99 ff bb 	brgt	8000aa3c <__loop_init>
8000aaca:	40 14       	lddsp	r4,sp[0x4]
8000aacc:	30 41       	mov	r1,4
8000aace:	50 61       	stdsp	sp[0x18],r1

8000aad0 <__loop_stage>:
8000aad0:	40 61       	lddsp	r1,sp[0x18]
8000aad2:	e2 01 15 02 	lsl	r1,r1,0x2
8000aad6:	50 61       	stdsp	sp[0x18],r1
8000aad8:	30 00       	mov	r0,0
8000aada:	50 40       	stdsp	sp[0x10],r0
8000aadc:	40 14       	lddsp	r4,sp[0x4]
8000aade:	e2 02 10 03 	mul	r2,r1,3

8000aae2 <__loop_r1>:
8000aae2:	68 05       	ld.w	r5,r4[0x0]
8000aae4:	e8 01 03 16 	ld.w	r6,r4[r1<<0x1]
8000aae8:	e8 02 03 08 	ld.w	r8,r4[r2]
8000aaec:	e8 01 03 07 	ld.w	r7,r4[r1]
8000aaf0:	ea 07 0e 39 	addhh.w	r9,r5:t,r7:t
8000aaf4:	ec 08 0e 3a 	addhh.w	r10,r6:t,r8:t
8000aaf8:	ea 07 0e 0b 	addhh.w	r11,r5:b,r7:b
8000aafc:	ec 08 0e 0c 	addhh.w	r12,r6:b,r8:b
8000ab00:	f2 0a 00 0e 	add	lr,r9,r10
8000ab04:	f6 0c 00 03 	add	r3,r11,r12
8000ab08:	a3 4e       	asr	lr,0x2
8000ab0a:	a3 43       	asr	r3,0x2
8000ab0c:	fd e3 c0 04 	sthh.w	r4[0x0],lr:b,r3:b
8000ab10:	f2 0a 01 0e 	sub	lr,r9,r10
8000ab14:	f6 0c 01 00 	sub	r0,r11,r12
8000ab18:	a3 4e       	asr	lr,0x2
8000ab1a:	a3 40       	asr	r0,0x2
8000ab1c:	fd e0 81 14 	sthh.w	r4[r1<<0x1],lr:b,r0:b
8000ab20:	ea 07 0f 39 	subhh.w	r9,r5:t,r7:t
8000ab24:	ec 08 0f 3a 	subhh.w	r10,r6:t,r8:t
8000ab28:	ea 07 0f 0b 	subhh.w	r11,r5:b,r7:b
8000ab2c:	ec 08 0f 0c 	subhh.w	r12,r6:b,r8:b
8000ab30:	f2 0c 00 0e 	add	lr,r9,r12
8000ab34:	f6 0a 01 00 	sub	r0,r11,r10
8000ab38:	a3 4e       	asr	lr,0x2
8000ab3a:	a3 40       	asr	r0,0x2
8000ab3c:	fd e0 81 04 	sthh.w	r4[r1],lr:b,r0:b
8000ab40:	f2 0c 01 0e 	sub	lr,r9,r12
8000ab44:	f6 0a 00 00 	add	r0,r11,r10
8000ab48:	a3 4e       	asr	lr,0x2
8000ab4a:	a3 40       	asr	r0,0x2
8000ab4c:	fd e0 82 04 	sthh.w	r4[r2],lr:b,r0:b
8000ab50:	e8 01 00 24 	add	r4,r4,r1<<0x2
8000ab54:	40 28       	lddsp	r8,sp[0x8]
8000ab56:	08 38       	cp.w	r8,r4
8000ab58:	fe 99 ff c5 	brgt	8000aae2 <__loop_r1>
8000ab5c:	58 41       	cp.w	r1,4
8000ab5e:	e0 88 00 74 	brls	8000ac46 <__loop_stage_end>
8000ab62:	30 49       	mov	r9,4
8000ab64:	50 39       	stdsp	sp[0xc],r9

8000ab66 <__loop_j>:
8000ab66:	40 14       	lddsp	r4,sp[0x4]
8000ab68:	12 04       	add	r4,r9
8000ab6a:	40 51       	lddsp	r1,sp[0x14]
8000ab6c:	40 49       	lddsp	r9,sp[0x10]
8000ab6e:	02 09       	add	r9,r1
8000ab70:	50 49       	stdsp	sp[0x10],r9
8000ab72:	e0 61 08 0c 	mov	r1,2060
8000ab76:	ea 11 00 00 	orh	r1,0x0
8000ab7a:	e2 09 03 00 	ld.w	r0,r1[r9]
8000ab7e:	e0 61 00 0c 	mov	r1,12
8000ab82:	ea 11 00 00 	orh	r1,0x0
8000ab86:	e2 09 02 16 	ld.d	r6,r1[r9<<0x1]
8000ab8a:	fa e7 00 1c 	st.d	sp[28],r6
8000ab8e:	40 61       	lddsp	r1,sp[0x18]

8000ab90 <__loop_r2>:
8000ab90:	e8 01 03 17 	ld.w	r7,r4[r1<<0x1]
8000ab94:	ee 00 01 88 	mulnhh.w	r8,r7:b,r0:b
8000ab98:	ee 00 04 b8 	machh.w	r8,r7:t,r0:t
8000ab9c:	ee 00 07 a9 	mulhh.w	r9,r7:t,r0:b
8000aba0:	ee 00 04 99 	machh.w	r9,r7:b,r0:t
8000aba4:	fa e6 00 1c 	ld.d	r6,sp[28]
8000aba8:	e8 02 03 03 	ld.w	r3,r4[r2]
8000abac:	e6 06 01 8c 	mulnhh.w	r12,r3:b,r6:b
8000abb0:	e6 06 04 bc 	machh.w	r12,r3:t,r6:t
8000abb4:	e6 06 07 ae 	mulhh.w	lr,r3:t,r6:b
8000abb8:	e6 06 04 9e 	machh.w	lr,r3:b,r6:t
8000abbc:	e8 01 03 03 	ld.w	r3,r4[r1]
8000abc0:	e6 07 01 8a 	mulnhh.w	r10,r3:b,r7:b
8000abc4:	e6 07 04 ba 	machh.w	r10,r3:t,r7:t
8000abc8:	e6 07 07 ab 	mulhh.w	r11,r3:t,r7:b
8000abcc:	e6 07 04 9b 	machh.w	r11,r3:b,r7:t
8000abd0:	68 05       	ld.w	r5,r4[0x0]
8000abd2:	a3 45       	asr	r5,0x2
8000abd4:	e7 d5 b0 0e 	bfexts	r3,r5,0x0,0xe
8000abd8:	eb d3 d0 10 	bfins	r5,r3,0x0,0x10
8000abdc:	f0 0c 00 03 	add	r3,r8,r12
8000abe0:	f0 0c 01 0c 	sub	r12,r8,r12
8000abe4:	f2 0e 00 06 	add	r6,r9,lr
8000abe8:	f2 0e 01 0e 	sub	lr,r9,lr
8000abec:	ea 0a 0e 38 	addhh.w	r8,r5:t,r10:t
8000abf0:	ea 0a 0f 3a 	subhh.w	r10,r5:t,r10:t
8000abf4:	ea 0b 0e 19 	addhh.w	r9,r5:b,r11:t
8000abf8:	ea 0b 0f 1b 	subhh.w	r11,r5:b,r11:t
8000abfc:	f0 03 0e 17 	addhh.w	r7,r8:b,r3:t
8000ac00:	f2 06 0e 15 	addhh.w	r5,r9:b,r6:t
8000ac04:	ef e5 c0 04 	sthh.w	r4[0x0],r7:b,r5:b
8000ac08:	f0 03 0f 17 	subhh.w	r7,r8:b,r3:t
8000ac0c:	f2 06 0f 15 	subhh.w	r5,r9:b,r6:t
8000ac10:	ef e5 81 14 	sthh.w	r4[r1<<0x1],r7:b,r5:b
8000ac14:	f4 0e 0e 17 	addhh.w	r7,r10:b,lr:t
8000ac18:	f6 0c 0f 15 	subhh.w	r5,r11:b,r12:t
8000ac1c:	ef e5 81 04 	sthh.w	r4[r1],r7:b,r5:b
8000ac20:	f4 0e 0f 17 	subhh.w	r7,r10:b,lr:t
8000ac24:	f6 0c 0e 15 	addhh.w	r5,r11:b,r12:t
8000ac28:	ef e5 82 04 	sthh.w	r4[r2],r7:b,r5:b
8000ac2c:	e8 01 00 24 	add	r4,r4,r1<<0x2
8000ac30:	40 28       	lddsp	r8,sp[0x8]
8000ac32:	08 38       	cp.w	r8,r4
8000ac34:	fe 99 ff ae 	brgt	8000ab90 <__loop_r2>
8000ac38:	40 39       	lddsp	r9,sp[0xc]
8000ac3a:	2f c9       	sub	r9,-4
8000ac3c:	50 39       	stdsp	sp[0xc],r9
8000ac3e:	40 65       	lddsp	r5,sp[0x18]
8000ac40:	12 35       	cp.w	r5,r9
8000ac42:	fe 99 ff 92 	brgt	8000ab66 <__loop_j>

8000ac46 <__loop_stage_end>:
8000ac46:	40 51       	lddsp	r1,sp[0x14]
8000ac48:	e2 01 16 02 	lsr	r1,r1,0x2
8000ac4c:	50 51       	stdsp	sp[0x14],r1
8000ac4e:	40 01       	lddsp	r1,sp[0x0]
8000ac50:	20 21       	sub	r1,2
8000ac52:	50 01       	stdsp	sp[0x0],r1
8000ac54:	fe 99 ff 3e 	brgt	8000aad0 <__loop_stage>

8000ac58 <__address_end>:
8000ac58:	2f 7d       	sub	sp,-36
8000ac5a:	d8 32       	popm	r0-r7,pc
8000ac5c:	c0 28       	rjmp	8000ac60 <dsp16_trans_realcomplexfft>
8000ac5e:	d7 03       	nop

8000ac60 <dsp16_trans_realcomplexfft>:
8000ac60:	d4 31       	pushm	r0-r7,lr
8000ac62:	20 9d       	sub	sp,36
8000ac64:	f4 c0 00 02 	sub	r0,r10,2
8000ac68:	50 00       	stdsp	sp[0x0],r0
8000ac6a:	30 11       	mov	r1,1
8000ac6c:	e2 0a 09 42 	lsl	r2,r1,r10
8000ac70:	18 94       	mov	r4,r12
8000ac72:	50 14       	stdsp	sp[0x4],r4
8000ac74:	e8 02 00 20 	add	r0,r4,r2<<0x2
8000ac78:	50 20       	stdsp	sp[0x8],r0
8000ac7a:	e0 61 01 00 	mov	r1,256
8000ac7e:	50 51       	stdsp	sp[0x14],r1
8000ac80:	e4 0c 14 02 	asr	r12,r2,0x2
8000ac84:	30 01       	mov	r1,0
8000ac86:	30 03       	mov	r3,0
8000ac88:	f4 02 11 20 	rsub	r2,r10,32

8000ac8c <__loop_init>:
8000ac8c:	e2 02 09 49 	lsl	r9,r1,r2
8000ac90:	5c 99       	brev	r9
8000ac92:	f6 09 04 15 	ld.sh	r5,r11[r9<<0x1]
8000ac96:	18 09       	add	r9,r12
8000ac98:	f6 09 04 16 	ld.sh	r6,r11[r9<<0x1]
8000ac9c:	18 09       	add	r9,r12
8000ac9e:	f6 09 04 17 	ld.sh	r7,r11[r9<<0x1]
8000aca2:	18 09       	add	r9,r12
8000aca4:	f6 09 04 18 	ld.sh	r8,r11[r9<<0x1]
8000aca8:	a3 45       	asr	r5,0x2
8000acaa:	a3 46       	asr	r6,0x2
8000acac:	a3 47       	asr	r7,0x2
8000acae:	a3 48       	asr	r8,0x2
8000acb0:	ea 07 00 09 	add	r9,r5,r7
8000acb4:	ec 08 00 0a 	add	r10,r6,r8
8000acb8:	f2 0a 00 0e 	add	lr,r9,r10
8000acbc:	fd e3 c0 04 	sthh.w	r4[0x0],lr:b,r3:b
8000acc0:	f2 0a 01 0e 	sub	lr,r9,r10
8000acc4:	fd e3 c0 24 	sthh.w	r4[0x8],lr:b,r3:b
8000acc8:	ea 07 01 0e 	sub	lr,r5,r7
8000accc:	f0 06 01 05 	sub	r5,r8,r6
8000acd0:	fd e5 c0 14 	sthh.w	r4[0x4],lr:b,r5:b
8000acd4:	ec 08 01 07 	sub	r7,r6,r8
8000acd8:	fd e7 c0 34 	sthh.w	r4[0xc],lr:b,r7:b
8000acdc:	e2 c1 ff fc 	sub	r1,r1,-4
8000ace0:	e8 c4 ff f0 	sub	r4,r4,-16
8000ace4:	08 30       	cp.w	r0,r4
8000ace6:	fe 99 ff d3 	brgt	8000ac8c <__loop_init>
8000acea:	40 14       	lddsp	r4,sp[0x4]
8000acec:	30 41       	mov	r1,4
8000acee:	50 61       	stdsp	sp[0x18],r1

8000acf0 <__loop_stage>:
8000acf0:	40 61       	lddsp	r1,sp[0x18]
8000acf2:	e2 01 15 02 	lsl	r1,r1,0x2
8000acf6:	50 61       	stdsp	sp[0x18],r1
8000acf8:	30 00       	mov	r0,0
8000acfa:	50 40       	stdsp	sp[0x10],r0
8000acfc:	40 14       	lddsp	r4,sp[0x4]
8000acfe:	e2 02 10 03 	mul	r2,r1,3

8000ad02 <__loop_r1>:
8000ad02:	68 05       	ld.w	r5,r4[0x0]
8000ad04:	e8 01 03 16 	ld.w	r6,r4[r1<<0x1]
8000ad08:	e8 02 03 08 	ld.w	r8,r4[r2]
8000ad0c:	e8 01 03 07 	ld.w	r7,r4[r1]
8000ad10:	ea 07 0e 39 	addhh.w	r9,r5:t,r7:t
8000ad14:	ec 08 0e 3a 	addhh.w	r10,r6:t,r8:t
8000ad18:	ea 07 0e 0b 	addhh.w	r11,r5:b,r7:b
8000ad1c:	ec 08 0e 0c 	addhh.w	r12,r6:b,r8:b
8000ad20:	f2 0a 00 0e 	add	lr,r9,r10
8000ad24:	f6 0c 00 03 	add	r3,r11,r12
8000ad28:	a3 4e       	asr	lr,0x2
8000ad2a:	a3 43       	asr	r3,0x2
8000ad2c:	fd e3 c0 04 	sthh.w	r4[0x0],lr:b,r3:b
8000ad30:	f2 0a 01 0e 	sub	lr,r9,r10
8000ad34:	f6 0c 01 00 	sub	r0,r11,r12
8000ad38:	a3 4e       	asr	lr,0x2
8000ad3a:	a3 40       	asr	r0,0x2
8000ad3c:	fd e0 81 14 	sthh.w	r4[r1<<0x1],lr:b,r0:b
8000ad40:	ea 07 0f 39 	subhh.w	r9,r5:t,r7:t
8000ad44:	ec 08 0f 3a 	subhh.w	r10,r6:t,r8:t
8000ad48:	ea 07 0f 0b 	subhh.w	r11,r5:b,r7:b
8000ad4c:	ec 08 0f 0c 	subhh.w	r12,r6:b,r8:b
8000ad50:	f2 0c 00 0e 	add	lr,r9,r12
8000ad54:	f6 0a 01 00 	sub	r0,r11,r10
8000ad58:	a3 4e       	asr	lr,0x2
8000ad5a:	a3 40       	asr	r0,0x2
8000ad5c:	fd e0 81 04 	sthh.w	r4[r1],lr:b,r0:b
8000ad60:	f2 0c 01 0e 	sub	lr,r9,r12
8000ad64:	f6 0a 00 00 	add	r0,r11,r10
8000ad68:	a3 4e       	asr	lr,0x2
8000ad6a:	a3 40       	asr	r0,0x2
8000ad6c:	fd e0 82 04 	sthh.w	r4[r2],lr:b,r0:b
8000ad70:	e8 01 00 24 	add	r4,r4,r1<<0x2
8000ad74:	40 28       	lddsp	r8,sp[0x8]
8000ad76:	08 38       	cp.w	r8,r4
8000ad78:	fe 99 ff c5 	brgt	8000ad02 <__loop_r1>
8000ad7c:	58 41       	cp.w	r1,4
8000ad7e:	e0 88 00 74 	brls	8000ae66 <__loop_stage_end>
8000ad82:	30 49       	mov	r9,4
8000ad84:	50 39       	stdsp	sp[0xc],r9

8000ad86 <__loop_j>:
8000ad86:	40 14       	lddsp	r4,sp[0x4]
8000ad88:	12 04       	add	r4,r9
8000ad8a:	40 51       	lddsp	r1,sp[0x14]
8000ad8c:	40 49       	lddsp	r9,sp[0x10]
8000ad8e:	02 09       	add	r9,r1
8000ad90:	50 49       	stdsp	sp[0x10],r9
8000ad92:	e0 61 08 0c 	mov	r1,2060
8000ad96:	ea 11 00 00 	orh	r1,0x0
8000ad9a:	e2 09 03 00 	ld.w	r0,r1[r9]
8000ad9e:	e0 61 00 0c 	mov	r1,12
8000ada2:	ea 11 00 00 	orh	r1,0x0
8000ada6:	e2 09 02 16 	ld.d	r6,r1[r9<<0x1]
8000adaa:	fa e7 00 1c 	st.d	sp[28],r6
8000adae:	40 61       	lddsp	r1,sp[0x18]

8000adb0 <__loop_r2>:
8000adb0:	e8 01 03 17 	ld.w	r7,r4[r1<<0x1]
8000adb4:	ee 00 01 88 	mulnhh.w	r8,r7:b,r0:b
8000adb8:	ee 00 04 b8 	machh.w	r8,r7:t,r0:t
8000adbc:	ee 00 07 a9 	mulhh.w	r9,r7:t,r0:b
8000adc0:	ee 00 04 99 	machh.w	r9,r7:b,r0:t
8000adc4:	fa e6 00 1c 	ld.d	r6,sp[28]
8000adc8:	e8 02 03 03 	ld.w	r3,r4[r2]
8000adcc:	e6 06 01 8c 	mulnhh.w	r12,r3:b,r6:b
8000add0:	e6 06 04 bc 	machh.w	r12,r3:t,r6:t
8000add4:	e6 06 07 ae 	mulhh.w	lr,r3:t,r6:b
8000add8:	e6 06 04 9e 	machh.w	lr,r3:b,r6:t
8000addc:	e8 01 03 03 	ld.w	r3,r4[r1]
8000ade0:	e6 07 01 8a 	mulnhh.w	r10,r3:b,r7:b
8000ade4:	e6 07 04 ba 	machh.w	r10,r3:t,r7:t
8000ade8:	e6 07 07 ab 	mulhh.w	r11,r3:t,r7:b
8000adec:	e6 07 04 9b 	machh.w	r11,r3:b,r7:t
8000adf0:	68 05       	ld.w	r5,r4[0x0]
8000adf2:	a3 45       	asr	r5,0x2
8000adf4:	e7 d5 b0 0e 	bfexts	r3,r5,0x0,0xe
8000adf8:	eb d3 d0 10 	bfins	r5,r3,0x0,0x10
8000adfc:	f0 0c 00 03 	add	r3,r8,r12
8000ae00:	f0 0c 01 0c 	sub	r12,r8,r12
8000ae04:	f2 0e 00 06 	add	r6,r9,lr
8000ae08:	f2 0e 01 0e 	sub	lr,r9,lr
8000ae0c:	ea 0a 0e 38 	addhh.w	r8,r5:t,r10:t
8000ae10:	ea 0a 0f 3a 	subhh.w	r10,r5:t,r10:t
8000ae14:	ea 0b 0e 19 	addhh.w	r9,r5:b,r11:t
8000ae18:	ea 0b 0f 1b 	subhh.w	r11,r5:b,r11:t
8000ae1c:	f0 03 0e 17 	addhh.w	r7,r8:b,r3:t
8000ae20:	f2 06 0e 15 	addhh.w	r5,r9:b,r6:t
8000ae24:	ef e5 c0 04 	sthh.w	r4[0x0],r7:b,r5:b
8000ae28:	f0 03 0f 17 	subhh.w	r7,r8:b,r3:t
8000ae2c:	f2 06 0f 15 	subhh.w	r5,r9:b,r6:t
8000ae30:	ef e5 81 14 	sthh.w	r4[r1<<0x1],r7:b,r5:b
8000ae34:	f4 0e 0e 17 	addhh.w	r7,r10:b,lr:t
8000ae38:	f6 0c 0f 15 	subhh.w	r5,r11:b,r12:t
8000ae3c:	ef e5 81 04 	sthh.w	r4[r1],r7:b,r5:b
8000ae40:	f4 0e 0f 17 	subhh.w	r7,r10:b,lr:t
8000ae44:	f6 0c 0e 15 	addhh.w	r5,r11:b,r12:t
8000ae48:	ef e5 82 04 	sthh.w	r4[r2],r7:b,r5:b
8000ae4c:	e8 01 00 24 	add	r4,r4,r1<<0x2
8000ae50:	40 28       	lddsp	r8,sp[0x8]
8000ae52:	08 38       	cp.w	r8,r4
8000ae54:	fe 99 ff ae 	brgt	8000adb0 <__loop_r2>
8000ae58:	40 39       	lddsp	r9,sp[0xc]
8000ae5a:	2f c9       	sub	r9,-4
8000ae5c:	50 39       	stdsp	sp[0xc],r9
8000ae5e:	40 65       	lddsp	r5,sp[0x18]
8000ae60:	12 35       	cp.w	r5,r9
8000ae62:	fe 99 ff 92 	brgt	8000ad86 <__loop_j>

8000ae66 <__loop_stage_end>:
8000ae66:	40 51       	lddsp	r1,sp[0x14]
8000ae68:	e2 01 16 02 	lsr	r1,r1,0x2
8000ae6c:	50 51       	stdsp	sp[0x14],r1
8000ae6e:	40 01       	lddsp	r1,sp[0x0]
8000ae70:	20 21       	sub	r1,2
8000ae72:	50 01       	stdsp	sp[0x0],r1
8000ae74:	fe 99 ff 3e 	brgt	8000acf0 <__loop_stage>

8000ae78 <__address_end>:
8000ae78:	2f 7d       	sub	sp,-36
8000ae7a:	d8 32       	popm	r0-r7,pc
8000ae7c:	c0 28       	rjmp	8000ae80 <__avr32_u32_to_f64>
8000ae7e:	d7 03       	nop

8000ae80 <__avr32_u32_to_f64>:
8000ae80:	f8 cb 00 00 	sub	r11,r12,0
8000ae84:	30 0c       	mov	r12,0
8000ae86:	c0 38       	rjmp	8000ae8c <__avr32_s32_to_f64+0x4>

8000ae88 <__avr32_s32_to_f64>:
8000ae88:	18 9b       	mov	r11,r12
8000ae8a:	5c 4b       	abs	r11
8000ae8c:	30 0a       	mov	r10,0
8000ae8e:	5e 0b       	reteq	r11
8000ae90:	d4 01       	pushm	lr
8000ae92:	e0 69 04 1e 	mov	r9,1054
8000ae96:	f6 08 12 00 	clz	r8,r11
8000ae9a:	c1 70       	breq	8000aec8 <__avr32_s32_to_f64+0x40>
8000ae9c:	c0 c3       	brcs	8000aeb4 <__avr32_s32_to_f64+0x2c>
8000ae9e:	f0 0e 11 20 	rsub	lr,r8,32
8000aea2:	f6 08 09 4b 	lsl	r11,r11,r8
8000aea6:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000aeaa:	1c 4b       	or	r11,lr
8000aeac:	f4 08 09 4a 	lsl	r10,r10,r8
8000aeb0:	10 19       	sub	r9,r8
8000aeb2:	c0 b8       	rjmp	8000aec8 <__avr32_s32_to_f64+0x40>
8000aeb4:	f4 08 12 00 	clz	r8,r10
8000aeb8:	f9 b8 03 00 	movlo	r8,0
8000aebc:	f7 b8 02 e0 	subhs	r8,-32
8000aec0:	f4 08 09 4b 	lsl	r11,r10,r8
8000aec4:	30 0a       	mov	r10,0
8000aec6:	10 19       	sub	r9,r8
8000aec8:	58 09       	cp.w	r9,0
8000aeca:	e0 89 00 30 	brgt	8000af2a <__avr32_s32_to_f64+0xa2>
8000aece:	5c 39       	neg	r9
8000aed0:	2f f9       	sub	r9,-1
8000aed2:	e0 49 00 36 	cp.w	r9,54
8000aed6:	c0 43       	brcs	8000aede <__avr32_s32_to_f64+0x56>
8000aed8:	30 0b       	mov	r11,0
8000aeda:	30 0a       	mov	r10,0
8000aedc:	c2 68       	rjmp	8000af28 <__avr32_s32_to_f64+0xa0>
8000aede:	2f 69       	sub	r9,-10
8000aee0:	f2 08 11 20 	rsub	r8,r9,32
8000aee4:	e0 49 00 20 	cp.w	r9,32
8000aee8:	c0 b2       	brcc	8000aefe <__avr32_s32_to_f64+0x76>
8000aeea:	f4 08 09 4e 	lsl	lr,r10,r8
8000aeee:	f6 08 09 48 	lsl	r8,r11,r8
8000aef2:	f4 09 0a 4a 	lsr	r10,r10,r9
8000aef6:	f6 09 0a 4b 	lsr	r11,r11,r9
8000aefa:	10 4b       	or	r11,r8
8000aefc:	c0 88       	rjmp	8000af0c <__avr32_s32_to_f64+0x84>
8000aefe:	f6 08 09 4e 	lsl	lr,r11,r8
8000af02:	14 4e       	or	lr,r10
8000af04:	16 9a       	mov	r10,r11
8000af06:	30 0b       	mov	r11,0
8000af08:	f4 09 0a 4a 	lsr	r10,r10,r9
8000af0c:	ed ba 00 00 	bld	r10,0x0
8000af10:	c0 92       	brcc	8000af22 <__avr32_s32_to_f64+0x9a>
8000af12:	1c 7e       	tst	lr,lr
8000af14:	c0 41       	brne	8000af1c <__avr32_s32_to_f64+0x94>
8000af16:	ed ba 00 01 	bld	r10,0x1
8000af1a:	c0 42       	brcc	8000af22 <__avr32_s32_to_f64+0x9a>
8000af1c:	2f fa       	sub	r10,-1
8000af1e:	f7 bb 02 ff 	subhs	r11,-1
8000af22:	5c fc       	rol	r12
8000af24:	5d 0b       	ror	r11
8000af26:	5d 0a       	ror	r10
8000af28:	d8 02       	popm	pc
8000af2a:	e0 68 03 ff 	mov	r8,1023
8000af2e:	ed ba 00 0b 	bld	r10,0xb
8000af32:	f7 b8 00 ff 	subeq	r8,-1
8000af36:	10 0a       	add	r10,r8
8000af38:	5c 0b       	acr	r11
8000af3a:	f7 b9 03 fe 	sublo	r9,-2
8000af3e:	e0 49 07 ff 	cp.w	r9,2047
8000af42:	c0 55       	brlt	8000af4c <__avr32_s32_to_f64+0xc4>
8000af44:	30 0a       	mov	r10,0
8000af46:	fc 1b ff e0 	movh	r11,0xffe0
8000af4a:	c0 c8       	rjmp	8000af62 <__floatsidf_return_op1>
8000af4c:	ed bb 00 1f 	bld	r11,0x1f
8000af50:	f7 b9 01 01 	subne	r9,1
8000af54:	ab 9a       	lsr	r10,0xb
8000af56:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000af5a:	a1 7b       	lsl	r11,0x1
8000af5c:	ab 9b       	lsr	r11,0xb
8000af5e:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000af62 <__floatsidf_return_op1>:
8000af62:	a1 7c       	lsl	r12,0x1
8000af64:	5d 0b       	ror	r11
8000af66:	d8 02       	popm	pc

8000af68 <__avr32_f64_cmp_ge>:
8000af68:	1a de       	st.w	--sp,lr
8000af6a:	1a d7       	st.w	--sp,r7
8000af6c:	a1 7b       	lsl	r11,0x1
8000af6e:	5f 3c       	srlo	r12
8000af70:	a1 79       	lsl	r9,0x1
8000af72:	5f 37       	srlo	r7
8000af74:	5c fc       	rol	r12
8000af76:	fc 1e ff e0 	movh	lr,0xffe0
8000af7a:	58 0a       	cp.w	r10,0
8000af7c:	fc 0b 13 00 	cpc	r11,lr
8000af80:	e0 8b 00 1d 	brhi	8000afba <__avr32_f64_cmp_ge+0x52>
8000af84:	58 08       	cp.w	r8,0
8000af86:	fc 09 13 00 	cpc	r9,lr
8000af8a:	e0 8b 00 18 	brhi	8000afba <__avr32_f64_cmp_ge+0x52>
8000af8e:	58 0b       	cp.w	r11,0
8000af90:	f5 ba 00 00 	subfeq	r10,0
8000af94:	c1 50       	breq	8000afbe <__avr32_f64_cmp_ge+0x56>
8000af96:	1b 07       	ld.w	r7,sp++
8000af98:	1b 0e       	ld.w	lr,sp++
8000af9a:	58 3c       	cp.w	r12,3
8000af9c:	c0 a0       	breq	8000afb0 <__avr32_f64_cmp_ge+0x48>
8000af9e:	58 1c       	cp.w	r12,1
8000afa0:	c0 33       	brcs	8000afa6 <__avr32_f64_cmp_ge+0x3e>
8000afa2:	5e 0f       	reteq	1
8000afa4:	5e 1d       	retne	0
8000afa6:	10 3a       	cp.w	r10,r8
8000afa8:	f2 0b 13 00 	cpc	r11,r9
8000afac:	5e 2f       	reths	1
8000afae:	5e 3d       	retlo	0
8000afb0:	14 38       	cp.w	r8,r10
8000afb2:	f6 09 13 00 	cpc	r9,r11
8000afb6:	5e 2f       	reths	1
8000afb8:	5e 3d       	retlo	0
8000afba:	1b 07       	ld.w	r7,sp++
8000afbc:	d8 0a       	popm	pc,r12=0
8000afbe:	58 17       	cp.w	r7,1
8000afc0:	5f 0c       	sreq	r12
8000afc2:	58 09       	cp.w	r9,0
8000afc4:	f5 b8 00 00 	subfeq	r8,0
8000afc8:	1b 07       	ld.w	r7,sp++
8000afca:	1b 0e       	ld.w	lr,sp++
8000afcc:	5e 0f       	reteq	1
8000afce:	5e fc       	retal	r12

8000afd0 <memcmp>:
8000afd0:	d4 01       	pushm	lr
8000afd2:	30 08       	mov	r8,0
8000afd4:	c0 d8       	rjmp	8000afee <memcmp+0x1e>
8000afd6:	f8 08 07 0e 	ld.ub	lr,r12[r8]
8000afda:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000afde:	20 1a       	sub	r10,1
8000afe0:	2f f8       	sub	r8,-1
8000afe2:	f2 0e 18 00 	cp.b	lr,r9
8000afe6:	c0 40       	breq	8000afee <memcmp+0x1e>
8000afe8:	fc 09 01 0c 	sub	r12,lr,r9
8000afec:	d8 02       	popm	pc
8000afee:	58 0a       	cp.w	r10,0
8000aff0:	cf 31       	brne	8000afd6 <memcmp+0x6>
8000aff2:	14 9c       	mov	r12,r10
8000aff4:	d8 02       	popm	pc

8000aff6 <memcpy>:
8000aff6:	58 8a       	cp.w	r10,8
8000aff8:	c2 f5       	brlt	8000b056 <memcpy+0x60>
8000affa:	f9 eb 10 09 	or	r9,r12,r11
8000affe:	e2 19 00 03 	andl	r9,0x3,COH
8000b002:	e0 81 00 97 	brne	8000b130 <memcpy+0x13a>
8000b006:	e0 4a 00 20 	cp.w	r10,32
8000b00a:	c3 b4       	brge	8000b080 <memcpy+0x8a>
8000b00c:	f4 08 14 02 	asr	r8,r10,0x2
8000b010:	f0 09 11 08 	rsub	r9,r8,8
8000b014:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000b018:	76 69       	ld.w	r9,r11[0x18]
8000b01a:	99 69       	st.w	r12[0x18],r9
8000b01c:	76 59       	ld.w	r9,r11[0x14]
8000b01e:	99 59       	st.w	r12[0x14],r9
8000b020:	76 49       	ld.w	r9,r11[0x10]
8000b022:	99 49       	st.w	r12[0x10],r9
8000b024:	76 39       	ld.w	r9,r11[0xc]
8000b026:	99 39       	st.w	r12[0xc],r9
8000b028:	76 29       	ld.w	r9,r11[0x8]
8000b02a:	99 29       	st.w	r12[0x8],r9
8000b02c:	76 19       	ld.w	r9,r11[0x4]
8000b02e:	99 19       	st.w	r12[0x4],r9
8000b030:	76 09       	ld.w	r9,r11[0x0]
8000b032:	99 09       	st.w	r12[0x0],r9
8000b034:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000b038:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000b03c:	e0 1a 00 03 	andl	r10,0x3
8000b040:	f4 0a 11 04 	rsub	r10,r10,4
8000b044:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000b048:	17 a9       	ld.ub	r9,r11[0x2]
8000b04a:	b0 a9       	st.b	r8[0x2],r9
8000b04c:	17 99       	ld.ub	r9,r11[0x1]
8000b04e:	b0 99       	st.b	r8[0x1],r9
8000b050:	17 89       	ld.ub	r9,r11[0x0]
8000b052:	b0 89       	st.b	r8[0x0],r9
8000b054:	5e fc       	retal	r12
8000b056:	f4 0a 11 09 	rsub	r10,r10,9
8000b05a:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000b05e:	17 f9       	ld.ub	r9,r11[0x7]
8000b060:	b8 f9       	st.b	r12[0x7],r9
8000b062:	17 e9       	ld.ub	r9,r11[0x6]
8000b064:	b8 e9       	st.b	r12[0x6],r9
8000b066:	17 d9       	ld.ub	r9,r11[0x5]
8000b068:	b8 d9       	st.b	r12[0x5],r9
8000b06a:	17 c9       	ld.ub	r9,r11[0x4]
8000b06c:	b8 c9       	st.b	r12[0x4],r9
8000b06e:	17 b9       	ld.ub	r9,r11[0x3]
8000b070:	b8 b9       	st.b	r12[0x3],r9
8000b072:	17 a9       	ld.ub	r9,r11[0x2]
8000b074:	b8 a9       	st.b	r12[0x2],r9
8000b076:	17 99       	ld.ub	r9,r11[0x1]
8000b078:	b8 99       	st.b	r12[0x1],r9
8000b07a:	17 89       	ld.ub	r9,r11[0x0]
8000b07c:	b8 89       	st.b	r12[0x0],r9
8000b07e:	5e fc       	retal	r12
8000b080:	eb cd 40 c0 	pushm	r6-r7,lr
8000b084:	18 99       	mov	r9,r12
8000b086:	22 0a       	sub	r10,32
8000b088:	b7 07       	ld.d	r6,r11++
8000b08a:	b3 26       	st.d	r9++,r6
8000b08c:	b7 07       	ld.d	r6,r11++
8000b08e:	b3 26       	st.d	r9++,r6
8000b090:	b7 07       	ld.d	r6,r11++
8000b092:	b3 26       	st.d	r9++,r6
8000b094:	b7 07       	ld.d	r6,r11++
8000b096:	b3 26       	st.d	r9++,r6
8000b098:	22 0a       	sub	r10,32
8000b09a:	cf 74       	brge	8000b088 <memcpy+0x92>
8000b09c:	2f 0a       	sub	r10,-16
8000b09e:	c0 65       	brlt	8000b0aa <memcpy+0xb4>
8000b0a0:	b7 07       	ld.d	r6,r11++
8000b0a2:	b3 26       	st.d	r9++,r6
8000b0a4:	b7 07       	ld.d	r6,r11++
8000b0a6:	b3 26       	st.d	r9++,r6
8000b0a8:	21 0a       	sub	r10,16
8000b0aa:	5c 3a       	neg	r10
8000b0ac:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000b0b0:	d7 03       	nop
8000b0b2:	d7 03       	nop
8000b0b4:	f7 36 00 0e 	ld.ub	r6,r11[14]
8000b0b8:	f3 66 00 0e 	st.b	r9[14],r6
8000b0bc:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000b0c0:	f3 66 00 0d 	st.b	r9[13],r6
8000b0c4:	f7 36 00 0c 	ld.ub	r6,r11[12]
8000b0c8:	f3 66 00 0c 	st.b	r9[12],r6
8000b0cc:	f7 36 00 0b 	ld.ub	r6,r11[11]
8000b0d0:	f3 66 00 0b 	st.b	r9[11],r6
8000b0d4:	f7 36 00 0a 	ld.ub	r6,r11[10]
8000b0d8:	f3 66 00 0a 	st.b	r9[10],r6
8000b0dc:	f7 36 00 09 	ld.ub	r6,r11[9]
8000b0e0:	f3 66 00 09 	st.b	r9[9],r6
8000b0e4:	f7 36 00 08 	ld.ub	r6,r11[8]
8000b0e8:	f3 66 00 08 	st.b	r9[8],r6
8000b0ec:	f7 36 00 07 	ld.ub	r6,r11[7]
8000b0f0:	f3 66 00 07 	st.b	r9[7],r6
8000b0f4:	f7 36 00 06 	ld.ub	r6,r11[6]
8000b0f8:	f3 66 00 06 	st.b	r9[6],r6
8000b0fc:	f7 36 00 05 	ld.ub	r6,r11[5]
8000b100:	f3 66 00 05 	st.b	r9[5],r6
8000b104:	f7 36 00 04 	ld.ub	r6,r11[4]
8000b108:	f3 66 00 04 	st.b	r9[4],r6
8000b10c:	f7 36 00 03 	ld.ub	r6,r11[3]
8000b110:	f3 66 00 03 	st.b	r9[3],r6
8000b114:	f7 36 00 02 	ld.ub	r6,r11[2]
8000b118:	f3 66 00 02 	st.b	r9[2],r6
8000b11c:	f7 36 00 01 	ld.ub	r6,r11[1]
8000b120:	f3 66 00 01 	st.b	r9[1],r6
8000b124:	f7 36 00 00 	ld.ub	r6,r11[0]
8000b128:	f3 66 00 00 	st.b	r9[0],r6
8000b12c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000b130:	20 1a       	sub	r10,1
8000b132:	f6 0a 07 09 	ld.ub	r9,r11[r10]
8000b136:	f8 0a 0b 09 	st.b	r12[r10],r9
8000b13a:	cf b1       	brne	8000b130 <memcpy+0x13a>
8000b13c:	5e fc       	retal	r12

8000b13e <memset>:
8000b13e:	18 98       	mov	r8,r12
8000b140:	c0 38       	rjmp	8000b146 <memset+0x8>
8000b142:	10 cb       	st.b	r8++,r11
8000b144:	20 1a       	sub	r10,1
8000b146:	58 0a       	cp.w	r10,0
8000b148:	cf d1       	brne	8000b142 <memset+0x4>
8000b14a:	5e fc       	retal	r12

8000b14c <sprintf>:
8000b14c:	d4 01       	pushm	lr
8000b14e:	21 7d       	sub	sp,92
8000b150:	e0 68 ff ff 	mov	r8,65535
8000b154:	ea 18 7f ff 	orh	r8,0x7fff
8000b158:	50 58       	stdsp	sp[0x14],r8
8000b15a:	50 28       	stdsp	sp[0x8],r8
8000b15c:	e0 68 02 08 	mov	r8,520
8000b160:	ba 68       	st.h	sp[0xc],r8
8000b162:	3f f8       	mov	r8,-1
8000b164:	ba 78       	st.h	sp[0xe],r8
8000b166:	48 88       	lddpc	r8,8000b184 <sprintf+0x38>
8000b168:	50 4c       	stdsp	sp[0x10],r12
8000b16a:	16 9a       	mov	r10,r11
8000b16c:	50 0c       	stdsp	sp[0x0],r12
8000b16e:	fa c9 ff a0 	sub	r9,sp,-96
8000b172:	70 0c       	ld.w	r12,r8[0x0]
8000b174:	1a 9b       	mov	r11,sp
8000b176:	ca 3d       	rcall	8000b4bc <_vfprintf_r>
8000b178:	30 09       	mov	r9,0
8000b17a:	40 08       	lddsp	r8,sp[0x0]
8000b17c:	b0 89       	st.b	r8[0x0],r9
8000b17e:	2e 9d       	sub	sp,-92
8000b180:	d8 02       	popm	pc
8000b182:	d7 03       	nop
8000b184:	00 00       	add	r0,r0
8000b186:	0d 04       	ld.w	r4,r6++

8000b188 <get_arg>:
8000b188:	d4 31       	pushm	r0-r7,lr
8000b18a:	20 8d       	sub	sp,32
8000b18c:	fa c4 ff bc 	sub	r4,sp,-68
8000b190:	50 4b       	stdsp	sp[0x10],r11
8000b192:	68 2e       	ld.w	lr,r4[0x8]
8000b194:	50 58       	stdsp	sp[0x14],r8
8000b196:	12 96       	mov	r6,r9
8000b198:	7c 0b       	ld.w	r11,lr[0x0]
8000b19a:	70 05       	ld.w	r5,r8[0x0]
8000b19c:	50 6e       	stdsp	sp[0x18],lr
8000b19e:	58 0b       	cp.w	r11,0
8000b1a0:	f4 0b 17 00 	moveq	r11,r10
8000b1a4:	68 03       	ld.w	r3,r4[0x0]
8000b1a6:	68 11       	ld.w	r1,r4[0x4]
8000b1a8:	40 49       	lddsp	r9,sp[0x10]
8000b1aa:	30 08       	mov	r8,0
8000b1ac:	c2 a9       	rjmp	8000b400 <get_arg+0x278>
8000b1ae:	2f fb       	sub	r11,-1
8000b1b0:	32 5c       	mov	r12,37
8000b1b2:	17 8a       	ld.ub	r10,r11[0x0]
8000b1b4:	f8 0a 18 00 	cp.b	r10,r12
8000b1b8:	5f 1e       	srne	lr
8000b1ba:	f0 0a 18 00 	cp.b	r10,r8
8000b1be:	5f 1c       	srne	r12
8000b1c0:	fd ec 00 0c 	and	r12,lr,r12
8000b1c4:	f0 0c 18 00 	cp.b	r12,r8
8000b1c8:	cf 31       	brne	8000b1ae <get_arg+0x26>
8000b1ca:	58 0a       	cp.w	r10,0
8000b1cc:	e0 80 01 27 	breq	8000b41a <get_arg+0x292>
8000b1d0:	30 0c       	mov	r12,0
8000b1d2:	3f fa       	mov	r10,-1
8000b1d4:	18 90       	mov	r0,r12
8000b1d6:	50 3a       	stdsp	sp[0xc],r10
8000b1d8:	18 94       	mov	r4,r12
8000b1da:	18 92       	mov	r2,r12
8000b1dc:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
8000b1e0:	16 97       	mov	r7,r11
8000b1e2:	50 7c       	stdsp	sp[0x1c],r12
8000b1e4:	4c dc       	lddpc	r12,8000b318 <get_arg+0x190>
8000b1e6:	0f 3a       	ld.ub	r10,r7++
8000b1e8:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
8000b1ec:	40 7c       	lddsp	r12,sp[0x1c]
8000b1ee:	1c 0c       	add	r12,lr
8000b1f0:	4c be       	lddpc	lr,8000b31c <get_arg+0x194>
8000b1f2:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
8000b1f6:	20 1e       	sub	lr,1
8000b1f8:	50 0e       	stdsp	sp[0x0],lr
8000b1fa:	4c ae       	lddpc	lr,8000b320 <get_arg+0x198>
8000b1fc:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
8000b200:	50 7c       	stdsp	sp[0x1c],r12
8000b202:	40 0c       	lddsp	r12,sp[0x0]
8000b204:	58 7c       	cp.w	r12,7
8000b206:	e0 8b 00 f6 	brhi	8000b3f2 <get_arg+0x26a>
8000b20a:	4c 7e       	lddpc	lr,8000b324 <get_arg+0x19c>
8000b20c:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
8000b210:	36 8b       	mov	r11,104
8000b212:	f6 0a 18 00 	cp.b	r10,r11
8000b216:	e0 80 00 ee 	breq	8000b3f2 <get_arg+0x26a>
8000b21a:	37 1b       	mov	r11,113
8000b21c:	f6 0a 18 00 	cp.b	r10,r11
8000b220:	c0 70       	breq	8000b22e <get_arg+0xa6>
8000b222:	34 cb       	mov	r11,76
8000b224:	f6 0a 18 00 	cp.b	r10,r11
8000b228:	c0 51       	brne	8000b232 <get_arg+0xaa>
8000b22a:	a3 b4       	sbr	r4,0x3
8000b22c:	ce 38       	rjmp	8000b3f2 <get_arg+0x26a>
8000b22e:	a5 b4       	sbr	r4,0x5
8000b230:	ce 18       	rjmp	8000b3f2 <get_arg+0x26a>
8000b232:	0f 8b       	ld.ub	r11,r7[0x0]
8000b234:	36 ca       	mov	r10,108
8000b236:	f4 0b 18 00 	cp.b	r11,r10
8000b23a:	c0 51       	brne	8000b244 <get_arg+0xbc>
8000b23c:	a5 b4       	sbr	r4,0x5
8000b23e:	ee cb ff ff 	sub	r11,r7,-1
8000b242:	cd 98       	rjmp	8000b3f4 <get_arg+0x26c>
8000b244:	a5 a4       	sbr	r4,0x4
8000b246:	cd 68       	rjmp	8000b3f2 <get_arg+0x26a>
8000b248:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000b24c:	36 7c       	mov	r12,103
8000b24e:	f8 0a 18 00 	cp.b	r10,r12
8000b252:	e0 8b 00 27 	brhi	8000b2a0 <get_arg+0x118>
8000b256:	36 5b       	mov	r11,101
8000b258:	f6 0a 18 00 	cp.b	r10,r11
8000b25c:	c4 82       	brcc	8000b2ec <get_arg+0x164>
8000b25e:	34 fb       	mov	r11,79
8000b260:	f6 0a 18 00 	cp.b	r10,r11
8000b264:	c4 80       	breq	8000b2f4 <get_arg+0x16c>
8000b266:	e0 8b 00 0c 	brhi	8000b27e <get_arg+0xf6>
8000b26a:	34 5b       	mov	r11,69
8000b26c:	f6 0a 18 00 	cp.b	r10,r11
8000b270:	c3 e0       	breq	8000b2ec <get_arg+0x164>
8000b272:	34 7b       	mov	r11,71
8000b274:	f6 0a 18 00 	cp.b	r10,r11
8000b278:	c3 a0       	breq	8000b2ec <get_arg+0x164>
8000b27a:	34 4b       	mov	r11,68
8000b27c:	c0 88       	rjmp	8000b28c <get_arg+0x104>
8000b27e:	35 8b       	mov	r11,88
8000b280:	f6 0a 18 00 	cp.b	r10,r11
8000b284:	c2 c0       	breq	8000b2dc <get_arg+0x154>
8000b286:	e0 8b 00 07 	brhi	8000b294 <get_arg+0x10c>
8000b28a:	35 5b       	mov	r11,85
8000b28c:	f6 0a 18 00 	cp.b	r10,r11
8000b290:	c3 51       	brne	8000b2fa <get_arg+0x172>
8000b292:	c3 18       	rjmp	8000b2f4 <get_arg+0x16c>
8000b294:	36 3b       	mov	r11,99
8000b296:	f6 0a 18 00 	cp.b	r10,r11
8000b29a:	c2 f0       	breq	8000b2f8 <get_arg+0x170>
8000b29c:	36 4b       	mov	r11,100
8000b29e:	c0 e8       	rjmp	8000b2ba <get_arg+0x132>
8000b2a0:	37 0b       	mov	r11,112
8000b2a2:	f6 0a 18 00 	cp.b	r10,r11
8000b2a6:	c2 50       	breq	8000b2f0 <get_arg+0x168>
8000b2a8:	e0 8b 00 0d 	brhi	8000b2c2 <get_arg+0x13a>
8000b2ac:	36 eb       	mov	r11,110
8000b2ae:	f6 0a 18 00 	cp.b	r10,r11
8000b2b2:	c1 f0       	breq	8000b2f0 <get_arg+0x168>
8000b2b4:	e0 8b 00 14 	brhi	8000b2dc <get_arg+0x154>
8000b2b8:	36 9b       	mov	r11,105
8000b2ba:	f6 0a 18 00 	cp.b	r10,r11
8000b2be:	c1 e1       	brne	8000b2fa <get_arg+0x172>
8000b2c0:	c0 e8       	rjmp	8000b2dc <get_arg+0x154>
8000b2c2:	37 5b       	mov	r11,117
8000b2c4:	f6 0a 18 00 	cp.b	r10,r11
8000b2c8:	c0 a0       	breq	8000b2dc <get_arg+0x154>
8000b2ca:	37 8b       	mov	r11,120
8000b2cc:	f6 0a 18 00 	cp.b	r10,r11
8000b2d0:	c0 60       	breq	8000b2dc <get_arg+0x154>
8000b2d2:	37 3b       	mov	r11,115
8000b2d4:	f6 0a 18 00 	cp.b	r10,r11
8000b2d8:	c1 11       	brne	8000b2fa <get_arg+0x172>
8000b2da:	c0 b8       	rjmp	8000b2f0 <get_arg+0x168>
8000b2dc:	ed b4 00 04 	bld	r4,0x4
8000b2e0:	c0 a0       	breq	8000b2f4 <get_arg+0x16c>
8000b2e2:	ed b4 00 05 	bld	r4,0x5
8000b2e6:	c0 91       	brne	8000b2f8 <get_arg+0x170>
8000b2e8:	30 20       	mov	r0,2
8000b2ea:	c0 88       	rjmp	8000b2fa <get_arg+0x172>
8000b2ec:	30 40       	mov	r0,4
8000b2ee:	c0 68       	rjmp	8000b2fa <get_arg+0x172>
8000b2f0:	30 30       	mov	r0,3
8000b2f2:	c0 48       	rjmp	8000b2fa <get_arg+0x172>
8000b2f4:	30 10       	mov	r0,1
8000b2f6:	c0 28       	rjmp	8000b2fa <get_arg+0x172>
8000b2f8:	30 00       	mov	r0,0
8000b2fa:	40 3b       	lddsp	r11,sp[0xc]
8000b2fc:	5b fb       	cp.w	r11,-1
8000b2fe:	c0 40       	breq	8000b306 <get_arg+0x17e>
8000b300:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
8000b304:	c7 78       	rjmp	8000b3f2 <get_arg+0x26a>
8000b306:	58 60       	cp.w	r0,6
8000b308:	e0 8b 00 75 	brhi	8000b3f2 <get_arg+0x26a>
8000b30c:	6c 0a       	ld.w	r10,r6[0x0]
8000b30e:	ea cc ff ff 	sub	r12,r5,-1
8000b312:	48 6e       	lddpc	lr,8000b328 <get_arg+0x1a0>
8000b314:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
8000b318:	80 01       	ld.sh	r1,r0[0x0]
8000b31a:	20 d0       	sub	r0,13
8000b31c:	80 01       	ld.sh	r1,r0[0x0]
8000b31e:	20 08       	sub	r8,0
8000b320:	80 01       	ld.sh	r1,r0[0x0]
8000b322:	1f 9c       	ld.ub	r12,pc[0x1]
8000b324:	80 01       	ld.sh	r1,r0[0x0]
8000b326:	1d fc       	ld.ub	r12,lr[0x7]
8000b328:	80 01       	ld.sh	r1,r0[0x0]
8000b32a:	1e 1c       	sub	r12,pc
8000b32c:	f4 cb ff f8 	sub	r11,r10,-8
8000b330:	8d 0b       	st.w	r6[0x0],r11
8000b332:	f4 ea 00 00 	ld.d	r10,r10[0]
8000b336:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000b33a:	c0 f8       	rjmp	8000b358 <get_arg+0x1d0>
8000b33c:	f4 cb ff fc 	sub	r11,r10,-4
8000b340:	8d 0b       	st.w	r6[0x0],r11
8000b342:	74 0a       	ld.w	r10,r10[0x0]
8000b344:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000b348:	c0 88       	rjmp	8000b358 <get_arg+0x1d0>
8000b34a:	f4 cb ff f8 	sub	r11,r10,-8
8000b34e:	8d 0b       	st.w	r6[0x0],r11
8000b350:	f4 ea 00 00 	ld.d	r10,r10[0]
8000b354:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000b358:	0e 9b       	mov	r11,r7
8000b35a:	18 95       	mov	r5,r12
8000b35c:	c4 c8       	rjmp	8000b3f4 <get_arg+0x26c>
8000b35e:	62 0a       	ld.w	r10,r1[0x0]
8000b360:	5b fa       	cp.w	r10,-1
8000b362:	c0 a1       	brne	8000b376 <get_arg+0x1ee>
8000b364:	50 19       	stdsp	sp[0x4],r9
8000b366:	50 28       	stdsp	sp[0x8],r8
8000b368:	e0 6a 00 80 	mov	r10,128
8000b36c:	30 0b       	mov	r11,0
8000b36e:	02 9c       	mov	r12,r1
8000b370:	ce 7e       	rcall	8000b13e <memset>
8000b372:	40 28       	lddsp	r8,sp[0x8]
8000b374:	40 19       	lddsp	r9,sp[0x4]
8000b376:	e4 cc 00 01 	sub	r12,r2,1
8000b37a:	0e 9b       	mov	r11,r7
8000b37c:	50 3c       	stdsp	sp[0xc],r12
8000b37e:	f2 0c 0c 49 	max	r9,r9,r12
8000b382:	c3 98       	rjmp	8000b3f4 <get_arg+0x26c>
8000b384:	62 0a       	ld.w	r10,r1[0x0]
8000b386:	5b fa       	cp.w	r10,-1
8000b388:	c0 a1       	brne	8000b39c <get_arg+0x214>
8000b38a:	50 19       	stdsp	sp[0x4],r9
8000b38c:	50 28       	stdsp	sp[0x8],r8
8000b38e:	e0 6a 00 80 	mov	r10,128
8000b392:	30 0b       	mov	r11,0
8000b394:	02 9c       	mov	r12,r1
8000b396:	cd 4e       	rcall	8000b13e <memset>
8000b398:	40 28       	lddsp	r8,sp[0x8]
8000b39a:	40 19       	lddsp	r9,sp[0x4]
8000b39c:	20 12       	sub	r2,1
8000b39e:	30 0a       	mov	r10,0
8000b3a0:	0e 9b       	mov	r11,r7
8000b3a2:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
8000b3a6:	f2 02 0c 49 	max	r9,r9,r2
8000b3aa:	c2 58       	rjmp	8000b3f4 <get_arg+0x26c>
8000b3ac:	16 97       	mov	r7,r11
8000b3ae:	6c 0a       	ld.w	r10,r6[0x0]
8000b3b0:	f4 cb ff fc 	sub	r11,r10,-4
8000b3b4:	8d 0b       	st.w	r6[0x0],r11
8000b3b6:	74 0a       	ld.w	r10,r10[0x0]
8000b3b8:	0e 9b       	mov	r11,r7
8000b3ba:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000b3be:	2f f5       	sub	r5,-1
8000b3c0:	c1 a8       	rjmp	8000b3f4 <get_arg+0x26c>
8000b3c2:	f4 c2 00 30 	sub	r2,r10,48
8000b3c6:	c0 68       	rjmp	8000b3d2 <get_arg+0x24a>
8000b3c8:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000b3cc:	2f f7       	sub	r7,-1
8000b3ce:	f4 02 00 12 	add	r2,r10,r2<<0x1
8000b3d2:	0f 8a       	ld.ub	r10,r7[0x0]
8000b3d4:	58 0a       	cp.w	r10,0
8000b3d6:	c0 e0       	breq	8000b3f2 <get_arg+0x26a>
8000b3d8:	23 0a       	sub	r10,48
8000b3da:	58 9a       	cp.w	r10,9
8000b3dc:	fe 98 ff f6 	brls	8000b3c8 <get_arg+0x240>
8000b3e0:	c0 98       	rjmp	8000b3f2 <get_arg+0x26a>
8000b3e2:	2f f7       	sub	r7,-1
8000b3e4:	0f 8a       	ld.ub	r10,r7[0x0]
8000b3e6:	58 0a       	cp.w	r10,0
8000b3e8:	c0 50       	breq	8000b3f2 <get_arg+0x26a>
8000b3ea:	23 0a       	sub	r10,48
8000b3ec:	58 9a       	cp.w	r10,9
8000b3ee:	fe 98 ff fa 	brls	8000b3e2 <get_arg+0x25a>
8000b3f2:	0e 9b       	mov	r11,r7
8000b3f4:	40 7c       	lddsp	r12,sp[0x1c]
8000b3f6:	30 ba       	mov	r10,11
8000b3f8:	f4 0c 18 00 	cp.b	r12,r10
8000b3fc:	fe 91 fe f0 	brne	8000b1dc <get_arg+0x54>
8000b400:	40 42       	lddsp	r2,sp[0x10]
8000b402:	17 8c       	ld.ub	r12,r11[0x0]
8000b404:	0a 32       	cp.w	r2,r5
8000b406:	5f 4a       	srge	r10
8000b408:	f0 0c 18 00 	cp.b	r12,r8
8000b40c:	5f 1c       	srne	r12
8000b40e:	f9 ea 00 0a 	and	r10,r12,r10
8000b412:	f0 0a 18 00 	cp.b	r10,r8
8000b416:	fe 91 fe cd 	brne	8000b1b0 <get_arg+0x28>
8000b41a:	30 08       	mov	r8,0
8000b41c:	40 4e       	lddsp	lr,sp[0x10]
8000b41e:	17 8a       	ld.ub	r10,r11[0x0]
8000b420:	e2 05 00 21 	add	r1,r1,r5<<0x2
8000b424:	f0 0a 18 00 	cp.b	r10,r8
8000b428:	fc 09 17 10 	movne	r9,lr
8000b42c:	e6 05 00 38 	add	r8,r3,r5<<0x3
8000b430:	06 9e       	mov	lr,r3
8000b432:	c2 a8       	rjmp	8000b486 <get_arg+0x2fe>
8000b434:	62 0a       	ld.w	r10,r1[0x0]
8000b436:	58 3a       	cp.w	r10,3
8000b438:	c1 e0       	breq	8000b474 <get_arg+0x2ec>
8000b43a:	e0 89 00 07 	brgt	8000b448 <get_arg+0x2c0>
8000b43e:	58 1a       	cp.w	r10,1
8000b440:	c1 a0       	breq	8000b474 <get_arg+0x2ec>
8000b442:	58 2a       	cp.w	r10,2
8000b444:	c1 81       	brne	8000b474 <get_arg+0x2ec>
8000b446:	c0 58       	rjmp	8000b450 <get_arg+0x2c8>
8000b448:	58 5a       	cp.w	r10,5
8000b44a:	c0 c0       	breq	8000b462 <get_arg+0x2da>
8000b44c:	c0 b5       	brlt	8000b462 <get_arg+0x2da>
8000b44e:	c1 38       	rjmp	8000b474 <get_arg+0x2ec>
8000b450:	6c 0a       	ld.w	r10,r6[0x0]
8000b452:	f4 cc ff f8 	sub	r12,r10,-8
8000b456:	8d 0c       	st.w	r6[0x0],r12
8000b458:	f4 e2 00 00 	ld.d	r2,r10[0]
8000b45c:	f0 e3 00 00 	st.d	r8[0],r2
8000b460:	c1 08       	rjmp	8000b480 <get_arg+0x2f8>
8000b462:	6c 0a       	ld.w	r10,r6[0x0]
8000b464:	f4 cc ff f8 	sub	r12,r10,-8
8000b468:	8d 0c       	st.w	r6[0x0],r12
8000b46a:	f4 e2 00 00 	ld.d	r2,r10[0]
8000b46e:	f0 e3 00 00 	st.d	r8[0],r2
8000b472:	c0 78       	rjmp	8000b480 <get_arg+0x2f8>
8000b474:	6c 0a       	ld.w	r10,r6[0x0]
8000b476:	f4 cc ff fc 	sub	r12,r10,-4
8000b47a:	8d 0c       	st.w	r6[0x0],r12
8000b47c:	74 0a       	ld.w	r10,r10[0x0]
8000b47e:	91 0a       	st.w	r8[0x0],r10
8000b480:	2f f5       	sub	r5,-1
8000b482:	2f 88       	sub	r8,-8
8000b484:	2f c1       	sub	r1,-4
8000b486:	12 35       	cp.w	r5,r9
8000b488:	fe 9a ff d6 	brle	8000b434 <get_arg+0x2ac>
8000b48c:	1c 93       	mov	r3,lr
8000b48e:	40 52       	lddsp	r2,sp[0x14]
8000b490:	40 6e       	lddsp	lr,sp[0x18]
8000b492:	85 05       	st.w	r2[0x0],r5
8000b494:	9d 0b       	st.w	lr[0x0],r11
8000b496:	40 4b       	lddsp	r11,sp[0x10]
8000b498:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
8000b49c:	2f 8d       	sub	sp,-32
8000b49e:	d8 32       	popm	r0-r7,pc

8000b4a0 <__sprint_r>:
8000b4a0:	d4 21       	pushm	r4-r7,lr
8000b4a2:	14 97       	mov	r7,r10
8000b4a4:	74 28       	ld.w	r8,r10[0x8]
8000b4a6:	58 08       	cp.w	r8,0
8000b4a8:	c0 41       	brne	8000b4b0 <__sprint_r+0x10>
8000b4aa:	95 18       	st.w	r10[0x4],r8
8000b4ac:	10 9c       	mov	r12,r8
8000b4ae:	d8 22       	popm	r4-r7,pc
8000b4b0:	e0 a0 18 c2 	rcall	8000e634 <__sfvwrite_r>
8000b4b4:	30 08       	mov	r8,0
8000b4b6:	8f 18       	st.w	r7[0x4],r8
8000b4b8:	8f 28       	st.w	r7[0x8],r8
8000b4ba:	d8 22       	popm	r4-r7,pc

8000b4bc <_vfprintf_r>:
8000b4bc:	d4 31       	pushm	r0-r7,lr
8000b4be:	fa cd 06 bc 	sub	sp,sp,1724
8000b4c2:	51 09       	stdsp	sp[0x40],r9
8000b4c4:	16 91       	mov	r1,r11
8000b4c6:	14 97       	mov	r7,r10
8000b4c8:	18 95       	mov	r5,r12
8000b4ca:	e0 a0 1a 2d 	rcall	8000e924 <_localeconv_r>
8000b4ce:	78 0c       	ld.w	r12,r12[0x0]
8000b4d0:	50 cc       	stdsp	sp[0x30],r12
8000b4d2:	58 05       	cp.w	r5,0
8000b4d4:	c0 70       	breq	8000b4e2 <_vfprintf_r+0x26>
8000b4d6:	6a 68       	ld.w	r8,r5[0x18]
8000b4d8:	58 08       	cp.w	r8,0
8000b4da:	c0 41       	brne	8000b4e2 <_vfprintf_r+0x26>
8000b4dc:	0a 9c       	mov	r12,r5
8000b4de:	e0 a0 17 47 	rcall	8000e36c <__sinit>
8000b4e2:	4c f8       	lddpc	r8,8000b61c <_vfprintf_r+0x160>
8000b4e4:	10 31       	cp.w	r1,r8
8000b4e6:	c0 31       	brne	8000b4ec <_vfprintf_r+0x30>
8000b4e8:	6a 01       	ld.w	r1,r5[0x0]
8000b4ea:	c0 a8       	rjmp	8000b4fe <_vfprintf_r+0x42>
8000b4ec:	4c d8       	lddpc	r8,8000b620 <_vfprintf_r+0x164>
8000b4ee:	10 31       	cp.w	r1,r8
8000b4f0:	c0 31       	brne	8000b4f6 <_vfprintf_r+0x3a>
8000b4f2:	6a 11       	ld.w	r1,r5[0x4]
8000b4f4:	c0 58       	rjmp	8000b4fe <_vfprintf_r+0x42>
8000b4f6:	4c c8       	lddpc	r8,8000b624 <_vfprintf_r+0x168>
8000b4f8:	10 31       	cp.w	r1,r8
8000b4fa:	eb f1 00 02 	ld.weq	r1,r5[0x8]
8000b4fe:	82 68       	ld.sh	r8,r1[0xc]
8000b500:	ed b8 00 03 	bld	r8,0x3
8000b504:	c0 41       	brne	8000b50c <_vfprintf_r+0x50>
8000b506:	62 48       	ld.w	r8,r1[0x10]
8000b508:	58 08       	cp.w	r8,0
8000b50a:	c0 71       	brne	8000b518 <_vfprintf_r+0x5c>
8000b50c:	02 9b       	mov	r11,r1
8000b50e:	0a 9c       	mov	r12,r5
8000b510:	e0 a0 0f 64 	rcall	8000d3d8 <__swsetup_r>
8000b514:	e0 81 0f 5c 	brne	8000d3cc <_vfprintf_r+0x1f10>
8000b518:	82 68       	ld.sh	r8,r1[0xc]
8000b51a:	10 99       	mov	r9,r8
8000b51c:	e2 19 00 1a 	andl	r9,0x1a,COH
8000b520:	58 a9       	cp.w	r9,10
8000b522:	c3 c1       	brne	8000b59a <_vfprintf_r+0xde>
8000b524:	82 79       	ld.sh	r9,r1[0xe]
8000b526:	30 0a       	mov	r10,0
8000b528:	f4 09 19 00 	cp.h	r9,r10
8000b52c:	c3 75       	brlt	8000b59a <_vfprintf_r+0xde>
8000b52e:	a1 d8       	cbr	r8,0x1
8000b530:	fb 58 05 d0 	st.h	sp[1488],r8
8000b534:	62 88       	ld.w	r8,r1[0x20]
8000b536:	fb 48 05 e4 	st.w	sp[1508],r8
8000b53a:	62 a8       	ld.w	r8,r1[0x28]
8000b53c:	fb 48 05 ec 	st.w	sp[1516],r8
8000b540:	fa c8 ff bc 	sub	r8,sp,-68
8000b544:	fb 48 05 d4 	st.w	sp[1492],r8
8000b548:	fb 48 05 c4 	st.w	sp[1476],r8
8000b54c:	e0 68 04 00 	mov	r8,1024
8000b550:	fb 48 05 d8 	st.w	sp[1496],r8
8000b554:	fb 48 05 cc 	st.w	sp[1484],r8
8000b558:	30 08       	mov	r8,0
8000b55a:	fb 59 05 d2 	st.h	sp[1490],r9
8000b55e:	0e 9a       	mov	r10,r7
8000b560:	41 09       	lddsp	r9,sp[0x40]
8000b562:	fa c7 fa 3c 	sub	r7,sp,-1476
8000b566:	fb 48 05 dc 	st.w	sp[1500],r8
8000b56a:	0a 9c       	mov	r12,r5
8000b56c:	0e 9b       	mov	r11,r7
8000b56e:	ca 7f       	rcall	8000b4bc <_vfprintf_r>
8000b570:	50 bc       	stdsp	sp[0x2c],r12
8000b572:	c0 95       	brlt	8000b584 <_vfprintf_r+0xc8>
8000b574:	0e 9b       	mov	r11,r7
8000b576:	0a 9c       	mov	r12,r5
8000b578:	e0 a0 16 1e 	rcall	8000e1b4 <_fflush_r>
8000b57c:	40 be       	lddsp	lr,sp[0x2c]
8000b57e:	f9 be 01 ff 	movne	lr,-1
8000b582:	50 be       	stdsp	sp[0x2c],lr
8000b584:	fb 08 05 d0 	ld.sh	r8,sp[1488]
8000b588:	ed b8 00 06 	bld	r8,0x6
8000b58c:	e0 81 0f 22 	brne	8000d3d0 <_vfprintf_r+0x1f14>
8000b590:	82 68       	ld.sh	r8,r1[0xc]
8000b592:	a7 a8       	sbr	r8,0x6
8000b594:	a2 68       	st.h	r1[0xc],r8
8000b596:	e0 8f 0f 1d 	bral	8000d3d0 <_vfprintf_r+0x1f14>
8000b59a:	30 08       	mov	r8,0
8000b59c:	fb 48 06 b4 	st.w	sp[1716],r8
8000b5a0:	fb 48 06 90 	st.w	sp[1680],r8
8000b5a4:	fb 48 06 8c 	st.w	sp[1676],r8
8000b5a8:	fb 48 06 b0 	st.w	sp[1712],r8
8000b5ac:	30 08       	mov	r8,0
8000b5ae:	30 09       	mov	r9,0
8000b5b0:	50 a7       	stdsp	sp[0x28],r7
8000b5b2:	50 78       	stdsp	sp[0x1c],r8
8000b5b4:	fa c4 f9 e0 	sub	r4,sp,-1568
8000b5b8:	3f f8       	mov	r8,-1
8000b5ba:	50 59       	stdsp	sp[0x14],r9
8000b5bc:	fb 44 06 88 	st.w	sp[1672],r4
8000b5c0:	fb 48 05 44 	st.w	sp[1348],r8
8000b5c4:	12 9c       	mov	r12,r9
8000b5c6:	50 69       	stdsp	sp[0x18],r9
8000b5c8:	50 d9       	stdsp	sp[0x34],r9
8000b5ca:	50 e9       	stdsp	sp[0x38],r9
8000b5cc:	50 b9       	stdsp	sp[0x2c],r9
8000b5ce:	12 97       	mov	r7,r9
8000b5d0:	40 a2       	lddsp	r2,sp[0x28]
8000b5d2:	32 5a       	mov	r10,37
8000b5d4:	30 08       	mov	r8,0
8000b5d6:	c0 28       	rjmp	8000b5da <_vfprintf_r+0x11e>
8000b5d8:	2f f2       	sub	r2,-1
8000b5da:	05 89       	ld.ub	r9,r2[0x0]
8000b5dc:	f0 09 18 00 	cp.b	r9,r8
8000b5e0:	5f 1b       	srne	r11
8000b5e2:	f4 09 18 00 	cp.b	r9,r10
8000b5e6:	5f 19       	srne	r9
8000b5e8:	f3 eb 00 0b 	and	r11,r9,r11
8000b5ec:	f0 0b 18 00 	cp.b	r11,r8
8000b5f0:	cf 41       	brne	8000b5d8 <_vfprintf_r+0x11c>
8000b5f2:	40 ab       	lddsp	r11,sp[0x28]
8000b5f4:	e4 0b 01 06 	sub	r6,r2,r11
8000b5f8:	c2 40       	breq	8000b640 <_vfprintf_r+0x184>
8000b5fa:	fa f8 06 90 	ld.w	r8,sp[1680]
8000b5fe:	0c 08       	add	r8,r6
8000b600:	89 0b       	st.w	r4[0x0],r11
8000b602:	fb 48 06 90 	st.w	sp[1680],r8
8000b606:	89 16       	st.w	r4[0x4],r6
8000b608:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000b60c:	2f f8       	sub	r8,-1
8000b60e:	fb 48 06 8c 	st.w	sp[1676],r8
8000b612:	58 78       	cp.w	r8,7
8000b614:	e0 89 00 0a 	brgt	8000b628 <_vfprintf_r+0x16c>
8000b618:	2f 84       	sub	r4,-8
8000b61a:	c1 08       	rjmp	8000b63a <_vfprintf_r+0x17e>
8000b61c:	80 01       	ld.sh	r1,r0[0x0]
8000b61e:	21 e0       	sub	r0,30
8000b620:	80 01       	ld.sh	r1,r0[0x0]
8000b622:	22 00       	sub	r0,32
8000b624:	80 01       	ld.sh	r1,r0[0x0]
8000b626:	22 20       	sub	r0,34
8000b628:	fa ca f9 78 	sub	r10,sp,-1672
8000b62c:	02 9b       	mov	r11,r1
8000b62e:	0a 9c       	mov	r12,r5
8000b630:	c3 8f       	rcall	8000b4a0 <__sprint_r>
8000b632:	e0 81 0e c9 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000b636:	fa c4 f9 e0 	sub	r4,sp,-1568
8000b63a:	40 ba       	lddsp	r10,sp[0x2c]
8000b63c:	0c 0a       	add	r10,r6
8000b63e:	50 ba       	stdsp	sp[0x2c],r10
8000b640:	05 89       	ld.ub	r9,r2[0x0]
8000b642:	30 08       	mov	r8,0
8000b644:	f0 09 18 00 	cp.b	r9,r8
8000b648:	e0 80 0e ae 	breq	8000d3a4 <_vfprintf_r+0x1ee8>
8000b64c:	30 09       	mov	r9,0
8000b64e:	fb 68 06 bb 	st.b	sp[1723],r8
8000b652:	0e 96       	mov	r6,r7
8000b654:	e4 c8 ff ff 	sub	r8,r2,-1
8000b658:	3f fe       	mov	lr,-1
8000b65a:	50 94       	stdsp	sp[0x24],r4
8000b65c:	50 41       	stdsp	sp[0x10],r1
8000b65e:	0e 94       	mov	r4,r7
8000b660:	04 91       	mov	r1,r2
8000b662:	50 89       	stdsp	sp[0x20],r9
8000b664:	50 a8       	stdsp	sp[0x28],r8
8000b666:	50 2e       	stdsp	sp[0x8],lr
8000b668:	50 39       	stdsp	sp[0xc],r9
8000b66a:	12 93       	mov	r3,r9
8000b66c:	12 90       	mov	r0,r9
8000b66e:	10 97       	mov	r7,r8
8000b670:	0a 92       	mov	r2,r5
8000b672:	c0 78       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b674:	3f fc       	mov	r12,-1
8000b676:	0a 97       	mov	r7,r5
8000b678:	50 2c       	stdsp	sp[0x8],r12
8000b67a:	c0 38       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b67c:	30 0b       	mov	r11,0
8000b67e:	50 3b       	stdsp	sp[0xc],r11
8000b680:	0f 38       	ld.ub	r8,r7++
8000b682:	c0 28       	rjmp	8000b686 <_vfprintf_r+0x1ca>
8000b684:	12 90       	mov	r0,r9
8000b686:	f0 c9 00 20 	sub	r9,r8,32
8000b68a:	e0 49 00 58 	cp.w	r9,88
8000b68e:	e0 8b 0a 33 	brhi	8000caf4 <_vfprintf_r+0x1638>
8000b692:	4d 9a       	lddpc	r10,8000b7f4 <_vfprintf_r+0x338>
8000b694:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
8000b698:	50 a7       	stdsp	sp[0x28],r7
8000b69a:	50 80       	stdsp	sp[0x20],r0
8000b69c:	0c 97       	mov	r7,r6
8000b69e:	04 95       	mov	r5,r2
8000b6a0:	08 96       	mov	r6,r4
8000b6a2:	02 92       	mov	r2,r1
8000b6a4:	4d 59       	lddpc	r9,8000b7f8 <_vfprintf_r+0x33c>
8000b6a6:	40 94       	lddsp	r4,sp[0x24]
8000b6a8:	10 90       	mov	r0,r8
8000b6aa:	40 41       	lddsp	r1,sp[0x10]
8000b6ac:	50 d9       	stdsp	sp[0x34],r9
8000b6ae:	e0 8f 08 95 	bral	8000c7d8 <_vfprintf_r+0x131c>
8000b6b2:	30 08       	mov	r8,0
8000b6b4:	fb 39 06 bb 	ld.ub	r9,sp[1723]
8000b6b8:	f0 09 18 00 	cp.b	r9,r8
8000b6bc:	ce 21       	brne	8000b680 <_vfprintf_r+0x1c4>
8000b6be:	32 08       	mov	r8,32
8000b6c0:	c6 e8       	rjmp	8000b79c <_vfprintf_r+0x2e0>
8000b6c2:	a1 a3       	sbr	r3,0x0
8000b6c4:	cd eb       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b6c6:	0f 89       	ld.ub	r9,r7[0x0]
8000b6c8:	f2 c8 00 30 	sub	r8,r9,48
8000b6cc:	58 98       	cp.w	r8,9
8000b6ce:	e0 8b 00 1d 	brhi	8000b708 <_vfprintf_r+0x24c>
8000b6d2:	ee c8 ff ff 	sub	r8,r7,-1
8000b6d6:	30 0b       	mov	r11,0
8000b6d8:	23 09       	sub	r9,48
8000b6da:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000b6de:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
8000b6e2:	11 39       	ld.ub	r9,r8++
8000b6e4:	f2 ca 00 30 	sub	r10,r9,48
8000b6e8:	58 9a       	cp.w	r10,9
8000b6ea:	fe 98 ff f7 	brls	8000b6d8 <_vfprintf_r+0x21c>
8000b6ee:	e0 49 00 24 	cp.w	r9,36
8000b6f2:	cc 51       	brne	8000b67c <_vfprintf_r+0x1c0>
8000b6f4:	e0 4b 00 20 	cp.w	r11,32
8000b6f8:	e0 89 0e 65 	brgt	8000d3c2 <_vfprintf_r+0x1f06>
8000b6fc:	20 1b       	sub	r11,1
8000b6fe:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000b702:	12 3b       	cp.w	r11,r9
8000b704:	c0 95       	brlt	8000b716 <_vfprintf_r+0x25a>
8000b706:	c1 08       	rjmp	8000b726 <_vfprintf_r+0x26a>
8000b708:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000b70c:	ec ca ff ff 	sub	r10,r6,-1
8000b710:	12 36       	cp.w	r6,r9
8000b712:	c1 f5       	brlt	8000b750 <_vfprintf_r+0x294>
8000b714:	c2 68       	rjmp	8000b760 <_vfprintf_r+0x2a4>
8000b716:	fa ce f9 44 	sub	lr,sp,-1724
8000b71a:	10 97       	mov	r7,r8
8000b71c:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
8000b720:	f6 f0 fd 88 	ld.w	r0,r11[-632]
8000b724:	c3 58       	rjmp	8000b78e <_vfprintf_r+0x2d2>
8000b726:	10 97       	mov	r7,r8
8000b728:	fa c8 f9 50 	sub	r8,sp,-1712
8000b72c:	1a d8       	st.w	--sp,r8
8000b72e:	fa c8 fa b8 	sub	r8,sp,-1352
8000b732:	1a d8       	st.w	--sp,r8
8000b734:	fa c8 fb b4 	sub	r8,sp,-1100
8000b738:	02 9a       	mov	r10,r1
8000b73a:	1a d8       	st.w	--sp,r8
8000b73c:	04 9c       	mov	r12,r2
8000b73e:	fa c8 f9 40 	sub	r8,sp,-1728
8000b742:	fa c9 ff b4 	sub	r9,sp,-76
8000b746:	fe b0 fd 21 	rcall	8000b188 <get_arg>
8000b74a:	2f dd       	sub	sp,-12
8000b74c:	78 00       	ld.w	r0,r12[0x0]
8000b74e:	c2 08       	rjmp	8000b78e <_vfprintf_r+0x2d2>
8000b750:	fa cc f9 44 	sub	r12,sp,-1724
8000b754:	14 96       	mov	r6,r10
8000b756:	f8 04 00 38 	add	r8,r12,r4<<0x3
8000b75a:	f0 f0 fd 88 	ld.w	r0,r8[-632]
8000b75e:	c1 88       	rjmp	8000b78e <_vfprintf_r+0x2d2>
8000b760:	41 08       	lddsp	r8,sp[0x40]
8000b762:	59 f9       	cp.w	r9,31
8000b764:	e0 89 00 11 	brgt	8000b786 <_vfprintf_r+0x2ca>
8000b768:	f0 cb ff fc 	sub	r11,r8,-4
8000b76c:	51 0b       	stdsp	sp[0x40],r11
8000b76e:	70 00       	ld.w	r0,r8[0x0]
8000b770:	fa cb f9 44 	sub	r11,sp,-1724
8000b774:	f6 09 00 38 	add	r8,r11,r9<<0x3
8000b778:	f1 40 fd 88 	st.w	r8[-632],r0
8000b77c:	2f f9       	sub	r9,-1
8000b77e:	14 96       	mov	r6,r10
8000b780:	fb 49 06 b4 	st.w	sp[1716],r9
8000b784:	c0 58       	rjmp	8000b78e <_vfprintf_r+0x2d2>
8000b786:	70 00       	ld.w	r0,r8[0x0]
8000b788:	14 96       	mov	r6,r10
8000b78a:	2f c8       	sub	r8,-4
8000b78c:	51 08       	stdsp	sp[0x40],r8
8000b78e:	58 00       	cp.w	r0,0
8000b790:	fe 94 ff 78 	brge	8000b680 <_vfprintf_r+0x1c4>
8000b794:	5c 30       	neg	r0
8000b796:	a3 a3       	sbr	r3,0x2
8000b798:	c7 4b       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b79a:	32 b8       	mov	r8,43
8000b79c:	fb 68 06 bb 	st.b	sp[1723],r8
8000b7a0:	c7 0b       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b7a2:	0f 38       	ld.ub	r8,r7++
8000b7a4:	e0 48 00 2a 	cp.w	r8,42
8000b7a8:	c0 30       	breq	8000b7ae <_vfprintf_r+0x2f2>
8000b7aa:	30 09       	mov	r9,0
8000b7ac:	c7 d8       	rjmp	8000b8a6 <_vfprintf_r+0x3ea>
8000b7ae:	0f 88       	ld.ub	r8,r7[0x0]
8000b7b0:	f0 c9 00 30 	sub	r9,r8,48
8000b7b4:	58 99       	cp.w	r9,9
8000b7b6:	e0 8b 00 23 	brhi	8000b7fc <_vfprintf_r+0x340>
8000b7ba:	ee c5 ff ff 	sub	r5,r7,-1
8000b7be:	30 0b       	mov	r11,0
8000b7c0:	23 08       	sub	r8,48
8000b7c2:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000b7c6:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
8000b7ca:	0b 38       	ld.ub	r8,r5++
8000b7cc:	f0 c9 00 30 	sub	r9,r8,48
8000b7d0:	58 99       	cp.w	r9,9
8000b7d2:	fe 98 ff f7 	brls	8000b7c0 <_vfprintf_r+0x304>
8000b7d6:	e0 48 00 24 	cp.w	r8,36
8000b7da:	fe 91 ff 51 	brne	8000b67c <_vfprintf_r+0x1c0>
8000b7de:	e0 4b 00 20 	cp.w	r11,32
8000b7e2:	e0 89 0d f0 	brgt	8000d3c2 <_vfprintf_r+0x1f06>
8000b7e6:	20 1b       	sub	r11,1
8000b7e8:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b7ec:	10 3b       	cp.w	r11,r8
8000b7ee:	c0 e5       	brlt	8000b80a <_vfprintf_r+0x34e>
8000b7f0:	c1 58       	rjmp	8000b81a <_vfprintf_r+0x35e>
8000b7f2:	d7 03       	nop
8000b7f4:	80 01       	ld.sh	r1,r0[0x0]
8000b7f6:	1e 38       	cp.w	r8,pc
8000b7f8:	80 01       	ld.sh	r1,r0[0x0]
8000b7fa:	20 74       	sub	r4,7
8000b7fc:	fa fa 06 b4 	ld.w	r10,sp[1716]
8000b800:	ec c9 ff ff 	sub	r9,r6,-1
8000b804:	14 36       	cp.w	r6,r10
8000b806:	c1 f5       	brlt	8000b844 <_vfprintf_r+0x388>
8000b808:	c2 88       	rjmp	8000b858 <_vfprintf_r+0x39c>
8000b80a:	fa ca f9 44 	sub	r10,sp,-1724
8000b80e:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
8000b812:	f6 fb fd 88 	ld.w	r11,r11[-632]
8000b816:	50 2b       	stdsp	sp[0x8],r11
8000b818:	c3 c8       	rjmp	8000b890 <_vfprintf_r+0x3d4>
8000b81a:	fa c8 f9 50 	sub	r8,sp,-1712
8000b81e:	1a d8       	st.w	--sp,r8
8000b820:	fa c8 fa b8 	sub	r8,sp,-1352
8000b824:	1a d8       	st.w	--sp,r8
8000b826:	fa c8 fb b4 	sub	r8,sp,-1100
8000b82a:	02 9a       	mov	r10,r1
8000b82c:	1a d8       	st.w	--sp,r8
8000b82e:	04 9c       	mov	r12,r2
8000b830:	fa c8 f9 40 	sub	r8,sp,-1728
8000b834:	fa c9 ff b4 	sub	r9,sp,-76
8000b838:	fe b0 fc a8 	rcall	8000b188 <get_arg>
8000b83c:	2f dd       	sub	sp,-12
8000b83e:	78 0c       	ld.w	r12,r12[0x0]
8000b840:	50 2c       	stdsp	sp[0x8],r12
8000b842:	c2 78       	rjmp	8000b890 <_vfprintf_r+0x3d4>
8000b844:	12 96       	mov	r6,r9
8000b846:	0e 95       	mov	r5,r7
8000b848:	fa c9 f9 44 	sub	r9,sp,-1724
8000b84c:	f2 04 00 38 	add	r8,r9,r4<<0x3
8000b850:	f0 f8 fd 88 	ld.w	r8,r8[-632]
8000b854:	50 28       	stdsp	sp[0x8],r8
8000b856:	c1 d8       	rjmp	8000b890 <_vfprintf_r+0x3d4>
8000b858:	41 08       	lddsp	r8,sp[0x40]
8000b85a:	59 fa       	cp.w	r10,31
8000b85c:	e0 89 00 14 	brgt	8000b884 <_vfprintf_r+0x3c8>
8000b860:	f0 cb ff fc 	sub	r11,r8,-4
8000b864:	70 08       	ld.w	r8,r8[0x0]
8000b866:	51 0b       	stdsp	sp[0x40],r11
8000b868:	50 28       	stdsp	sp[0x8],r8
8000b86a:	fa c6 f9 44 	sub	r6,sp,-1724
8000b86e:	40 2e       	lddsp	lr,sp[0x8]
8000b870:	ec 0a 00 38 	add	r8,r6,r10<<0x3
8000b874:	f1 4e fd 88 	st.w	r8[-632],lr
8000b878:	2f fa       	sub	r10,-1
8000b87a:	0e 95       	mov	r5,r7
8000b87c:	fb 4a 06 b4 	st.w	sp[1716],r10
8000b880:	12 96       	mov	r6,r9
8000b882:	c0 78       	rjmp	8000b890 <_vfprintf_r+0x3d4>
8000b884:	70 0c       	ld.w	r12,r8[0x0]
8000b886:	0e 95       	mov	r5,r7
8000b888:	2f c8       	sub	r8,-4
8000b88a:	50 2c       	stdsp	sp[0x8],r12
8000b88c:	12 96       	mov	r6,r9
8000b88e:	51 08       	stdsp	sp[0x40],r8
8000b890:	40 2b       	lddsp	r11,sp[0x8]
8000b892:	58 0b       	cp.w	r11,0
8000b894:	fe 95 fe f0 	brlt	8000b674 <_vfprintf_r+0x1b8>
8000b898:	0a 97       	mov	r7,r5
8000b89a:	cf 3a       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b89c:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000b8a0:	0f 38       	ld.ub	r8,r7++
8000b8a2:	f4 09 00 19 	add	r9,r10,r9<<0x1
8000b8a6:	f0 ca 00 30 	sub	r10,r8,48
8000b8aa:	58 9a       	cp.w	r10,9
8000b8ac:	fe 98 ff f8 	brls	8000b89c <_vfprintf_r+0x3e0>
8000b8b0:	3f fa       	mov	r10,-1
8000b8b2:	f2 0a 0c 49 	max	r9,r9,r10
8000b8b6:	50 29       	stdsp	sp[0x8],r9
8000b8b8:	ce 7a       	rjmp	8000b686 <_vfprintf_r+0x1ca>
8000b8ba:	a7 b3       	sbr	r3,0x7
8000b8bc:	ce 2a       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b8be:	30 09       	mov	r9,0
8000b8c0:	23 08       	sub	r8,48
8000b8c2:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000b8c6:	f0 09 00 19 	add	r9,r8,r9<<0x1
8000b8ca:	0f 38       	ld.ub	r8,r7++
8000b8cc:	f0 ca 00 30 	sub	r10,r8,48
8000b8d0:	58 9a       	cp.w	r10,9
8000b8d2:	fe 98 ff f7 	brls	8000b8c0 <_vfprintf_r+0x404>
8000b8d6:	e0 48 00 24 	cp.w	r8,36
8000b8da:	fe 91 fe d5 	brne	8000b684 <_vfprintf_r+0x1c8>
8000b8de:	e0 49 00 20 	cp.w	r9,32
8000b8e2:	e0 89 0d 70 	brgt	8000d3c2 <_vfprintf_r+0x1f06>
8000b8e6:	f2 c4 00 01 	sub	r4,r9,1
8000b8ea:	30 19       	mov	r9,1
8000b8ec:	50 39       	stdsp	sp[0xc],r9
8000b8ee:	cc 9a       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b8f0:	a3 b3       	sbr	r3,0x3
8000b8f2:	cc 7a       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b8f4:	a7 a3       	sbr	r3,0x6
8000b8f6:	cc 5a       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b8f8:	0f 88       	ld.ub	r8,r7[0x0]
8000b8fa:	36 ce       	mov	lr,108
8000b8fc:	fc 08 18 00 	cp.b	r8,lr
8000b900:	c0 41       	brne	8000b908 <_vfprintf_r+0x44c>
8000b902:	2f f7       	sub	r7,-1
8000b904:	a5 b3       	sbr	r3,0x5
8000b906:	cb da       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b908:	a5 a3       	sbr	r3,0x4
8000b90a:	cb ba       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b90c:	a5 b3       	sbr	r3,0x5
8000b90e:	cb 9a       	rjmp	8000b680 <_vfprintf_r+0x1c4>
8000b910:	50 a7       	stdsp	sp[0x28],r7
8000b912:	50 80       	stdsp	sp[0x20],r0
8000b914:	0c 97       	mov	r7,r6
8000b916:	10 90       	mov	r0,r8
8000b918:	08 96       	mov	r6,r4
8000b91a:	04 95       	mov	r5,r2
8000b91c:	40 94       	lddsp	r4,sp[0x24]
8000b91e:	02 92       	mov	r2,r1
8000b920:	0e 99       	mov	r9,r7
8000b922:	40 41       	lddsp	r1,sp[0x10]
8000b924:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b928:	40 3c       	lddsp	r12,sp[0xc]
8000b92a:	58 0c       	cp.w	r12,0
8000b92c:	c1 d0       	breq	8000b966 <_vfprintf_r+0x4aa>
8000b92e:	10 36       	cp.w	r6,r8
8000b930:	c0 64       	brge	8000b93c <_vfprintf_r+0x480>
8000b932:	fa cb f9 44 	sub	r11,sp,-1724
8000b936:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000b93a:	c1 d8       	rjmp	8000b974 <_vfprintf_r+0x4b8>
8000b93c:	fa c8 f9 50 	sub	r8,sp,-1712
8000b940:	1a d8       	st.w	--sp,r8
8000b942:	fa c8 fa b8 	sub	r8,sp,-1352
8000b946:	1a d8       	st.w	--sp,r8
8000b948:	fa c8 fb b4 	sub	r8,sp,-1100
8000b94c:	1a d8       	st.w	--sp,r8
8000b94e:	fa c8 f9 40 	sub	r8,sp,-1728
8000b952:	fa c9 ff b4 	sub	r9,sp,-76
8000b956:	04 9a       	mov	r10,r2
8000b958:	0c 9b       	mov	r11,r6
8000b95a:	0a 9c       	mov	r12,r5
8000b95c:	fe b0 fc 16 	rcall	8000b188 <get_arg>
8000b960:	2f dd       	sub	sp,-12
8000b962:	19 b8       	ld.ub	r8,r12[0x3]
8000b964:	c2 28       	rjmp	8000b9a8 <_vfprintf_r+0x4ec>
8000b966:	2f f7       	sub	r7,-1
8000b968:	10 39       	cp.w	r9,r8
8000b96a:	c0 84       	brge	8000b97a <_vfprintf_r+0x4be>
8000b96c:	fa ca f9 44 	sub	r10,sp,-1724
8000b970:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000b974:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
8000b978:	c1 88       	rjmp	8000b9a8 <_vfprintf_r+0x4ec>
8000b97a:	41 09       	lddsp	r9,sp[0x40]
8000b97c:	59 f8       	cp.w	r8,31
8000b97e:	e0 89 00 12 	brgt	8000b9a2 <_vfprintf_r+0x4e6>
8000b982:	f2 ca ff fc 	sub	r10,r9,-4
8000b986:	51 0a       	stdsp	sp[0x40],r10
8000b988:	72 09       	ld.w	r9,r9[0x0]
8000b98a:	fa c6 f9 44 	sub	r6,sp,-1724
8000b98e:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000b992:	2f f8       	sub	r8,-1
8000b994:	f5 49 fd 88 	st.w	r10[-632],r9
8000b998:	fb 48 06 b4 	st.w	sp[1716],r8
8000b99c:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
8000b9a0:	c0 48       	rjmp	8000b9a8 <_vfprintf_r+0x4ec>
8000b9a2:	13 b8       	ld.ub	r8,r9[0x3]
8000b9a4:	2f c9       	sub	r9,-4
8000b9a6:	51 09       	stdsp	sp[0x40],r9
8000b9a8:	fb 68 06 60 	st.b	sp[1632],r8
8000b9ac:	30 0e       	mov	lr,0
8000b9ae:	30 08       	mov	r8,0
8000b9b0:	30 12       	mov	r2,1
8000b9b2:	fb 68 06 bb 	st.b	sp[1723],r8
8000b9b6:	50 2e       	stdsp	sp[0x8],lr
8000b9b8:	e0 8f 08 b0 	bral	8000cb18 <_vfprintf_r+0x165c>
8000b9bc:	50 a7       	stdsp	sp[0x28],r7
8000b9be:	50 80       	stdsp	sp[0x20],r0
8000b9c0:	0c 97       	mov	r7,r6
8000b9c2:	04 95       	mov	r5,r2
8000b9c4:	08 96       	mov	r6,r4
8000b9c6:	02 92       	mov	r2,r1
8000b9c8:	40 94       	lddsp	r4,sp[0x24]
8000b9ca:	10 90       	mov	r0,r8
8000b9cc:	40 41       	lddsp	r1,sp[0x10]
8000b9ce:	a5 a3       	sbr	r3,0x4
8000b9d0:	c0 a8       	rjmp	8000b9e4 <_vfprintf_r+0x528>
8000b9d2:	50 a7       	stdsp	sp[0x28],r7
8000b9d4:	50 80       	stdsp	sp[0x20],r0
8000b9d6:	0c 97       	mov	r7,r6
8000b9d8:	04 95       	mov	r5,r2
8000b9da:	08 96       	mov	r6,r4
8000b9dc:	02 92       	mov	r2,r1
8000b9de:	40 94       	lddsp	r4,sp[0x24]
8000b9e0:	10 90       	mov	r0,r8
8000b9e2:	40 41       	lddsp	r1,sp[0x10]
8000b9e4:	ed b3 00 05 	bld	r3,0x5
8000b9e8:	c5 11       	brne	8000ba8a <_vfprintf_r+0x5ce>
8000b9ea:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000b9ee:	40 3c       	lddsp	r12,sp[0xc]
8000b9f0:	58 0c       	cp.w	r12,0
8000b9f2:	c1 e0       	breq	8000ba2e <_vfprintf_r+0x572>
8000b9f4:	10 36       	cp.w	r6,r8
8000b9f6:	c0 64       	brge	8000ba02 <_vfprintf_r+0x546>
8000b9f8:	fa cb f9 44 	sub	r11,sp,-1724
8000b9fc:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000ba00:	c2 08       	rjmp	8000ba40 <_vfprintf_r+0x584>
8000ba02:	fa c8 f9 50 	sub	r8,sp,-1712
8000ba06:	1a d8       	st.w	--sp,r8
8000ba08:	fa c8 fa b8 	sub	r8,sp,-1352
8000ba0c:	0c 9b       	mov	r11,r6
8000ba0e:	1a d8       	st.w	--sp,r8
8000ba10:	fa c8 fb b4 	sub	r8,sp,-1100
8000ba14:	1a d8       	st.w	--sp,r8
8000ba16:	fa c9 ff b4 	sub	r9,sp,-76
8000ba1a:	fa c8 f9 40 	sub	r8,sp,-1728
8000ba1e:	04 9a       	mov	r10,r2
8000ba20:	0a 9c       	mov	r12,r5
8000ba22:	fe b0 fb b3 	rcall	8000b188 <get_arg>
8000ba26:	2f dd       	sub	sp,-12
8000ba28:	78 1b       	ld.w	r11,r12[0x4]
8000ba2a:	78 09       	ld.w	r9,r12[0x0]
8000ba2c:	c2 b8       	rjmp	8000ba82 <_vfprintf_r+0x5c6>
8000ba2e:	ee ca ff ff 	sub	r10,r7,-1
8000ba32:	10 37       	cp.w	r7,r8
8000ba34:	c0 b4       	brge	8000ba4a <_vfprintf_r+0x58e>
8000ba36:	fa c9 f9 44 	sub	r9,sp,-1724
8000ba3a:	14 97       	mov	r7,r10
8000ba3c:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000ba40:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000ba44:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000ba48:	c1 d8       	rjmp	8000ba82 <_vfprintf_r+0x5c6>
8000ba4a:	41 09       	lddsp	r9,sp[0x40]
8000ba4c:	59 f8       	cp.w	r8,31
8000ba4e:	e0 89 00 14 	brgt	8000ba76 <_vfprintf_r+0x5ba>
8000ba52:	f2 cb ff f8 	sub	r11,r9,-8
8000ba56:	51 0b       	stdsp	sp[0x40],r11
8000ba58:	fa c6 f9 44 	sub	r6,sp,-1724
8000ba5c:	72 1b       	ld.w	r11,r9[0x4]
8000ba5e:	ec 08 00 3c 	add	r12,r6,r8<<0x3
8000ba62:	72 09       	ld.w	r9,r9[0x0]
8000ba64:	f9 4b fd 8c 	st.w	r12[-628],r11
8000ba68:	f9 49 fd 88 	st.w	r12[-632],r9
8000ba6c:	2f f8       	sub	r8,-1
8000ba6e:	14 97       	mov	r7,r10
8000ba70:	fb 48 06 b4 	st.w	sp[1716],r8
8000ba74:	c0 78       	rjmp	8000ba82 <_vfprintf_r+0x5c6>
8000ba76:	f2 c8 ff f8 	sub	r8,r9,-8
8000ba7a:	72 1b       	ld.w	r11,r9[0x4]
8000ba7c:	14 97       	mov	r7,r10
8000ba7e:	51 08       	stdsp	sp[0x40],r8
8000ba80:	72 09       	ld.w	r9,r9[0x0]
8000ba82:	16 98       	mov	r8,r11
8000ba84:	fa e9 00 00 	st.d	sp[0],r8
8000ba88:	ca e8       	rjmp	8000bbe4 <_vfprintf_r+0x728>
8000ba8a:	ed b3 00 04 	bld	r3,0x4
8000ba8e:	c1 71       	brne	8000babc <_vfprintf_r+0x600>
8000ba90:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000ba94:	40 3e       	lddsp	lr,sp[0xc]
8000ba96:	58 0e       	cp.w	lr,0
8000ba98:	c0 80       	breq	8000baa8 <_vfprintf_r+0x5ec>
8000ba9a:	10 36       	cp.w	r6,r8
8000ba9c:	c6 94       	brge	8000bb6e <_vfprintf_r+0x6b2>
8000ba9e:	fa cc f9 44 	sub	r12,sp,-1724
8000baa2:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000baa6:	c8 28       	rjmp	8000bbaa <_vfprintf_r+0x6ee>
8000baa8:	ee ca ff ff 	sub	r10,r7,-1
8000baac:	10 37       	cp.w	r7,r8
8000baae:	e0 84 00 81 	brge	8000bbb0 <_vfprintf_r+0x6f4>
8000bab2:	fa cb f9 44 	sub	r11,sp,-1724
8000bab6:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000baba:	c7 78       	rjmp	8000bba8 <_vfprintf_r+0x6ec>
8000babc:	ed b3 00 06 	bld	r3,0x6
8000bac0:	c4 b1       	brne	8000bb56 <_vfprintf_r+0x69a>
8000bac2:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000bac6:	40 3c       	lddsp	r12,sp[0xc]
8000bac8:	58 0c       	cp.w	r12,0
8000baca:	c1 d0       	breq	8000bb04 <_vfprintf_r+0x648>
8000bacc:	10 36       	cp.w	r6,r8
8000bace:	c0 64       	brge	8000bada <_vfprintf_r+0x61e>
8000bad0:	fa cb f9 44 	sub	r11,sp,-1724
8000bad4:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000bad8:	c1 f8       	rjmp	8000bb16 <_vfprintf_r+0x65a>
8000bada:	fa c8 f9 50 	sub	r8,sp,-1712
8000bade:	1a d8       	st.w	--sp,r8
8000bae0:	fa c8 fa b8 	sub	r8,sp,-1352
8000bae4:	1a d8       	st.w	--sp,r8
8000bae6:	fa c8 fb b4 	sub	r8,sp,-1100
8000baea:	1a d8       	st.w	--sp,r8
8000baec:	fa c8 f9 40 	sub	r8,sp,-1728
8000baf0:	fa c9 ff b4 	sub	r9,sp,-76
8000baf4:	04 9a       	mov	r10,r2
8000baf6:	0c 9b       	mov	r11,r6
8000baf8:	0a 9c       	mov	r12,r5
8000bafa:	fe b0 fb 47 	rcall	8000b188 <get_arg>
8000bafe:	2f dd       	sub	sp,-12
8000bb00:	98 18       	ld.sh	r8,r12[0x2]
8000bb02:	c2 68       	rjmp	8000bb4e <_vfprintf_r+0x692>
8000bb04:	ee ca ff ff 	sub	r10,r7,-1
8000bb08:	10 37       	cp.w	r7,r8
8000bb0a:	c0 94       	brge	8000bb1c <_vfprintf_r+0x660>
8000bb0c:	fa c9 f9 44 	sub	r9,sp,-1724
8000bb10:	14 97       	mov	r7,r10
8000bb12:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000bb16:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000bb1a:	c1 a8       	rjmp	8000bb4e <_vfprintf_r+0x692>
8000bb1c:	41 09       	lddsp	r9,sp[0x40]
8000bb1e:	59 f8       	cp.w	r8,31
8000bb20:	e0 89 00 13 	brgt	8000bb46 <_vfprintf_r+0x68a>
8000bb24:	f2 cb ff fc 	sub	r11,r9,-4
8000bb28:	51 0b       	stdsp	sp[0x40],r11
8000bb2a:	72 09       	ld.w	r9,r9[0x0]
8000bb2c:	fa c6 f9 44 	sub	r6,sp,-1724
8000bb30:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000bb34:	2f f8       	sub	r8,-1
8000bb36:	f7 49 fd 88 	st.w	r11[-632],r9
8000bb3a:	fb 48 06 b4 	st.w	sp[1716],r8
8000bb3e:	14 97       	mov	r7,r10
8000bb40:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000bb44:	c0 58       	rjmp	8000bb4e <_vfprintf_r+0x692>
8000bb46:	92 18       	ld.sh	r8,r9[0x2]
8000bb48:	14 97       	mov	r7,r10
8000bb4a:	2f c9       	sub	r9,-4
8000bb4c:	51 09       	stdsp	sp[0x40],r9
8000bb4e:	50 18       	stdsp	sp[0x4],r8
8000bb50:	bf 58       	asr	r8,0x1f
8000bb52:	50 08       	stdsp	sp[0x0],r8
8000bb54:	c4 88       	rjmp	8000bbe4 <_vfprintf_r+0x728>
8000bb56:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000bb5a:	40 3c       	lddsp	r12,sp[0xc]
8000bb5c:	58 0c       	cp.w	r12,0
8000bb5e:	c1 d0       	breq	8000bb98 <_vfprintf_r+0x6dc>
8000bb60:	10 36       	cp.w	r6,r8
8000bb62:	c0 64       	brge	8000bb6e <_vfprintf_r+0x6b2>
8000bb64:	fa cb f9 44 	sub	r11,sp,-1724
8000bb68:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000bb6c:	c1 f8       	rjmp	8000bbaa <_vfprintf_r+0x6ee>
8000bb6e:	fa c8 f9 50 	sub	r8,sp,-1712
8000bb72:	1a d8       	st.w	--sp,r8
8000bb74:	fa c8 fa b8 	sub	r8,sp,-1352
8000bb78:	0c 9b       	mov	r11,r6
8000bb7a:	1a d8       	st.w	--sp,r8
8000bb7c:	fa c8 fb b4 	sub	r8,sp,-1100
8000bb80:	04 9a       	mov	r10,r2
8000bb82:	1a d8       	st.w	--sp,r8
8000bb84:	0a 9c       	mov	r12,r5
8000bb86:	fa c8 f9 40 	sub	r8,sp,-1728
8000bb8a:	fa c9 ff b4 	sub	r9,sp,-76
8000bb8e:	fe b0 fa fd 	rcall	8000b188 <get_arg>
8000bb92:	2f dd       	sub	sp,-12
8000bb94:	78 0b       	ld.w	r11,r12[0x0]
8000bb96:	c2 48       	rjmp	8000bbde <_vfprintf_r+0x722>
8000bb98:	ee ca ff ff 	sub	r10,r7,-1
8000bb9c:	10 37       	cp.w	r7,r8
8000bb9e:	c0 94       	brge	8000bbb0 <_vfprintf_r+0x6f4>
8000bba0:	fa c9 f9 44 	sub	r9,sp,-1724
8000bba4:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000bba8:	14 97       	mov	r7,r10
8000bbaa:	ec fb fd 88 	ld.w	r11,r6[-632]
8000bbae:	c1 88       	rjmp	8000bbde <_vfprintf_r+0x722>
8000bbb0:	41 09       	lddsp	r9,sp[0x40]
8000bbb2:	59 f8       	cp.w	r8,31
8000bbb4:	e0 89 00 11 	brgt	8000bbd6 <_vfprintf_r+0x71a>
8000bbb8:	f2 cb ff fc 	sub	r11,r9,-4
8000bbbc:	51 0b       	stdsp	sp[0x40],r11
8000bbbe:	fa c6 f9 44 	sub	r6,sp,-1724
8000bbc2:	72 0b       	ld.w	r11,r9[0x0]
8000bbc4:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000bbc8:	f3 4b fd 88 	st.w	r9[-632],r11
8000bbcc:	2f f8       	sub	r8,-1
8000bbce:	14 97       	mov	r7,r10
8000bbd0:	fb 48 06 b4 	st.w	sp[1716],r8
8000bbd4:	c0 58       	rjmp	8000bbde <_vfprintf_r+0x722>
8000bbd6:	72 0b       	ld.w	r11,r9[0x0]
8000bbd8:	14 97       	mov	r7,r10
8000bbda:	2f c9       	sub	r9,-4
8000bbdc:	51 09       	stdsp	sp[0x40],r9
8000bbde:	50 1b       	stdsp	sp[0x4],r11
8000bbe0:	bf 5b       	asr	r11,0x1f
8000bbe2:	50 0b       	stdsp	sp[0x0],r11
8000bbe4:	fa ea 00 00 	ld.d	r10,sp[0]
8000bbe8:	58 0a       	cp.w	r10,0
8000bbea:	5c 2b       	cpc	r11
8000bbec:	c0 e4       	brge	8000bc08 <_vfprintf_r+0x74c>
8000bbee:	30 08       	mov	r8,0
8000bbf0:	fa ea 00 00 	ld.d	r10,sp[0]
8000bbf4:	30 09       	mov	r9,0
8000bbf6:	f0 0a 01 0a 	sub	r10,r8,r10
8000bbfa:	f2 0b 01 4b 	sbc	r11,r9,r11
8000bbfe:	32 d8       	mov	r8,45
8000bc00:	fa eb 00 00 	st.d	sp[0],r10
8000bc04:	fb 68 06 bb 	st.b	sp[1723],r8
8000bc08:	30 18       	mov	r8,1
8000bc0a:	e0 8f 06 fd 	bral	8000ca04 <_vfprintf_r+0x1548>
8000bc0e:	50 a7       	stdsp	sp[0x28],r7
8000bc10:	50 80       	stdsp	sp[0x20],r0
8000bc12:	0c 97       	mov	r7,r6
8000bc14:	04 95       	mov	r5,r2
8000bc16:	08 96       	mov	r6,r4
8000bc18:	02 92       	mov	r2,r1
8000bc1a:	40 94       	lddsp	r4,sp[0x24]
8000bc1c:	10 90       	mov	r0,r8
8000bc1e:	40 41       	lddsp	r1,sp[0x10]
8000bc20:	0e 99       	mov	r9,r7
8000bc22:	ed b3 00 03 	bld	r3,0x3
8000bc26:	c4 11       	brne	8000bca8 <_vfprintf_r+0x7ec>
8000bc28:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000bc2c:	40 3a       	lddsp	r10,sp[0xc]
8000bc2e:	58 0a       	cp.w	r10,0
8000bc30:	c1 90       	breq	8000bc62 <_vfprintf_r+0x7a6>
8000bc32:	10 36       	cp.w	r6,r8
8000bc34:	c6 45       	brlt	8000bcfc <_vfprintf_r+0x840>
8000bc36:	fa c8 f9 50 	sub	r8,sp,-1712
8000bc3a:	1a d8       	st.w	--sp,r8
8000bc3c:	fa c8 fa b8 	sub	r8,sp,-1352
8000bc40:	1a d8       	st.w	--sp,r8
8000bc42:	fa c8 fb b4 	sub	r8,sp,-1100
8000bc46:	0c 9b       	mov	r11,r6
8000bc48:	1a d8       	st.w	--sp,r8
8000bc4a:	04 9a       	mov	r10,r2
8000bc4c:	fa c8 f9 40 	sub	r8,sp,-1728
8000bc50:	fa c9 ff b4 	sub	r9,sp,-76
8000bc54:	0a 9c       	mov	r12,r5
8000bc56:	fe b0 fa 99 	rcall	8000b188 <get_arg>
8000bc5a:	2f dd       	sub	sp,-12
8000bc5c:	78 16       	ld.w	r6,r12[0x4]
8000bc5e:	50 76       	stdsp	sp[0x1c],r6
8000bc60:	c4 88       	rjmp	8000bcf0 <_vfprintf_r+0x834>
8000bc62:	2f f7       	sub	r7,-1
8000bc64:	10 39       	cp.w	r9,r8
8000bc66:	c0 c4       	brge	8000bc7e <_vfprintf_r+0x7c2>
8000bc68:	fa ce f9 44 	sub	lr,sp,-1724
8000bc6c:	fc 06 00 36 	add	r6,lr,r6<<0x3
8000bc70:	ec fc fd 8c 	ld.w	r12,r6[-628]
8000bc74:	50 7c       	stdsp	sp[0x1c],r12
8000bc76:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000bc7a:	50 56       	stdsp	sp[0x14],r6
8000bc7c:	c6 68       	rjmp	8000bd48 <_vfprintf_r+0x88c>
8000bc7e:	41 09       	lddsp	r9,sp[0x40]
8000bc80:	59 f8       	cp.w	r8,31
8000bc82:	e0 89 00 10 	brgt	8000bca2 <_vfprintf_r+0x7e6>
8000bc86:	f2 ca ff f8 	sub	r10,r9,-8
8000bc8a:	72 1b       	ld.w	r11,r9[0x4]
8000bc8c:	51 0a       	stdsp	sp[0x40],r10
8000bc8e:	72 09       	ld.w	r9,r9[0x0]
8000bc90:	fa ca f9 44 	sub	r10,sp,-1724
8000bc94:	50 7b       	stdsp	sp[0x1c],r11
8000bc96:	50 59       	stdsp	sp[0x14],r9
8000bc98:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000bc9c:	40 5b       	lddsp	r11,sp[0x14]
8000bc9e:	40 7a       	lddsp	r10,sp[0x1c]
8000bca0:	c4 78       	rjmp	8000bd2e <_vfprintf_r+0x872>
8000bca2:	72 18       	ld.w	r8,r9[0x4]
8000bca4:	50 78       	stdsp	sp[0x1c],r8
8000bca6:	c4 c8       	rjmp	8000bd3e <_vfprintf_r+0x882>
8000bca8:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000bcac:	40 3e       	lddsp	lr,sp[0xc]
8000bcae:	58 0e       	cp.w	lr,0
8000bcb0:	c2 30       	breq	8000bcf6 <_vfprintf_r+0x83a>
8000bcb2:	10 36       	cp.w	r6,r8
8000bcb4:	c0 94       	brge	8000bcc6 <_vfprintf_r+0x80a>
8000bcb6:	fa cc f9 44 	sub	r12,sp,-1724
8000bcba:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000bcbe:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000bcc2:	50 7b       	stdsp	sp[0x1c],r11
8000bcc4:	cd 9b       	rjmp	8000bc76 <_vfprintf_r+0x7ba>
8000bcc6:	fa c8 f9 50 	sub	r8,sp,-1712
8000bcca:	1a d8       	st.w	--sp,r8
8000bccc:	fa c8 fa b8 	sub	r8,sp,-1352
8000bcd0:	04 9a       	mov	r10,r2
8000bcd2:	1a d8       	st.w	--sp,r8
8000bcd4:	fa c8 fb b4 	sub	r8,sp,-1100
8000bcd8:	0c 9b       	mov	r11,r6
8000bcda:	1a d8       	st.w	--sp,r8
8000bcdc:	0a 9c       	mov	r12,r5
8000bcde:	fa c8 f9 40 	sub	r8,sp,-1728
8000bce2:	fa c9 ff b4 	sub	r9,sp,-76
8000bce6:	fe b0 fa 51 	rcall	8000b188 <get_arg>
8000bcea:	2f dd       	sub	sp,-12
8000bcec:	78 1a       	ld.w	r10,r12[0x4]
8000bcee:	50 7a       	stdsp	sp[0x1c],r10
8000bcf0:	78 0c       	ld.w	r12,r12[0x0]
8000bcf2:	50 5c       	stdsp	sp[0x14],r12
8000bcf4:	c2 a8       	rjmp	8000bd48 <_vfprintf_r+0x88c>
8000bcf6:	2f f7       	sub	r7,-1
8000bcf8:	10 39       	cp.w	r9,r8
8000bcfa:	c0 94       	brge	8000bd0c <_vfprintf_r+0x850>
8000bcfc:	fa c9 f9 44 	sub	r9,sp,-1724
8000bd00:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000bd04:	ec f8 fd 8c 	ld.w	r8,r6[-628]
8000bd08:	50 78       	stdsp	sp[0x1c],r8
8000bd0a:	cb 6b       	rjmp	8000bc76 <_vfprintf_r+0x7ba>
8000bd0c:	41 09       	lddsp	r9,sp[0x40]
8000bd0e:	59 f8       	cp.w	r8,31
8000bd10:	e0 89 00 15 	brgt	8000bd3a <_vfprintf_r+0x87e>
8000bd14:	f2 ca ff f8 	sub	r10,r9,-8
8000bd18:	72 16       	ld.w	r6,r9[0x4]
8000bd1a:	72 09       	ld.w	r9,r9[0x0]
8000bd1c:	51 0a       	stdsp	sp[0x40],r10
8000bd1e:	50 59       	stdsp	sp[0x14],r9
8000bd20:	fa ce f9 44 	sub	lr,sp,-1724
8000bd24:	50 76       	stdsp	sp[0x1c],r6
8000bd26:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000bd2a:	40 5b       	lddsp	r11,sp[0x14]
8000bd2c:	0c 9a       	mov	r10,r6
8000bd2e:	f2 eb fd 88 	st.d	r9[-632],r10
8000bd32:	2f f8       	sub	r8,-1
8000bd34:	fb 48 06 b4 	st.w	sp[1716],r8
8000bd38:	c0 88       	rjmp	8000bd48 <_vfprintf_r+0x88c>
8000bd3a:	72 1c       	ld.w	r12,r9[0x4]
8000bd3c:	50 7c       	stdsp	sp[0x1c],r12
8000bd3e:	f2 c8 ff f8 	sub	r8,r9,-8
8000bd42:	51 08       	stdsp	sp[0x40],r8
8000bd44:	72 09       	ld.w	r9,r9[0x0]
8000bd46:	50 59       	stdsp	sp[0x14],r9
8000bd48:	40 5b       	lddsp	r11,sp[0x14]
8000bd4a:	40 7a       	lddsp	r10,sp[0x1c]
8000bd4c:	e0 a0 1c fa 	rcall	8000f740 <__isinfd>
8000bd50:	18 96       	mov	r6,r12
8000bd52:	c1 50       	breq	8000bd7c <_vfprintf_r+0x8c0>
8000bd54:	30 08       	mov	r8,0
8000bd56:	30 09       	mov	r9,0
8000bd58:	40 5b       	lddsp	r11,sp[0x14]
8000bd5a:	40 7a       	lddsp	r10,sp[0x1c]
8000bd5c:	e0 a0 21 46 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000bd60:	c0 40       	breq	8000bd68 <_vfprintf_r+0x8ac>
8000bd62:	32 d8       	mov	r8,45
8000bd64:	fb 68 06 bb 	st.b	sp[1723],r8
8000bd68:	4a f8       	lddpc	r8,8000be24 <_vfprintf_r+0x968>
8000bd6a:	4b 06       	lddpc	r6,8000be28 <_vfprintf_r+0x96c>
8000bd6c:	a7 d3       	cbr	r3,0x7
8000bd6e:	e0 40 00 47 	cp.w	r0,71
8000bd72:	f0 06 17 a0 	movle	r6,r8
8000bd76:	30 32       	mov	r2,3
8000bd78:	e0 8f 06 d3 	bral	8000cb1e <_vfprintf_r+0x1662>
8000bd7c:	40 5b       	lddsp	r11,sp[0x14]
8000bd7e:	40 7a       	lddsp	r10,sp[0x1c]
8000bd80:	e0 a0 1c f5 	rcall	8000f76a <__isnand>
8000bd84:	c0 c0       	breq	8000bd9c <_vfprintf_r+0x8e0>
8000bd86:	50 26       	stdsp	sp[0x8],r6
8000bd88:	4a 98       	lddpc	r8,8000be2c <_vfprintf_r+0x970>
8000bd8a:	4a a6       	lddpc	r6,8000be30 <_vfprintf_r+0x974>
8000bd8c:	a7 d3       	cbr	r3,0x7
8000bd8e:	e0 40 00 47 	cp.w	r0,71
8000bd92:	f0 06 17 a0 	movle	r6,r8
8000bd96:	30 32       	mov	r2,3
8000bd98:	e0 8f 06 c9 	bral	8000cb2a <_vfprintf_r+0x166e>
8000bd9c:	40 2a       	lddsp	r10,sp[0x8]
8000bd9e:	5b fa       	cp.w	r10,-1
8000bda0:	c0 41       	brne	8000bda8 <_vfprintf_r+0x8ec>
8000bda2:	30 69       	mov	r9,6
8000bda4:	50 29       	stdsp	sp[0x8],r9
8000bda6:	c1 18       	rjmp	8000bdc8 <_vfprintf_r+0x90c>
8000bda8:	e0 40 00 47 	cp.w	r0,71
8000bdac:	5f 09       	sreq	r9
8000bdae:	e0 40 00 67 	cp.w	r0,103
8000bdb2:	5f 08       	sreq	r8
8000bdb4:	f3 e8 10 08 	or	r8,r9,r8
8000bdb8:	f8 08 18 00 	cp.b	r8,r12
8000bdbc:	c0 60       	breq	8000bdc8 <_vfprintf_r+0x90c>
8000bdbe:	40 28       	lddsp	r8,sp[0x8]
8000bdc0:	58 08       	cp.w	r8,0
8000bdc2:	f9 b8 00 01 	moveq	r8,1
8000bdc6:	50 28       	stdsp	sp[0x8],r8
8000bdc8:	40 78       	lddsp	r8,sp[0x1c]
8000bdca:	40 59       	lddsp	r9,sp[0x14]
8000bdcc:	fa e9 06 94 	st.d	sp[1684],r8
8000bdd0:	a9 a3       	sbr	r3,0x8
8000bdd2:	fa f8 06 94 	ld.w	r8,sp[1684]
8000bdd6:	58 08       	cp.w	r8,0
8000bdd8:	c0 65       	brlt	8000bde4 <_vfprintf_r+0x928>
8000bdda:	40 5e       	lddsp	lr,sp[0x14]
8000bddc:	30 0c       	mov	r12,0
8000bdde:	50 6e       	stdsp	sp[0x18],lr
8000bde0:	50 9c       	stdsp	sp[0x24],r12
8000bde2:	c0 78       	rjmp	8000bdf0 <_vfprintf_r+0x934>
8000bde4:	40 5b       	lddsp	r11,sp[0x14]
8000bde6:	32 da       	mov	r10,45
8000bde8:	ee 1b 80 00 	eorh	r11,0x8000
8000bdec:	50 9a       	stdsp	sp[0x24],r10
8000bdee:	50 6b       	stdsp	sp[0x18],r11
8000bdf0:	e0 40 00 46 	cp.w	r0,70
8000bdf4:	5f 09       	sreq	r9
8000bdf6:	e0 40 00 66 	cp.w	r0,102
8000bdfa:	5f 08       	sreq	r8
8000bdfc:	f3 e8 10 08 	or	r8,r9,r8
8000be00:	50 48       	stdsp	sp[0x10],r8
8000be02:	c0 40       	breq	8000be0a <_vfprintf_r+0x94e>
8000be04:	40 22       	lddsp	r2,sp[0x8]
8000be06:	30 39       	mov	r9,3
8000be08:	c1 a8       	rjmp	8000be3c <_vfprintf_r+0x980>
8000be0a:	e0 40 00 45 	cp.w	r0,69
8000be0e:	5f 09       	sreq	r9
8000be10:	e0 40 00 65 	cp.w	r0,101
8000be14:	5f 08       	sreq	r8
8000be16:	40 46       	lddsp	r6,sp[0x10]
8000be18:	10 49       	or	r9,r8
8000be1a:	ec 09 18 00 	cp.b	r9,r6
8000be1e:	c0 b1       	brne	8000be34 <_vfprintf_r+0x978>
8000be20:	40 22       	lddsp	r2,sp[0x8]
8000be22:	c0 c8       	rjmp	8000be3a <_vfprintf_r+0x97e>
8000be24:	80 01       	ld.sh	r1,r0[0x0]
8000be26:	20 88       	sub	r8,8
8000be28:	80 01       	ld.sh	r1,r0[0x0]
8000be2a:	20 8c       	sub	r12,8
8000be2c:	80 01       	ld.sh	r1,r0[0x0]
8000be2e:	20 90       	sub	r0,9
8000be30:	80 01       	ld.sh	r1,r0[0x0]
8000be32:	20 94       	sub	r4,9
8000be34:	40 2e       	lddsp	lr,sp[0x8]
8000be36:	fc c2 ff ff 	sub	r2,lr,-1
8000be3a:	30 29       	mov	r9,2
8000be3c:	fa c8 f9 5c 	sub	r8,sp,-1700
8000be40:	1a d8       	st.w	--sp,r8
8000be42:	fa c8 f9 54 	sub	r8,sp,-1708
8000be46:	1a d8       	st.w	--sp,r8
8000be48:	fa c8 f9 4c 	sub	r8,sp,-1716
8000be4c:	0a 9c       	mov	r12,r5
8000be4e:	1a d8       	st.w	--sp,r8
8000be50:	04 98       	mov	r8,r2
8000be52:	40 9b       	lddsp	r11,sp[0x24]
8000be54:	40 aa       	lddsp	r10,sp[0x28]
8000be56:	e0 a0 0b bf 	rcall	8000d5d4 <_dtoa_r>
8000be5a:	e0 40 00 47 	cp.w	r0,71
8000be5e:	5f 19       	srne	r9
8000be60:	e0 40 00 67 	cp.w	r0,103
8000be64:	5f 18       	srne	r8
8000be66:	18 96       	mov	r6,r12
8000be68:	2f dd       	sub	sp,-12
8000be6a:	f3 e8 00 08 	and	r8,r9,r8
8000be6e:	c0 41       	brne	8000be76 <_vfprintf_r+0x9ba>
8000be70:	ed b3 00 00 	bld	r3,0x0
8000be74:	c3 01       	brne	8000bed4 <_vfprintf_r+0xa18>
8000be76:	ec 02 00 0c 	add	r12,r6,r2
8000be7a:	50 3c       	stdsp	sp[0xc],r12
8000be7c:	40 4b       	lddsp	r11,sp[0x10]
8000be7e:	58 0b       	cp.w	r11,0
8000be80:	c1 50       	breq	8000beaa <_vfprintf_r+0x9ee>
8000be82:	0d 89       	ld.ub	r9,r6[0x0]
8000be84:	33 08       	mov	r8,48
8000be86:	f0 09 18 00 	cp.b	r9,r8
8000be8a:	c0 b1       	brne	8000bea0 <_vfprintf_r+0x9e4>
8000be8c:	30 08       	mov	r8,0
8000be8e:	30 09       	mov	r9,0
8000be90:	40 6b       	lddsp	r11,sp[0x18]
8000be92:	40 7a       	lddsp	r10,sp[0x1c]
8000be94:	e0 a0 20 97 	rcall	8000ffc2 <__avr32_f64_cmp_eq>
8000be98:	fb b2 00 01 	rsubeq	r2,1
8000be9c:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
8000bea0:	40 3a       	lddsp	r10,sp[0xc]
8000bea2:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000bea6:	10 0a       	add	r10,r8
8000bea8:	50 3a       	stdsp	sp[0xc],r10
8000beaa:	40 6b       	lddsp	r11,sp[0x18]
8000beac:	30 08       	mov	r8,0
8000beae:	30 09       	mov	r9,0
8000beb0:	40 7a       	lddsp	r10,sp[0x1c]
8000beb2:	e0 a0 20 88 	rcall	8000ffc2 <__avr32_f64_cmp_eq>
8000beb6:	c0 90       	breq	8000bec8 <_vfprintf_r+0xa0c>
8000beb8:	40 39       	lddsp	r9,sp[0xc]
8000beba:	fb 49 06 a4 	st.w	sp[1700],r9
8000bebe:	c0 58       	rjmp	8000bec8 <_vfprintf_r+0xa0c>
8000bec0:	10 c9       	st.b	r8++,r9
8000bec2:	fb 48 06 a4 	st.w	sp[1700],r8
8000bec6:	c0 28       	rjmp	8000beca <_vfprintf_r+0xa0e>
8000bec8:	33 09       	mov	r9,48
8000beca:	fa f8 06 a4 	ld.w	r8,sp[1700]
8000bece:	40 3e       	lddsp	lr,sp[0xc]
8000bed0:	1c 38       	cp.w	r8,lr
8000bed2:	cf 73       	brcs	8000bec0 <_vfprintf_r+0xa04>
8000bed4:	e0 40 00 47 	cp.w	r0,71
8000bed8:	5f 09       	sreq	r9
8000beda:	e0 40 00 67 	cp.w	r0,103
8000bede:	5f 08       	sreq	r8
8000bee0:	f3 e8 10 08 	or	r8,r9,r8
8000bee4:	fa f9 06 a4 	ld.w	r9,sp[1700]
8000bee8:	0c 19       	sub	r9,r6
8000beea:	50 69       	stdsp	sp[0x18],r9
8000beec:	58 08       	cp.w	r8,0
8000beee:	c0 b0       	breq	8000bf04 <_vfprintf_r+0xa48>
8000bef0:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000bef4:	5b d8       	cp.w	r8,-3
8000bef6:	c0 55       	brlt	8000bf00 <_vfprintf_r+0xa44>
8000bef8:	40 2c       	lddsp	r12,sp[0x8]
8000befa:	18 38       	cp.w	r8,r12
8000befc:	e0 8a 00 6a 	brle	8000bfd0 <_vfprintf_r+0xb14>
8000bf00:	20 20       	sub	r0,2
8000bf02:	c0 58       	rjmp	8000bf0c <_vfprintf_r+0xa50>
8000bf04:	e0 40 00 65 	cp.w	r0,101
8000bf08:	e0 89 00 46 	brgt	8000bf94 <_vfprintf_r+0xad8>
8000bf0c:	fa fb 06 ac 	ld.w	r11,sp[1708]
8000bf10:	fb 60 06 9c 	st.b	sp[1692],r0
8000bf14:	20 1b       	sub	r11,1
8000bf16:	fb 4b 06 ac 	st.w	sp[1708],r11
8000bf1a:	c0 47       	brpl	8000bf22 <_vfprintf_r+0xa66>
8000bf1c:	5c 3b       	neg	r11
8000bf1e:	32 d8       	mov	r8,45
8000bf20:	c0 28       	rjmp	8000bf24 <_vfprintf_r+0xa68>
8000bf22:	32 b8       	mov	r8,43
8000bf24:	fb 68 06 9d 	st.b	sp[1693],r8
8000bf28:	58 9b       	cp.w	r11,9
8000bf2a:	e0 8a 00 1d 	brle	8000bf64 <_vfprintf_r+0xaa8>
8000bf2e:	fa c9 fa 35 	sub	r9,sp,-1483
8000bf32:	30 aa       	mov	r10,10
8000bf34:	12 98       	mov	r8,r9
8000bf36:	0e 9c       	mov	r12,r7
8000bf38:	0c 92       	mov	r2,r6
8000bf3a:	f6 0a 0c 06 	divs	r6,r11,r10
8000bf3e:	0e 9b       	mov	r11,r7
8000bf40:	2d 0b       	sub	r11,-48
8000bf42:	10 fb       	st.b	--r8,r11
8000bf44:	0c 9b       	mov	r11,r6
8000bf46:	58 96       	cp.w	r6,9
8000bf48:	fe 99 ff f9 	brgt	8000bf3a <_vfprintf_r+0xa7e>
8000bf4c:	2d 0b       	sub	r11,-48
8000bf4e:	18 97       	mov	r7,r12
8000bf50:	04 96       	mov	r6,r2
8000bf52:	10 fb       	st.b	--r8,r11
8000bf54:	fa ca f9 62 	sub	r10,sp,-1694
8000bf58:	c0 38       	rjmp	8000bf5e <_vfprintf_r+0xaa2>
8000bf5a:	11 3b       	ld.ub	r11,r8++
8000bf5c:	14 cb       	st.b	r10++,r11
8000bf5e:	12 38       	cp.w	r8,r9
8000bf60:	cf d3       	brcs	8000bf5a <_vfprintf_r+0xa9e>
8000bf62:	c0 98       	rjmp	8000bf74 <_vfprintf_r+0xab8>
8000bf64:	2d 0b       	sub	r11,-48
8000bf66:	33 08       	mov	r8,48
8000bf68:	fb 6b 06 9f 	st.b	sp[1695],r11
8000bf6c:	fb 68 06 9e 	st.b	sp[1694],r8
8000bf70:	fa ca f9 60 	sub	r10,sp,-1696
8000bf74:	fa c8 f9 64 	sub	r8,sp,-1692
8000bf78:	f4 08 01 08 	sub	r8,r10,r8
8000bf7c:	50 e8       	stdsp	sp[0x38],r8
8000bf7e:	10 92       	mov	r2,r8
8000bf80:	40 6b       	lddsp	r11,sp[0x18]
8000bf82:	16 02       	add	r2,r11
8000bf84:	58 1b       	cp.w	r11,1
8000bf86:	e0 89 00 05 	brgt	8000bf90 <_vfprintf_r+0xad4>
8000bf8a:	ed b3 00 00 	bld	r3,0x0
8000bf8e:	c3 51       	brne	8000bff8 <_vfprintf_r+0xb3c>
8000bf90:	2f f2       	sub	r2,-1
8000bf92:	c3 38       	rjmp	8000bff8 <_vfprintf_r+0xb3c>
8000bf94:	e0 40 00 66 	cp.w	r0,102
8000bf98:	c1 c1       	brne	8000bfd0 <_vfprintf_r+0xb14>
8000bf9a:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000bf9e:	58 02       	cp.w	r2,0
8000bfa0:	e0 8a 00 0c 	brle	8000bfb8 <_vfprintf_r+0xafc>
8000bfa4:	40 2a       	lddsp	r10,sp[0x8]
8000bfa6:	58 0a       	cp.w	r10,0
8000bfa8:	c0 41       	brne	8000bfb0 <_vfprintf_r+0xaf4>
8000bfaa:	ed b3 00 00 	bld	r3,0x0
8000bfae:	c2 51       	brne	8000bff8 <_vfprintf_r+0xb3c>
8000bfb0:	2f f2       	sub	r2,-1
8000bfb2:	40 29       	lddsp	r9,sp[0x8]
8000bfb4:	12 02       	add	r2,r9
8000bfb6:	c0 b8       	rjmp	8000bfcc <_vfprintf_r+0xb10>
8000bfb8:	40 28       	lddsp	r8,sp[0x8]
8000bfba:	58 08       	cp.w	r8,0
8000bfbc:	c0 61       	brne	8000bfc8 <_vfprintf_r+0xb0c>
8000bfbe:	ed b3 00 00 	bld	r3,0x0
8000bfc2:	c0 30       	breq	8000bfc8 <_vfprintf_r+0xb0c>
8000bfc4:	30 12       	mov	r2,1
8000bfc6:	c1 98       	rjmp	8000bff8 <_vfprintf_r+0xb3c>
8000bfc8:	40 22       	lddsp	r2,sp[0x8]
8000bfca:	2f e2       	sub	r2,-2
8000bfcc:	36 60       	mov	r0,102
8000bfce:	c1 58       	rjmp	8000bff8 <_vfprintf_r+0xb3c>
8000bfd0:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000bfd4:	40 6e       	lddsp	lr,sp[0x18]
8000bfd6:	1c 32       	cp.w	r2,lr
8000bfd8:	c0 65       	brlt	8000bfe4 <_vfprintf_r+0xb28>
8000bfda:	ed b3 00 00 	bld	r3,0x0
8000bfde:	f7 b2 00 ff 	subeq	r2,-1
8000bfe2:	c0 a8       	rjmp	8000bff6 <_vfprintf_r+0xb3a>
8000bfe4:	e4 08 11 02 	rsub	r8,r2,2
8000bfe8:	40 6c       	lddsp	r12,sp[0x18]
8000bfea:	58 02       	cp.w	r2,0
8000bfec:	f0 02 17 a0 	movle	r2,r8
8000bff0:	f9 b2 09 01 	movgt	r2,1
8000bff4:	18 02       	add	r2,r12
8000bff6:	36 70       	mov	r0,103
8000bff8:	40 9b       	lddsp	r11,sp[0x24]
8000bffa:	58 0b       	cp.w	r11,0
8000bffc:	e0 80 05 91 	breq	8000cb1e <_vfprintf_r+0x1662>
8000c000:	32 d8       	mov	r8,45
8000c002:	fb 68 06 bb 	st.b	sp[1723],r8
8000c006:	e0 8f 05 90 	bral	8000cb26 <_vfprintf_r+0x166a>
8000c00a:	50 a7       	stdsp	sp[0x28],r7
8000c00c:	04 95       	mov	r5,r2
8000c00e:	0c 97       	mov	r7,r6
8000c010:	02 92       	mov	r2,r1
8000c012:	08 96       	mov	r6,r4
8000c014:	40 41       	lddsp	r1,sp[0x10]
8000c016:	40 94       	lddsp	r4,sp[0x24]
8000c018:	0e 99       	mov	r9,r7
8000c01a:	ed b3 00 05 	bld	r3,0x5
8000c01e:	c4 81       	brne	8000c0ae <_vfprintf_r+0xbf2>
8000c020:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c024:	40 3e       	lddsp	lr,sp[0xc]
8000c026:	58 0e       	cp.w	lr,0
8000c028:	c1 d0       	breq	8000c062 <_vfprintf_r+0xba6>
8000c02a:	10 36       	cp.w	r6,r8
8000c02c:	c0 64       	brge	8000c038 <_vfprintf_r+0xb7c>
8000c02e:	fa cc f9 44 	sub	r12,sp,-1724
8000c032:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000c036:	c1 d8       	rjmp	8000c070 <_vfprintf_r+0xbb4>
8000c038:	fa c8 f9 50 	sub	r8,sp,-1712
8000c03c:	1a d8       	st.w	--sp,r8
8000c03e:	fa c8 fa b8 	sub	r8,sp,-1352
8000c042:	04 9a       	mov	r10,r2
8000c044:	1a d8       	st.w	--sp,r8
8000c046:	fa c8 fb b4 	sub	r8,sp,-1100
8000c04a:	0c 9b       	mov	r11,r6
8000c04c:	1a d8       	st.w	--sp,r8
8000c04e:	0a 9c       	mov	r12,r5
8000c050:	fa c8 f9 40 	sub	r8,sp,-1728
8000c054:	fa c9 ff b4 	sub	r9,sp,-76
8000c058:	fe b0 f8 98 	rcall	8000b188 <get_arg>
8000c05c:	2f dd       	sub	sp,-12
8000c05e:	78 0a       	ld.w	r10,r12[0x0]
8000c060:	c2 08       	rjmp	8000c0a0 <_vfprintf_r+0xbe4>
8000c062:	2f f7       	sub	r7,-1
8000c064:	10 39       	cp.w	r9,r8
8000c066:	c0 84       	brge	8000c076 <_vfprintf_r+0xbba>
8000c068:	fa cb f9 44 	sub	r11,sp,-1724
8000c06c:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c070:	ec fa fd 88 	ld.w	r10,r6[-632]
8000c074:	c1 68       	rjmp	8000c0a0 <_vfprintf_r+0xbe4>
8000c076:	41 09       	lddsp	r9,sp[0x40]
8000c078:	59 f8       	cp.w	r8,31
8000c07a:	e0 89 00 10 	brgt	8000c09a <_vfprintf_r+0xbde>
8000c07e:	f2 ca ff fc 	sub	r10,r9,-4
8000c082:	51 0a       	stdsp	sp[0x40],r10
8000c084:	fa c6 f9 44 	sub	r6,sp,-1724
8000c088:	72 0a       	ld.w	r10,r9[0x0]
8000c08a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000c08e:	f3 4a fd 88 	st.w	r9[-632],r10
8000c092:	2f f8       	sub	r8,-1
8000c094:	fb 48 06 b4 	st.w	sp[1716],r8
8000c098:	c0 48       	rjmp	8000c0a0 <_vfprintf_r+0xbe4>
8000c09a:	72 0a       	ld.w	r10,r9[0x0]
8000c09c:	2f c9       	sub	r9,-4
8000c09e:	51 09       	stdsp	sp[0x40],r9
8000c0a0:	40 be       	lddsp	lr,sp[0x2c]
8000c0a2:	1c 98       	mov	r8,lr
8000c0a4:	95 1e       	st.w	r10[0x4],lr
8000c0a6:	bf 58       	asr	r8,0x1f
8000c0a8:	95 08       	st.w	r10[0x0],r8
8000c0aa:	fe 9f fa 93 	bral	8000b5d0 <_vfprintf_r+0x114>
8000c0ae:	ed b3 00 04 	bld	r3,0x4
8000c0b2:	c4 80       	breq	8000c142 <_vfprintf_r+0xc86>
8000c0b4:	e2 13 00 40 	andl	r3,0x40,COH
8000c0b8:	c4 50       	breq	8000c142 <_vfprintf_r+0xc86>
8000c0ba:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c0be:	40 3c       	lddsp	r12,sp[0xc]
8000c0c0:	58 0c       	cp.w	r12,0
8000c0c2:	c1 d0       	breq	8000c0fc <_vfprintf_r+0xc40>
8000c0c4:	10 36       	cp.w	r6,r8
8000c0c6:	c0 64       	brge	8000c0d2 <_vfprintf_r+0xc16>
8000c0c8:	fa cb f9 44 	sub	r11,sp,-1724
8000c0cc:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c0d0:	c1 d8       	rjmp	8000c10a <_vfprintf_r+0xc4e>
8000c0d2:	fa c8 f9 50 	sub	r8,sp,-1712
8000c0d6:	1a d8       	st.w	--sp,r8
8000c0d8:	fa c8 fa b8 	sub	r8,sp,-1352
8000c0dc:	04 9a       	mov	r10,r2
8000c0de:	1a d8       	st.w	--sp,r8
8000c0e0:	fa c8 fb b4 	sub	r8,sp,-1100
8000c0e4:	0c 9b       	mov	r11,r6
8000c0e6:	1a d8       	st.w	--sp,r8
8000c0e8:	0a 9c       	mov	r12,r5
8000c0ea:	fa c8 f9 40 	sub	r8,sp,-1728
8000c0ee:	fa c9 ff b4 	sub	r9,sp,-76
8000c0f2:	fe b0 f8 4b 	rcall	8000b188 <get_arg>
8000c0f6:	2f dd       	sub	sp,-12
8000c0f8:	78 0a       	ld.w	r10,r12[0x0]
8000c0fa:	c2 08       	rjmp	8000c13a <_vfprintf_r+0xc7e>
8000c0fc:	2f f7       	sub	r7,-1
8000c0fe:	10 39       	cp.w	r9,r8
8000c100:	c0 84       	brge	8000c110 <_vfprintf_r+0xc54>
8000c102:	fa ca f9 44 	sub	r10,sp,-1724
8000c106:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000c10a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000c10e:	c1 68       	rjmp	8000c13a <_vfprintf_r+0xc7e>
8000c110:	41 09       	lddsp	r9,sp[0x40]
8000c112:	59 f8       	cp.w	r8,31
8000c114:	e0 89 00 10 	brgt	8000c134 <_vfprintf_r+0xc78>
8000c118:	f2 ca ff fc 	sub	r10,r9,-4
8000c11c:	51 0a       	stdsp	sp[0x40],r10
8000c11e:	fa c6 f9 44 	sub	r6,sp,-1724
8000c122:	72 0a       	ld.w	r10,r9[0x0]
8000c124:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000c128:	f3 4a fd 88 	st.w	r9[-632],r10
8000c12c:	2f f8       	sub	r8,-1
8000c12e:	fb 48 06 b4 	st.w	sp[1716],r8
8000c132:	c0 48       	rjmp	8000c13a <_vfprintf_r+0xc7e>
8000c134:	72 0a       	ld.w	r10,r9[0x0]
8000c136:	2f c9       	sub	r9,-4
8000c138:	51 09       	stdsp	sp[0x40],r9
8000c13a:	40 be       	lddsp	lr,sp[0x2c]
8000c13c:	b4 0e       	st.h	r10[0x0],lr
8000c13e:	fe 9f fa 49 	bral	8000b5d0 <_vfprintf_r+0x114>
8000c142:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c146:	40 3c       	lddsp	r12,sp[0xc]
8000c148:	58 0c       	cp.w	r12,0
8000c14a:	c1 d0       	breq	8000c184 <_vfprintf_r+0xcc8>
8000c14c:	10 36       	cp.w	r6,r8
8000c14e:	c0 64       	brge	8000c15a <_vfprintf_r+0xc9e>
8000c150:	fa cb f9 44 	sub	r11,sp,-1724
8000c154:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c158:	c1 d8       	rjmp	8000c192 <_vfprintf_r+0xcd6>
8000c15a:	fa c8 f9 50 	sub	r8,sp,-1712
8000c15e:	1a d8       	st.w	--sp,r8
8000c160:	fa c8 fa b8 	sub	r8,sp,-1352
8000c164:	04 9a       	mov	r10,r2
8000c166:	1a d8       	st.w	--sp,r8
8000c168:	fa c8 fb b4 	sub	r8,sp,-1100
8000c16c:	0c 9b       	mov	r11,r6
8000c16e:	1a d8       	st.w	--sp,r8
8000c170:	0a 9c       	mov	r12,r5
8000c172:	fa c8 f9 40 	sub	r8,sp,-1728
8000c176:	fa c9 ff b4 	sub	r9,sp,-76
8000c17a:	fe b0 f8 07 	rcall	8000b188 <get_arg>
8000c17e:	2f dd       	sub	sp,-12
8000c180:	78 0a       	ld.w	r10,r12[0x0]
8000c182:	c2 08       	rjmp	8000c1c2 <_vfprintf_r+0xd06>
8000c184:	2f f7       	sub	r7,-1
8000c186:	10 39       	cp.w	r9,r8
8000c188:	c0 84       	brge	8000c198 <_vfprintf_r+0xcdc>
8000c18a:	fa ca f9 44 	sub	r10,sp,-1724
8000c18e:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000c192:	ec fa fd 88 	ld.w	r10,r6[-632]
8000c196:	c1 68       	rjmp	8000c1c2 <_vfprintf_r+0xd06>
8000c198:	41 09       	lddsp	r9,sp[0x40]
8000c19a:	59 f8       	cp.w	r8,31
8000c19c:	e0 89 00 10 	brgt	8000c1bc <_vfprintf_r+0xd00>
8000c1a0:	f2 ca ff fc 	sub	r10,r9,-4
8000c1a4:	51 0a       	stdsp	sp[0x40],r10
8000c1a6:	fa c6 f9 44 	sub	r6,sp,-1724
8000c1aa:	72 0a       	ld.w	r10,r9[0x0]
8000c1ac:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000c1b0:	f3 4a fd 88 	st.w	r9[-632],r10
8000c1b4:	2f f8       	sub	r8,-1
8000c1b6:	fb 48 06 b4 	st.w	sp[1716],r8
8000c1ba:	c0 48       	rjmp	8000c1c2 <_vfprintf_r+0xd06>
8000c1bc:	72 0a       	ld.w	r10,r9[0x0]
8000c1be:	2f c9       	sub	r9,-4
8000c1c0:	51 09       	stdsp	sp[0x40],r9
8000c1c2:	40 be       	lddsp	lr,sp[0x2c]
8000c1c4:	95 0e       	st.w	r10[0x0],lr
8000c1c6:	fe 9f fa 05 	bral	8000b5d0 <_vfprintf_r+0x114>
8000c1ca:	50 a7       	stdsp	sp[0x28],r7
8000c1cc:	50 80       	stdsp	sp[0x20],r0
8000c1ce:	0c 97       	mov	r7,r6
8000c1d0:	04 95       	mov	r5,r2
8000c1d2:	08 96       	mov	r6,r4
8000c1d4:	02 92       	mov	r2,r1
8000c1d6:	40 94       	lddsp	r4,sp[0x24]
8000c1d8:	10 90       	mov	r0,r8
8000c1da:	40 41       	lddsp	r1,sp[0x10]
8000c1dc:	a5 a3       	sbr	r3,0x4
8000c1de:	c0 a8       	rjmp	8000c1f2 <_vfprintf_r+0xd36>
8000c1e0:	50 a7       	stdsp	sp[0x28],r7
8000c1e2:	50 80       	stdsp	sp[0x20],r0
8000c1e4:	0c 97       	mov	r7,r6
8000c1e6:	04 95       	mov	r5,r2
8000c1e8:	08 96       	mov	r6,r4
8000c1ea:	02 92       	mov	r2,r1
8000c1ec:	40 94       	lddsp	r4,sp[0x24]
8000c1ee:	10 90       	mov	r0,r8
8000c1f0:	40 41       	lddsp	r1,sp[0x10]
8000c1f2:	ed b3 00 05 	bld	r3,0x5
8000c1f6:	c5 d1       	brne	8000c2b0 <_vfprintf_r+0xdf4>
8000c1f8:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c1fc:	40 3c       	lddsp	r12,sp[0xc]
8000c1fe:	58 0c       	cp.w	r12,0
8000c200:	c2 60       	breq	8000c24c <_vfprintf_r+0xd90>
8000c202:	10 36       	cp.w	r6,r8
8000c204:	c0 a4       	brge	8000c218 <_vfprintf_r+0xd5c>
8000c206:	fa cb f9 44 	sub	r11,sp,-1724
8000c20a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c20e:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000c212:	fa e9 00 00 	st.d	sp[0],r8
8000c216:	c1 88       	rjmp	8000c246 <_vfprintf_r+0xd8a>
8000c218:	fa c8 f9 50 	sub	r8,sp,-1712
8000c21c:	1a d8       	st.w	--sp,r8
8000c21e:	fa c8 fa b8 	sub	r8,sp,-1352
8000c222:	04 9a       	mov	r10,r2
8000c224:	1a d8       	st.w	--sp,r8
8000c226:	0c 9b       	mov	r11,r6
8000c228:	fa c8 fb b4 	sub	r8,sp,-1100
8000c22c:	0a 9c       	mov	r12,r5
8000c22e:	1a d8       	st.w	--sp,r8
8000c230:	fa c8 f9 40 	sub	r8,sp,-1728
8000c234:	fa c9 ff b4 	sub	r9,sp,-76
8000c238:	fe b0 f7 a8 	rcall	8000b188 <get_arg>
8000c23c:	2f dd       	sub	sp,-12
8000c23e:	f8 ea 00 00 	ld.d	r10,r12[0]
8000c242:	fa eb 00 00 	st.d	sp[0],r10
8000c246:	30 08       	mov	r8,0
8000c248:	e0 8f 03 db 	bral	8000c9fe <_vfprintf_r+0x1542>
8000c24c:	ee ca ff ff 	sub	r10,r7,-1
8000c250:	10 37       	cp.w	r7,r8
8000c252:	c0 b4       	brge	8000c268 <_vfprintf_r+0xdac>
8000c254:	fa c9 f9 44 	sub	r9,sp,-1724
8000c258:	14 97       	mov	r7,r10
8000c25a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c25e:	ec ea fd 88 	ld.d	r10,r6[-632]
8000c262:	fa eb 00 00 	st.d	sp[0],r10
8000c266:	c1 88       	rjmp	8000c296 <_vfprintf_r+0xdda>
8000c268:	41 09       	lddsp	r9,sp[0x40]
8000c26a:	59 f8       	cp.w	r8,31
8000c26c:	e0 89 00 18 	brgt	8000c29c <_vfprintf_r+0xde0>
8000c270:	f2 e6 00 00 	ld.d	r6,r9[0]
8000c274:	f2 cb ff f8 	sub	r11,r9,-8
8000c278:	fa e7 00 00 	st.d	sp[0],r6
8000c27c:	51 0b       	stdsp	sp[0x40],r11
8000c27e:	fa c6 f9 44 	sub	r6,sp,-1724
8000c282:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000c286:	fa e6 00 00 	ld.d	r6,sp[0]
8000c28a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000c28e:	2f f8       	sub	r8,-1
8000c290:	14 97       	mov	r7,r10
8000c292:	fb 48 06 b4 	st.w	sp[1716],r8
8000c296:	40 38       	lddsp	r8,sp[0xc]
8000c298:	e0 8f 03 b3 	bral	8000c9fe <_vfprintf_r+0x1542>
8000c29c:	f2 e6 00 00 	ld.d	r6,r9[0]
8000c2a0:	40 38       	lddsp	r8,sp[0xc]
8000c2a2:	fa e7 00 00 	st.d	sp[0],r6
8000c2a6:	2f 89       	sub	r9,-8
8000c2a8:	14 97       	mov	r7,r10
8000c2aa:	51 09       	stdsp	sp[0x40],r9
8000c2ac:	e0 8f 03 a9 	bral	8000c9fe <_vfprintf_r+0x1542>
8000c2b0:	ed b3 00 04 	bld	r3,0x4
8000c2b4:	c1 61       	brne	8000c2e0 <_vfprintf_r+0xe24>
8000c2b6:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c2ba:	40 3e       	lddsp	lr,sp[0xc]
8000c2bc:	58 0e       	cp.w	lr,0
8000c2be:	c0 80       	breq	8000c2ce <_vfprintf_r+0xe12>
8000c2c0:	10 36       	cp.w	r6,r8
8000c2c2:	c6 74       	brge	8000c390 <_vfprintf_r+0xed4>
8000c2c4:	fa cc f9 44 	sub	r12,sp,-1724
8000c2c8:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000c2cc:	c8 08       	rjmp	8000c3cc <_vfprintf_r+0xf10>
8000c2ce:	ee ca ff ff 	sub	r10,r7,-1
8000c2d2:	10 37       	cp.w	r7,r8
8000c2d4:	c7 f4       	brge	8000c3d2 <_vfprintf_r+0xf16>
8000c2d6:	fa cb f9 44 	sub	r11,sp,-1724
8000c2da:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c2de:	c7 68       	rjmp	8000c3ca <_vfprintf_r+0xf0e>
8000c2e0:	ed b3 00 06 	bld	r3,0x6
8000c2e4:	c4 a1       	brne	8000c378 <_vfprintf_r+0xebc>
8000c2e6:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c2ea:	40 3c       	lddsp	r12,sp[0xc]
8000c2ec:	58 0c       	cp.w	r12,0
8000c2ee:	c1 d0       	breq	8000c328 <_vfprintf_r+0xe6c>
8000c2f0:	10 36       	cp.w	r6,r8
8000c2f2:	c0 64       	brge	8000c2fe <_vfprintf_r+0xe42>
8000c2f4:	fa cb f9 44 	sub	r11,sp,-1724
8000c2f8:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c2fc:	c1 f8       	rjmp	8000c33a <_vfprintf_r+0xe7e>
8000c2fe:	fa c8 f9 50 	sub	r8,sp,-1712
8000c302:	1a d8       	st.w	--sp,r8
8000c304:	fa c8 fa b8 	sub	r8,sp,-1352
8000c308:	1a d8       	st.w	--sp,r8
8000c30a:	fa c8 fb b4 	sub	r8,sp,-1100
8000c30e:	1a d8       	st.w	--sp,r8
8000c310:	fa c8 f9 40 	sub	r8,sp,-1728
8000c314:	fa c9 ff b4 	sub	r9,sp,-76
8000c318:	04 9a       	mov	r10,r2
8000c31a:	0c 9b       	mov	r11,r6
8000c31c:	0a 9c       	mov	r12,r5
8000c31e:	fe b0 f7 35 	rcall	8000b188 <get_arg>
8000c322:	2f dd       	sub	sp,-12
8000c324:	98 18       	ld.sh	r8,r12[0x2]
8000c326:	c2 68       	rjmp	8000c372 <_vfprintf_r+0xeb6>
8000c328:	ee ca ff ff 	sub	r10,r7,-1
8000c32c:	10 37       	cp.w	r7,r8
8000c32e:	c0 94       	brge	8000c340 <_vfprintf_r+0xe84>
8000c330:	fa c9 f9 44 	sub	r9,sp,-1724
8000c334:	14 97       	mov	r7,r10
8000c336:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c33a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000c33e:	c1 a8       	rjmp	8000c372 <_vfprintf_r+0xeb6>
8000c340:	41 09       	lddsp	r9,sp[0x40]
8000c342:	59 f8       	cp.w	r8,31
8000c344:	e0 89 00 13 	brgt	8000c36a <_vfprintf_r+0xeae>
8000c348:	f2 cb ff fc 	sub	r11,r9,-4
8000c34c:	51 0b       	stdsp	sp[0x40],r11
8000c34e:	72 09       	ld.w	r9,r9[0x0]
8000c350:	fa c6 f9 44 	sub	r6,sp,-1724
8000c354:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000c358:	2f f8       	sub	r8,-1
8000c35a:	f7 49 fd 88 	st.w	r11[-632],r9
8000c35e:	fb 48 06 b4 	st.w	sp[1716],r8
8000c362:	14 97       	mov	r7,r10
8000c364:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000c368:	c0 58       	rjmp	8000c372 <_vfprintf_r+0xeb6>
8000c36a:	92 18       	ld.sh	r8,r9[0x2]
8000c36c:	14 97       	mov	r7,r10
8000c36e:	2f c9       	sub	r9,-4
8000c370:	51 09       	stdsp	sp[0x40],r9
8000c372:	5c 78       	castu.h	r8
8000c374:	50 18       	stdsp	sp[0x4],r8
8000c376:	c4 68       	rjmp	8000c402 <_vfprintf_r+0xf46>
8000c378:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c37c:	40 3c       	lddsp	r12,sp[0xc]
8000c37e:	58 0c       	cp.w	r12,0
8000c380:	c1 d0       	breq	8000c3ba <_vfprintf_r+0xefe>
8000c382:	10 36       	cp.w	r6,r8
8000c384:	c0 64       	brge	8000c390 <_vfprintf_r+0xed4>
8000c386:	fa cb f9 44 	sub	r11,sp,-1724
8000c38a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c38e:	c1 f8       	rjmp	8000c3cc <_vfprintf_r+0xf10>
8000c390:	fa c8 f9 50 	sub	r8,sp,-1712
8000c394:	1a d8       	st.w	--sp,r8
8000c396:	fa c8 fa b8 	sub	r8,sp,-1352
8000c39a:	0c 9b       	mov	r11,r6
8000c39c:	1a d8       	st.w	--sp,r8
8000c39e:	fa c8 fb b4 	sub	r8,sp,-1100
8000c3a2:	04 9a       	mov	r10,r2
8000c3a4:	1a d8       	st.w	--sp,r8
8000c3a6:	0a 9c       	mov	r12,r5
8000c3a8:	fa c8 f9 40 	sub	r8,sp,-1728
8000c3ac:	fa c9 ff b4 	sub	r9,sp,-76
8000c3b0:	fe b0 f6 ec 	rcall	8000b188 <get_arg>
8000c3b4:	2f dd       	sub	sp,-12
8000c3b6:	78 0b       	ld.w	r11,r12[0x0]
8000c3b8:	c2 48       	rjmp	8000c400 <_vfprintf_r+0xf44>
8000c3ba:	ee ca ff ff 	sub	r10,r7,-1
8000c3be:	10 37       	cp.w	r7,r8
8000c3c0:	c0 94       	brge	8000c3d2 <_vfprintf_r+0xf16>
8000c3c2:	fa c9 f9 44 	sub	r9,sp,-1724
8000c3c6:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c3ca:	14 97       	mov	r7,r10
8000c3cc:	ec fb fd 88 	ld.w	r11,r6[-632]
8000c3d0:	c1 88       	rjmp	8000c400 <_vfprintf_r+0xf44>
8000c3d2:	41 09       	lddsp	r9,sp[0x40]
8000c3d4:	59 f8       	cp.w	r8,31
8000c3d6:	e0 89 00 11 	brgt	8000c3f8 <_vfprintf_r+0xf3c>
8000c3da:	f2 cb ff fc 	sub	r11,r9,-4
8000c3de:	51 0b       	stdsp	sp[0x40],r11
8000c3e0:	fa c6 f9 44 	sub	r6,sp,-1724
8000c3e4:	72 0b       	ld.w	r11,r9[0x0]
8000c3e6:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000c3ea:	f3 4b fd 88 	st.w	r9[-632],r11
8000c3ee:	2f f8       	sub	r8,-1
8000c3f0:	14 97       	mov	r7,r10
8000c3f2:	fb 48 06 b4 	st.w	sp[1716],r8
8000c3f6:	c0 58       	rjmp	8000c400 <_vfprintf_r+0xf44>
8000c3f8:	72 0b       	ld.w	r11,r9[0x0]
8000c3fa:	14 97       	mov	r7,r10
8000c3fc:	2f c9       	sub	r9,-4
8000c3fe:	51 09       	stdsp	sp[0x40],r9
8000c400:	50 1b       	stdsp	sp[0x4],r11
8000c402:	30 0e       	mov	lr,0
8000c404:	50 0e       	stdsp	sp[0x0],lr
8000c406:	1c 98       	mov	r8,lr
8000c408:	e0 8f 02 fb 	bral	8000c9fe <_vfprintf_r+0x1542>
8000c40c:	50 a7       	stdsp	sp[0x28],r7
8000c40e:	50 80       	stdsp	sp[0x20],r0
8000c410:	0c 97       	mov	r7,r6
8000c412:	04 95       	mov	r5,r2
8000c414:	08 96       	mov	r6,r4
8000c416:	02 92       	mov	r2,r1
8000c418:	40 94       	lddsp	r4,sp[0x24]
8000c41a:	40 41       	lddsp	r1,sp[0x10]
8000c41c:	0e 99       	mov	r9,r7
8000c41e:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c422:	40 3c       	lddsp	r12,sp[0xc]
8000c424:	58 0c       	cp.w	r12,0
8000c426:	c1 d0       	breq	8000c460 <_vfprintf_r+0xfa4>
8000c428:	10 36       	cp.w	r6,r8
8000c42a:	c0 64       	brge	8000c436 <_vfprintf_r+0xf7a>
8000c42c:	fa cb f9 44 	sub	r11,sp,-1724
8000c430:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c434:	c1 d8       	rjmp	8000c46e <_vfprintf_r+0xfb2>
8000c436:	fa c8 f9 50 	sub	r8,sp,-1712
8000c43a:	1a d8       	st.w	--sp,r8
8000c43c:	fa c8 fa b8 	sub	r8,sp,-1352
8000c440:	1a d8       	st.w	--sp,r8
8000c442:	fa c8 fb b4 	sub	r8,sp,-1100
8000c446:	1a d8       	st.w	--sp,r8
8000c448:	fa c9 ff b4 	sub	r9,sp,-76
8000c44c:	fa c8 f9 40 	sub	r8,sp,-1728
8000c450:	04 9a       	mov	r10,r2
8000c452:	0c 9b       	mov	r11,r6
8000c454:	0a 9c       	mov	r12,r5
8000c456:	fe b0 f6 99 	rcall	8000b188 <get_arg>
8000c45a:	2f dd       	sub	sp,-12
8000c45c:	78 09       	ld.w	r9,r12[0x0]
8000c45e:	c2 18       	rjmp	8000c4a0 <_vfprintf_r+0xfe4>
8000c460:	2f f7       	sub	r7,-1
8000c462:	10 39       	cp.w	r9,r8
8000c464:	c0 84       	brge	8000c474 <_vfprintf_r+0xfb8>
8000c466:	fa ca f9 44 	sub	r10,sp,-1724
8000c46a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000c46e:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000c472:	c1 78       	rjmp	8000c4a0 <_vfprintf_r+0xfe4>
8000c474:	41 09       	lddsp	r9,sp[0x40]
8000c476:	59 f8       	cp.w	r8,31
8000c478:	e0 89 00 10 	brgt	8000c498 <_vfprintf_r+0xfdc>
8000c47c:	f2 ca ff fc 	sub	r10,r9,-4
8000c480:	51 0a       	stdsp	sp[0x40],r10
8000c482:	fa c6 f9 44 	sub	r6,sp,-1724
8000c486:	72 09       	ld.w	r9,r9[0x0]
8000c488:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000c48c:	f5 49 fd 88 	st.w	r10[-632],r9
8000c490:	2f f8       	sub	r8,-1
8000c492:	fb 48 06 b4 	st.w	sp[1716],r8
8000c496:	c0 58       	rjmp	8000c4a0 <_vfprintf_r+0xfe4>
8000c498:	f2 c8 ff fc 	sub	r8,r9,-4
8000c49c:	51 08       	stdsp	sp[0x40],r8
8000c49e:	72 09       	ld.w	r9,r9[0x0]
8000c4a0:	33 08       	mov	r8,48
8000c4a2:	fb 68 06 b8 	st.b	sp[1720],r8
8000c4a6:	37 88       	mov	r8,120
8000c4a8:	30 0e       	mov	lr,0
8000c4aa:	fb 68 06 b9 	st.b	sp[1721],r8
8000c4ae:	4c ac       	lddpc	r12,8000c5d4 <_vfprintf_r+0x1118>
8000c4b0:	50 19       	stdsp	sp[0x4],r9
8000c4b2:	a1 b3       	sbr	r3,0x1
8000c4b4:	50 0e       	stdsp	sp[0x0],lr
8000c4b6:	50 dc       	stdsp	sp[0x34],r12
8000c4b8:	30 28       	mov	r8,2
8000c4ba:	37 80       	mov	r0,120
8000c4bc:	e0 8f 02 a1 	bral	8000c9fe <_vfprintf_r+0x1542>
8000c4c0:	50 a7       	stdsp	sp[0x28],r7
8000c4c2:	50 80       	stdsp	sp[0x20],r0
8000c4c4:	10 90       	mov	r0,r8
8000c4c6:	30 08       	mov	r8,0
8000c4c8:	fb 68 06 bb 	st.b	sp[1723],r8
8000c4cc:	0c 97       	mov	r7,r6
8000c4ce:	04 95       	mov	r5,r2
8000c4d0:	08 96       	mov	r6,r4
8000c4d2:	02 92       	mov	r2,r1
8000c4d4:	40 94       	lddsp	r4,sp[0x24]
8000c4d6:	40 41       	lddsp	r1,sp[0x10]
8000c4d8:	0e 99       	mov	r9,r7
8000c4da:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c4de:	40 3b       	lddsp	r11,sp[0xc]
8000c4e0:	58 0b       	cp.w	r11,0
8000c4e2:	c1 d0       	breq	8000c51c <_vfprintf_r+0x1060>
8000c4e4:	10 36       	cp.w	r6,r8
8000c4e6:	c0 64       	brge	8000c4f2 <_vfprintf_r+0x1036>
8000c4e8:	fa ca f9 44 	sub	r10,sp,-1724
8000c4ec:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000c4f0:	c1 d8       	rjmp	8000c52a <_vfprintf_r+0x106e>
8000c4f2:	fa c8 f9 50 	sub	r8,sp,-1712
8000c4f6:	1a d8       	st.w	--sp,r8
8000c4f8:	fa c8 fa b8 	sub	r8,sp,-1352
8000c4fc:	1a d8       	st.w	--sp,r8
8000c4fe:	fa c8 fb b4 	sub	r8,sp,-1100
8000c502:	0c 9b       	mov	r11,r6
8000c504:	1a d8       	st.w	--sp,r8
8000c506:	04 9a       	mov	r10,r2
8000c508:	fa c8 f9 40 	sub	r8,sp,-1728
8000c50c:	fa c9 ff b4 	sub	r9,sp,-76
8000c510:	0a 9c       	mov	r12,r5
8000c512:	fe b0 f6 3b 	rcall	8000b188 <get_arg>
8000c516:	2f dd       	sub	sp,-12
8000c518:	78 06       	ld.w	r6,r12[0x0]
8000c51a:	c2 08       	rjmp	8000c55a <_vfprintf_r+0x109e>
8000c51c:	2f f7       	sub	r7,-1
8000c51e:	10 39       	cp.w	r9,r8
8000c520:	c0 84       	brge	8000c530 <_vfprintf_r+0x1074>
8000c522:	fa c9 f9 44 	sub	r9,sp,-1724
8000c526:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c52a:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000c52e:	c1 68       	rjmp	8000c55a <_vfprintf_r+0x109e>
8000c530:	41 09       	lddsp	r9,sp[0x40]
8000c532:	59 f8       	cp.w	r8,31
8000c534:	e0 89 00 10 	brgt	8000c554 <_vfprintf_r+0x1098>
8000c538:	f2 ca ff fc 	sub	r10,r9,-4
8000c53c:	51 0a       	stdsp	sp[0x40],r10
8000c53e:	72 06       	ld.w	r6,r9[0x0]
8000c540:	fa ce f9 44 	sub	lr,sp,-1724
8000c544:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000c548:	f3 46 fd 88 	st.w	r9[-632],r6
8000c54c:	2f f8       	sub	r8,-1
8000c54e:	fb 48 06 b4 	st.w	sp[1716],r8
8000c552:	c0 48       	rjmp	8000c55a <_vfprintf_r+0x109e>
8000c554:	72 06       	ld.w	r6,r9[0x0]
8000c556:	2f c9       	sub	r9,-4
8000c558:	51 09       	stdsp	sp[0x40],r9
8000c55a:	40 2c       	lddsp	r12,sp[0x8]
8000c55c:	58 0c       	cp.w	r12,0
8000c55e:	c1 05       	brlt	8000c57e <_vfprintf_r+0x10c2>
8000c560:	18 9a       	mov	r10,r12
8000c562:	30 0b       	mov	r11,0
8000c564:	0c 9c       	mov	r12,r6
8000c566:	e0 a0 14 5f 	rcall	8000ee24 <memchr>
8000c56a:	e0 80 02 dd 	breq	8000cb24 <_vfprintf_r+0x1668>
8000c56e:	f8 06 01 02 	sub	r2,r12,r6
8000c572:	40 2b       	lddsp	r11,sp[0x8]
8000c574:	16 32       	cp.w	r2,r11
8000c576:	e0 89 02 d7 	brgt	8000cb24 <_vfprintf_r+0x1668>
8000c57a:	e0 8f 02 d2 	bral	8000cb1e <_vfprintf_r+0x1662>
8000c57e:	30 0a       	mov	r10,0
8000c580:	0c 9c       	mov	r12,r6
8000c582:	50 2a       	stdsp	sp[0x8],r10
8000c584:	e0 a0 19 3e 	rcall	8000f800 <strlen>
8000c588:	18 92       	mov	r2,r12
8000c58a:	e0 8f 02 d0 	bral	8000cb2a <_vfprintf_r+0x166e>
8000c58e:	50 a7       	stdsp	sp[0x28],r7
8000c590:	50 80       	stdsp	sp[0x20],r0
8000c592:	0c 97       	mov	r7,r6
8000c594:	04 95       	mov	r5,r2
8000c596:	08 96       	mov	r6,r4
8000c598:	02 92       	mov	r2,r1
8000c59a:	40 94       	lddsp	r4,sp[0x24]
8000c59c:	10 90       	mov	r0,r8
8000c59e:	40 41       	lddsp	r1,sp[0x10]
8000c5a0:	a5 a3       	sbr	r3,0x4
8000c5a2:	c0 a8       	rjmp	8000c5b6 <_vfprintf_r+0x10fa>
8000c5a4:	50 a7       	stdsp	sp[0x28],r7
8000c5a6:	50 80       	stdsp	sp[0x20],r0
8000c5a8:	0c 97       	mov	r7,r6
8000c5aa:	04 95       	mov	r5,r2
8000c5ac:	08 96       	mov	r6,r4
8000c5ae:	02 92       	mov	r2,r1
8000c5b0:	40 94       	lddsp	r4,sp[0x24]
8000c5b2:	10 90       	mov	r0,r8
8000c5b4:	40 41       	lddsp	r1,sp[0x10]
8000c5b6:	ed b3 00 05 	bld	r3,0x5
8000c5ba:	c5 71       	brne	8000c668 <_vfprintf_r+0x11ac>
8000c5bc:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c5c0:	40 39       	lddsp	r9,sp[0xc]
8000c5c2:	58 09       	cp.w	r9,0
8000c5c4:	c2 20       	breq	8000c608 <_vfprintf_r+0x114c>
8000c5c6:	10 36       	cp.w	r6,r8
8000c5c8:	c0 84       	brge	8000c5d8 <_vfprintf_r+0x111c>
8000c5ca:	fa c8 f9 44 	sub	r8,sp,-1724
8000c5ce:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000c5d2:	c2 48       	rjmp	8000c61a <_vfprintf_r+0x115e>
8000c5d4:	80 01       	ld.sh	r1,r0[0x0]
8000c5d6:	20 98       	sub	r8,9
8000c5d8:	fa c8 f9 50 	sub	r8,sp,-1712
8000c5dc:	1a d8       	st.w	--sp,r8
8000c5de:	fa c8 fa b8 	sub	r8,sp,-1352
8000c5e2:	1a d8       	st.w	--sp,r8
8000c5e4:	fa c8 fb b4 	sub	r8,sp,-1100
8000c5e8:	1a d8       	st.w	--sp,r8
8000c5ea:	fa c8 f9 40 	sub	r8,sp,-1728
8000c5ee:	fa c9 ff b4 	sub	r9,sp,-76
8000c5f2:	04 9a       	mov	r10,r2
8000c5f4:	0c 9b       	mov	r11,r6
8000c5f6:	0a 9c       	mov	r12,r5
8000c5f8:	fe b0 f5 c8 	rcall	8000b188 <get_arg>
8000c5fc:	2f dd       	sub	sp,-12
8000c5fe:	f8 e8 00 00 	ld.d	r8,r12[0]
8000c602:	fa e9 00 00 	st.d	sp[0],r8
8000c606:	c2 e8       	rjmp	8000c662 <_vfprintf_r+0x11a6>
8000c608:	ee ca ff ff 	sub	r10,r7,-1
8000c60c:	10 37       	cp.w	r7,r8
8000c60e:	c0 b4       	brge	8000c624 <_vfprintf_r+0x1168>
8000c610:	fa c8 f9 44 	sub	r8,sp,-1724
8000c614:	14 97       	mov	r7,r10
8000c616:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000c61a:	ec ea fd 88 	ld.d	r10,r6[-632]
8000c61e:	fa eb 00 00 	st.d	sp[0],r10
8000c622:	c2 08       	rjmp	8000c662 <_vfprintf_r+0x11a6>
8000c624:	41 09       	lddsp	r9,sp[0x40]
8000c626:	59 f8       	cp.w	r8,31
8000c628:	e0 89 00 16 	brgt	8000c654 <_vfprintf_r+0x1198>
8000c62c:	f2 e6 00 00 	ld.d	r6,r9[0]
8000c630:	f2 cb ff f8 	sub	r11,r9,-8
8000c634:	fa e7 00 00 	st.d	sp[0],r6
8000c638:	51 0b       	stdsp	sp[0x40],r11
8000c63a:	fa c6 f9 44 	sub	r6,sp,-1724
8000c63e:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000c642:	fa e6 00 00 	ld.d	r6,sp[0]
8000c646:	f2 e7 fd 88 	st.d	r9[-632],r6
8000c64a:	2f f8       	sub	r8,-1
8000c64c:	14 97       	mov	r7,r10
8000c64e:	fb 48 06 b4 	st.w	sp[1716],r8
8000c652:	c0 88       	rjmp	8000c662 <_vfprintf_r+0x11a6>
8000c654:	f2 e6 00 00 	ld.d	r6,r9[0]
8000c658:	2f 89       	sub	r9,-8
8000c65a:	fa e7 00 00 	st.d	sp[0],r6
8000c65e:	51 09       	stdsp	sp[0x40],r9
8000c660:	14 97       	mov	r7,r10
8000c662:	30 18       	mov	r8,1
8000c664:	e0 8f 01 cd 	bral	8000c9fe <_vfprintf_r+0x1542>
8000c668:	ed b3 00 04 	bld	r3,0x4
8000c66c:	c1 61       	brne	8000c698 <_vfprintf_r+0x11dc>
8000c66e:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c672:	40 3e       	lddsp	lr,sp[0xc]
8000c674:	58 0e       	cp.w	lr,0
8000c676:	c0 80       	breq	8000c686 <_vfprintf_r+0x11ca>
8000c678:	10 36       	cp.w	r6,r8
8000c67a:	c6 74       	brge	8000c748 <_vfprintf_r+0x128c>
8000c67c:	fa cc f9 44 	sub	r12,sp,-1724
8000c680:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000c684:	c8 08       	rjmp	8000c784 <_vfprintf_r+0x12c8>
8000c686:	ee ca ff ff 	sub	r10,r7,-1
8000c68a:	10 37       	cp.w	r7,r8
8000c68c:	c7 f4       	brge	8000c78a <_vfprintf_r+0x12ce>
8000c68e:	fa cb f9 44 	sub	r11,sp,-1724
8000c692:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c696:	c7 68       	rjmp	8000c782 <_vfprintf_r+0x12c6>
8000c698:	ed b3 00 06 	bld	r3,0x6
8000c69c:	c4 a1       	brne	8000c730 <_vfprintf_r+0x1274>
8000c69e:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c6a2:	40 3c       	lddsp	r12,sp[0xc]
8000c6a4:	58 0c       	cp.w	r12,0
8000c6a6:	c1 d0       	breq	8000c6e0 <_vfprintf_r+0x1224>
8000c6a8:	10 36       	cp.w	r6,r8
8000c6aa:	c0 64       	brge	8000c6b6 <_vfprintf_r+0x11fa>
8000c6ac:	fa cb f9 44 	sub	r11,sp,-1724
8000c6b0:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c6b4:	c1 f8       	rjmp	8000c6f2 <_vfprintf_r+0x1236>
8000c6b6:	fa c8 f9 50 	sub	r8,sp,-1712
8000c6ba:	1a d8       	st.w	--sp,r8
8000c6bc:	fa c8 fa b8 	sub	r8,sp,-1352
8000c6c0:	1a d8       	st.w	--sp,r8
8000c6c2:	fa c8 fb b4 	sub	r8,sp,-1100
8000c6c6:	1a d8       	st.w	--sp,r8
8000c6c8:	fa c8 f9 40 	sub	r8,sp,-1728
8000c6cc:	fa c9 ff b4 	sub	r9,sp,-76
8000c6d0:	04 9a       	mov	r10,r2
8000c6d2:	0c 9b       	mov	r11,r6
8000c6d4:	0a 9c       	mov	r12,r5
8000c6d6:	fe b0 f5 59 	rcall	8000b188 <get_arg>
8000c6da:	2f dd       	sub	sp,-12
8000c6dc:	98 18       	ld.sh	r8,r12[0x2]
8000c6de:	c2 68       	rjmp	8000c72a <_vfprintf_r+0x126e>
8000c6e0:	ee ca ff ff 	sub	r10,r7,-1
8000c6e4:	10 37       	cp.w	r7,r8
8000c6e6:	c0 94       	brge	8000c6f8 <_vfprintf_r+0x123c>
8000c6e8:	fa c9 f9 44 	sub	r9,sp,-1724
8000c6ec:	14 97       	mov	r7,r10
8000c6ee:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c6f2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000c6f6:	c1 a8       	rjmp	8000c72a <_vfprintf_r+0x126e>
8000c6f8:	41 09       	lddsp	r9,sp[0x40]
8000c6fa:	59 f8       	cp.w	r8,31
8000c6fc:	e0 89 00 13 	brgt	8000c722 <_vfprintf_r+0x1266>
8000c700:	f2 cb ff fc 	sub	r11,r9,-4
8000c704:	51 0b       	stdsp	sp[0x40],r11
8000c706:	72 09       	ld.w	r9,r9[0x0]
8000c708:	fa c6 f9 44 	sub	r6,sp,-1724
8000c70c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000c710:	2f f8       	sub	r8,-1
8000c712:	f7 49 fd 88 	st.w	r11[-632],r9
8000c716:	fb 48 06 b4 	st.w	sp[1716],r8
8000c71a:	14 97       	mov	r7,r10
8000c71c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000c720:	c0 58       	rjmp	8000c72a <_vfprintf_r+0x126e>
8000c722:	92 18       	ld.sh	r8,r9[0x2]
8000c724:	14 97       	mov	r7,r10
8000c726:	2f c9       	sub	r9,-4
8000c728:	51 09       	stdsp	sp[0x40],r9
8000c72a:	5c 78       	castu.h	r8
8000c72c:	50 18       	stdsp	sp[0x4],r8
8000c72e:	c4 68       	rjmp	8000c7ba <_vfprintf_r+0x12fe>
8000c730:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c734:	40 3c       	lddsp	r12,sp[0xc]
8000c736:	58 0c       	cp.w	r12,0
8000c738:	c1 d0       	breq	8000c772 <_vfprintf_r+0x12b6>
8000c73a:	10 36       	cp.w	r6,r8
8000c73c:	c0 64       	brge	8000c748 <_vfprintf_r+0x128c>
8000c73e:	fa cb f9 44 	sub	r11,sp,-1724
8000c742:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c746:	c1 f8       	rjmp	8000c784 <_vfprintf_r+0x12c8>
8000c748:	fa c8 f9 50 	sub	r8,sp,-1712
8000c74c:	1a d8       	st.w	--sp,r8
8000c74e:	fa c8 fa b8 	sub	r8,sp,-1352
8000c752:	0c 9b       	mov	r11,r6
8000c754:	1a d8       	st.w	--sp,r8
8000c756:	fa c8 fb b4 	sub	r8,sp,-1100
8000c75a:	04 9a       	mov	r10,r2
8000c75c:	1a d8       	st.w	--sp,r8
8000c75e:	0a 9c       	mov	r12,r5
8000c760:	fa c8 f9 40 	sub	r8,sp,-1728
8000c764:	fa c9 ff b4 	sub	r9,sp,-76
8000c768:	fe b0 f5 10 	rcall	8000b188 <get_arg>
8000c76c:	2f dd       	sub	sp,-12
8000c76e:	78 0b       	ld.w	r11,r12[0x0]
8000c770:	c2 48       	rjmp	8000c7b8 <_vfprintf_r+0x12fc>
8000c772:	ee ca ff ff 	sub	r10,r7,-1
8000c776:	10 37       	cp.w	r7,r8
8000c778:	c0 94       	brge	8000c78a <_vfprintf_r+0x12ce>
8000c77a:	fa c9 f9 44 	sub	r9,sp,-1724
8000c77e:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c782:	14 97       	mov	r7,r10
8000c784:	ec fb fd 88 	ld.w	r11,r6[-632]
8000c788:	c1 88       	rjmp	8000c7b8 <_vfprintf_r+0x12fc>
8000c78a:	41 09       	lddsp	r9,sp[0x40]
8000c78c:	59 f8       	cp.w	r8,31
8000c78e:	e0 89 00 11 	brgt	8000c7b0 <_vfprintf_r+0x12f4>
8000c792:	f2 cb ff fc 	sub	r11,r9,-4
8000c796:	51 0b       	stdsp	sp[0x40],r11
8000c798:	fa c6 f9 44 	sub	r6,sp,-1724
8000c79c:	72 0b       	ld.w	r11,r9[0x0]
8000c79e:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000c7a2:	f3 4b fd 88 	st.w	r9[-632],r11
8000c7a6:	2f f8       	sub	r8,-1
8000c7a8:	14 97       	mov	r7,r10
8000c7aa:	fb 48 06 b4 	st.w	sp[1716],r8
8000c7ae:	c0 58       	rjmp	8000c7b8 <_vfprintf_r+0x12fc>
8000c7b0:	72 0b       	ld.w	r11,r9[0x0]
8000c7b2:	14 97       	mov	r7,r10
8000c7b4:	2f c9       	sub	r9,-4
8000c7b6:	51 09       	stdsp	sp[0x40],r9
8000c7b8:	50 1b       	stdsp	sp[0x4],r11
8000c7ba:	30 0e       	mov	lr,0
8000c7bc:	30 18       	mov	r8,1
8000c7be:	50 0e       	stdsp	sp[0x0],lr
8000c7c0:	c1 f9       	rjmp	8000c9fe <_vfprintf_r+0x1542>
8000c7c2:	50 a7       	stdsp	sp[0x28],r7
8000c7c4:	50 80       	stdsp	sp[0x20],r0
8000c7c6:	0c 97       	mov	r7,r6
8000c7c8:	04 95       	mov	r5,r2
8000c7ca:	08 96       	mov	r6,r4
8000c7cc:	02 92       	mov	r2,r1
8000c7ce:	4d 3c       	lddpc	r12,8000c918 <_vfprintf_r+0x145c>
8000c7d0:	40 94       	lddsp	r4,sp[0x24]
8000c7d2:	10 90       	mov	r0,r8
8000c7d4:	40 41       	lddsp	r1,sp[0x10]
8000c7d6:	50 dc       	stdsp	sp[0x34],r12
8000c7d8:	ed b3 00 05 	bld	r3,0x5
8000c7dc:	c5 51       	brne	8000c886 <_vfprintf_r+0x13ca>
8000c7de:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c7e2:	40 3b       	lddsp	r11,sp[0xc]
8000c7e4:	58 0b       	cp.w	r11,0
8000c7e6:	c2 20       	breq	8000c82a <_vfprintf_r+0x136e>
8000c7e8:	10 36       	cp.w	r6,r8
8000c7ea:	c0 a4       	brge	8000c7fe <_vfprintf_r+0x1342>
8000c7ec:	fa ca f9 44 	sub	r10,sp,-1724
8000c7f0:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000c7f4:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000c7f8:	fa e9 00 00 	st.d	sp[0],r8
8000c7fc:	cf 38       	rjmp	8000c9e2 <_vfprintf_r+0x1526>
8000c7fe:	fa c8 f9 50 	sub	r8,sp,-1712
8000c802:	1a d8       	st.w	--sp,r8
8000c804:	fa c8 fa b8 	sub	r8,sp,-1352
8000c808:	04 9a       	mov	r10,r2
8000c80a:	1a d8       	st.w	--sp,r8
8000c80c:	0c 9b       	mov	r11,r6
8000c80e:	fa c8 fb b4 	sub	r8,sp,-1100
8000c812:	0a 9c       	mov	r12,r5
8000c814:	1a d8       	st.w	--sp,r8
8000c816:	fa c8 f9 40 	sub	r8,sp,-1728
8000c81a:	fa c9 ff b4 	sub	r9,sp,-76
8000c81e:	fe b0 f4 b5 	rcall	8000b188 <get_arg>
8000c822:	2f dd       	sub	sp,-12
8000c824:	f8 ea 00 00 	ld.d	r10,r12[0]
8000c828:	c0 c8       	rjmp	8000c840 <_vfprintf_r+0x1384>
8000c82a:	ee ca ff ff 	sub	r10,r7,-1
8000c82e:	10 37       	cp.w	r7,r8
8000c830:	c0 b4       	brge	8000c846 <_vfprintf_r+0x138a>
8000c832:	fa c9 f9 44 	sub	r9,sp,-1724
8000c836:	14 97       	mov	r7,r10
8000c838:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c83c:	ec ea fd 88 	ld.d	r10,r6[-632]
8000c840:	fa eb 00 00 	st.d	sp[0],r10
8000c844:	cc f8       	rjmp	8000c9e2 <_vfprintf_r+0x1526>
8000c846:	41 09       	lddsp	r9,sp[0x40]
8000c848:	59 f8       	cp.w	r8,31
8000c84a:	e0 89 00 16 	brgt	8000c876 <_vfprintf_r+0x13ba>
8000c84e:	f2 e6 00 00 	ld.d	r6,r9[0]
8000c852:	f2 cb ff f8 	sub	r11,r9,-8
8000c856:	fa e7 00 00 	st.d	sp[0],r6
8000c85a:	51 0b       	stdsp	sp[0x40],r11
8000c85c:	fa c6 f9 44 	sub	r6,sp,-1724
8000c860:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000c864:	fa e6 00 00 	ld.d	r6,sp[0]
8000c868:	f2 e7 fd 88 	st.d	r9[-632],r6
8000c86c:	2f f8       	sub	r8,-1
8000c86e:	14 97       	mov	r7,r10
8000c870:	fb 48 06 b4 	st.w	sp[1716],r8
8000c874:	cb 78       	rjmp	8000c9e2 <_vfprintf_r+0x1526>
8000c876:	f2 e6 00 00 	ld.d	r6,r9[0]
8000c87a:	2f 89       	sub	r9,-8
8000c87c:	fa e7 00 00 	st.d	sp[0],r6
8000c880:	51 09       	stdsp	sp[0x40],r9
8000c882:	14 97       	mov	r7,r10
8000c884:	ca f8       	rjmp	8000c9e2 <_vfprintf_r+0x1526>
8000c886:	ed b3 00 04 	bld	r3,0x4
8000c88a:	c1 71       	brne	8000c8b8 <_vfprintf_r+0x13fc>
8000c88c:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c890:	40 3e       	lddsp	lr,sp[0xc]
8000c892:	58 0e       	cp.w	lr,0
8000c894:	c0 80       	breq	8000c8a4 <_vfprintf_r+0x13e8>
8000c896:	10 36       	cp.w	r6,r8
8000c898:	c6 a4       	brge	8000c96c <_vfprintf_r+0x14b0>
8000c89a:	fa cc f9 44 	sub	r12,sp,-1724
8000c89e:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000c8a2:	c8 38       	rjmp	8000c9a8 <_vfprintf_r+0x14ec>
8000c8a4:	ee ca ff ff 	sub	r10,r7,-1
8000c8a8:	10 37       	cp.w	r7,r8
8000c8aa:	e0 84 00 82 	brge	8000c9ae <_vfprintf_r+0x14f2>
8000c8ae:	fa cb f9 44 	sub	r11,sp,-1724
8000c8b2:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c8b6:	c7 88       	rjmp	8000c9a6 <_vfprintf_r+0x14ea>
8000c8b8:	ed b3 00 06 	bld	r3,0x6
8000c8bc:	c4 c1       	brne	8000c954 <_vfprintf_r+0x1498>
8000c8be:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c8c2:	40 3c       	lddsp	r12,sp[0xc]
8000c8c4:	58 0c       	cp.w	r12,0
8000c8c6:	c1 d0       	breq	8000c900 <_vfprintf_r+0x1444>
8000c8c8:	10 36       	cp.w	r6,r8
8000c8ca:	c0 64       	brge	8000c8d6 <_vfprintf_r+0x141a>
8000c8cc:	fa cb f9 44 	sub	r11,sp,-1724
8000c8d0:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c8d4:	c1 f8       	rjmp	8000c912 <_vfprintf_r+0x1456>
8000c8d6:	fa c8 f9 50 	sub	r8,sp,-1712
8000c8da:	1a d8       	st.w	--sp,r8
8000c8dc:	fa c8 fa b8 	sub	r8,sp,-1352
8000c8e0:	1a d8       	st.w	--sp,r8
8000c8e2:	fa c8 fb b4 	sub	r8,sp,-1100
8000c8e6:	1a d8       	st.w	--sp,r8
8000c8e8:	fa c8 f9 40 	sub	r8,sp,-1728
8000c8ec:	fa c9 ff b4 	sub	r9,sp,-76
8000c8f0:	04 9a       	mov	r10,r2
8000c8f2:	0c 9b       	mov	r11,r6
8000c8f4:	0a 9c       	mov	r12,r5
8000c8f6:	fe b0 f4 49 	rcall	8000b188 <get_arg>
8000c8fa:	2f dd       	sub	sp,-12
8000c8fc:	98 18       	ld.sh	r8,r12[0x2]
8000c8fe:	c2 88       	rjmp	8000c94e <_vfprintf_r+0x1492>
8000c900:	ee ca ff ff 	sub	r10,r7,-1
8000c904:	10 37       	cp.w	r7,r8
8000c906:	c0 b4       	brge	8000c91c <_vfprintf_r+0x1460>
8000c908:	fa c9 f9 44 	sub	r9,sp,-1724
8000c90c:	14 97       	mov	r7,r10
8000c90e:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c912:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000c916:	c1 c8       	rjmp	8000c94e <_vfprintf_r+0x1492>
8000c918:	80 01       	ld.sh	r1,r0[0x0]
8000c91a:	20 98       	sub	r8,9
8000c91c:	41 09       	lddsp	r9,sp[0x40]
8000c91e:	59 f8       	cp.w	r8,31
8000c920:	e0 89 00 13 	brgt	8000c946 <_vfprintf_r+0x148a>
8000c924:	f2 cb ff fc 	sub	r11,r9,-4
8000c928:	51 0b       	stdsp	sp[0x40],r11
8000c92a:	72 09       	ld.w	r9,r9[0x0]
8000c92c:	fa c6 f9 44 	sub	r6,sp,-1724
8000c930:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000c934:	2f f8       	sub	r8,-1
8000c936:	f7 49 fd 88 	st.w	r11[-632],r9
8000c93a:	fb 48 06 b4 	st.w	sp[1716],r8
8000c93e:	14 97       	mov	r7,r10
8000c940:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000c944:	c0 58       	rjmp	8000c94e <_vfprintf_r+0x1492>
8000c946:	92 18       	ld.sh	r8,r9[0x2]
8000c948:	14 97       	mov	r7,r10
8000c94a:	2f c9       	sub	r9,-4
8000c94c:	51 09       	stdsp	sp[0x40],r9
8000c94e:	5c 78       	castu.h	r8
8000c950:	50 18       	stdsp	sp[0x4],r8
8000c952:	c4 68       	rjmp	8000c9de <_vfprintf_r+0x1522>
8000c954:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000c958:	40 3c       	lddsp	r12,sp[0xc]
8000c95a:	58 0c       	cp.w	r12,0
8000c95c:	c1 d0       	breq	8000c996 <_vfprintf_r+0x14da>
8000c95e:	10 36       	cp.w	r6,r8
8000c960:	c0 64       	brge	8000c96c <_vfprintf_r+0x14b0>
8000c962:	fa cb f9 44 	sub	r11,sp,-1724
8000c966:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000c96a:	c1 f8       	rjmp	8000c9a8 <_vfprintf_r+0x14ec>
8000c96c:	fa c8 f9 50 	sub	r8,sp,-1712
8000c970:	1a d8       	st.w	--sp,r8
8000c972:	fa c8 fa b8 	sub	r8,sp,-1352
8000c976:	0c 9b       	mov	r11,r6
8000c978:	1a d8       	st.w	--sp,r8
8000c97a:	fa c8 fb b4 	sub	r8,sp,-1100
8000c97e:	04 9a       	mov	r10,r2
8000c980:	1a d8       	st.w	--sp,r8
8000c982:	0a 9c       	mov	r12,r5
8000c984:	fa c8 f9 40 	sub	r8,sp,-1728
8000c988:	fa c9 ff b4 	sub	r9,sp,-76
8000c98c:	fe b0 f3 fe 	rcall	8000b188 <get_arg>
8000c990:	2f dd       	sub	sp,-12
8000c992:	78 0b       	ld.w	r11,r12[0x0]
8000c994:	c2 48       	rjmp	8000c9dc <_vfprintf_r+0x1520>
8000c996:	ee ca ff ff 	sub	r10,r7,-1
8000c99a:	10 37       	cp.w	r7,r8
8000c99c:	c0 94       	brge	8000c9ae <_vfprintf_r+0x14f2>
8000c99e:	fa c9 f9 44 	sub	r9,sp,-1724
8000c9a2:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000c9a6:	14 97       	mov	r7,r10
8000c9a8:	ec fb fd 88 	ld.w	r11,r6[-632]
8000c9ac:	c1 88       	rjmp	8000c9dc <_vfprintf_r+0x1520>
8000c9ae:	41 09       	lddsp	r9,sp[0x40]
8000c9b0:	59 f8       	cp.w	r8,31
8000c9b2:	e0 89 00 11 	brgt	8000c9d4 <_vfprintf_r+0x1518>
8000c9b6:	f2 cb ff fc 	sub	r11,r9,-4
8000c9ba:	51 0b       	stdsp	sp[0x40],r11
8000c9bc:	fa c6 f9 44 	sub	r6,sp,-1724
8000c9c0:	72 0b       	ld.w	r11,r9[0x0]
8000c9c2:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000c9c6:	f3 4b fd 88 	st.w	r9[-632],r11
8000c9ca:	2f f8       	sub	r8,-1
8000c9cc:	14 97       	mov	r7,r10
8000c9ce:	fb 48 06 b4 	st.w	sp[1716],r8
8000c9d2:	c0 58       	rjmp	8000c9dc <_vfprintf_r+0x1520>
8000c9d4:	72 0b       	ld.w	r11,r9[0x0]
8000c9d6:	14 97       	mov	r7,r10
8000c9d8:	2f c9       	sub	r9,-4
8000c9da:	51 09       	stdsp	sp[0x40],r9
8000c9dc:	50 1b       	stdsp	sp[0x4],r11
8000c9de:	30 0e       	mov	lr,0
8000c9e0:	50 0e       	stdsp	sp[0x0],lr
8000c9e2:	40 08       	lddsp	r8,sp[0x0]
8000c9e4:	40 1c       	lddsp	r12,sp[0x4]
8000c9e6:	18 48       	or	r8,r12
8000c9e8:	5f 18       	srne	r8
8000c9ea:	e7 e8 00 08 	and	r8,r3,r8
8000c9ee:	c0 70       	breq	8000c9fc <_vfprintf_r+0x1540>
8000c9f0:	33 08       	mov	r8,48
8000c9f2:	fb 60 06 b9 	st.b	sp[1721],r0
8000c9f6:	a1 b3       	sbr	r3,0x1
8000c9f8:	fb 68 06 b8 	st.b	sp[1720],r8
8000c9fc:	30 28       	mov	r8,2
8000c9fe:	30 09       	mov	r9,0
8000ca00:	fb 69 06 bb 	st.b	sp[1723],r9
8000ca04:	40 2b       	lddsp	r11,sp[0x8]
8000ca06:	58 0b       	cp.w	r11,0
8000ca08:	c0 25       	brlt	8000ca0c <_vfprintf_r+0x1550>
8000ca0a:	a7 d3       	cbr	r3,0x7
8000ca0c:	40 2a       	lddsp	r10,sp[0x8]
8000ca0e:	40 09       	lddsp	r9,sp[0x0]
8000ca10:	58 0a       	cp.w	r10,0
8000ca12:	5f 1a       	srne	r10
8000ca14:	40 16       	lddsp	r6,sp[0x4]
8000ca16:	fa c2 f9 78 	sub	r2,sp,-1672
8000ca1a:	0c 49       	or	r9,r6
8000ca1c:	5f 19       	srne	r9
8000ca1e:	f5 e9 10 09 	or	r9,r10,r9
8000ca22:	c5 c0       	breq	8000cada <_vfprintf_r+0x161e>
8000ca24:	30 19       	mov	r9,1
8000ca26:	f2 08 18 00 	cp.b	r8,r9
8000ca2a:	c0 60       	breq	8000ca36 <_vfprintf_r+0x157a>
8000ca2c:	30 29       	mov	r9,2
8000ca2e:	f2 08 18 00 	cp.b	r8,r9
8000ca32:	c0 41       	brne	8000ca3a <_vfprintf_r+0x157e>
8000ca34:	c3 c8       	rjmp	8000caac <_vfprintf_r+0x15f0>
8000ca36:	04 96       	mov	r6,r2
8000ca38:	c3 08       	rjmp	8000ca98 <_vfprintf_r+0x15dc>
8000ca3a:	04 96       	mov	r6,r2
8000ca3c:	fa e8 00 00 	ld.d	r8,sp[0]
8000ca40:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000ca44:	2d 0a       	sub	r10,-48
8000ca46:	0c fa       	st.b	--r6,r10
8000ca48:	f0 0b 16 03 	lsr	r11,r8,0x3
8000ca4c:	f2 0c 16 03 	lsr	r12,r9,0x3
8000ca50:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
8000ca54:	18 99       	mov	r9,r12
8000ca56:	16 98       	mov	r8,r11
8000ca58:	58 08       	cp.w	r8,0
8000ca5a:	5c 29       	cpc	r9
8000ca5c:	cf 21       	brne	8000ca40 <_vfprintf_r+0x1584>
8000ca5e:	fa e9 00 00 	st.d	sp[0],r8
8000ca62:	ed b3 00 00 	bld	r3,0x0
8000ca66:	c4 51       	brne	8000caf0 <_vfprintf_r+0x1634>
8000ca68:	33 09       	mov	r9,48
8000ca6a:	f2 0a 18 00 	cp.b	r10,r9
8000ca6e:	c4 10       	breq	8000caf0 <_vfprintf_r+0x1634>
8000ca70:	0c f9       	st.b	--r6,r9
8000ca72:	c3 f8       	rjmp	8000caf0 <_vfprintf_r+0x1634>
8000ca74:	fa ea 00 00 	ld.d	r10,sp[0]
8000ca78:	30 a8       	mov	r8,10
8000ca7a:	30 09       	mov	r9,0
8000ca7c:	e0 a0 1d bf 	rcall	800105fa <__avr32_umod64>
8000ca80:	30 a8       	mov	r8,10
8000ca82:	2d 0a       	sub	r10,-48
8000ca84:	30 09       	mov	r9,0
8000ca86:	ac 8a       	st.b	r6[0x0],r10
8000ca88:	fa ea 00 00 	ld.d	r10,sp[0]
8000ca8c:	e0 a0 1c 6e 	rcall	80010368 <__avr32_udiv64>
8000ca90:	16 99       	mov	r9,r11
8000ca92:	14 98       	mov	r8,r10
8000ca94:	fa e9 00 00 	st.d	sp[0],r8
8000ca98:	20 16       	sub	r6,1
8000ca9a:	fa ea 00 00 	ld.d	r10,sp[0]
8000ca9e:	58 9a       	cp.w	r10,9
8000caa0:	5c 2b       	cpc	r11
8000caa2:	fe 9b ff e9 	brhi	8000ca74 <_vfprintf_r+0x15b8>
8000caa6:	1b f8       	ld.ub	r8,sp[0x7]
8000caa8:	2d 08       	sub	r8,-48
8000caaa:	c2 08       	rjmp	8000caea <_vfprintf_r+0x162e>
8000caac:	04 96       	mov	r6,r2
8000caae:	fa e8 00 00 	ld.d	r8,sp[0]
8000cab2:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
8000cab6:	40 de       	lddsp	lr,sp[0x34]
8000cab8:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
8000cabc:	0c fa       	st.b	--r6,r10
8000cabe:	f2 0b 16 04 	lsr	r11,r9,0x4
8000cac2:	f0 0a 16 04 	lsr	r10,r8,0x4
8000cac6:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
8000caca:	16 99       	mov	r9,r11
8000cacc:	14 98       	mov	r8,r10
8000cace:	58 08       	cp.w	r8,0
8000cad0:	5c 29       	cpc	r9
8000cad2:	cf 01       	brne	8000cab2 <_vfprintf_r+0x15f6>
8000cad4:	fa e9 00 00 	st.d	sp[0],r8
8000cad8:	c0 c8       	rjmp	8000caf0 <_vfprintf_r+0x1634>
8000cada:	58 08       	cp.w	r8,0
8000cadc:	c0 91       	brne	8000caee <_vfprintf_r+0x1632>
8000cade:	ed b3 00 00 	bld	r3,0x0
8000cae2:	c0 61       	brne	8000caee <_vfprintf_r+0x1632>
8000cae4:	fa c6 f9 79 	sub	r6,sp,-1671
8000cae8:	33 08       	mov	r8,48
8000caea:	ac 88       	st.b	r6[0x0],r8
8000caec:	c0 28       	rjmp	8000caf0 <_vfprintf_r+0x1634>
8000caee:	04 96       	mov	r6,r2
8000caf0:	0c 12       	sub	r2,r6
8000caf2:	c1 c8       	rjmp	8000cb2a <_vfprintf_r+0x166e>
8000caf4:	50 a7       	stdsp	sp[0x28],r7
8000caf6:	50 80       	stdsp	sp[0x20],r0
8000caf8:	40 94       	lddsp	r4,sp[0x24]
8000cafa:	0c 97       	mov	r7,r6
8000cafc:	10 90       	mov	r0,r8
8000cafe:	04 95       	mov	r5,r2
8000cb00:	40 41       	lddsp	r1,sp[0x10]
8000cb02:	58 08       	cp.w	r8,0
8000cb04:	e0 80 04 50 	breq	8000d3a4 <_vfprintf_r+0x1ee8>
8000cb08:	fb 68 06 60 	st.b	sp[1632],r8
8000cb0c:	30 0c       	mov	r12,0
8000cb0e:	30 08       	mov	r8,0
8000cb10:	30 12       	mov	r2,1
8000cb12:	fb 68 06 bb 	st.b	sp[1723],r8
8000cb16:	50 2c       	stdsp	sp[0x8],r12
8000cb18:	fa c6 f9 a0 	sub	r6,sp,-1632
8000cb1c:	c0 78       	rjmp	8000cb2a <_vfprintf_r+0x166e>
8000cb1e:	30 0b       	mov	r11,0
8000cb20:	50 2b       	stdsp	sp[0x8],r11
8000cb22:	c0 48       	rjmp	8000cb2a <_vfprintf_r+0x166e>
8000cb24:	40 22       	lddsp	r2,sp[0x8]
8000cb26:	30 0a       	mov	r10,0
8000cb28:	50 2a       	stdsp	sp[0x8],r10
8000cb2a:	40 29       	lddsp	r9,sp[0x8]
8000cb2c:	e4 09 0c 49 	max	r9,r2,r9
8000cb30:	fb 38 06 bb 	ld.ub	r8,sp[1723]
8000cb34:	50 39       	stdsp	sp[0xc],r9
8000cb36:	06 9e       	mov	lr,r3
8000cb38:	30 09       	mov	r9,0
8000cb3a:	e2 1e 00 02 	andl	lr,0x2,COH
8000cb3e:	f2 08 18 00 	cp.b	r8,r9
8000cb42:	fb f8 10 03 	ld.wne	r8,sp[0xc]
8000cb46:	f7 b8 01 ff 	subne	r8,-1
8000cb4a:	fb f8 1a 03 	st.wne	sp[0xc],r8
8000cb4e:	06 9b       	mov	r11,r3
8000cb50:	58 0e       	cp.w	lr,0
8000cb52:	fb fc 10 03 	ld.wne	r12,sp[0xc]
8000cb56:	f7 bc 01 fe 	subne	r12,-2
8000cb5a:	fb fc 1a 03 	st.wne	sp[0xc],r12
8000cb5e:	e2 1b 00 84 	andl	r11,0x84,COH
8000cb62:	50 fe       	stdsp	sp[0x3c],lr
8000cb64:	50 9b       	stdsp	sp[0x24],r11
8000cb66:	c4 51       	brne	8000cbf0 <_vfprintf_r+0x1734>
8000cb68:	40 8a       	lddsp	r10,sp[0x20]
8000cb6a:	40 39       	lddsp	r9,sp[0xc]
8000cb6c:	12 1a       	sub	r10,r9
8000cb6e:	50 4a       	stdsp	sp[0x10],r10
8000cb70:	58 0a       	cp.w	r10,0
8000cb72:	e0 89 00 1f 	brgt	8000cbb0 <_vfprintf_r+0x16f4>
8000cb76:	c3 d8       	rjmp	8000cbf0 <_vfprintf_r+0x1734>
8000cb78:	2f 09       	sub	r9,-16
8000cb7a:	2f f8       	sub	r8,-1
8000cb7c:	4c de       	lddpc	lr,8000ccb0 <_vfprintf_r+0x17f4>
8000cb7e:	31 0c       	mov	r12,16
8000cb80:	fb 49 06 90 	st.w	sp[1680],r9
8000cb84:	89 0e       	st.w	r4[0x0],lr
8000cb86:	89 1c       	st.w	r4[0x4],r12
8000cb88:	fb 48 06 8c 	st.w	sp[1676],r8
8000cb8c:	58 78       	cp.w	r8,7
8000cb8e:	e0 89 00 04 	brgt	8000cb96 <_vfprintf_r+0x16da>
8000cb92:	2f 84       	sub	r4,-8
8000cb94:	c0 b8       	rjmp	8000cbaa <_vfprintf_r+0x16ee>
8000cb96:	fa ca f9 78 	sub	r10,sp,-1672
8000cb9a:	02 9b       	mov	r11,r1
8000cb9c:	0a 9c       	mov	r12,r5
8000cb9e:	fe b0 f4 81 	rcall	8000b4a0 <__sprint_r>
8000cba2:	e0 81 04 11 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cba6:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cbaa:	40 4b       	lddsp	r11,sp[0x10]
8000cbac:	21 0b       	sub	r11,16
8000cbae:	50 4b       	stdsp	sp[0x10],r11
8000cbb0:	fa f9 06 90 	ld.w	r9,sp[1680]
8000cbb4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000cbb8:	4b ea       	lddpc	r10,8000ccb0 <_vfprintf_r+0x17f4>
8000cbba:	40 4e       	lddsp	lr,sp[0x10]
8000cbbc:	59 0e       	cp.w	lr,16
8000cbbe:	fe 99 ff dd 	brgt	8000cb78 <_vfprintf_r+0x16bc>
8000cbc2:	1c 09       	add	r9,lr
8000cbc4:	2f f8       	sub	r8,-1
8000cbc6:	89 0a       	st.w	r4[0x0],r10
8000cbc8:	fb 49 06 90 	st.w	sp[1680],r9
8000cbcc:	89 1e       	st.w	r4[0x4],lr
8000cbce:	fb 48 06 8c 	st.w	sp[1676],r8
8000cbd2:	58 78       	cp.w	r8,7
8000cbd4:	e0 89 00 04 	brgt	8000cbdc <_vfprintf_r+0x1720>
8000cbd8:	2f 84       	sub	r4,-8
8000cbda:	c0 b8       	rjmp	8000cbf0 <_vfprintf_r+0x1734>
8000cbdc:	fa ca f9 78 	sub	r10,sp,-1672
8000cbe0:	02 9b       	mov	r11,r1
8000cbe2:	0a 9c       	mov	r12,r5
8000cbe4:	fe b0 f4 5e 	rcall	8000b4a0 <__sprint_r>
8000cbe8:	e0 81 03 ee 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cbec:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cbf0:	30 09       	mov	r9,0
8000cbf2:	fb 38 06 bb 	ld.ub	r8,sp[1723]
8000cbf6:	f2 08 18 00 	cp.b	r8,r9
8000cbfa:	c1 f0       	breq	8000cc38 <_vfprintf_r+0x177c>
8000cbfc:	fa f8 06 90 	ld.w	r8,sp[1680]
8000cc00:	fa c9 f9 45 	sub	r9,sp,-1723
8000cc04:	2f f8       	sub	r8,-1
8000cc06:	89 09       	st.w	r4[0x0],r9
8000cc08:	fb 48 06 90 	st.w	sp[1680],r8
8000cc0c:	30 19       	mov	r9,1
8000cc0e:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000cc12:	89 19       	st.w	r4[0x4],r9
8000cc14:	2f f8       	sub	r8,-1
8000cc16:	fb 48 06 8c 	st.w	sp[1676],r8
8000cc1a:	58 78       	cp.w	r8,7
8000cc1c:	e0 89 00 04 	brgt	8000cc24 <_vfprintf_r+0x1768>
8000cc20:	2f 84       	sub	r4,-8
8000cc22:	c0 b8       	rjmp	8000cc38 <_vfprintf_r+0x177c>
8000cc24:	fa ca f9 78 	sub	r10,sp,-1672
8000cc28:	02 9b       	mov	r11,r1
8000cc2a:	0a 9c       	mov	r12,r5
8000cc2c:	fe b0 f4 3a 	rcall	8000b4a0 <__sprint_r>
8000cc30:	e0 81 03 ca 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cc34:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cc38:	40 fc       	lddsp	r12,sp[0x3c]
8000cc3a:	58 0c       	cp.w	r12,0
8000cc3c:	c1 f0       	breq	8000cc7a <_vfprintf_r+0x17be>
8000cc3e:	fa f8 06 90 	ld.w	r8,sp[1680]
8000cc42:	fa c9 f9 48 	sub	r9,sp,-1720
8000cc46:	2f e8       	sub	r8,-2
8000cc48:	89 09       	st.w	r4[0x0],r9
8000cc4a:	fb 48 06 90 	st.w	sp[1680],r8
8000cc4e:	30 29       	mov	r9,2
8000cc50:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000cc54:	89 19       	st.w	r4[0x4],r9
8000cc56:	2f f8       	sub	r8,-1
8000cc58:	fb 48 06 8c 	st.w	sp[1676],r8
8000cc5c:	58 78       	cp.w	r8,7
8000cc5e:	e0 89 00 04 	brgt	8000cc66 <_vfprintf_r+0x17aa>
8000cc62:	2f 84       	sub	r4,-8
8000cc64:	c0 b8       	rjmp	8000cc7a <_vfprintf_r+0x17be>
8000cc66:	fa ca f9 78 	sub	r10,sp,-1672
8000cc6a:	02 9b       	mov	r11,r1
8000cc6c:	0a 9c       	mov	r12,r5
8000cc6e:	fe b0 f4 19 	rcall	8000b4a0 <__sprint_r>
8000cc72:	e0 81 03 a9 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cc76:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cc7a:	40 9b       	lddsp	r11,sp[0x24]
8000cc7c:	e0 4b 00 80 	cp.w	r11,128
8000cc80:	c4 91       	brne	8000cd12 <_vfprintf_r+0x1856>
8000cc82:	40 8a       	lddsp	r10,sp[0x20]
8000cc84:	40 39       	lddsp	r9,sp[0xc]
8000cc86:	12 1a       	sub	r10,r9
8000cc88:	50 4a       	stdsp	sp[0x10],r10
8000cc8a:	58 0a       	cp.w	r10,0
8000cc8c:	e0 89 00 23 	brgt	8000ccd2 <_vfprintf_r+0x1816>
8000cc90:	c4 18       	rjmp	8000cd12 <_vfprintf_r+0x1856>
8000cc92:	2f 09       	sub	r9,-16
8000cc94:	2f f8       	sub	r8,-1
8000cc96:	48 8e       	lddpc	lr,8000ccb4 <_vfprintf_r+0x17f8>
8000cc98:	31 0c       	mov	r12,16
8000cc9a:	fb 49 06 90 	st.w	sp[1680],r9
8000cc9e:	89 0e       	st.w	r4[0x0],lr
8000cca0:	89 1c       	st.w	r4[0x4],r12
8000cca2:	fb 48 06 8c 	st.w	sp[1676],r8
8000cca6:	58 78       	cp.w	r8,7
8000cca8:	e0 89 00 08 	brgt	8000ccb8 <_vfprintf_r+0x17fc>
8000ccac:	2f 84       	sub	r4,-8
8000ccae:	c0 f8       	rjmp	8000cccc <_vfprintf_r+0x1810>
8000ccb0:	80 01       	ld.sh	r1,r0[0x0]
8000ccb2:	20 b0       	sub	r0,11
8000ccb4:	80 01       	ld.sh	r1,r0[0x0]
8000ccb6:	20 c0       	sub	r0,12
8000ccb8:	fa ca f9 78 	sub	r10,sp,-1672
8000ccbc:	02 9b       	mov	r11,r1
8000ccbe:	0a 9c       	mov	r12,r5
8000ccc0:	fe b0 f3 f0 	rcall	8000b4a0 <__sprint_r>
8000ccc4:	e0 81 03 80 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000ccc8:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cccc:	40 4b       	lddsp	r11,sp[0x10]
8000ccce:	21 0b       	sub	r11,16
8000ccd0:	50 4b       	stdsp	sp[0x10],r11
8000ccd2:	fa f9 06 90 	ld.w	r9,sp[1680]
8000ccd6:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000ccda:	4c 6a       	lddpc	r10,8000cdf0 <_vfprintf_r+0x1934>
8000ccdc:	40 4e       	lddsp	lr,sp[0x10]
8000ccde:	59 0e       	cp.w	lr,16
8000cce0:	fe 99 ff d9 	brgt	8000cc92 <_vfprintf_r+0x17d6>
8000cce4:	1c 09       	add	r9,lr
8000cce6:	2f f8       	sub	r8,-1
8000cce8:	89 0a       	st.w	r4[0x0],r10
8000ccea:	fb 49 06 90 	st.w	sp[1680],r9
8000ccee:	89 1e       	st.w	r4[0x4],lr
8000ccf0:	fb 48 06 8c 	st.w	sp[1676],r8
8000ccf4:	58 78       	cp.w	r8,7
8000ccf6:	e0 89 00 04 	brgt	8000ccfe <_vfprintf_r+0x1842>
8000ccfa:	2f 84       	sub	r4,-8
8000ccfc:	c0 b8       	rjmp	8000cd12 <_vfprintf_r+0x1856>
8000ccfe:	fa ca f9 78 	sub	r10,sp,-1672
8000cd02:	02 9b       	mov	r11,r1
8000cd04:	0a 9c       	mov	r12,r5
8000cd06:	fe b0 f3 cd 	rcall	8000b4a0 <__sprint_r>
8000cd0a:	e0 81 03 5d 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cd0e:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cd12:	40 2c       	lddsp	r12,sp[0x8]
8000cd14:	04 1c       	sub	r12,r2
8000cd16:	50 2c       	stdsp	sp[0x8],r12
8000cd18:	58 0c       	cp.w	r12,0
8000cd1a:	e0 89 00 1f 	brgt	8000cd58 <_vfprintf_r+0x189c>
8000cd1e:	c3 d8       	rjmp	8000cd98 <_vfprintf_r+0x18dc>
8000cd20:	2f 09       	sub	r9,-16
8000cd22:	2f f8       	sub	r8,-1
8000cd24:	4b 3b       	lddpc	r11,8000cdf0 <_vfprintf_r+0x1934>
8000cd26:	31 0a       	mov	r10,16
8000cd28:	fb 49 06 90 	st.w	sp[1680],r9
8000cd2c:	89 0b       	st.w	r4[0x0],r11
8000cd2e:	89 1a       	st.w	r4[0x4],r10
8000cd30:	fb 48 06 8c 	st.w	sp[1676],r8
8000cd34:	58 78       	cp.w	r8,7
8000cd36:	e0 89 00 04 	brgt	8000cd3e <_vfprintf_r+0x1882>
8000cd3a:	2f 84       	sub	r4,-8
8000cd3c:	c0 b8       	rjmp	8000cd52 <_vfprintf_r+0x1896>
8000cd3e:	fa ca f9 78 	sub	r10,sp,-1672
8000cd42:	02 9b       	mov	r11,r1
8000cd44:	0a 9c       	mov	r12,r5
8000cd46:	fe b0 f3 ad 	rcall	8000b4a0 <__sprint_r>
8000cd4a:	e0 81 03 3d 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cd4e:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cd52:	40 29       	lddsp	r9,sp[0x8]
8000cd54:	21 09       	sub	r9,16
8000cd56:	50 29       	stdsp	sp[0x8],r9
8000cd58:	fa f9 06 90 	ld.w	r9,sp[1680]
8000cd5c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000cd60:	4a 4a       	lddpc	r10,8000cdf0 <_vfprintf_r+0x1934>
8000cd62:	40 2e       	lddsp	lr,sp[0x8]
8000cd64:	59 0e       	cp.w	lr,16
8000cd66:	fe 99 ff dd 	brgt	8000cd20 <_vfprintf_r+0x1864>
8000cd6a:	1c 09       	add	r9,lr
8000cd6c:	2f f8       	sub	r8,-1
8000cd6e:	89 0a       	st.w	r4[0x0],r10
8000cd70:	fb 49 06 90 	st.w	sp[1680],r9
8000cd74:	89 1e       	st.w	r4[0x4],lr
8000cd76:	fb 48 06 8c 	st.w	sp[1676],r8
8000cd7a:	58 78       	cp.w	r8,7
8000cd7c:	e0 89 00 04 	brgt	8000cd84 <_vfprintf_r+0x18c8>
8000cd80:	2f 84       	sub	r4,-8
8000cd82:	c0 b8       	rjmp	8000cd98 <_vfprintf_r+0x18dc>
8000cd84:	fa ca f9 78 	sub	r10,sp,-1672
8000cd88:	02 9b       	mov	r11,r1
8000cd8a:	0a 9c       	mov	r12,r5
8000cd8c:	fe b0 f3 8a 	rcall	8000b4a0 <__sprint_r>
8000cd90:	e0 81 03 1a 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cd94:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cd98:	ed b3 00 08 	bld	r3,0x8
8000cd9c:	c0 b0       	breq	8000cdb2 <_vfprintf_r+0x18f6>
8000cd9e:	fa f8 06 90 	ld.w	r8,sp[1680]
8000cda2:	89 12       	st.w	r4[0x4],r2
8000cda4:	89 06       	st.w	r4[0x0],r6
8000cda6:	f0 02 00 02 	add	r2,r8,r2
8000cdaa:	fb 42 06 90 	st.w	sp[1680],r2
8000cdae:	e0 8f 01 d5 	bral	8000d158 <_vfprintf_r+0x1c9c>
8000cdb2:	e0 40 00 65 	cp.w	r0,101
8000cdb6:	e0 8a 01 d7 	brle	8000d164 <_vfprintf_r+0x1ca8>
8000cdba:	30 08       	mov	r8,0
8000cdbc:	30 09       	mov	r9,0
8000cdbe:	40 5b       	lddsp	r11,sp[0x14]
8000cdc0:	40 7a       	lddsp	r10,sp[0x1c]
8000cdc2:	e0 a0 19 00 	rcall	8000ffc2 <__avr32_f64_cmp_eq>
8000cdc6:	c7 a0       	breq	8000ceba <_vfprintf_r+0x19fe>
8000cdc8:	fa f8 06 90 	ld.w	r8,sp[1680]
8000cdcc:	48 a9       	lddpc	r9,8000cdf4 <_vfprintf_r+0x1938>
8000cdce:	2f f8       	sub	r8,-1
8000cdd0:	89 09       	st.w	r4[0x0],r9
8000cdd2:	fb 48 06 90 	st.w	sp[1680],r8
8000cdd6:	30 19       	mov	r9,1
8000cdd8:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000cddc:	89 19       	st.w	r4[0x4],r9
8000cdde:	2f f8       	sub	r8,-1
8000cde0:	fb 48 06 8c 	st.w	sp[1676],r8
8000cde4:	58 78       	cp.w	r8,7
8000cde6:	e0 89 00 09 	brgt	8000cdf8 <_vfprintf_r+0x193c>
8000cdea:	2f 84       	sub	r4,-8
8000cdec:	c1 08       	rjmp	8000ce0c <_vfprintf_r+0x1950>
8000cdee:	d7 03       	nop
8000cdf0:	80 01       	ld.sh	r1,r0[0x0]
8000cdf2:	20 c0       	sub	r0,12
8000cdf4:	80 01       	ld.sh	r1,r0[0x0]
8000cdf6:	20 ac       	sub	r12,10
8000cdf8:	fa ca f9 78 	sub	r10,sp,-1672
8000cdfc:	02 9b       	mov	r11,r1
8000cdfe:	0a 9c       	mov	r12,r5
8000ce00:	fe b0 f3 50 	rcall	8000b4a0 <__sprint_r>
8000ce04:	e0 81 02 e0 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000ce08:	fa c4 f9 e0 	sub	r4,sp,-1568
8000ce0c:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000ce10:	40 6c       	lddsp	r12,sp[0x18]
8000ce12:	18 38       	cp.w	r8,r12
8000ce14:	c0 55       	brlt	8000ce1e <_vfprintf_r+0x1962>
8000ce16:	ed b3 00 00 	bld	r3,0x0
8000ce1a:	e0 81 02 69 	brne	8000d2ec <_vfprintf_r+0x1e30>
8000ce1e:	fa f8 06 90 	ld.w	r8,sp[1680]
8000ce22:	2f f8       	sub	r8,-1
8000ce24:	40 cb       	lddsp	r11,sp[0x30]
8000ce26:	fb 48 06 90 	st.w	sp[1680],r8
8000ce2a:	30 19       	mov	r9,1
8000ce2c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000ce30:	89 0b       	st.w	r4[0x0],r11
8000ce32:	2f f8       	sub	r8,-1
8000ce34:	89 19       	st.w	r4[0x4],r9
8000ce36:	fb 48 06 8c 	st.w	sp[1676],r8
8000ce3a:	58 78       	cp.w	r8,7
8000ce3c:	e0 89 00 04 	brgt	8000ce44 <_vfprintf_r+0x1988>
8000ce40:	2f 84       	sub	r4,-8
8000ce42:	c0 b8       	rjmp	8000ce58 <_vfprintf_r+0x199c>
8000ce44:	fa ca f9 78 	sub	r10,sp,-1672
8000ce48:	02 9b       	mov	r11,r1
8000ce4a:	0a 9c       	mov	r12,r5
8000ce4c:	fe b0 f3 2a 	rcall	8000b4a0 <__sprint_r>
8000ce50:	e0 81 02 ba 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000ce54:	fa c4 f9 e0 	sub	r4,sp,-1568
8000ce58:	40 66       	lddsp	r6,sp[0x18]
8000ce5a:	20 16       	sub	r6,1
8000ce5c:	58 06       	cp.w	r6,0
8000ce5e:	e0 89 00 1d 	brgt	8000ce98 <_vfprintf_r+0x19dc>
8000ce62:	e0 8f 02 45 	bral	8000d2ec <_vfprintf_r+0x1e30>
8000ce66:	2f 09       	sub	r9,-16
8000ce68:	2f f8       	sub	r8,-1
8000ce6a:	fb 49 06 90 	st.w	sp[1680],r9
8000ce6e:	89 02       	st.w	r4[0x0],r2
8000ce70:	89 10       	st.w	r4[0x4],r0
8000ce72:	fb 48 06 8c 	st.w	sp[1676],r8
8000ce76:	58 78       	cp.w	r8,7
8000ce78:	e0 89 00 04 	brgt	8000ce80 <_vfprintf_r+0x19c4>
8000ce7c:	2f 84       	sub	r4,-8
8000ce7e:	c0 b8       	rjmp	8000ce94 <_vfprintf_r+0x19d8>
8000ce80:	fa ca f9 78 	sub	r10,sp,-1672
8000ce84:	02 9b       	mov	r11,r1
8000ce86:	0a 9c       	mov	r12,r5
8000ce88:	fe b0 f3 0c 	rcall	8000b4a0 <__sprint_r>
8000ce8c:	e0 81 02 9c 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000ce90:	fa c4 f9 e0 	sub	r4,sp,-1568
8000ce94:	21 06       	sub	r6,16
8000ce96:	c0 38       	rjmp	8000ce9c <_vfprintf_r+0x19e0>
8000ce98:	4d 22       	lddpc	r2,8000cfe0 <_vfprintf_r+0x1b24>
8000ce9a:	31 00       	mov	r0,16
8000ce9c:	fa f9 06 90 	ld.w	r9,sp[1680]
8000cea0:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000cea4:	4c fa       	lddpc	r10,8000cfe0 <_vfprintf_r+0x1b24>
8000cea6:	59 06       	cp.w	r6,16
8000cea8:	fe 99 ff df 	brgt	8000ce66 <_vfprintf_r+0x19aa>
8000ceac:	0c 09       	add	r9,r6
8000ceae:	89 0a       	st.w	r4[0x0],r10
8000ceb0:	fb 49 06 90 	st.w	sp[1680],r9
8000ceb4:	2f f8       	sub	r8,-1
8000ceb6:	89 16       	st.w	r4[0x4],r6
8000ceb8:	c5 39       	rjmp	8000d15e <_vfprintf_r+0x1ca2>
8000ceba:	fa fa 06 ac 	ld.w	r10,sp[1708]
8000cebe:	58 0a       	cp.w	r10,0
8000cec0:	e0 89 00 94 	brgt	8000cfe8 <_vfprintf_r+0x1b2c>
8000cec4:	fa f8 06 90 	ld.w	r8,sp[1680]
8000cec8:	4c 79       	lddpc	r9,8000cfe4 <_vfprintf_r+0x1b28>
8000ceca:	2f f8       	sub	r8,-1
8000cecc:	89 09       	st.w	r4[0x0],r9
8000cece:	fb 48 06 90 	st.w	sp[1680],r8
8000ced2:	30 19       	mov	r9,1
8000ced4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000ced8:	89 19       	st.w	r4[0x4],r9
8000ceda:	2f f8       	sub	r8,-1
8000cedc:	fb 48 06 8c 	st.w	sp[1676],r8
8000cee0:	58 78       	cp.w	r8,7
8000cee2:	e0 89 00 04 	brgt	8000ceea <_vfprintf_r+0x1a2e>
8000cee6:	2f 84       	sub	r4,-8
8000cee8:	c0 b8       	rjmp	8000cefe <_vfprintf_r+0x1a42>
8000ceea:	fa ca f9 78 	sub	r10,sp,-1672
8000ceee:	02 9b       	mov	r11,r1
8000cef0:	0a 9c       	mov	r12,r5
8000cef2:	fe b0 f2 d7 	rcall	8000b4a0 <__sprint_r>
8000cef6:	e0 81 02 67 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cefa:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cefe:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000cf02:	58 08       	cp.w	r8,0
8000cf04:	c0 81       	brne	8000cf14 <_vfprintf_r+0x1a58>
8000cf06:	40 6a       	lddsp	r10,sp[0x18]
8000cf08:	58 0a       	cp.w	r10,0
8000cf0a:	c0 51       	brne	8000cf14 <_vfprintf_r+0x1a58>
8000cf0c:	ed b3 00 00 	bld	r3,0x0
8000cf10:	e0 81 01 ee 	brne	8000d2ec <_vfprintf_r+0x1e30>
8000cf14:	40 c9       	lddsp	r9,sp[0x30]
8000cf16:	fa f8 06 90 	ld.w	r8,sp[1680]
8000cf1a:	2f f8       	sub	r8,-1
8000cf1c:	89 09       	st.w	r4[0x0],r9
8000cf1e:	fb 48 06 90 	st.w	sp[1680],r8
8000cf22:	30 19       	mov	r9,1
8000cf24:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000cf28:	89 19       	st.w	r4[0x4],r9
8000cf2a:	2f f8       	sub	r8,-1
8000cf2c:	fb 48 06 8c 	st.w	sp[1676],r8
8000cf30:	58 78       	cp.w	r8,7
8000cf32:	e0 89 00 04 	brgt	8000cf3a <_vfprintf_r+0x1a7e>
8000cf36:	2f 84       	sub	r4,-8
8000cf38:	c0 b8       	rjmp	8000cf4e <_vfprintf_r+0x1a92>
8000cf3a:	fa ca f9 78 	sub	r10,sp,-1672
8000cf3e:	02 9b       	mov	r11,r1
8000cf40:	0a 9c       	mov	r12,r5
8000cf42:	fe b0 f2 af 	rcall	8000b4a0 <__sprint_r>
8000cf46:	e0 81 02 3f 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cf4a:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cf4e:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000cf52:	5c 32       	neg	r2
8000cf54:	58 02       	cp.w	r2,0
8000cf56:	e0 89 00 1d 	brgt	8000cf90 <_vfprintf_r+0x1ad4>
8000cf5a:	c3 b8       	rjmp	8000cfd0 <_vfprintf_r+0x1b14>
8000cf5c:	2f 09       	sub	r9,-16
8000cf5e:	2f f8       	sub	r8,-1
8000cf60:	31 0e       	mov	lr,16
8000cf62:	fb 49 06 90 	st.w	sp[1680],r9
8000cf66:	89 00       	st.w	r4[0x0],r0
8000cf68:	89 1e       	st.w	r4[0x4],lr
8000cf6a:	fb 48 06 8c 	st.w	sp[1676],r8
8000cf6e:	58 78       	cp.w	r8,7
8000cf70:	e0 89 00 04 	brgt	8000cf78 <_vfprintf_r+0x1abc>
8000cf74:	2f 84       	sub	r4,-8
8000cf76:	c0 b8       	rjmp	8000cf8c <_vfprintf_r+0x1ad0>
8000cf78:	fa ca f9 78 	sub	r10,sp,-1672
8000cf7c:	02 9b       	mov	r11,r1
8000cf7e:	0a 9c       	mov	r12,r5
8000cf80:	fe b0 f2 90 	rcall	8000b4a0 <__sprint_r>
8000cf84:	e0 81 02 20 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cf88:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cf8c:	21 02       	sub	r2,16
8000cf8e:	c0 28       	rjmp	8000cf92 <_vfprintf_r+0x1ad6>
8000cf90:	49 40       	lddpc	r0,8000cfe0 <_vfprintf_r+0x1b24>
8000cf92:	fa f9 06 90 	ld.w	r9,sp[1680]
8000cf96:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000cf9a:	49 2a       	lddpc	r10,8000cfe0 <_vfprintf_r+0x1b24>
8000cf9c:	59 02       	cp.w	r2,16
8000cf9e:	fe 99 ff df 	brgt	8000cf5c <_vfprintf_r+0x1aa0>
8000cfa2:	04 09       	add	r9,r2
8000cfa4:	2f f8       	sub	r8,-1
8000cfa6:	89 0a       	st.w	r4[0x0],r10
8000cfa8:	fb 49 06 90 	st.w	sp[1680],r9
8000cfac:	89 12       	st.w	r4[0x4],r2
8000cfae:	fb 48 06 8c 	st.w	sp[1676],r8
8000cfb2:	58 78       	cp.w	r8,7
8000cfb4:	e0 89 00 04 	brgt	8000cfbc <_vfprintf_r+0x1b00>
8000cfb8:	2f 84       	sub	r4,-8
8000cfba:	c0 b8       	rjmp	8000cfd0 <_vfprintf_r+0x1b14>
8000cfbc:	fa ca f9 78 	sub	r10,sp,-1672
8000cfc0:	02 9b       	mov	r11,r1
8000cfc2:	0a 9c       	mov	r12,r5
8000cfc4:	fe b0 f2 6e 	rcall	8000b4a0 <__sprint_r>
8000cfc8:	e0 81 01 fe 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000cfcc:	fa c4 f9 e0 	sub	r4,sp,-1568
8000cfd0:	40 6c       	lddsp	r12,sp[0x18]
8000cfd2:	fa f8 06 90 	ld.w	r8,sp[1680]
8000cfd6:	89 06       	st.w	r4[0x0],r6
8000cfd8:	89 1c       	st.w	r4[0x4],r12
8000cfda:	18 08       	add	r8,r12
8000cfdc:	cb c8       	rjmp	8000d154 <_vfprintf_r+0x1c98>
8000cfde:	d7 03       	nop
8000cfe0:	80 01       	ld.sh	r1,r0[0x0]
8000cfe2:	20 c0       	sub	r0,12
8000cfe4:	80 01       	ld.sh	r1,r0[0x0]
8000cfe6:	20 ac       	sub	r12,10
8000cfe8:	fa f9 06 90 	ld.w	r9,sp[1680]
8000cfec:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000cff0:	40 6b       	lddsp	r11,sp[0x18]
8000cff2:	16 3a       	cp.w	r10,r11
8000cff4:	c6 d5       	brlt	8000d0ce <_vfprintf_r+0x1c12>
8000cff6:	16 09       	add	r9,r11
8000cff8:	2f f8       	sub	r8,-1
8000cffa:	89 06       	st.w	r4[0x0],r6
8000cffc:	fb 49 06 90 	st.w	sp[1680],r9
8000d000:	89 1b       	st.w	r4[0x4],r11
8000d002:	fb 48 06 8c 	st.w	sp[1676],r8
8000d006:	58 78       	cp.w	r8,7
8000d008:	e0 89 00 04 	brgt	8000d010 <_vfprintf_r+0x1b54>
8000d00c:	2f 84       	sub	r4,-8
8000d00e:	c0 b8       	rjmp	8000d024 <_vfprintf_r+0x1b68>
8000d010:	fa ca f9 78 	sub	r10,sp,-1672
8000d014:	02 9b       	mov	r11,r1
8000d016:	0a 9c       	mov	r12,r5
8000d018:	fe b0 f2 44 	rcall	8000b4a0 <__sprint_r>
8000d01c:	e0 81 01 d4 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d020:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d024:	fa f6 06 ac 	ld.w	r6,sp[1708]
8000d028:	40 6a       	lddsp	r10,sp[0x18]
8000d02a:	14 16       	sub	r6,r10
8000d02c:	58 06       	cp.w	r6,0
8000d02e:	e0 89 00 1c 	brgt	8000d066 <_vfprintf_r+0x1baa>
8000d032:	c3 b8       	rjmp	8000d0a8 <_vfprintf_r+0x1bec>
8000d034:	2f 09       	sub	r9,-16
8000d036:	2f f8       	sub	r8,-1
8000d038:	fb 49 06 90 	st.w	sp[1680],r9
8000d03c:	89 02       	st.w	r4[0x0],r2
8000d03e:	89 10       	st.w	r4[0x4],r0
8000d040:	fb 48 06 8c 	st.w	sp[1676],r8
8000d044:	58 78       	cp.w	r8,7
8000d046:	e0 89 00 04 	brgt	8000d04e <_vfprintf_r+0x1b92>
8000d04a:	2f 84       	sub	r4,-8
8000d04c:	c0 b8       	rjmp	8000d062 <_vfprintf_r+0x1ba6>
8000d04e:	fa ca f9 78 	sub	r10,sp,-1672
8000d052:	02 9b       	mov	r11,r1
8000d054:	0a 9c       	mov	r12,r5
8000d056:	fe b0 f2 25 	rcall	8000b4a0 <__sprint_r>
8000d05a:	e0 81 01 b5 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d05e:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d062:	21 06       	sub	r6,16
8000d064:	c0 38       	rjmp	8000d06a <_vfprintf_r+0x1bae>
8000d066:	4d c2       	lddpc	r2,8000d1d4 <_vfprintf_r+0x1d18>
8000d068:	31 00       	mov	r0,16
8000d06a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000d06e:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d072:	4d 9a       	lddpc	r10,8000d1d4 <_vfprintf_r+0x1d18>
8000d074:	59 06       	cp.w	r6,16
8000d076:	fe 99 ff df 	brgt	8000d034 <_vfprintf_r+0x1b78>
8000d07a:	0c 09       	add	r9,r6
8000d07c:	2f f8       	sub	r8,-1
8000d07e:	89 0a       	st.w	r4[0x0],r10
8000d080:	fb 49 06 90 	st.w	sp[1680],r9
8000d084:	89 16       	st.w	r4[0x4],r6
8000d086:	fb 48 06 8c 	st.w	sp[1676],r8
8000d08a:	58 78       	cp.w	r8,7
8000d08c:	e0 89 00 04 	brgt	8000d094 <_vfprintf_r+0x1bd8>
8000d090:	2f 84       	sub	r4,-8
8000d092:	c0 b8       	rjmp	8000d0a8 <_vfprintf_r+0x1bec>
8000d094:	fa ca f9 78 	sub	r10,sp,-1672
8000d098:	02 9b       	mov	r11,r1
8000d09a:	0a 9c       	mov	r12,r5
8000d09c:	fe b0 f2 02 	rcall	8000b4a0 <__sprint_r>
8000d0a0:	e0 81 01 92 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d0a4:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d0a8:	ed b3 00 00 	bld	r3,0x0
8000d0ac:	e0 81 01 20 	brne	8000d2ec <_vfprintf_r+0x1e30>
8000d0b0:	40 c9       	lddsp	r9,sp[0x30]
8000d0b2:	fa f8 06 90 	ld.w	r8,sp[1680]
8000d0b6:	2f f8       	sub	r8,-1
8000d0b8:	89 09       	st.w	r4[0x0],r9
8000d0ba:	fb 48 06 90 	st.w	sp[1680],r8
8000d0be:	30 19       	mov	r9,1
8000d0c0:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d0c4:	89 19       	st.w	r4[0x4],r9
8000d0c6:	2f f8       	sub	r8,-1
8000d0c8:	fb 48 06 8c 	st.w	sp[1676],r8
8000d0cc:	c0 29       	rjmp	8000d2d0 <_vfprintf_r+0x1e14>
8000d0ce:	14 09       	add	r9,r10
8000d0d0:	2f f8       	sub	r8,-1
8000d0d2:	fb 49 06 90 	st.w	sp[1680],r9
8000d0d6:	89 06       	st.w	r4[0x0],r6
8000d0d8:	89 1a       	st.w	r4[0x4],r10
8000d0da:	fb 48 06 8c 	st.w	sp[1676],r8
8000d0de:	58 78       	cp.w	r8,7
8000d0e0:	e0 89 00 04 	brgt	8000d0e8 <_vfprintf_r+0x1c2c>
8000d0e4:	2f 84       	sub	r4,-8
8000d0e6:	c0 b8       	rjmp	8000d0fc <_vfprintf_r+0x1c40>
8000d0e8:	fa ca f9 78 	sub	r10,sp,-1672
8000d0ec:	02 9b       	mov	r11,r1
8000d0ee:	0a 9c       	mov	r12,r5
8000d0f0:	fe b0 f1 d8 	rcall	8000b4a0 <__sprint_r>
8000d0f4:	e0 81 01 68 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d0f8:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d0fc:	40 c8       	lddsp	r8,sp[0x30]
8000d0fe:	89 08       	st.w	r4[0x0],r8
8000d100:	fa f8 06 90 	ld.w	r8,sp[1680]
8000d104:	2f f8       	sub	r8,-1
8000d106:	30 19       	mov	r9,1
8000d108:	fb 48 06 90 	st.w	sp[1680],r8
8000d10c:	89 19       	st.w	r4[0x4],r9
8000d10e:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d112:	2f f8       	sub	r8,-1
8000d114:	fb 48 06 8c 	st.w	sp[1676],r8
8000d118:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000d11c:	58 78       	cp.w	r8,7
8000d11e:	e0 89 00 04 	brgt	8000d126 <_vfprintf_r+0x1c6a>
8000d122:	2f 84       	sub	r4,-8
8000d124:	c0 b8       	rjmp	8000d13a <_vfprintf_r+0x1c7e>
8000d126:	fa ca f9 78 	sub	r10,sp,-1672
8000d12a:	02 9b       	mov	r11,r1
8000d12c:	0a 9c       	mov	r12,r5
8000d12e:	fe b0 f1 b9 	rcall	8000b4a0 <__sprint_r>
8000d132:	e0 81 01 49 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d136:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d13a:	04 06       	add	r6,r2
8000d13c:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000d140:	89 06       	st.w	r4[0x0],r6
8000d142:	fa f9 06 90 	ld.w	r9,sp[1680]
8000d146:	40 66       	lddsp	r6,sp[0x18]
8000d148:	40 6e       	lddsp	lr,sp[0x18]
8000d14a:	10 16       	sub	r6,r8
8000d14c:	f2 08 01 08 	sub	r8,r9,r8
8000d150:	89 16       	st.w	r4[0x4],r6
8000d152:	1c 08       	add	r8,lr
8000d154:	fb 48 06 90 	st.w	sp[1680],r8
8000d158:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d15c:	2f f8       	sub	r8,-1
8000d15e:	fb 48 06 8c 	st.w	sp[1676],r8
8000d162:	cb 78       	rjmp	8000d2d0 <_vfprintf_r+0x1e14>
8000d164:	40 6c       	lddsp	r12,sp[0x18]
8000d166:	58 1c       	cp.w	r12,1
8000d168:	e0 89 00 06 	brgt	8000d174 <_vfprintf_r+0x1cb8>
8000d16c:	ed b3 00 00 	bld	r3,0x0
8000d170:	e0 81 00 85 	brne	8000d27a <_vfprintf_r+0x1dbe>
8000d174:	fa f8 06 90 	ld.w	r8,sp[1680]
8000d178:	2f f8       	sub	r8,-1
8000d17a:	30 19       	mov	r9,1
8000d17c:	fb 48 06 90 	st.w	sp[1680],r8
8000d180:	89 06       	st.w	r4[0x0],r6
8000d182:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d186:	89 19       	st.w	r4[0x4],r9
8000d188:	2f f8       	sub	r8,-1
8000d18a:	fb 48 06 8c 	st.w	sp[1676],r8
8000d18e:	58 78       	cp.w	r8,7
8000d190:	e0 89 00 04 	brgt	8000d198 <_vfprintf_r+0x1cdc>
8000d194:	2f 84       	sub	r4,-8
8000d196:	c0 b8       	rjmp	8000d1ac <_vfprintf_r+0x1cf0>
8000d198:	fa ca f9 78 	sub	r10,sp,-1672
8000d19c:	02 9b       	mov	r11,r1
8000d19e:	0a 9c       	mov	r12,r5
8000d1a0:	fe b0 f1 80 	rcall	8000b4a0 <__sprint_r>
8000d1a4:	e0 81 01 10 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d1a8:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d1ac:	fa f8 06 90 	ld.w	r8,sp[1680]
8000d1b0:	2f f8       	sub	r8,-1
8000d1b2:	40 cb       	lddsp	r11,sp[0x30]
8000d1b4:	fb 48 06 90 	st.w	sp[1680],r8
8000d1b8:	30 19       	mov	r9,1
8000d1ba:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d1be:	89 0b       	st.w	r4[0x0],r11
8000d1c0:	2f f8       	sub	r8,-1
8000d1c2:	89 19       	st.w	r4[0x4],r9
8000d1c4:	fb 48 06 8c 	st.w	sp[1676],r8
8000d1c8:	58 78       	cp.w	r8,7
8000d1ca:	e0 89 00 07 	brgt	8000d1d8 <_vfprintf_r+0x1d1c>
8000d1ce:	2f 84       	sub	r4,-8
8000d1d0:	c0 e8       	rjmp	8000d1ec <_vfprintf_r+0x1d30>
8000d1d2:	d7 03       	nop
8000d1d4:	80 01       	ld.sh	r1,r0[0x0]
8000d1d6:	20 c0       	sub	r0,12
8000d1d8:	fa ca f9 78 	sub	r10,sp,-1672
8000d1dc:	02 9b       	mov	r11,r1
8000d1de:	0a 9c       	mov	r12,r5
8000d1e0:	fe b0 f1 60 	rcall	8000b4a0 <__sprint_r>
8000d1e4:	e0 81 00 f0 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d1e8:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d1ec:	30 08       	mov	r8,0
8000d1ee:	30 09       	mov	r9,0
8000d1f0:	40 5b       	lddsp	r11,sp[0x14]
8000d1f2:	40 7a       	lddsp	r10,sp[0x1c]
8000d1f4:	e0 a0 16 e7 	rcall	8000ffc2 <__avr32_f64_cmp_eq>
8000d1f8:	40 68       	lddsp	r8,sp[0x18]
8000d1fa:	20 18       	sub	r8,1
8000d1fc:	58 0c       	cp.w	r12,0
8000d1fe:	c0 d1       	brne	8000d218 <_vfprintf_r+0x1d5c>
8000d200:	2f f6       	sub	r6,-1
8000d202:	89 18       	st.w	r4[0x4],r8
8000d204:	89 06       	st.w	r4[0x0],r6
8000d206:	fa f6 06 90 	ld.w	r6,sp[1680]
8000d20a:	10 06       	add	r6,r8
8000d20c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d210:	fb 46 06 90 	st.w	sp[1680],r6
8000d214:	2f f8       	sub	r8,-1
8000d216:	c2 f8       	rjmp	8000d274 <_vfprintf_r+0x1db8>
8000d218:	10 96       	mov	r6,r8
8000d21a:	58 08       	cp.w	r8,0
8000d21c:	e0 89 00 1c 	brgt	8000d254 <_vfprintf_r+0x1d98>
8000d220:	c4 98       	rjmp	8000d2b2 <_vfprintf_r+0x1df6>
8000d222:	2f 09       	sub	r9,-16
8000d224:	2f f8       	sub	r8,-1
8000d226:	fb 49 06 90 	st.w	sp[1680],r9
8000d22a:	89 02       	st.w	r4[0x0],r2
8000d22c:	89 10       	st.w	r4[0x4],r0
8000d22e:	fb 48 06 8c 	st.w	sp[1676],r8
8000d232:	58 78       	cp.w	r8,7
8000d234:	e0 89 00 04 	brgt	8000d23c <_vfprintf_r+0x1d80>
8000d238:	2f 84       	sub	r4,-8
8000d23a:	c0 b8       	rjmp	8000d250 <_vfprintf_r+0x1d94>
8000d23c:	fa ca f9 78 	sub	r10,sp,-1672
8000d240:	02 9b       	mov	r11,r1
8000d242:	0a 9c       	mov	r12,r5
8000d244:	fe b0 f1 2e 	rcall	8000b4a0 <__sprint_r>
8000d248:	e0 81 00 be 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d24c:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d250:	21 06       	sub	r6,16
8000d252:	c0 38       	rjmp	8000d258 <_vfprintf_r+0x1d9c>
8000d254:	4d 22       	lddpc	r2,8000d39c <_vfprintf_r+0x1ee0>
8000d256:	31 00       	mov	r0,16
8000d258:	fa f9 06 90 	ld.w	r9,sp[1680]
8000d25c:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d260:	4c fa       	lddpc	r10,8000d39c <_vfprintf_r+0x1ee0>
8000d262:	59 06       	cp.w	r6,16
8000d264:	fe 99 ff df 	brgt	8000d222 <_vfprintf_r+0x1d66>
8000d268:	0c 09       	add	r9,r6
8000d26a:	89 0a       	st.w	r4[0x0],r10
8000d26c:	fb 49 06 90 	st.w	sp[1680],r9
8000d270:	2f f8       	sub	r8,-1
8000d272:	89 16       	st.w	r4[0x4],r6
8000d274:	fb 48 06 8c 	st.w	sp[1676],r8
8000d278:	c0 e8       	rjmp	8000d294 <_vfprintf_r+0x1dd8>
8000d27a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000d27e:	2f f8       	sub	r8,-1
8000d280:	30 19       	mov	r9,1
8000d282:	fb 48 06 90 	st.w	sp[1680],r8
8000d286:	89 06       	st.w	r4[0x0],r6
8000d288:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d28c:	89 19       	st.w	r4[0x4],r9
8000d28e:	2f f8       	sub	r8,-1
8000d290:	fb 48 06 8c 	st.w	sp[1676],r8
8000d294:	58 78       	cp.w	r8,7
8000d296:	e0 89 00 04 	brgt	8000d29e <_vfprintf_r+0x1de2>
8000d29a:	2f 84       	sub	r4,-8
8000d29c:	c0 b8       	rjmp	8000d2b2 <_vfprintf_r+0x1df6>
8000d29e:	fa ca f9 78 	sub	r10,sp,-1672
8000d2a2:	02 9b       	mov	r11,r1
8000d2a4:	0a 9c       	mov	r12,r5
8000d2a6:	fe b0 f0 fd 	rcall	8000b4a0 <__sprint_r>
8000d2aa:	e0 81 00 8d 	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d2ae:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d2b2:	40 ea       	lddsp	r10,sp[0x38]
8000d2b4:	fa f8 06 90 	ld.w	r8,sp[1680]
8000d2b8:	14 08       	add	r8,r10
8000d2ba:	fa c9 f9 64 	sub	r9,sp,-1692
8000d2be:	fb 48 06 90 	st.w	sp[1680],r8
8000d2c2:	89 1a       	st.w	r4[0x4],r10
8000d2c4:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d2c8:	89 09       	st.w	r4[0x0],r9
8000d2ca:	2f f8       	sub	r8,-1
8000d2cc:	fb 48 06 8c 	st.w	sp[1676],r8
8000d2d0:	58 78       	cp.w	r8,7
8000d2d2:	e0 89 00 04 	brgt	8000d2da <_vfprintf_r+0x1e1e>
8000d2d6:	2f 84       	sub	r4,-8
8000d2d8:	c0 a8       	rjmp	8000d2ec <_vfprintf_r+0x1e30>
8000d2da:	fa ca f9 78 	sub	r10,sp,-1672
8000d2de:	02 9b       	mov	r11,r1
8000d2e0:	0a 9c       	mov	r12,r5
8000d2e2:	fe b0 f0 df 	rcall	8000b4a0 <__sprint_r>
8000d2e6:	c6 f1       	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d2e8:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d2ec:	e2 13 00 04 	andl	r3,0x4,COH
8000d2f0:	c3 d0       	breq	8000d36a <_vfprintf_r+0x1eae>
8000d2f2:	40 86       	lddsp	r6,sp[0x20]
8000d2f4:	40 39       	lddsp	r9,sp[0xc]
8000d2f6:	12 16       	sub	r6,r9
8000d2f8:	58 06       	cp.w	r6,0
8000d2fa:	e0 89 00 1a 	brgt	8000d32e <_vfprintf_r+0x1e72>
8000d2fe:	c3 68       	rjmp	8000d36a <_vfprintf_r+0x1eae>
8000d300:	2f 09       	sub	r9,-16
8000d302:	2f f8       	sub	r8,-1
8000d304:	fb 49 06 90 	st.w	sp[1680],r9
8000d308:	89 03       	st.w	r4[0x0],r3
8000d30a:	89 12       	st.w	r4[0x4],r2
8000d30c:	fb 48 06 8c 	st.w	sp[1676],r8
8000d310:	58 78       	cp.w	r8,7
8000d312:	e0 89 00 04 	brgt	8000d31a <_vfprintf_r+0x1e5e>
8000d316:	2f 84       	sub	r4,-8
8000d318:	c0 98       	rjmp	8000d32a <_vfprintf_r+0x1e6e>
8000d31a:	00 9a       	mov	r10,r0
8000d31c:	02 9b       	mov	r11,r1
8000d31e:	0a 9c       	mov	r12,r5
8000d320:	fe b0 f0 c0 	rcall	8000b4a0 <__sprint_r>
8000d324:	c5 01       	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d326:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d32a:	21 06       	sub	r6,16
8000d32c:	c0 58       	rjmp	8000d336 <_vfprintf_r+0x1e7a>
8000d32e:	49 d3       	lddpc	r3,8000d3a0 <_vfprintf_r+0x1ee4>
8000d330:	31 02       	mov	r2,16
8000d332:	fa c0 f9 78 	sub	r0,sp,-1672
8000d336:	fa f9 06 90 	ld.w	r9,sp[1680]
8000d33a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000d33e:	49 9a       	lddpc	r10,8000d3a0 <_vfprintf_r+0x1ee4>
8000d340:	59 06       	cp.w	r6,16
8000d342:	fe 99 ff df 	brgt	8000d300 <_vfprintf_r+0x1e44>
8000d346:	0c 09       	add	r9,r6
8000d348:	2f f8       	sub	r8,-1
8000d34a:	89 0a       	st.w	r4[0x0],r10
8000d34c:	89 16       	st.w	r4[0x4],r6
8000d34e:	fb 49 06 90 	st.w	sp[1680],r9
8000d352:	fb 48 06 8c 	st.w	sp[1676],r8
8000d356:	58 78       	cp.w	r8,7
8000d358:	e0 8a 00 09 	brle	8000d36a <_vfprintf_r+0x1eae>
8000d35c:	fa ca f9 78 	sub	r10,sp,-1672
8000d360:	02 9b       	mov	r11,r1
8000d362:	0a 9c       	mov	r12,r5
8000d364:	fe b0 f0 9e 	rcall	8000b4a0 <__sprint_r>
8000d368:	c2 e1       	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d36a:	40 bc       	lddsp	r12,sp[0x2c]
8000d36c:	40 36       	lddsp	r6,sp[0xc]
8000d36e:	40 8e       	lddsp	lr,sp[0x20]
8000d370:	ec 0e 0c 48 	max	r8,r6,lr
8000d374:	10 0c       	add	r12,r8
8000d376:	50 bc       	stdsp	sp[0x2c],r12
8000d378:	fa f8 06 90 	ld.w	r8,sp[1680]
8000d37c:	58 08       	cp.w	r8,0
8000d37e:	c0 80       	breq	8000d38e <_vfprintf_r+0x1ed2>
8000d380:	fa ca f9 78 	sub	r10,sp,-1672
8000d384:	02 9b       	mov	r11,r1
8000d386:	0a 9c       	mov	r12,r5
8000d388:	fe b0 f0 8c 	rcall	8000b4a0 <__sprint_r>
8000d38c:	c1 c1       	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d38e:	30 0b       	mov	r11,0
8000d390:	fa c4 f9 e0 	sub	r4,sp,-1568
8000d394:	fb 4b 06 8c 	st.w	sp[1676],r11
8000d398:	fe 9f f1 1c 	bral	8000b5d0 <_vfprintf_r+0x114>
8000d39c:	80 01       	ld.sh	r1,r0[0x0]
8000d39e:	20 c0       	sub	r0,12
8000d3a0:	80 01       	ld.sh	r1,r0[0x0]
8000d3a2:	20 b0       	sub	r0,11
8000d3a4:	fa f8 06 90 	ld.w	r8,sp[1680]
8000d3a8:	58 08       	cp.w	r8,0
8000d3aa:	c0 80       	breq	8000d3ba <_vfprintf_r+0x1efe>
8000d3ac:	0a 9c       	mov	r12,r5
8000d3ae:	fa ca f9 78 	sub	r10,sp,-1672
8000d3b2:	02 9b       	mov	r11,r1
8000d3b4:	fe b0 f0 76 	rcall	8000b4a0 <__sprint_r>
8000d3b8:	c0 61       	brne	8000d3c4 <_vfprintf_r+0x1f08>
8000d3ba:	30 08       	mov	r8,0
8000d3bc:	fb 48 06 8c 	st.w	sp[1676],r8
8000d3c0:	c0 28       	rjmp	8000d3c4 <_vfprintf_r+0x1f08>
8000d3c2:	40 41       	lddsp	r1,sp[0x10]
8000d3c4:	82 68       	ld.sh	r8,r1[0xc]
8000d3c6:	ed b8 00 06 	bld	r8,0x6
8000d3ca:	c0 31       	brne	8000d3d0 <_vfprintf_r+0x1f14>
8000d3cc:	3f fa       	mov	r10,-1
8000d3ce:	50 ba       	stdsp	sp[0x2c],r10
8000d3d0:	40 bc       	lddsp	r12,sp[0x2c]
8000d3d2:	fe 3d f9 44 	sub	sp,-1724
8000d3d6:	d8 32       	popm	r0-r7,pc

8000d3d8 <__swsetup_r>:
8000d3d8:	d4 21       	pushm	r4-r7,lr
8000d3da:	4b 38       	lddpc	r8,8000d4a4 <__swsetup_r+0xcc>
8000d3dc:	18 96       	mov	r6,r12
8000d3de:	16 97       	mov	r7,r11
8000d3e0:	70 0c       	ld.w	r12,r8[0x0]
8000d3e2:	58 0c       	cp.w	r12,0
8000d3e4:	c0 60       	breq	8000d3f0 <__swsetup_r+0x18>
8000d3e6:	78 68       	ld.w	r8,r12[0x18]
8000d3e8:	58 08       	cp.w	r8,0
8000d3ea:	c0 31       	brne	8000d3f0 <__swsetup_r+0x18>
8000d3ec:	e0 a0 07 c0 	rcall	8000e36c <__sinit>
8000d3f0:	4a e8       	lddpc	r8,8000d4a8 <__swsetup_r+0xd0>
8000d3f2:	10 37       	cp.w	r7,r8
8000d3f4:	c0 51       	brne	8000d3fe <__swsetup_r+0x26>
8000d3f6:	4a c8       	lddpc	r8,8000d4a4 <__swsetup_r+0xcc>
8000d3f8:	70 08       	ld.w	r8,r8[0x0]
8000d3fa:	70 07       	ld.w	r7,r8[0x0]
8000d3fc:	c0 e8       	rjmp	8000d418 <__swsetup_r+0x40>
8000d3fe:	4a c8       	lddpc	r8,8000d4ac <__swsetup_r+0xd4>
8000d400:	10 37       	cp.w	r7,r8
8000d402:	c0 51       	brne	8000d40c <__swsetup_r+0x34>
8000d404:	4a 88       	lddpc	r8,8000d4a4 <__swsetup_r+0xcc>
8000d406:	70 08       	ld.w	r8,r8[0x0]
8000d408:	70 17       	ld.w	r7,r8[0x4]
8000d40a:	c0 78       	rjmp	8000d418 <__swsetup_r+0x40>
8000d40c:	4a 98       	lddpc	r8,8000d4b0 <__swsetup_r+0xd8>
8000d40e:	10 37       	cp.w	r7,r8
8000d410:	c0 41       	brne	8000d418 <__swsetup_r+0x40>
8000d412:	4a 58       	lddpc	r8,8000d4a4 <__swsetup_r+0xcc>
8000d414:	70 08       	ld.w	r8,r8[0x0]
8000d416:	70 27       	ld.w	r7,r8[0x8]
8000d418:	8e 68       	ld.sh	r8,r7[0xc]
8000d41a:	ed b8 00 03 	bld	r8,0x3
8000d41e:	c1 e0       	breq	8000d45a <__swsetup_r+0x82>
8000d420:	ed b8 00 04 	bld	r8,0x4
8000d424:	c3 e1       	brne	8000d4a0 <__swsetup_r+0xc8>
8000d426:	ed b8 00 02 	bld	r8,0x2
8000d42a:	c1 51       	brne	8000d454 <__swsetup_r+0x7c>
8000d42c:	6e db       	ld.w	r11,r7[0x34]
8000d42e:	58 0b       	cp.w	r11,0
8000d430:	c0 a0       	breq	8000d444 <__swsetup_r+0x6c>
8000d432:	ee c8 ff bc 	sub	r8,r7,-68
8000d436:	10 3b       	cp.w	r11,r8
8000d438:	c0 40       	breq	8000d440 <__swsetup_r+0x68>
8000d43a:	0c 9c       	mov	r12,r6
8000d43c:	e0 a0 08 34 	rcall	8000e4a4 <_free_r>
8000d440:	30 08       	mov	r8,0
8000d442:	8f d8       	st.w	r7[0x34],r8
8000d444:	8e 68       	ld.sh	r8,r7[0xc]
8000d446:	e0 18 ff db 	andl	r8,0xffdb
8000d44a:	ae 68       	st.h	r7[0xc],r8
8000d44c:	30 08       	mov	r8,0
8000d44e:	8f 18       	st.w	r7[0x4],r8
8000d450:	6e 48       	ld.w	r8,r7[0x10]
8000d452:	8f 08       	st.w	r7[0x0],r8
8000d454:	8e 68       	ld.sh	r8,r7[0xc]
8000d456:	a3 b8       	sbr	r8,0x3
8000d458:	ae 68       	st.h	r7[0xc],r8
8000d45a:	6e 48       	ld.w	r8,r7[0x10]
8000d45c:	58 08       	cp.w	r8,0
8000d45e:	c0 b1       	brne	8000d474 <__swsetup_r+0x9c>
8000d460:	8e 68       	ld.sh	r8,r7[0xc]
8000d462:	e2 18 02 80 	andl	r8,0x280,COH
8000d466:	e0 48 02 00 	cp.w	r8,512
8000d46a:	c0 50       	breq	8000d474 <__swsetup_r+0x9c>
8000d46c:	0c 9c       	mov	r12,r6
8000d46e:	0e 9b       	mov	r11,r7
8000d470:	e0 a0 0a 5e 	rcall	8000e92c <__smakebuf_r>
8000d474:	8e 69       	ld.sh	r9,r7[0xc]
8000d476:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
8000d47a:	c0 70       	breq	8000d488 <__swsetup_r+0xb0>
8000d47c:	30 08       	mov	r8,0
8000d47e:	8f 28       	st.w	r7[0x8],r8
8000d480:	6e 58       	ld.w	r8,r7[0x14]
8000d482:	5c 38       	neg	r8
8000d484:	8f 68       	st.w	r7[0x18],r8
8000d486:	c0 68       	rjmp	8000d492 <__swsetup_r+0xba>
8000d488:	ed b9 00 01 	bld	r9,0x1
8000d48c:	ef f8 10 05 	ld.wne	r8,r7[0x14]
8000d490:	8f 28       	st.w	r7[0x8],r8
8000d492:	6e 48       	ld.w	r8,r7[0x10]
8000d494:	58 08       	cp.w	r8,0
8000d496:	c0 61       	brne	8000d4a2 <__swsetup_r+0xca>
8000d498:	8e 68       	ld.sh	r8,r7[0xc]
8000d49a:	ed b8 00 07 	bld	r8,0x7
8000d49e:	c0 21       	brne	8000d4a2 <__swsetup_r+0xca>
8000d4a0:	dc 2a       	popm	r4-r7,pc,r12=-1
8000d4a2:	d8 2a       	popm	r4-r7,pc,r12=0
8000d4a4:	00 00       	add	r0,r0
8000d4a6:	0d 04       	ld.w	r4,r6++
8000d4a8:	80 01       	ld.sh	r1,r0[0x0]
8000d4aa:	21 e0       	sub	r0,30
8000d4ac:	80 01       	ld.sh	r1,r0[0x0]
8000d4ae:	22 00       	sub	r0,32
8000d4b0:	80 01       	ld.sh	r1,r0[0x0]
8000d4b2:	22 20       	sub	r0,34

8000d4b4 <quorem>:
8000d4b4:	d4 31       	pushm	r0-r7,lr
8000d4b6:	20 2d       	sub	sp,8
8000d4b8:	18 97       	mov	r7,r12
8000d4ba:	78 48       	ld.w	r8,r12[0x10]
8000d4bc:	76 46       	ld.w	r6,r11[0x10]
8000d4be:	0c 38       	cp.w	r8,r6
8000d4c0:	c0 34       	brge	8000d4c6 <quorem+0x12>
8000d4c2:	30 0c       	mov	r12,0
8000d4c4:	c8 58       	rjmp	8000d5ce <quorem+0x11a>
8000d4c6:	ec c2 ff fc 	sub	r2,r6,-4
8000d4ca:	f6 c3 ff ec 	sub	r3,r11,-20
8000d4ce:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
8000d4d2:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000d4d6:	2f f9       	sub	r9,-1
8000d4d8:	20 16       	sub	r6,1
8000d4da:	f8 09 0d 08 	divu	r8,r12,r9
8000d4de:	f6 02 00 22 	add	r2,r11,r2<<0x2
8000d4e2:	ee c4 ff ec 	sub	r4,r7,-20
8000d4e6:	10 95       	mov	r5,r8
8000d4e8:	58 08       	cp.w	r8,0
8000d4ea:	c4 10       	breq	8000d56c <quorem+0xb8>
8000d4ec:	30 09       	mov	r9,0
8000d4ee:	06 9a       	mov	r10,r3
8000d4f0:	08 98       	mov	r8,r4
8000d4f2:	12 91       	mov	r1,r9
8000d4f4:	50 0b       	stdsp	sp[0x0],r11
8000d4f6:	70 0e       	ld.w	lr,r8[0x0]
8000d4f8:	b1 8e       	lsr	lr,0x10
8000d4fa:	50 1e       	stdsp	sp[0x4],lr
8000d4fc:	15 0e       	ld.w	lr,r10++
8000d4fe:	fc 00 16 10 	lsr	r0,lr,0x10
8000d502:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000d506:	ea 0e 03 41 	mac	r1,r5,lr
8000d50a:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000d50e:	b1 81       	lsr	r1,0x10
8000d510:	40 1b       	lddsp	r11,sp[0x4]
8000d512:	ea 00 02 40 	mul	r0,r5,r0
8000d516:	e2 00 00 00 	add	r0,r1,r0
8000d51a:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000d51e:	02 1b       	sub	r11,r1
8000d520:	50 1b       	stdsp	sp[0x4],r11
8000d522:	70 0b       	ld.w	r11,r8[0x0]
8000d524:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
8000d528:	02 09       	add	r9,r1
8000d52a:	f2 0e 01 0e 	sub	lr,r9,lr
8000d52e:	b0 1e       	st.h	r8[0x2],lr
8000d530:	fc 09 14 10 	asr	r9,lr,0x10
8000d534:	40 1e       	lddsp	lr,sp[0x4]
8000d536:	fc 09 00 09 	add	r9,lr,r9
8000d53a:	b0 09       	st.h	r8[0x0],r9
8000d53c:	e0 01 16 10 	lsr	r1,r0,0x10
8000d540:	2f c8       	sub	r8,-4
8000d542:	b1 49       	asr	r9,0x10
8000d544:	04 3a       	cp.w	r10,r2
8000d546:	fe 98 ff d8 	brls	8000d4f6 <quorem+0x42>
8000d54a:	40 0b       	lddsp	r11,sp[0x0]
8000d54c:	58 0c       	cp.w	r12,0
8000d54e:	c0 f1       	brne	8000d56c <quorem+0xb8>
8000d550:	ec c8 ff fb 	sub	r8,r6,-5
8000d554:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000d558:	c0 28       	rjmp	8000d55c <quorem+0xa8>
8000d55a:	20 16       	sub	r6,1
8000d55c:	20 48       	sub	r8,4
8000d55e:	08 38       	cp.w	r8,r4
8000d560:	e0 88 00 05 	brls	8000d56a <quorem+0xb6>
8000d564:	70 09       	ld.w	r9,r8[0x0]
8000d566:	58 09       	cp.w	r9,0
8000d568:	cf 90       	breq	8000d55a <quorem+0xa6>
8000d56a:	8f 46       	st.w	r7[0x10],r6
8000d56c:	0e 9c       	mov	r12,r7
8000d56e:	e0 a0 0c fe 	rcall	8000ef6a <__mcmp>
8000d572:	c2 d5       	brlt	8000d5cc <quorem+0x118>
8000d574:	2f f5       	sub	r5,-1
8000d576:	08 98       	mov	r8,r4
8000d578:	30 09       	mov	r9,0
8000d57a:	07 0b       	ld.w	r11,r3++
8000d57c:	f6 0a 16 10 	lsr	r10,r11,0x10
8000d580:	70 0c       	ld.w	r12,r8[0x0]
8000d582:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000d586:	f8 0e 16 10 	lsr	lr,r12,0x10
8000d58a:	14 1e       	sub	lr,r10
8000d58c:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000d590:	16 1a       	sub	r10,r11
8000d592:	12 0a       	add	r10,r9
8000d594:	b0 1a       	st.h	r8[0x2],r10
8000d596:	b1 4a       	asr	r10,0x10
8000d598:	fc 0a 00 09 	add	r9,lr,r10
8000d59c:	b0 09       	st.h	r8[0x0],r9
8000d59e:	2f c8       	sub	r8,-4
8000d5a0:	b1 49       	asr	r9,0x10
8000d5a2:	04 33       	cp.w	r3,r2
8000d5a4:	fe 98 ff eb 	brls	8000d57a <quorem+0xc6>
8000d5a8:	ec c8 ff fb 	sub	r8,r6,-5
8000d5ac:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
8000d5b0:	58 09       	cp.w	r9,0
8000d5b2:	c0 d1       	brne	8000d5cc <quorem+0x118>
8000d5b4:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000d5b8:	c0 28       	rjmp	8000d5bc <quorem+0x108>
8000d5ba:	20 16       	sub	r6,1
8000d5bc:	20 48       	sub	r8,4
8000d5be:	08 38       	cp.w	r8,r4
8000d5c0:	e0 88 00 05 	brls	8000d5ca <quorem+0x116>
8000d5c4:	70 09       	ld.w	r9,r8[0x0]
8000d5c6:	58 09       	cp.w	r9,0
8000d5c8:	cf 90       	breq	8000d5ba <quorem+0x106>
8000d5ca:	8f 46       	st.w	r7[0x10],r6
8000d5cc:	0a 9c       	mov	r12,r5
8000d5ce:	2f ed       	sub	sp,-8
8000d5d0:	d8 32       	popm	r0-r7,pc
8000d5d2:	d7 03       	nop

8000d5d4 <_dtoa_r>:
8000d5d4:	d4 31       	pushm	r0-r7,lr
8000d5d6:	21 ad       	sub	sp,104
8000d5d8:	fa c4 ff 74 	sub	r4,sp,-140
8000d5dc:	18 97       	mov	r7,r12
8000d5de:	16 95       	mov	r5,r11
8000d5e0:	68 2c       	ld.w	r12,r4[0x8]
8000d5e2:	50 c9       	stdsp	sp[0x30],r9
8000d5e4:	68 16       	ld.w	r6,r4[0x4]
8000d5e6:	68 09       	ld.w	r9,r4[0x0]
8000d5e8:	50 e8       	stdsp	sp[0x38],r8
8000d5ea:	14 94       	mov	r4,r10
8000d5ec:	51 2c       	stdsp	sp[0x48],r12
8000d5ee:	fa e5 00 08 	st.d	sp[8],r4
8000d5f2:	51 59       	stdsp	sp[0x54],r9
8000d5f4:	6e 95       	ld.w	r5,r7[0x24]
8000d5f6:	58 05       	cp.w	r5,0
8000d5f8:	c0 91       	brne	8000d60a <_dtoa_r+0x36>
8000d5fa:	31 0c       	mov	r12,16
8000d5fc:	fe b0 da 66 	rcall	80008ac8 <malloc>
8000d600:	99 35       	st.w	r12[0xc],r5
8000d602:	8f 9c       	st.w	r7[0x24],r12
8000d604:	99 15       	st.w	r12[0x4],r5
8000d606:	99 25       	st.w	r12[0x8],r5
8000d608:	99 05       	st.w	r12[0x0],r5
8000d60a:	6e 99       	ld.w	r9,r7[0x24]
8000d60c:	72 08       	ld.w	r8,r9[0x0]
8000d60e:	58 08       	cp.w	r8,0
8000d610:	c0 f0       	breq	8000d62e <_dtoa_r+0x5a>
8000d612:	72 1a       	ld.w	r10,r9[0x4]
8000d614:	91 1a       	st.w	r8[0x4],r10
8000d616:	30 1a       	mov	r10,1
8000d618:	72 19       	ld.w	r9,r9[0x4]
8000d61a:	f4 09 09 49 	lsl	r9,r10,r9
8000d61e:	10 9b       	mov	r11,r8
8000d620:	91 29       	st.w	r8[0x8],r9
8000d622:	0e 9c       	mov	r12,r7
8000d624:	e0 a0 0c bc 	rcall	8000ef9c <_Bfree>
8000d628:	6e 98       	ld.w	r8,r7[0x24]
8000d62a:	30 09       	mov	r9,0
8000d62c:	91 09       	st.w	r8[0x0],r9
8000d62e:	40 28       	lddsp	r8,sp[0x8]
8000d630:	10 94       	mov	r4,r8
8000d632:	58 08       	cp.w	r8,0
8000d634:	c0 64       	brge	8000d640 <_dtoa_r+0x6c>
8000d636:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000d63a:	50 28       	stdsp	sp[0x8],r8
8000d63c:	30 18       	mov	r8,1
8000d63e:	c0 28       	rjmp	8000d642 <_dtoa_r+0x6e>
8000d640:	30 08       	mov	r8,0
8000d642:	8d 08       	st.w	r6[0x0],r8
8000d644:	fc 1c 7f f0 	movh	r12,0x7ff0
8000d648:	40 26       	lddsp	r6,sp[0x8]
8000d64a:	0c 98       	mov	r8,r6
8000d64c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000d650:	18 38       	cp.w	r8,r12
8000d652:	c1 c1       	brne	8000d68a <_dtoa_r+0xb6>
8000d654:	e0 68 27 0f 	mov	r8,9999
8000d658:	41 5b       	lddsp	r11,sp[0x54]
8000d65a:	97 08       	st.w	r11[0x0],r8
8000d65c:	40 3a       	lddsp	r10,sp[0xc]
8000d65e:	58 0a       	cp.w	r10,0
8000d660:	c0 61       	brne	8000d66c <_dtoa_r+0x98>
8000d662:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
8000d666:	c0 31       	brne	8000d66c <_dtoa_r+0x98>
8000d668:	4a cc       	lddpc	r12,8000d718 <_dtoa_r+0x144>
8000d66a:	c0 28       	rjmp	8000d66e <_dtoa_r+0x9a>
8000d66c:	4a cc       	lddpc	r12,8000d71c <_dtoa_r+0x148>
8000d66e:	41 29       	lddsp	r9,sp[0x48]
8000d670:	58 09       	cp.w	r9,0
8000d672:	e0 80 05 9e 	breq	8000e1ae <_dtoa_r+0xbda>
8000d676:	f8 c8 ff fd 	sub	r8,r12,-3
8000d67a:	30 09       	mov	r9,0
8000d67c:	11 8a       	ld.ub	r10,r8[0x0]
8000d67e:	f2 0a 18 00 	cp.b	r10,r9
8000d682:	c1 90       	breq	8000d6b4 <_dtoa_r+0xe0>
8000d684:	f8 c8 ff f8 	sub	r8,r12,-8
8000d688:	c1 68       	rjmp	8000d6b4 <_dtoa_r+0xe0>
8000d68a:	fa ea 00 08 	ld.d	r10,sp[8]
8000d68e:	30 08       	mov	r8,0
8000d690:	fa eb 00 3c 	st.d	sp[60],r10
8000d694:	30 09       	mov	r9,0
8000d696:	e0 a0 14 96 	rcall	8000ffc2 <__avr32_f64_cmp_eq>
8000d69a:	c1 10       	breq	8000d6bc <_dtoa_r+0xe8>
8000d69c:	30 18       	mov	r8,1
8000d69e:	41 5a       	lddsp	r10,sp[0x54]
8000d6a0:	95 08       	st.w	r10[0x0],r8
8000d6a2:	41 29       	lddsp	r9,sp[0x48]
8000d6a4:	49 f8       	lddpc	r8,8000d720 <_dtoa_r+0x14c>
8000d6a6:	58 09       	cp.w	r9,0
8000d6a8:	c0 41       	brne	8000d6b0 <_dtoa_r+0xdc>
8000d6aa:	10 9c       	mov	r12,r8
8000d6ac:	e0 8f 05 81 	bral	8000e1ae <_dtoa_r+0xbda>
8000d6b0:	10 9c       	mov	r12,r8
8000d6b2:	2f f8       	sub	r8,-1
8000d6b4:	41 25       	lddsp	r5,sp[0x48]
8000d6b6:	8b 08       	st.w	r5[0x0],r8
8000d6b8:	e0 8f 05 7b 	bral	8000e1ae <_dtoa_r+0xbda>
8000d6bc:	fa c8 ff 9c 	sub	r8,sp,-100
8000d6c0:	fa c9 ff a0 	sub	r9,sp,-96
8000d6c4:	fa ea 00 3c 	ld.d	r10,sp[60]
8000d6c8:	0e 9c       	mov	r12,r7
8000d6ca:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
8000d6ce:	e0 a0 0c b9 	rcall	8000f040 <__d2b>
8000d6d2:	18 93       	mov	r3,r12
8000d6d4:	58 05       	cp.w	r5,0
8000d6d6:	c0 d0       	breq	8000d6f0 <_dtoa_r+0x11c>
8000d6d8:	fa ea 00 3c 	ld.d	r10,sp[60]
8000d6dc:	30 04       	mov	r4,0
8000d6de:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
8000d6e2:	ea c5 03 ff 	sub	r5,r5,1023
8000d6e6:	10 9b       	mov	r11,r8
8000d6e8:	51 74       	stdsp	sp[0x5c],r4
8000d6ea:	ea 1b 3f f0 	orh	r11,0x3ff0
8000d6ee:	c2 a8       	rjmp	8000d742 <_dtoa_r+0x16e>
8000d6f0:	41 88       	lddsp	r8,sp[0x60]
8000d6f2:	41 9c       	lddsp	r12,sp[0x64]
8000d6f4:	10 0c       	add	r12,r8
8000d6f6:	f8 c5 fb ce 	sub	r5,r12,-1074
8000d6fa:	e0 45 00 20 	cp.w	r5,32
8000d6fe:	e0 8a 00 13 	brle	8000d724 <_dtoa_r+0x150>
8000d702:	f8 cc fb ee 	sub	r12,r12,-1042
8000d706:	40 3b       	lddsp	r11,sp[0xc]
8000d708:	ea 08 11 40 	rsub	r8,r5,64
8000d70c:	f6 0c 0a 4c 	lsr	r12,r11,r12
8000d710:	ec 08 09 46 	lsl	r6,r6,r8
8000d714:	0c 4c       	or	r12,r6
8000d716:	c0 c8       	rjmp	8000d72e <_dtoa_r+0x15a>
8000d718:	80 01       	ld.sh	r1,r0[0x0]
8000d71a:	21 d0       	sub	r0,29
8000d71c:	80 01       	ld.sh	r1,r0[0x0]
8000d71e:	21 dc       	sub	r12,29
8000d720:	80 01       	ld.sh	r1,r0[0x0]
8000d722:	20 ac       	sub	r12,10
8000d724:	ea 0c 11 20 	rsub	r12,r5,32
8000d728:	40 3a       	lddsp	r10,sp[0xc]
8000d72a:	f4 0c 09 4c 	lsl	r12,r10,r12
8000d72e:	fe b0 eb a9 	rcall	8000ae80 <__avr32_u32_to_f64>
8000d732:	fc 18 fe 10 	movh	r8,0xfe10
8000d736:	30 19       	mov	r9,1
8000d738:	ea c5 04 33 	sub	r5,r5,1075
8000d73c:	f0 0b 00 0b 	add	r11,r8,r11
8000d740:	51 79       	stdsp	sp[0x5c],r9
8000d742:	30 08       	mov	r8,0
8000d744:	fc 19 3f f8 	movh	r9,0x3ff8
8000d748:	e0 a0 12 d6 	rcall	8000fcf4 <__avr32_f64_sub>
8000d74c:	e0 68 43 61 	mov	r8,17249
8000d750:	ea 18 63 6f 	orh	r8,0x636f
8000d754:	e0 69 87 a7 	mov	r9,34727
8000d758:	ea 19 3f d2 	orh	r9,0x3fd2
8000d75c:	e0 a0 11 e0 	rcall	8000fb1c <__avr32_f64_mul>
8000d760:	e0 68 c8 b3 	mov	r8,51379
8000d764:	ea 18 8b 60 	orh	r8,0x8b60
8000d768:	e0 69 8a 28 	mov	r9,35368
8000d76c:	ea 19 3f c6 	orh	r9,0x3fc6
8000d770:	e0 a0 13 90 	rcall	8000fe90 <__avr32_f64_add>
8000d774:	0a 9c       	mov	r12,r5
8000d776:	14 90       	mov	r0,r10
8000d778:	16 91       	mov	r1,r11
8000d77a:	fe b0 eb 87 	rcall	8000ae88 <__avr32_s32_to_f64>
8000d77e:	e0 68 79 fb 	mov	r8,31227
8000d782:	ea 18 50 9f 	orh	r8,0x509f
8000d786:	e0 69 44 13 	mov	r9,17427
8000d78a:	ea 19 3f d3 	orh	r9,0x3fd3
8000d78e:	e0 a0 11 c7 	rcall	8000fb1c <__avr32_f64_mul>
8000d792:	14 98       	mov	r8,r10
8000d794:	16 99       	mov	r9,r11
8000d796:	00 9a       	mov	r10,r0
8000d798:	02 9b       	mov	r11,r1
8000d79a:	e0 a0 13 7b 	rcall	8000fe90 <__avr32_f64_add>
8000d79e:	14 90       	mov	r0,r10
8000d7a0:	16 91       	mov	r1,r11
8000d7a2:	e0 a0 13 fd 	rcall	8000ff9c <__avr32_f64_to_s32>
8000d7a6:	30 08       	mov	r8,0
8000d7a8:	18 96       	mov	r6,r12
8000d7aa:	30 09       	mov	r9,0
8000d7ac:	00 9a       	mov	r10,r0
8000d7ae:	02 9b       	mov	r11,r1
8000d7b0:	e0 a0 14 1c 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000d7b4:	c0 c0       	breq	8000d7cc <_dtoa_r+0x1f8>
8000d7b6:	0c 9c       	mov	r12,r6
8000d7b8:	fe b0 eb 68 	rcall	8000ae88 <__avr32_s32_to_f64>
8000d7bc:	14 98       	mov	r8,r10
8000d7be:	16 99       	mov	r9,r11
8000d7c0:	00 9a       	mov	r10,r0
8000d7c2:	02 9b       	mov	r11,r1
8000d7c4:	e0 a0 13 ff 	rcall	8000ffc2 <__avr32_f64_cmp_eq>
8000d7c8:	f7 b6 00 01 	subeq	r6,1
8000d7cc:	59 66       	cp.w	r6,22
8000d7ce:	e0 88 00 05 	brls	8000d7d8 <_dtoa_r+0x204>
8000d7d2:	30 18       	mov	r8,1
8000d7d4:	51 48       	stdsp	sp[0x50],r8
8000d7d6:	c1 28       	rjmp	8000d7fa <_dtoa_r+0x226>
8000d7d8:	4c 08       	lddpc	r8,8000d8d8 <_dtoa_r+0x304>
8000d7da:	fa ea 00 3c 	ld.d	r10,sp[60]
8000d7de:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
8000d7e2:	e0 a0 14 03 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000d7e6:	f9 b4 00 00 	moveq	r4,0
8000d7ea:	fb f4 0a 14 	st.weq	sp[0x50],r4
8000d7ee:	f7 b6 01 01 	subne	r6,1
8000d7f2:	f9 bc 01 00 	movne	r12,0
8000d7f6:	fb fc 1a 14 	st.wne	sp[0x50],r12
8000d7fa:	41 90       	lddsp	r0,sp[0x64]
8000d7fc:	20 10       	sub	r0,1
8000d7fe:	0a 10       	sub	r0,r5
8000d800:	c0 46       	brmi	8000d808 <_dtoa_r+0x234>
8000d802:	50 40       	stdsp	sp[0x10],r0
8000d804:	30 00       	mov	r0,0
8000d806:	c0 48       	rjmp	8000d80e <_dtoa_r+0x23a>
8000d808:	30 0b       	mov	r11,0
8000d80a:	5c 30       	neg	r0
8000d80c:	50 4b       	stdsp	sp[0x10],r11
8000d80e:	ec 02 11 00 	rsub	r2,r6,0
8000d812:	58 06       	cp.w	r6,0
8000d814:	fb fa 40 04 	ld.wge	r10,sp[0x10]
8000d818:	f5 d6 e4 0a 	addge	r10,r10,r6
8000d81c:	fb fa 4a 04 	st.wge	sp[0x10],r10
8000d820:	fb f6 4a 11 	st.wge	sp[0x44],r6
8000d824:	f9 b2 04 00 	movge	r2,0
8000d828:	e1 d6 e5 10 	sublt	r0,r0,r6
8000d82c:	f9 b9 05 00 	movlt	r9,0
8000d830:	fb f9 5a 11 	st.wlt	sp[0x44],r9
8000d834:	40 c8       	lddsp	r8,sp[0x30]
8000d836:	58 98       	cp.w	r8,9
8000d838:	e0 8b 00 20 	brhi	8000d878 <_dtoa_r+0x2a4>
8000d83c:	58 58       	cp.w	r8,5
8000d83e:	f9 b4 0a 01 	movle	r4,1
8000d842:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
8000d846:	f7 b5 09 04 	subgt	r5,4
8000d84a:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
8000d84e:	f9 b4 09 00 	movgt	r4,0
8000d852:	40 cc       	lddsp	r12,sp[0x30]
8000d854:	58 3c       	cp.w	r12,3
8000d856:	c2 d0       	breq	8000d8b0 <_dtoa_r+0x2dc>
8000d858:	e0 89 00 05 	brgt	8000d862 <_dtoa_r+0x28e>
8000d85c:	58 2c       	cp.w	r12,2
8000d85e:	c1 01       	brne	8000d87e <_dtoa_r+0x2aa>
8000d860:	c1 88       	rjmp	8000d890 <_dtoa_r+0x2bc>
8000d862:	40 cb       	lddsp	r11,sp[0x30]
8000d864:	58 4b       	cp.w	r11,4
8000d866:	c0 60       	breq	8000d872 <_dtoa_r+0x29e>
8000d868:	58 5b       	cp.w	r11,5
8000d86a:	c0 a1       	brne	8000d87e <_dtoa_r+0x2aa>
8000d86c:	30 1a       	mov	r10,1
8000d86e:	50 da       	stdsp	sp[0x34],r10
8000d870:	c2 28       	rjmp	8000d8b4 <_dtoa_r+0x2e0>
8000d872:	30 19       	mov	r9,1
8000d874:	50 d9       	stdsp	sp[0x34],r9
8000d876:	c0 f8       	rjmp	8000d894 <_dtoa_r+0x2c0>
8000d878:	30 08       	mov	r8,0
8000d87a:	30 14       	mov	r4,1
8000d87c:	50 c8       	stdsp	sp[0x30],r8
8000d87e:	3f f5       	mov	r5,-1
8000d880:	30 1c       	mov	r12,1
8000d882:	30 0b       	mov	r11,0
8000d884:	50 95       	stdsp	sp[0x24],r5
8000d886:	50 dc       	stdsp	sp[0x34],r12
8000d888:	0a 91       	mov	r1,r5
8000d88a:	31 28       	mov	r8,18
8000d88c:	50 eb       	stdsp	sp[0x38],r11
8000d88e:	c2 08       	rjmp	8000d8ce <_dtoa_r+0x2fa>
8000d890:	30 0a       	mov	r10,0
8000d892:	50 da       	stdsp	sp[0x34],r10
8000d894:	40 e9       	lddsp	r9,sp[0x38]
8000d896:	58 09       	cp.w	r9,0
8000d898:	e0 89 00 07 	brgt	8000d8a6 <_dtoa_r+0x2d2>
8000d89c:	30 18       	mov	r8,1
8000d89e:	50 98       	stdsp	sp[0x24],r8
8000d8a0:	10 91       	mov	r1,r8
8000d8a2:	50 e8       	stdsp	sp[0x38],r8
8000d8a4:	c1 58       	rjmp	8000d8ce <_dtoa_r+0x2fa>
8000d8a6:	40 e5       	lddsp	r5,sp[0x38]
8000d8a8:	50 95       	stdsp	sp[0x24],r5
8000d8aa:	0a 91       	mov	r1,r5
8000d8ac:	0a 98       	mov	r8,r5
8000d8ae:	c1 08       	rjmp	8000d8ce <_dtoa_r+0x2fa>
8000d8b0:	30 0c       	mov	r12,0
8000d8b2:	50 dc       	stdsp	sp[0x34],r12
8000d8b4:	40 eb       	lddsp	r11,sp[0x38]
8000d8b6:	ec 0b 00 0b 	add	r11,r6,r11
8000d8ba:	50 9b       	stdsp	sp[0x24],r11
8000d8bc:	16 98       	mov	r8,r11
8000d8be:	2f f8       	sub	r8,-1
8000d8c0:	58 08       	cp.w	r8,0
8000d8c2:	e0 89 00 05 	brgt	8000d8cc <_dtoa_r+0x2f8>
8000d8c6:	10 91       	mov	r1,r8
8000d8c8:	30 18       	mov	r8,1
8000d8ca:	c0 28       	rjmp	8000d8ce <_dtoa_r+0x2fa>
8000d8cc:	10 91       	mov	r1,r8
8000d8ce:	30 09       	mov	r9,0
8000d8d0:	6e 9a       	ld.w	r10,r7[0x24]
8000d8d2:	95 19       	st.w	r10[0x4],r9
8000d8d4:	30 49       	mov	r9,4
8000d8d6:	c0 78       	rjmp	8000d8e4 <_dtoa_r+0x310>
8000d8d8:	80 01       	ld.sh	r1,r0[0x0]
8000d8da:	22 8c       	sub	r12,40
8000d8dc:	6a 1a       	ld.w	r10,r5[0x4]
8000d8de:	a1 79       	lsl	r9,0x1
8000d8e0:	2f fa       	sub	r10,-1
8000d8e2:	8b 1a       	st.w	r5[0x4],r10
8000d8e4:	6e 95       	ld.w	r5,r7[0x24]
8000d8e6:	f2 ca ff ec 	sub	r10,r9,-20
8000d8ea:	10 3a       	cp.w	r10,r8
8000d8ec:	fe 98 ff f8 	brls	8000d8dc <_dtoa_r+0x308>
8000d8f0:	6a 1b       	ld.w	r11,r5[0x4]
8000d8f2:	0e 9c       	mov	r12,r7
8000d8f4:	e0 a0 0b 6e 	rcall	8000efd0 <_Balloc>
8000d8f8:	58 e1       	cp.w	r1,14
8000d8fa:	5f 88       	srls	r8
8000d8fc:	8b 0c       	st.w	r5[0x0],r12
8000d8fe:	f1 e4 00 04 	and	r4,r8,r4
8000d902:	6e 98       	ld.w	r8,r7[0x24]
8000d904:	70 08       	ld.w	r8,r8[0x0]
8000d906:	50 88       	stdsp	sp[0x20],r8
8000d908:	e0 80 01 82 	breq	8000dc0c <_dtoa_r+0x638>
8000d90c:	58 06       	cp.w	r6,0
8000d90e:	e0 8a 00 40 	brle	8000d98e <_dtoa_r+0x3ba>
8000d912:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
8000d916:	4c b8       	lddpc	r8,8000da40 <_dtoa_r+0x46c>
8000d918:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000d91c:	fa e5 00 18 	st.d	sp[24],r4
8000d920:	ec 04 14 04 	asr	r4,r6,0x4
8000d924:	ed b4 00 04 	bld	r4,0x4
8000d928:	c0 30       	breq	8000d92e <_dtoa_r+0x35a>
8000d92a:	30 25       	mov	r5,2
8000d92c:	c0 f8       	rjmp	8000d94a <_dtoa_r+0x376>
8000d92e:	4c 68       	lddpc	r8,8000da44 <_dtoa_r+0x470>
8000d930:	f0 e8 00 20 	ld.d	r8,r8[32]
8000d934:	fa ea 00 3c 	ld.d	r10,sp[60]
8000d938:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
8000d93c:	e0 a0 13 8a 	rcall	80010050 <__avr32_f64_div>
8000d940:	30 35       	mov	r5,3
8000d942:	14 98       	mov	r8,r10
8000d944:	16 99       	mov	r9,r11
8000d946:	fa e9 00 08 	st.d	sp[8],r8
8000d94a:	4b fc       	lddpc	r12,8000da44 <_dtoa_r+0x470>
8000d94c:	50 a3       	stdsp	sp[0x28],r3
8000d94e:	0c 93       	mov	r3,r6
8000d950:	18 96       	mov	r6,r12
8000d952:	c0 f8       	rjmp	8000d970 <_dtoa_r+0x39c>
8000d954:	fa ea 00 18 	ld.d	r10,sp[24]
8000d958:	ed b4 00 00 	bld	r4,0x0
8000d95c:	c0 81       	brne	8000d96c <_dtoa_r+0x398>
8000d95e:	ec e8 00 00 	ld.d	r8,r6[0]
8000d962:	2f f5       	sub	r5,-1
8000d964:	e0 a0 10 dc 	rcall	8000fb1c <__avr32_f64_mul>
8000d968:	fa eb 00 18 	st.d	sp[24],r10
8000d96c:	a1 54       	asr	r4,0x1
8000d96e:	2f 86       	sub	r6,-8
8000d970:	58 04       	cp.w	r4,0
8000d972:	cf 11       	brne	8000d954 <_dtoa_r+0x380>
8000d974:	fa e8 00 18 	ld.d	r8,sp[24]
8000d978:	fa ea 00 08 	ld.d	r10,sp[8]
8000d97c:	06 96       	mov	r6,r3
8000d97e:	e0 a0 13 69 	rcall	80010050 <__avr32_f64_div>
8000d982:	40 a3       	lddsp	r3,sp[0x28]
8000d984:	14 98       	mov	r8,r10
8000d986:	16 99       	mov	r9,r11
8000d988:	fa e9 00 08 	st.d	sp[8],r8
8000d98c:	c2 d8       	rjmp	8000d9e6 <_dtoa_r+0x412>
8000d98e:	ec 08 11 00 	rsub	r8,r6,0
8000d992:	c0 31       	brne	8000d998 <_dtoa_r+0x3c4>
8000d994:	30 25       	mov	r5,2
8000d996:	c2 88       	rjmp	8000d9e6 <_dtoa_r+0x412>
8000d998:	4a bc       	lddpc	r12,8000da44 <_dtoa_r+0x470>
8000d99a:	f0 04 14 04 	asr	r4,r8,0x4
8000d99e:	50 1c       	stdsp	sp[0x4],r12
8000d9a0:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
8000d9a4:	4a 79       	lddpc	r9,8000da40 <_dtoa_r+0x46c>
8000d9a6:	fa ea 00 3c 	ld.d	r10,sp[60]
8000d9aa:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000d9ae:	e0 a0 10 b7 	rcall	8000fb1c <__avr32_f64_mul>
8000d9b2:	40 1c       	lddsp	r12,sp[0x4]
8000d9b4:	50 63       	stdsp	sp[0x18],r3
8000d9b6:	30 25       	mov	r5,2
8000d9b8:	0c 93       	mov	r3,r6
8000d9ba:	fa eb 00 08 	st.d	sp[8],r10
8000d9be:	18 96       	mov	r6,r12
8000d9c0:	c0 f8       	rjmp	8000d9de <_dtoa_r+0x40a>
8000d9c2:	fa ea 00 08 	ld.d	r10,sp[8]
8000d9c6:	ed b4 00 00 	bld	r4,0x0
8000d9ca:	c0 81       	brne	8000d9da <_dtoa_r+0x406>
8000d9cc:	ec e8 00 00 	ld.d	r8,r6[0]
8000d9d0:	2f f5       	sub	r5,-1
8000d9d2:	e0 a0 10 a5 	rcall	8000fb1c <__avr32_f64_mul>
8000d9d6:	fa eb 00 08 	st.d	sp[8],r10
8000d9da:	a1 54       	asr	r4,0x1
8000d9dc:	2f 86       	sub	r6,-8
8000d9de:	58 04       	cp.w	r4,0
8000d9e0:	cf 11       	brne	8000d9c2 <_dtoa_r+0x3ee>
8000d9e2:	06 96       	mov	r6,r3
8000d9e4:	40 63       	lddsp	r3,sp[0x18]
8000d9e6:	41 4a       	lddsp	r10,sp[0x50]
8000d9e8:	58 0a       	cp.w	r10,0
8000d9ea:	c2 f0       	breq	8000da48 <_dtoa_r+0x474>
8000d9ec:	fa e8 00 08 	ld.d	r8,sp[8]
8000d9f0:	58 01       	cp.w	r1,0
8000d9f2:	5f 94       	srgt	r4
8000d9f4:	fa e9 00 18 	st.d	sp[24],r8
8000d9f8:	30 08       	mov	r8,0
8000d9fa:	fc 19 3f f0 	movh	r9,0x3ff0
8000d9fe:	fa ea 00 18 	ld.d	r10,sp[24]
8000da02:	e0 a0 12 f3 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000da06:	f9 bc 00 00 	moveq	r12,0
8000da0a:	f9 bc 01 01 	movne	r12,1
8000da0e:	e9 ec 00 0c 	and	r12,r4,r12
8000da12:	c1 b0       	breq	8000da48 <_dtoa_r+0x474>
8000da14:	40 98       	lddsp	r8,sp[0x24]
8000da16:	58 08       	cp.w	r8,0
8000da18:	e0 8a 00 f6 	brle	8000dc04 <_dtoa_r+0x630>
8000da1c:	30 08       	mov	r8,0
8000da1e:	fc 19 40 24 	movh	r9,0x4024
8000da22:	ec c4 00 01 	sub	r4,r6,1
8000da26:	fa ea 00 18 	ld.d	r10,sp[24]
8000da2a:	2f f5       	sub	r5,-1
8000da2c:	50 64       	stdsp	sp[0x18],r4
8000da2e:	e0 a0 10 77 	rcall	8000fb1c <__avr32_f64_mul>
8000da32:	40 94       	lddsp	r4,sp[0x24]
8000da34:	14 98       	mov	r8,r10
8000da36:	16 99       	mov	r9,r11
8000da38:	fa e9 00 08 	st.d	sp[8],r8
8000da3c:	c0 88       	rjmp	8000da4c <_dtoa_r+0x478>
8000da3e:	d7 03       	nop
8000da40:	80 01       	ld.sh	r1,r0[0x0]
8000da42:	22 8c       	sub	r12,40
8000da44:	80 01       	ld.sh	r1,r0[0x0]
8000da46:	23 54       	sub	r4,53
8000da48:	50 66       	stdsp	sp[0x18],r6
8000da4a:	02 94       	mov	r4,r1
8000da4c:	0a 9c       	mov	r12,r5
8000da4e:	fe b0 ea 1d 	rcall	8000ae88 <__avr32_s32_to_f64>
8000da52:	fa e8 00 08 	ld.d	r8,sp[8]
8000da56:	e0 a0 10 63 	rcall	8000fb1c <__avr32_f64_mul>
8000da5a:	30 08       	mov	r8,0
8000da5c:	fc 19 40 1c 	movh	r9,0x401c
8000da60:	e0 a0 12 18 	rcall	8000fe90 <__avr32_f64_add>
8000da64:	14 98       	mov	r8,r10
8000da66:	16 99       	mov	r9,r11
8000da68:	fa e9 00 28 	st.d	sp[40],r8
8000da6c:	fc 18 fc c0 	movh	r8,0xfcc0
8000da70:	40 a5       	lddsp	r5,sp[0x28]
8000da72:	10 05       	add	r5,r8
8000da74:	50 a5       	stdsp	sp[0x28],r5
8000da76:	58 04       	cp.w	r4,0
8000da78:	c2 11       	brne	8000daba <_dtoa_r+0x4e6>
8000da7a:	fa ea 00 08 	ld.d	r10,sp[8]
8000da7e:	30 08       	mov	r8,0
8000da80:	fc 19 40 14 	movh	r9,0x4014
8000da84:	e0 a0 11 38 	rcall	8000fcf4 <__avr32_f64_sub>
8000da88:	40 bc       	lddsp	r12,sp[0x2c]
8000da8a:	fa eb 00 08 	st.d	sp[8],r10
8000da8e:	14 98       	mov	r8,r10
8000da90:	16 99       	mov	r9,r11
8000da92:	18 9a       	mov	r10,r12
8000da94:	0a 9b       	mov	r11,r5
8000da96:	e0 a0 12 a9 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000da9a:	e0 81 02 54 	brne	8000df42 <_dtoa_r+0x96e>
8000da9e:	0a 98       	mov	r8,r5
8000daa0:	40 b9       	lddsp	r9,sp[0x2c]
8000daa2:	ee 18 80 00 	eorh	r8,0x8000
8000daa6:	fa ea 00 08 	ld.d	r10,sp[8]
8000daaa:	10 95       	mov	r5,r8
8000daac:	12 98       	mov	r8,r9
8000daae:	0a 99       	mov	r9,r5
8000dab0:	e0 a0 12 9c 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000dab4:	e0 81 02 3e 	brne	8000df30 <_dtoa_r+0x95c>
8000dab8:	ca 68       	rjmp	8000dc04 <_dtoa_r+0x630>
8000daba:	4c e9       	lddpc	r9,8000dbf0 <_dtoa_r+0x61c>
8000dabc:	e8 c8 00 01 	sub	r8,r4,1
8000dac0:	40 d5       	lddsp	r5,sp[0x34]
8000dac2:	58 05       	cp.w	r5,0
8000dac4:	c4 f0       	breq	8000db62 <_dtoa_r+0x58e>
8000dac6:	30 0c       	mov	r12,0
8000dac8:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000dacc:	51 3c       	stdsp	sp[0x4c],r12
8000dace:	30 0a       	mov	r10,0
8000dad0:	fc 1b 3f e0 	movh	r11,0x3fe0
8000dad4:	e0 a0 12 be 	rcall	80010050 <__avr32_f64_div>
8000dad8:	fa e8 00 28 	ld.d	r8,sp[40]
8000dadc:	40 85       	lddsp	r5,sp[0x20]
8000dade:	e0 a0 11 0b 	rcall	8000fcf4 <__avr32_f64_sub>
8000dae2:	fa eb 00 28 	st.d	sp[40],r10
8000dae6:	fa ea 00 08 	ld.d	r10,sp[8]
8000daea:	e0 a0 12 59 	rcall	8000ff9c <__avr32_f64_to_s32>
8000daee:	51 6c       	stdsp	sp[0x58],r12
8000daf0:	fe b0 e9 cc 	rcall	8000ae88 <__avr32_s32_to_f64>
8000daf4:	14 98       	mov	r8,r10
8000daf6:	16 99       	mov	r9,r11
8000daf8:	fa ea 00 08 	ld.d	r10,sp[8]
8000dafc:	e0 a0 10 fc 	rcall	8000fcf4 <__avr32_f64_sub>
8000db00:	fa eb 00 08 	st.d	sp[8],r10
8000db04:	41 68       	lddsp	r8,sp[0x58]
8000db06:	2d 08       	sub	r8,-48
8000db08:	0a c8       	st.b	r5++,r8
8000db0a:	41 39       	lddsp	r9,sp[0x4c]
8000db0c:	2f f9       	sub	r9,-1
8000db0e:	51 39       	stdsp	sp[0x4c],r9
8000db10:	fa e8 00 28 	ld.d	r8,sp[40]
8000db14:	e0 a0 12 6a 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000db18:	e0 81 03 3a 	brne	8000e18c <_dtoa_r+0xbb8>
8000db1c:	fa e8 00 08 	ld.d	r8,sp[8]
8000db20:	30 0a       	mov	r10,0
8000db22:	fc 1b 3f f0 	movh	r11,0x3ff0
8000db26:	e0 a0 10 e7 	rcall	8000fcf4 <__avr32_f64_sub>
8000db2a:	fa e8 00 28 	ld.d	r8,sp[40]
8000db2e:	e0 a0 12 5d 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000db32:	fa ea 00 28 	ld.d	r10,sp[40]
8000db36:	30 08       	mov	r8,0
8000db38:	fc 19 40 24 	movh	r9,0x4024
8000db3c:	e0 81 00 da 	brne	8000dcf0 <_dtoa_r+0x71c>
8000db40:	41 3c       	lddsp	r12,sp[0x4c]
8000db42:	08 3c       	cp.w	r12,r4
8000db44:	c6 04       	brge	8000dc04 <_dtoa_r+0x630>
8000db46:	e0 a0 0f eb 	rcall	8000fb1c <__avr32_f64_mul>
8000db4a:	30 08       	mov	r8,0
8000db4c:	fa eb 00 28 	st.d	sp[40],r10
8000db50:	fc 19 40 24 	movh	r9,0x4024
8000db54:	fa ea 00 08 	ld.d	r10,sp[8]
8000db58:	e0 a0 0f e2 	rcall	8000fb1c <__avr32_f64_mul>
8000db5c:	fa eb 00 08 	st.d	sp[8],r10
8000db60:	cc 3b       	rjmp	8000dae6 <_dtoa_r+0x512>
8000db62:	40 85       	lddsp	r5,sp[0x20]
8000db64:	08 05       	add	r5,r4
8000db66:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
8000db6a:	51 35       	stdsp	sp[0x4c],r5
8000db6c:	fa e8 00 28 	ld.d	r8,sp[40]
8000db70:	40 85       	lddsp	r5,sp[0x20]
8000db72:	e0 a0 0f d5 	rcall	8000fb1c <__avr32_f64_mul>
8000db76:	fa eb 00 28 	st.d	sp[40],r10
8000db7a:	fa ea 00 08 	ld.d	r10,sp[8]
8000db7e:	e0 a0 12 0f 	rcall	8000ff9c <__avr32_f64_to_s32>
8000db82:	51 6c       	stdsp	sp[0x58],r12
8000db84:	fe b0 e9 82 	rcall	8000ae88 <__avr32_s32_to_f64>
8000db88:	14 98       	mov	r8,r10
8000db8a:	16 99       	mov	r9,r11
8000db8c:	fa ea 00 08 	ld.d	r10,sp[8]
8000db90:	e0 a0 10 b2 	rcall	8000fcf4 <__avr32_f64_sub>
8000db94:	fa eb 00 08 	st.d	sp[8],r10
8000db98:	41 68       	lddsp	r8,sp[0x58]
8000db9a:	2d 08       	sub	r8,-48
8000db9c:	0a c8       	st.b	r5++,r8
8000db9e:	41 3c       	lddsp	r12,sp[0x4c]
8000dba0:	18 35       	cp.w	r5,r12
8000dba2:	c2 91       	brne	8000dbf4 <_dtoa_r+0x620>
8000dba4:	30 08       	mov	r8,0
8000dba6:	fc 19 3f e0 	movh	r9,0x3fe0
8000dbaa:	fa ea 00 28 	ld.d	r10,sp[40]
8000dbae:	e0 a0 11 71 	rcall	8000fe90 <__avr32_f64_add>
8000dbb2:	40 85       	lddsp	r5,sp[0x20]
8000dbb4:	fa e8 00 08 	ld.d	r8,sp[8]
8000dbb8:	08 05       	add	r5,r4
8000dbba:	e0 a0 12 17 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000dbbe:	e0 81 00 99 	brne	8000dcf0 <_dtoa_r+0x71c>
8000dbc2:	fa e8 00 28 	ld.d	r8,sp[40]
8000dbc6:	30 0a       	mov	r10,0
8000dbc8:	fc 1b 3f e0 	movh	r11,0x3fe0
8000dbcc:	e0 a0 10 94 	rcall	8000fcf4 <__avr32_f64_sub>
8000dbd0:	14 98       	mov	r8,r10
8000dbd2:	16 99       	mov	r9,r11
8000dbd4:	fa ea 00 08 	ld.d	r10,sp[8]
8000dbd8:	e0 a0 12 08 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000dbdc:	c1 40       	breq	8000dc04 <_dtoa_r+0x630>
8000dbde:	33 09       	mov	r9,48
8000dbe0:	0a 98       	mov	r8,r5
8000dbe2:	11 7a       	ld.ub	r10,--r8
8000dbe4:	f2 0a 18 00 	cp.b	r10,r9
8000dbe8:	e0 81 02 d2 	brne	8000e18c <_dtoa_r+0xbb8>
8000dbec:	10 95       	mov	r5,r8
8000dbee:	cf 9b       	rjmp	8000dbe0 <_dtoa_r+0x60c>
8000dbf0:	80 01       	ld.sh	r1,r0[0x0]
8000dbf2:	22 8c       	sub	r12,40
8000dbf4:	30 08       	mov	r8,0
8000dbf6:	fc 19 40 24 	movh	r9,0x4024
8000dbfa:	e0 a0 0f 91 	rcall	8000fb1c <__avr32_f64_mul>
8000dbfe:	fa eb 00 08 	st.d	sp[8],r10
8000dc02:	cb cb       	rjmp	8000db7a <_dtoa_r+0x5a6>
8000dc04:	fa ea 00 3c 	ld.d	r10,sp[60]
8000dc08:	fa eb 00 08 	st.d	sp[8],r10
8000dc0c:	58 e6       	cp.w	r6,14
8000dc0e:	5f ab       	srle	r11
8000dc10:	41 8a       	lddsp	r10,sp[0x60]
8000dc12:	30 08       	mov	r8,0
8000dc14:	f4 09 11 ff 	rsub	r9,r10,-1
8000dc18:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
8000dc1c:	f0 09 18 00 	cp.b	r9,r8
8000dc20:	e0 80 00 81 	breq	8000dd22 <_dtoa_r+0x74e>
8000dc24:	40 ea       	lddsp	r10,sp[0x38]
8000dc26:	58 01       	cp.w	r1,0
8000dc28:	5f a9       	srle	r9
8000dc2a:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000dc2e:	4c 9a       	lddpc	r10,8000dd50 <_dtoa_r+0x77c>
8000dc30:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000dc34:	fa e5 00 10 	st.d	sp[16],r4
8000dc38:	f0 09 18 00 	cp.b	r9,r8
8000dc3c:	c1 40       	breq	8000dc64 <_dtoa_r+0x690>
8000dc3e:	58 01       	cp.w	r1,0
8000dc40:	e0 81 01 78 	brne	8000df30 <_dtoa_r+0x95c>
8000dc44:	30 08       	mov	r8,0
8000dc46:	fc 19 40 14 	movh	r9,0x4014
8000dc4a:	08 9a       	mov	r10,r4
8000dc4c:	0a 9b       	mov	r11,r5
8000dc4e:	e0 a0 0f 67 	rcall	8000fb1c <__avr32_f64_mul>
8000dc52:	fa e8 00 08 	ld.d	r8,sp[8]
8000dc56:	fe b0 e9 89 	rcall	8000af68 <__avr32_f64_cmp_ge>
8000dc5a:	e0 81 01 6b 	brne	8000df30 <_dtoa_r+0x95c>
8000dc5e:	02 92       	mov	r2,r1
8000dc60:	e0 8f 01 73 	bral	8000df46 <_dtoa_r+0x972>
8000dc64:	40 85       	lddsp	r5,sp[0x20]
8000dc66:	30 14       	mov	r4,1
8000dc68:	fa e8 00 10 	ld.d	r8,sp[16]
8000dc6c:	fa ea 00 08 	ld.d	r10,sp[8]
8000dc70:	e0 a0 11 f0 	rcall	80010050 <__avr32_f64_div>
8000dc74:	e0 a0 11 94 	rcall	8000ff9c <__avr32_f64_to_s32>
8000dc78:	18 92       	mov	r2,r12
8000dc7a:	fe b0 e9 07 	rcall	8000ae88 <__avr32_s32_to_f64>
8000dc7e:	fa e8 00 10 	ld.d	r8,sp[16]
8000dc82:	e0 a0 0f 4d 	rcall	8000fb1c <__avr32_f64_mul>
8000dc86:	14 98       	mov	r8,r10
8000dc88:	16 99       	mov	r9,r11
8000dc8a:	fa ea 00 08 	ld.d	r10,sp[8]
8000dc8e:	e0 a0 10 33 	rcall	8000fcf4 <__avr32_f64_sub>
8000dc92:	fa eb 00 08 	st.d	sp[8],r10
8000dc96:	e4 c8 ff d0 	sub	r8,r2,-48
8000dc9a:	0a c8       	st.b	r5++,r8
8000dc9c:	fc 19 40 24 	movh	r9,0x4024
8000dca0:	30 08       	mov	r8,0
8000dca2:	02 34       	cp.w	r4,r1
8000dca4:	c3 31       	brne	8000dd0a <_dtoa_r+0x736>
8000dca6:	fa e8 00 08 	ld.d	r8,sp[8]
8000dcaa:	e0 a0 10 f3 	rcall	8000fe90 <__avr32_f64_add>
8000dcae:	16 91       	mov	r1,r11
8000dcb0:	14 90       	mov	r0,r10
8000dcb2:	14 98       	mov	r8,r10
8000dcb4:	02 99       	mov	r9,r1
8000dcb6:	fa ea 00 10 	ld.d	r10,sp[16]
8000dcba:	e0 a0 11 97 	rcall	8000ffe8 <__avr32_f64_cmp_lt>
8000dcbe:	c1 a1       	brne	8000dcf2 <_dtoa_r+0x71e>
8000dcc0:	fa e8 00 10 	ld.d	r8,sp[16]
8000dcc4:	00 9a       	mov	r10,r0
8000dcc6:	02 9b       	mov	r11,r1
8000dcc8:	e0 a0 11 7d 	rcall	8000ffc2 <__avr32_f64_cmp_eq>
8000dccc:	e0 80 02 5f 	breq	8000e18a <_dtoa_r+0xbb6>
8000dcd0:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000dcd4:	c0 f1       	brne	8000dcf2 <_dtoa_r+0x71e>
8000dcd6:	e0 8f 02 5a 	bral	8000e18a <_dtoa_r+0xbb6>
8000dcda:	40 8a       	lddsp	r10,sp[0x20]
8000dcdc:	14 38       	cp.w	r8,r10
8000dcde:	c0 30       	breq	8000dce4 <_dtoa_r+0x710>
8000dce0:	10 95       	mov	r5,r8
8000dce2:	c0 98       	rjmp	8000dcf4 <_dtoa_r+0x720>
8000dce4:	33 08       	mov	r8,48
8000dce6:	40 89       	lddsp	r9,sp[0x20]
8000dce8:	2f f6       	sub	r6,-1
8000dcea:	b2 88       	st.b	r9[0x0],r8
8000dcec:	40 88       	lddsp	r8,sp[0x20]
8000dcee:	c0 88       	rjmp	8000dcfe <_dtoa_r+0x72a>
8000dcf0:	40 66       	lddsp	r6,sp[0x18]
8000dcf2:	33 99       	mov	r9,57
8000dcf4:	0a 98       	mov	r8,r5
8000dcf6:	11 7a       	ld.ub	r10,--r8
8000dcf8:	f2 0a 18 00 	cp.b	r10,r9
8000dcfc:	ce f0       	breq	8000dcda <_dtoa_r+0x706>
8000dcfe:	50 66       	stdsp	sp[0x18],r6
8000dd00:	11 89       	ld.ub	r9,r8[0x0]
8000dd02:	2f f9       	sub	r9,-1
8000dd04:	b0 89       	st.b	r8[0x0],r9
8000dd06:	e0 8f 02 43 	bral	8000e18c <_dtoa_r+0xbb8>
8000dd0a:	e0 a0 0f 09 	rcall	8000fb1c <__avr32_f64_mul>
8000dd0e:	2f f4       	sub	r4,-1
8000dd10:	fa eb 00 08 	st.d	sp[8],r10
8000dd14:	30 08       	mov	r8,0
8000dd16:	30 09       	mov	r9,0
8000dd18:	e0 a0 11 55 	rcall	8000ffc2 <__avr32_f64_cmp_eq>
8000dd1c:	ca 60       	breq	8000dc68 <_dtoa_r+0x694>
8000dd1e:	e0 8f 02 36 	bral	8000e18a <_dtoa_r+0xbb6>
8000dd22:	40 d8       	lddsp	r8,sp[0x34]
8000dd24:	58 08       	cp.w	r8,0
8000dd26:	c0 51       	brne	8000dd30 <_dtoa_r+0x75c>
8000dd28:	04 98       	mov	r8,r2
8000dd2a:	00 95       	mov	r5,r0
8000dd2c:	40 d4       	lddsp	r4,sp[0x34]
8000dd2e:	c3 88       	rjmp	8000dd9e <_dtoa_r+0x7ca>
8000dd30:	40 c5       	lddsp	r5,sp[0x30]
8000dd32:	58 15       	cp.w	r5,1
8000dd34:	e0 89 00 10 	brgt	8000dd54 <_dtoa_r+0x780>
8000dd38:	41 74       	lddsp	r4,sp[0x5c]
8000dd3a:	58 04       	cp.w	r4,0
8000dd3c:	c0 40       	breq	8000dd44 <_dtoa_r+0x770>
8000dd3e:	f4 c9 fb cd 	sub	r9,r10,-1075
8000dd42:	c0 48       	rjmp	8000dd4a <_dtoa_r+0x776>
8000dd44:	41 99       	lddsp	r9,sp[0x64]
8000dd46:	f2 09 11 36 	rsub	r9,r9,54
8000dd4a:	04 98       	mov	r8,r2
8000dd4c:	00 95       	mov	r5,r0
8000dd4e:	c1 d8       	rjmp	8000dd88 <_dtoa_r+0x7b4>
8000dd50:	80 01       	ld.sh	r1,r0[0x0]
8000dd52:	22 8c       	sub	r12,40
8000dd54:	e2 c8 00 01 	sub	r8,r1,1
8000dd58:	58 01       	cp.w	r1,0
8000dd5a:	e0 05 17 40 	movge	r5,r0
8000dd5e:	e2 09 17 40 	movge	r9,r1
8000dd62:	e1 d1 e5 15 	sublt	r5,r0,r1
8000dd66:	f9 b9 05 00 	movlt	r9,0
8000dd6a:	10 32       	cp.w	r2,r8
8000dd6c:	e5 d8 e4 18 	subge	r8,r2,r8
8000dd70:	f1 d2 e5 18 	sublt	r8,r8,r2
8000dd74:	e5 d8 e5 02 	addlt	r2,r2,r8
8000dd78:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
8000dd7c:	f9 d8 e5 0c 	addlt	r12,r12,r8
8000dd80:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000dd84:	f9 b8 05 00 	movlt	r8,0
8000dd88:	40 4b       	lddsp	r11,sp[0x10]
8000dd8a:	12 0b       	add	r11,r9
8000dd8c:	50 08       	stdsp	sp[0x0],r8
8000dd8e:	50 4b       	stdsp	sp[0x10],r11
8000dd90:	12 00       	add	r0,r9
8000dd92:	30 1b       	mov	r11,1
8000dd94:	0e 9c       	mov	r12,r7
8000dd96:	e0 a0 0a d5 	rcall	8000f340 <__i2b>
8000dd9a:	40 08       	lddsp	r8,sp[0x0]
8000dd9c:	18 94       	mov	r4,r12
8000dd9e:	40 4a       	lddsp	r10,sp[0x10]
8000dda0:	58 05       	cp.w	r5,0
8000dda2:	5f 99       	srgt	r9
8000dda4:	58 0a       	cp.w	r10,0
8000dda6:	5f 9a       	srgt	r10
8000dda8:	f5 e9 00 09 	and	r9,r10,r9
8000ddac:	c0 80       	breq	8000ddbc <_dtoa_r+0x7e8>
8000ddae:	40 4c       	lddsp	r12,sp[0x10]
8000ddb0:	f8 05 0d 49 	min	r9,r12,r5
8000ddb4:	12 1c       	sub	r12,r9
8000ddb6:	12 10       	sub	r0,r9
8000ddb8:	50 4c       	stdsp	sp[0x10],r12
8000ddba:	12 15       	sub	r5,r9
8000ddbc:	58 02       	cp.w	r2,0
8000ddbe:	e0 8a 00 27 	brle	8000de0c <_dtoa_r+0x838>
8000ddc2:	40 db       	lddsp	r11,sp[0x34]
8000ddc4:	58 0b       	cp.w	r11,0
8000ddc6:	c1 d0       	breq	8000de00 <_dtoa_r+0x82c>
8000ddc8:	58 08       	cp.w	r8,0
8000ddca:	e0 8a 00 17 	brle	8000ddf8 <_dtoa_r+0x824>
8000ddce:	10 9a       	mov	r10,r8
8000ddd0:	50 08       	stdsp	sp[0x0],r8
8000ddd2:	08 9b       	mov	r11,r4
8000ddd4:	0e 9c       	mov	r12,r7
8000ddd6:	e0 a0 0a fb 	rcall	8000f3cc <__pow5mult>
8000ddda:	06 9a       	mov	r10,r3
8000dddc:	18 9b       	mov	r11,r12
8000ddde:	18 94       	mov	r4,r12
8000dde0:	0e 9c       	mov	r12,r7
8000dde2:	e0 a0 0a 2f 	rcall	8000f240 <__multiply>
8000dde6:	18 99       	mov	r9,r12
8000dde8:	06 9b       	mov	r11,r3
8000ddea:	50 19       	stdsp	sp[0x4],r9
8000ddec:	0e 9c       	mov	r12,r7
8000ddee:	e0 a0 08 d7 	rcall	8000ef9c <_Bfree>
8000ddf2:	40 19       	lddsp	r9,sp[0x4]
8000ddf4:	40 08       	lddsp	r8,sp[0x0]
8000ddf6:	12 93       	mov	r3,r9
8000ddf8:	e4 08 01 0a 	sub	r10,r2,r8
8000ddfc:	c0 80       	breq	8000de0c <_dtoa_r+0x838>
8000ddfe:	c0 28       	rjmp	8000de02 <_dtoa_r+0x82e>
8000de00:	04 9a       	mov	r10,r2
8000de02:	06 9b       	mov	r11,r3
8000de04:	0e 9c       	mov	r12,r7
8000de06:	e0 a0 0a e3 	rcall	8000f3cc <__pow5mult>
8000de0a:	18 93       	mov	r3,r12
8000de0c:	30 1b       	mov	r11,1
8000de0e:	0e 9c       	mov	r12,r7
8000de10:	e0 a0 0a 98 	rcall	8000f340 <__i2b>
8000de14:	41 1a       	lddsp	r10,sp[0x44]
8000de16:	18 92       	mov	r2,r12
8000de18:	58 0a       	cp.w	r10,0
8000de1a:	e0 8a 00 07 	brle	8000de28 <_dtoa_r+0x854>
8000de1e:	18 9b       	mov	r11,r12
8000de20:	0e 9c       	mov	r12,r7
8000de22:	e0 a0 0a d5 	rcall	8000f3cc <__pow5mult>
8000de26:	18 92       	mov	r2,r12
8000de28:	40 c9       	lddsp	r9,sp[0x30]
8000de2a:	58 19       	cp.w	r9,1
8000de2c:	e0 89 00 14 	brgt	8000de54 <_dtoa_r+0x880>
8000de30:	40 38       	lddsp	r8,sp[0xc]
8000de32:	58 08       	cp.w	r8,0
8000de34:	c1 01       	brne	8000de54 <_dtoa_r+0x880>
8000de36:	40 29       	lddsp	r9,sp[0x8]
8000de38:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
8000de3c:	c0 c1       	brne	8000de54 <_dtoa_r+0x880>
8000de3e:	12 98       	mov	r8,r9
8000de40:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000de44:	c0 80       	breq	8000de54 <_dtoa_r+0x880>
8000de46:	40 4c       	lddsp	r12,sp[0x10]
8000de48:	30 1b       	mov	r11,1
8000de4a:	2f fc       	sub	r12,-1
8000de4c:	2f f0       	sub	r0,-1
8000de4e:	50 4c       	stdsp	sp[0x10],r12
8000de50:	50 6b       	stdsp	sp[0x18],r11
8000de52:	c0 38       	rjmp	8000de58 <_dtoa_r+0x884>
8000de54:	30 0a       	mov	r10,0
8000de56:	50 6a       	stdsp	sp[0x18],r10
8000de58:	41 19       	lddsp	r9,sp[0x44]
8000de5a:	58 09       	cp.w	r9,0
8000de5c:	c0 31       	brne	8000de62 <_dtoa_r+0x88e>
8000de5e:	30 1c       	mov	r12,1
8000de60:	c0 98       	rjmp	8000de72 <_dtoa_r+0x89e>
8000de62:	64 48       	ld.w	r8,r2[0x10]
8000de64:	2f c8       	sub	r8,-4
8000de66:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000de6a:	e0 a0 08 09 	rcall	8000ee7c <__hi0bits>
8000de6e:	f8 0c 11 20 	rsub	r12,r12,32
8000de72:	40 4b       	lddsp	r11,sp[0x10]
8000de74:	f8 0b 00 08 	add	r8,r12,r11
8000de78:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000de7c:	c0 c0       	breq	8000de94 <_dtoa_r+0x8c0>
8000de7e:	f0 08 11 20 	rsub	r8,r8,32
8000de82:	58 48       	cp.w	r8,4
8000de84:	e0 8a 00 06 	brle	8000de90 <_dtoa_r+0x8bc>
8000de88:	20 48       	sub	r8,4
8000de8a:	10 0b       	add	r11,r8
8000de8c:	50 4b       	stdsp	sp[0x10],r11
8000de8e:	c0 78       	rjmp	8000de9c <_dtoa_r+0x8c8>
8000de90:	58 48       	cp.w	r8,4
8000de92:	c0 70       	breq	8000dea0 <_dtoa_r+0x8cc>
8000de94:	40 4a       	lddsp	r10,sp[0x10]
8000de96:	2e 48       	sub	r8,-28
8000de98:	10 0a       	add	r10,r8
8000de9a:	50 4a       	stdsp	sp[0x10],r10
8000de9c:	10 00       	add	r0,r8
8000de9e:	10 05       	add	r5,r8
8000dea0:	58 00       	cp.w	r0,0
8000dea2:	e0 8a 00 08 	brle	8000deb2 <_dtoa_r+0x8de>
8000dea6:	06 9b       	mov	r11,r3
8000dea8:	00 9a       	mov	r10,r0
8000deaa:	0e 9c       	mov	r12,r7
8000deac:	e0 a0 09 86 	rcall	8000f1b8 <__lshift>
8000deb0:	18 93       	mov	r3,r12
8000deb2:	40 49       	lddsp	r9,sp[0x10]
8000deb4:	58 09       	cp.w	r9,0
8000deb6:	e0 8a 00 08 	brle	8000dec6 <_dtoa_r+0x8f2>
8000deba:	04 9b       	mov	r11,r2
8000debc:	12 9a       	mov	r10,r9
8000debe:	0e 9c       	mov	r12,r7
8000dec0:	e0 a0 09 7c 	rcall	8000f1b8 <__lshift>
8000dec4:	18 92       	mov	r2,r12
8000dec6:	41 48       	lddsp	r8,sp[0x50]
8000dec8:	58 08       	cp.w	r8,0
8000deca:	c1 b0       	breq	8000df00 <_dtoa_r+0x92c>
8000decc:	04 9b       	mov	r11,r2
8000dece:	06 9c       	mov	r12,r3
8000ded0:	e0 a0 08 4d 	rcall	8000ef6a <__mcmp>
8000ded4:	c1 64       	brge	8000df00 <_dtoa_r+0x92c>
8000ded6:	06 9b       	mov	r11,r3
8000ded8:	30 09       	mov	r9,0
8000deda:	30 aa       	mov	r10,10
8000dedc:	0e 9c       	mov	r12,r7
8000dede:	e0 a0 0a 39 	rcall	8000f350 <__multadd>
8000dee2:	20 16       	sub	r6,1
8000dee4:	18 93       	mov	r3,r12
8000dee6:	40 dc       	lddsp	r12,sp[0x34]
8000dee8:	58 0c       	cp.w	r12,0
8000deea:	c0 31       	brne	8000def0 <_dtoa_r+0x91c>
8000deec:	40 91       	lddsp	r1,sp[0x24]
8000deee:	c0 98       	rjmp	8000df00 <_dtoa_r+0x92c>
8000def0:	08 9b       	mov	r11,r4
8000def2:	40 91       	lddsp	r1,sp[0x24]
8000def4:	30 09       	mov	r9,0
8000def6:	30 aa       	mov	r10,10
8000def8:	0e 9c       	mov	r12,r7
8000defa:	e0 a0 0a 2b 	rcall	8000f350 <__multadd>
8000defe:	18 94       	mov	r4,r12
8000df00:	58 01       	cp.w	r1,0
8000df02:	5f a9       	srle	r9
8000df04:	40 cb       	lddsp	r11,sp[0x30]
8000df06:	58 2b       	cp.w	r11,2
8000df08:	5f 98       	srgt	r8
8000df0a:	f3 e8 00 08 	and	r8,r9,r8
8000df0e:	c2 50       	breq	8000df58 <_dtoa_r+0x984>
8000df10:	58 01       	cp.w	r1,0
8000df12:	c1 11       	brne	8000df34 <_dtoa_r+0x960>
8000df14:	04 9b       	mov	r11,r2
8000df16:	02 99       	mov	r9,r1
8000df18:	30 5a       	mov	r10,5
8000df1a:	0e 9c       	mov	r12,r7
8000df1c:	e0 a0 0a 1a 	rcall	8000f350 <__multadd>
8000df20:	18 92       	mov	r2,r12
8000df22:	18 9b       	mov	r11,r12
8000df24:	06 9c       	mov	r12,r3
8000df26:	e0 a0 08 22 	rcall	8000ef6a <__mcmp>
8000df2a:	e0 89 00 0f 	brgt	8000df48 <_dtoa_r+0x974>
8000df2e:	c0 38       	rjmp	8000df34 <_dtoa_r+0x960>
8000df30:	30 02       	mov	r2,0
8000df32:	04 94       	mov	r4,r2
8000df34:	40 ea       	lddsp	r10,sp[0x38]
8000df36:	30 09       	mov	r9,0
8000df38:	5c da       	com	r10
8000df3a:	40 85       	lddsp	r5,sp[0x20]
8000df3c:	50 6a       	stdsp	sp[0x18],r10
8000df3e:	50 49       	stdsp	sp[0x10],r9
8000df40:	c0 f9       	rjmp	8000e15e <_dtoa_r+0xb8a>
8000df42:	08 92       	mov	r2,r4
8000df44:	40 66       	lddsp	r6,sp[0x18]
8000df46:	04 94       	mov	r4,r2
8000df48:	2f f6       	sub	r6,-1
8000df4a:	50 66       	stdsp	sp[0x18],r6
8000df4c:	33 18       	mov	r8,49
8000df4e:	40 85       	lddsp	r5,sp[0x20]
8000df50:	0a c8       	st.b	r5++,r8
8000df52:	30 08       	mov	r8,0
8000df54:	50 48       	stdsp	sp[0x10],r8
8000df56:	c0 49       	rjmp	8000e15e <_dtoa_r+0xb8a>
8000df58:	40 dc       	lddsp	r12,sp[0x34]
8000df5a:	58 0c       	cp.w	r12,0
8000df5c:	e0 80 00 b5 	breq	8000e0c6 <_dtoa_r+0xaf2>
8000df60:	58 05       	cp.w	r5,0
8000df62:	e0 8a 00 08 	brle	8000df72 <_dtoa_r+0x99e>
8000df66:	08 9b       	mov	r11,r4
8000df68:	0a 9a       	mov	r10,r5
8000df6a:	0e 9c       	mov	r12,r7
8000df6c:	e0 a0 09 26 	rcall	8000f1b8 <__lshift>
8000df70:	18 94       	mov	r4,r12
8000df72:	40 6b       	lddsp	r11,sp[0x18]
8000df74:	58 0b       	cp.w	r11,0
8000df76:	c0 31       	brne	8000df7c <_dtoa_r+0x9a8>
8000df78:	08 9c       	mov	r12,r4
8000df7a:	c1 38       	rjmp	8000dfa0 <_dtoa_r+0x9cc>
8000df7c:	68 1b       	ld.w	r11,r4[0x4]
8000df7e:	0e 9c       	mov	r12,r7
8000df80:	e0 a0 08 28 	rcall	8000efd0 <_Balloc>
8000df84:	68 4a       	ld.w	r10,r4[0x10]
8000df86:	18 95       	mov	r5,r12
8000df88:	e8 cb ff f4 	sub	r11,r4,-12
8000df8c:	2f ea       	sub	r10,-2
8000df8e:	2f 4c       	sub	r12,-12
8000df90:	a3 6a       	lsl	r10,0x2
8000df92:	fe b0 e8 32 	rcall	8000aff6 <memcpy>
8000df96:	0a 9b       	mov	r11,r5
8000df98:	30 1a       	mov	r10,1
8000df9a:	0e 9c       	mov	r12,r7
8000df9c:	e0 a0 09 0e 	rcall	8000f1b8 <__lshift>
8000dfa0:	50 44       	stdsp	sp[0x10],r4
8000dfa2:	40 3a       	lddsp	r10,sp[0xc]
8000dfa4:	30 19       	mov	r9,1
8000dfa6:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000dfaa:	18 94       	mov	r4,r12
8000dfac:	50 da       	stdsp	sp[0x34],r10
8000dfae:	40 85       	lddsp	r5,sp[0x20]
8000dfb0:	50 99       	stdsp	sp[0x24],r9
8000dfb2:	50 26       	stdsp	sp[0x8],r6
8000dfb4:	50 e1       	stdsp	sp[0x38],r1
8000dfb6:	04 9b       	mov	r11,r2
8000dfb8:	06 9c       	mov	r12,r3
8000dfba:	fe b0 fa 7d 	rcall	8000d4b4 <quorem>
8000dfbe:	40 4b       	lddsp	r11,sp[0x10]
8000dfc0:	f8 c0 ff d0 	sub	r0,r12,-48
8000dfc4:	06 9c       	mov	r12,r3
8000dfc6:	e0 a0 07 d2 	rcall	8000ef6a <__mcmp>
8000dfca:	08 9a       	mov	r10,r4
8000dfcc:	50 6c       	stdsp	sp[0x18],r12
8000dfce:	04 9b       	mov	r11,r2
8000dfd0:	0e 9c       	mov	r12,r7
8000dfd2:	e0 a0 08 8b 	rcall	8000f0e8 <__mdiff>
8000dfd6:	18 91       	mov	r1,r12
8000dfd8:	78 38       	ld.w	r8,r12[0xc]
8000dfda:	58 08       	cp.w	r8,0
8000dfdc:	c0 30       	breq	8000dfe2 <_dtoa_r+0xa0e>
8000dfde:	30 16       	mov	r6,1
8000dfe0:	c0 68       	rjmp	8000dfec <_dtoa_r+0xa18>
8000dfe2:	18 9b       	mov	r11,r12
8000dfe4:	06 9c       	mov	r12,r3
8000dfe6:	e0 a0 07 c2 	rcall	8000ef6a <__mcmp>
8000dfea:	18 96       	mov	r6,r12
8000dfec:	0e 9c       	mov	r12,r7
8000dfee:	02 9b       	mov	r11,r1
8000dff0:	e0 a0 07 d6 	rcall	8000ef9c <_Bfree>
8000dff4:	40 cc       	lddsp	r12,sp[0x30]
8000dff6:	ed ec 10 08 	or	r8,r6,r12
8000dffa:	c0 d1       	brne	8000e014 <_dtoa_r+0xa40>
8000dffc:	40 db       	lddsp	r11,sp[0x34]
8000dffe:	58 0b       	cp.w	r11,0
8000e000:	c0 a1       	brne	8000e014 <_dtoa_r+0xa40>
8000e002:	40 26       	lddsp	r6,sp[0x8]
8000e004:	e0 40 00 39 	cp.w	r0,57
8000e008:	c3 00       	breq	8000e068 <_dtoa_r+0xa94>
8000e00a:	40 6a       	lddsp	r10,sp[0x18]
8000e00c:	58 0a       	cp.w	r10,0
8000e00e:	e0 89 00 24 	brgt	8000e056 <_dtoa_r+0xa82>
8000e012:	c2 f8       	rjmp	8000e070 <_dtoa_r+0xa9c>
8000e014:	40 69       	lddsp	r9,sp[0x18]
8000e016:	58 09       	cp.w	r9,0
8000e018:	c0 85       	brlt	8000e028 <_dtoa_r+0xa54>
8000e01a:	12 98       	mov	r8,r9
8000e01c:	40 cc       	lddsp	r12,sp[0x30]
8000e01e:	18 48       	or	r8,r12
8000e020:	c1 d1       	brne	8000e05a <_dtoa_r+0xa86>
8000e022:	40 db       	lddsp	r11,sp[0x34]
8000e024:	58 0b       	cp.w	r11,0
8000e026:	c1 a1       	brne	8000e05a <_dtoa_r+0xa86>
8000e028:	0c 99       	mov	r9,r6
8000e02a:	40 26       	lddsp	r6,sp[0x8]
8000e02c:	58 09       	cp.w	r9,0
8000e02e:	e0 8a 00 21 	brle	8000e070 <_dtoa_r+0xa9c>
8000e032:	06 9b       	mov	r11,r3
8000e034:	30 1a       	mov	r10,1
8000e036:	0e 9c       	mov	r12,r7
8000e038:	e0 a0 08 c0 	rcall	8000f1b8 <__lshift>
8000e03c:	04 9b       	mov	r11,r2
8000e03e:	18 93       	mov	r3,r12
8000e040:	e0 a0 07 95 	rcall	8000ef6a <__mcmp>
8000e044:	e0 89 00 06 	brgt	8000e050 <_dtoa_r+0xa7c>
8000e048:	c1 41       	brne	8000e070 <_dtoa_r+0xa9c>
8000e04a:	ed b0 00 00 	bld	r0,0x0
8000e04e:	c1 11       	brne	8000e070 <_dtoa_r+0xa9c>
8000e050:	e0 40 00 39 	cp.w	r0,57
8000e054:	c0 a0       	breq	8000e068 <_dtoa_r+0xa94>
8000e056:	2f f0       	sub	r0,-1
8000e058:	c0 c8       	rjmp	8000e070 <_dtoa_r+0xa9c>
8000e05a:	58 06       	cp.w	r6,0
8000e05c:	e0 8a 00 0c 	brle	8000e074 <_dtoa_r+0xaa0>
8000e060:	40 26       	lddsp	r6,sp[0x8]
8000e062:	e0 40 00 39 	cp.w	r0,57
8000e066:	c0 41       	brne	8000e06e <_dtoa_r+0xa9a>
8000e068:	33 98       	mov	r8,57
8000e06a:	0a c8       	st.b	r5++,r8
8000e06c:	c6 78       	rjmp	8000e13a <_dtoa_r+0xb66>
8000e06e:	2f f0       	sub	r0,-1
8000e070:	0a c0       	st.b	r5++,r0
8000e072:	c7 58       	rjmp	8000e15c <_dtoa_r+0xb88>
8000e074:	0a c0       	st.b	r5++,r0
8000e076:	40 9a       	lddsp	r10,sp[0x24]
8000e078:	40 e9       	lddsp	r9,sp[0x38]
8000e07a:	12 3a       	cp.w	r10,r9
8000e07c:	c4 30       	breq	8000e102 <_dtoa_r+0xb2e>
8000e07e:	06 9b       	mov	r11,r3
8000e080:	30 09       	mov	r9,0
8000e082:	30 aa       	mov	r10,10
8000e084:	0e 9c       	mov	r12,r7
8000e086:	e0 a0 09 65 	rcall	8000f350 <__multadd>
8000e08a:	40 48       	lddsp	r8,sp[0x10]
8000e08c:	18 93       	mov	r3,r12
8000e08e:	08 38       	cp.w	r8,r4
8000e090:	c0 91       	brne	8000e0a2 <_dtoa_r+0xace>
8000e092:	10 9b       	mov	r11,r8
8000e094:	30 09       	mov	r9,0
8000e096:	30 aa       	mov	r10,10
8000e098:	0e 9c       	mov	r12,r7
8000e09a:	e0 a0 09 5b 	rcall	8000f350 <__multadd>
8000e09e:	50 4c       	stdsp	sp[0x10],r12
8000e0a0:	c0 e8       	rjmp	8000e0bc <_dtoa_r+0xae8>
8000e0a2:	40 4b       	lddsp	r11,sp[0x10]
8000e0a4:	30 09       	mov	r9,0
8000e0a6:	30 aa       	mov	r10,10
8000e0a8:	0e 9c       	mov	r12,r7
8000e0aa:	e0 a0 09 53 	rcall	8000f350 <__multadd>
8000e0ae:	08 9b       	mov	r11,r4
8000e0b0:	50 4c       	stdsp	sp[0x10],r12
8000e0b2:	30 09       	mov	r9,0
8000e0b4:	30 aa       	mov	r10,10
8000e0b6:	0e 9c       	mov	r12,r7
8000e0b8:	e0 a0 09 4c 	rcall	8000f350 <__multadd>
8000e0bc:	18 94       	mov	r4,r12
8000e0be:	40 9c       	lddsp	r12,sp[0x24]
8000e0c0:	2f fc       	sub	r12,-1
8000e0c2:	50 9c       	stdsp	sp[0x24],r12
8000e0c4:	c7 9b       	rjmp	8000dfb6 <_dtoa_r+0x9e2>
8000e0c6:	30 18       	mov	r8,1
8000e0c8:	06 90       	mov	r0,r3
8000e0ca:	40 85       	lddsp	r5,sp[0x20]
8000e0cc:	08 93       	mov	r3,r4
8000e0ce:	0c 94       	mov	r4,r6
8000e0d0:	10 96       	mov	r6,r8
8000e0d2:	04 9b       	mov	r11,r2
8000e0d4:	00 9c       	mov	r12,r0
8000e0d6:	fe b0 f9 ef 	rcall	8000d4b4 <quorem>
8000e0da:	2d 0c       	sub	r12,-48
8000e0dc:	0a cc       	st.b	r5++,r12
8000e0de:	02 36       	cp.w	r6,r1
8000e0e0:	c0 a4       	brge	8000e0f4 <_dtoa_r+0xb20>
8000e0e2:	00 9b       	mov	r11,r0
8000e0e4:	30 09       	mov	r9,0
8000e0e6:	30 aa       	mov	r10,10
8000e0e8:	0e 9c       	mov	r12,r7
8000e0ea:	2f f6       	sub	r6,-1
8000e0ec:	e0 a0 09 32 	rcall	8000f350 <__multadd>
8000e0f0:	18 90       	mov	r0,r12
8000e0f2:	cf 0b       	rjmp	8000e0d2 <_dtoa_r+0xafe>
8000e0f4:	08 96       	mov	r6,r4
8000e0f6:	30 0b       	mov	r11,0
8000e0f8:	06 94       	mov	r4,r3
8000e0fa:	50 4b       	stdsp	sp[0x10],r11
8000e0fc:	00 93       	mov	r3,r0
8000e0fe:	18 90       	mov	r0,r12
8000e100:	c0 28       	rjmp	8000e104 <_dtoa_r+0xb30>
8000e102:	40 26       	lddsp	r6,sp[0x8]
8000e104:	06 9b       	mov	r11,r3
8000e106:	30 1a       	mov	r10,1
8000e108:	0e 9c       	mov	r12,r7
8000e10a:	e0 a0 08 57 	rcall	8000f1b8 <__lshift>
8000e10e:	04 9b       	mov	r11,r2
8000e110:	18 93       	mov	r3,r12
8000e112:	e0 a0 07 2c 	rcall	8000ef6a <__mcmp>
8000e116:	e0 89 00 12 	brgt	8000e13a <_dtoa_r+0xb66>
8000e11a:	c1 b1       	brne	8000e150 <_dtoa_r+0xb7c>
8000e11c:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
8000e120:	c0 d1       	brne	8000e13a <_dtoa_r+0xb66>
8000e122:	c1 78       	rjmp	8000e150 <_dtoa_r+0xb7c>
8000e124:	40 89       	lddsp	r9,sp[0x20]
8000e126:	12 38       	cp.w	r8,r9
8000e128:	c0 30       	breq	8000e12e <_dtoa_r+0xb5a>
8000e12a:	10 95       	mov	r5,r8
8000e12c:	c0 88       	rjmp	8000e13c <_dtoa_r+0xb68>
8000e12e:	2f f6       	sub	r6,-1
8000e130:	50 66       	stdsp	sp[0x18],r6
8000e132:	33 18       	mov	r8,49
8000e134:	40 8c       	lddsp	r12,sp[0x20]
8000e136:	b8 88       	st.b	r12[0x0],r8
8000e138:	c1 38       	rjmp	8000e15e <_dtoa_r+0xb8a>
8000e13a:	33 9a       	mov	r10,57
8000e13c:	0a 98       	mov	r8,r5
8000e13e:	11 79       	ld.ub	r9,--r8
8000e140:	f4 09 18 00 	cp.b	r9,r10
8000e144:	cf 00       	breq	8000e124 <_dtoa_r+0xb50>
8000e146:	2f f9       	sub	r9,-1
8000e148:	b0 89       	st.b	r8[0x0],r9
8000e14a:	c0 98       	rjmp	8000e15c <_dtoa_r+0xb88>
8000e14c:	10 95       	mov	r5,r8
8000e14e:	c0 28       	rjmp	8000e152 <_dtoa_r+0xb7e>
8000e150:	33 09       	mov	r9,48
8000e152:	0a 98       	mov	r8,r5
8000e154:	11 7a       	ld.ub	r10,--r8
8000e156:	f2 0a 18 00 	cp.b	r10,r9
8000e15a:	cf 90       	breq	8000e14c <_dtoa_r+0xb78>
8000e15c:	50 66       	stdsp	sp[0x18],r6
8000e15e:	04 9b       	mov	r11,r2
8000e160:	0e 9c       	mov	r12,r7
8000e162:	e0 a0 07 1d 	rcall	8000ef9c <_Bfree>
8000e166:	58 04       	cp.w	r4,0
8000e168:	c1 20       	breq	8000e18c <_dtoa_r+0xbb8>
8000e16a:	40 4b       	lddsp	r11,sp[0x10]
8000e16c:	08 3b       	cp.w	r11,r4
8000e16e:	5f 19       	srne	r9
8000e170:	58 0b       	cp.w	r11,0
8000e172:	5f 18       	srne	r8
8000e174:	f3 e8 00 08 	and	r8,r9,r8
8000e178:	c0 40       	breq	8000e180 <_dtoa_r+0xbac>
8000e17a:	0e 9c       	mov	r12,r7
8000e17c:	e0 a0 07 10 	rcall	8000ef9c <_Bfree>
8000e180:	08 9b       	mov	r11,r4
8000e182:	0e 9c       	mov	r12,r7
8000e184:	e0 a0 07 0c 	rcall	8000ef9c <_Bfree>
8000e188:	c0 28       	rjmp	8000e18c <_dtoa_r+0xbb8>
8000e18a:	50 66       	stdsp	sp[0x18],r6
8000e18c:	0e 9c       	mov	r12,r7
8000e18e:	06 9b       	mov	r11,r3
8000e190:	e0 a0 07 06 	rcall	8000ef9c <_Bfree>
8000e194:	30 08       	mov	r8,0
8000e196:	aa 88       	st.b	r5[0x0],r8
8000e198:	40 68       	lddsp	r8,sp[0x18]
8000e19a:	41 5a       	lddsp	r10,sp[0x54]
8000e19c:	2f f8       	sub	r8,-1
8000e19e:	41 29       	lddsp	r9,sp[0x48]
8000e1a0:	95 08       	st.w	r10[0x0],r8
8000e1a2:	40 8c       	lddsp	r12,sp[0x20]
8000e1a4:	58 09       	cp.w	r9,0
8000e1a6:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000e1aa:	f1 f5 1a 00 	st.wne	r8[0x0],r5
8000e1ae:	2e 6d       	sub	sp,-104
8000e1b0:	d8 32       	popm	r0-r7,pc
8000e1b2:	d7 03       	nop

8000e1b4 <_fflush_r>:
8000e1b4:	d4 21       	pushm	r4-r7,lr
8000e1b6:	16 97       	mov	r7,r11
8000e1b8:	18 96       	mov	r6,r12
8000e1ba:	76 48       	ld.w	r8,r11[0x10]
8000e1bc:	58 08       	cp.w	r8,0
8000e1be:	c7 c0       	breq	8000e2b6 <_fflush_r+0x102>
8000e1c0:	58 0c       	cp.w	r12,0
8000e1c2:	c0 50       	breq	8000e1cc <_fflush_r+0x18>
8000e1c4:	78 68       	ld.w	r8,r12[0x18]
8000e1c6:	58 08       	cp.w	r8,0
8000e1c8:	c0 21       	brne	8000e1cc <_fflush_r+0x18>
8000e1ca:	cd 1c       	rcall	8000e36c <__sinit>
8000e1cc:	4b b8       	lddpc	r8,8000e2b8 <_fflush_r+0x104>
8000e1ce:	10 37       	cp.w	r7,r8
8000e1d0:	c0 31       	brne	8000e1d6 <_fflush_r+0x22>
8000e1d2:	6c 07       	ld.w	r7,r6[0x0]
8000e1d4:	c0 a8       	rjmp	8000e1e8 <_fflush_r+0x34>
8000e1d6:	4b a8       	lddpc	r8,8000e2bc <_fflush_r+0x108>
8000e1d8:	10 37       	cp.w	r7,r8
8000e1da:	c0 31       	brne	8000e1e0 <_fflush_r+0x2c>
8000e1dc:	6c 17       	ld.w	r7,r6[0x4]
8000e1de:	c0 58       	rjmp	8000e1e8 <_fflush_r+0x34>
8000e1e0:	4b 88       	lddpc	r8,8000e2c0 <_fflush_r+0x10c>
8000e1e2:	10 37       	cp.w	r7,r8
8000e1e4:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000e1e8:	8e 6a       	ld.sh	r10,r7[0xc]
8000e1ea:	14 98       	mov	r8,r10
8000e1ec:	ed ba 00 03 	bld	r10,0x3
8000e1f0:	c4 20       	breq	8000e274 <_fflush_r+0xc0>
8000e1f2:	ab ba       	sbr	r10,0xb
8000e1f4:	ae 6a       	st.h	r7[0xc],r10
8000e1f6:	6e 18       	ld.w	r8,r7[0x4]
8000e1f8:	58 08       	cp.w	r8,0
8000e1fa:	e0 89 00 06 	brgt	8000e206 <_fflush_r+0x52>
8000e1fe:	6f 08       	ld.w	r8,r7[0x40]
8000e200:	58 08       	cp.w	r8,0
8000e202:	e0 8a 00 5a 	brle	8000e2b6 <_fflush_r+0x102>
8000e206:	6e b8       	ld.w	r8,r7[0x2c]
8000e208:	58 08       	cp.w	r8,0
8000e20a:	c5 60       	breq	8000e2b6 <_fflush_r+0x102>
8000e20c:	e2 1a 10 00 	andl	r10,0x1000,COH
8000e210:	c0 30       	breq	8000e216 <_fflush_r+0x62>
8000e212:	6f 55       	ld.w	r5,r7[0x54]
8000e214:	c0 f8       	rjmp	8000e232 <_fflush_r+0x7e>
8000e216:	30 19       	mov	r9,1
8000e218:	6e 8b       	ld.w	r11,r7[0x20]
8000e21a:	0c 9c       	mov	r12,r6
8000e21c:	5d 18       	icall	r8
8000e21e:	18 95       	mov	r5,r12
8000e220:	5b fc       	cp.w	r12,-1
8000e222:	c0 81       	brne	8000e232 <_fflush_r+0x7e>
8000e224:	6c 38       	ld.w	r8,r6[0xc]
8000e226:	59 d8       	cp.w	r8,29
8000e228:	c4 70       	breq	8000e2b6 <_fflush_r+0x102>
8000e22a:	8e 68       	ld.sh	r8,r7[0xc]
8000e22c:	a7 a8       	sbr	r8,0x6
8000e22e:	ae 68       	st.h	r7[0xc],r8
8000e230:	d8 22       	popm	r4-r7,pc
8000e232:	8e 68       	ld.sh	r8,r7[0xc]
8000e234:	ed b8 00 02 	bld	r8,0x2
8000e238:	c0 91       	brne	8000e24a <_fflush_r+0x96>
8000e23a:	6e 18       	ld.w	r8,r7[0x4]
8000e23c:	10 15       	sub	r5,r8
8000e23e:	6e d8       	ld.w	r8,r7[0x34]
8000e240:	58 08       	cp.w	r8,0
8000e242:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000e246:	eb d8 e1 15 	subne	r5,r5,r8
8000e24a:	6e b8       	ld.w	r8,r7[0x2c]
8000e24c:	0c 9c       	mov	r12,r6
8000e24e:	30 09       	mov	r9,0
8000e250:	0a 9a       	mov	r10,r5
8000e252:	6e 8b       	ld.w	r11,r7[0x20]
8000e254:	5d 18       	icall	r8
8000e256:	8e 68       	ld.sh	r8,r7[0xc]
8000e258:	0a 3c       	cp.w	r12,r5
8000e25a:	c2 61       	brne	8000e2a6 <_fflush_r+0xf2>
8000e25c:	ab d8       	cbr	r8,0xb
8000e25e:	30 0c       	mov	r12,0
8000e260:	6e 49       	ld.w	r9,r7[0x10]
8000e262:	ae 68       	st.h	r7[0xc],r8
8000e264:	8f 1c       	st.w	r7[0x4],r12
8000e266:	8f 09       	st.w	r7[0x0],r9
8000e268:	ed b8 00 0c 	bld	r8,0xc
8000e26c:	c2 51       	brne	8000e2b6 <_fflush_r+0x102>
8000e26e:	ef 45 00 54 	st.w	r7[84],r5
8000e272:	d8 22       	popm	r4-r7,pc
8000e274:	6e 45       	ld.w	r5,r7[0x10]
8000e276:	58 05       	cp.w	r5,0
8000e278:	c1 f0       	breq	8000e2b6 <_fflush_r+0x102>
8000e27a:	6e 04       	ld.w	r4,r7[0x0]
8000e27c:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000e280:	8f 05       	st.w	r7[0x0],r5
8000e282:	f9 b8 01 00 	movne	r8,0
8000e286:	ef f8 00 05 	ld.weq	r8,r7[0x14]
8000e28a:	0a 14       	sub	r4,r5
8000e28c:	8f 28       	st.w	r7[0x8],r8
8000e28e:	c1 18       	rjmp	8000e2b0 <_fflush_r+0xfc>
8000e290:	08 99       	mov	r9,r4
8000e292:	0a 9a       	mov	r10,r5
8000e294:	6e a8       	ld.w	r8,r7[0x28]
8000e296:	6e 8b       	ld.w	r11,r7[0x20]
8000e298:	0c 9c       	mov	r12,r6
8000e29a:	5d 18       	icall	r8
8000e29c:	18 14       	sub	r4,r12
8000e29e:	58 0c       	cp.w	r12,0
8000e2a0:	e0 89 00 07 	brgt	8000e2ae <_fflush_r+0xfa>
8000e2a4:	8e 68       	ld.sh	r8,r7[0xc]
8000e2a6:	a7 a8       	sbr	r8,0x6
8000e2a8:	3f fc       	mov	r12,-1
8000e2aa:	ae 68       	st.h	r7[0xc],r8
8000e2ac:	d8 22       	popm	r4-r7,pc
8000e2ae:	18 05       	add	r5,r12
8000e2b0:	58 04       	cp.w	r4,0
8000e2b2:	fe 99 ff ef 	brgt	8000e290 <_fflush_r+0xdc>
8000e2b6:	d8 2a       	popm	r4-r7,pc,r12=0
8000e2b8:	80 01       	ld.sh	r1,r0[0x0]
8000e2ba:	21 e0       	sub	r0,30
8000e2bc:	80 01       	ld.sh	r1,r0[0x0]
8000e2be:	22 00       	sub	r0,32
8000e2c0:	80 01       	ld.sh	r1,r0[0x0]
8000e2c2:	22 20       	sub	r0,34

8000e2c4 <__sfp_lock_acquire>:
8000e2c4:	5e fc       	retal	r12

8000e2c6 <__sfp_lock_release>:
8000e2c6:	5e fc       	retal	r12

8000e2c8 <_cleanup_r>:
8000e2c8:	d4 01       	pushm	lr
8000e2ca:	fe cb e8 32 	sub	r11,pc,-6094
8000e2ce:	e0 a0 03 05 	rcall	8000e8d8 <_fwalk>
8000e2d2:	d8 02       	popm	pc

8000e2d4 <__sfmoreglue>:
8000e2d4:	d4 21       	pushm	r4-r7,lr
8000e2d6:	16 95       	mov	r5,r11
8000e2d8:	f6 06 10 5c 	mul	r6,r11,92
8000e2dc:	ec cb ff f4 	sub	r11,r6,-12
8000e2e0:	e0 a0 03 88 	rcall	8000e9f0 <_malloc_r>
8000e2e4:	18 97       	mov	r7,r12
8000e2e6:	c0 90       	breq	8000e2f8 <__sfmoreglue+0x24>
8000e2e8:	99 15       	st.w	r12[0x4],r5
8000e2ea:	30 0b       	mov	r11,0
8000e2ec:	2f 4c       	sub	r12,-12
8000e2ee:	0c 9a       	mov	r10,r6
8000e2f0:	8f 2c       	st.w	r7[0x8],r12
8000e2f2:	8f 0b       	st.w	r7[0x0],r11
8000e2f4:	fe b0 e7 25 	rcall	8000b13e <memset>
8000e2f8:	0e 9c       	mov	r12,r7
8000e2fa:	d8 22       	popm	r4-r7,pc

8000e2fc <__sfp>:
8000e2fc:	d4 21       	pushm	r4-r7,lr
8000e2fe:	49 b8       	lddpc	r8,8000e368 <__sfp+0x6c>
8000e300:	18 96       	mov	r6,r12
8000e302:	70 07       	ld.w	r7,r8[0x0]
8000e304:	6e 68       	ld.w	r8,r7[0x18]
8000e306:	58 08       	cp.w	r8,0
8000e308:	c0 31       	brne	8000e30e <__sfp+0x12>
8000e30a:	0e 9c       	mov	r12,r7
8000e30c:	c3 0c       	rcall	8000e36c <__sinit>
8000e30e:	ee c7 ff 28 	sub	r7,r7,-216
8000e312:	30 05       	mov	r5,0
8000e314:	6e 2c       	ld.w	r12,r7[0x8]
8000e316:	6e 18       	ld.w	r8,r7[0x4]
8000e318:	c0 68       	rjmp	8000e324 <__sfp+0x28>
8000e31a:	98 69       	ld.sh	r9,r12[0xc]
8000e31c:	ea 09 19 00 	cp.h	r9,r5
8000e320:	c1 10       	breq	8000e342 <__sfp+0x46>
8000e322:	2a 4c       	sub	r12,-92
8000e324:	20 18       	sub	r8,1
8000e326:	cf a7       	brpl	8000e31a <__sfp+0x1e>
8000e328:	6e 08       	ld.w	r8,r7[0x0]
8000e32a:	58 08       	cp.w	r8,0
8000e32c:	c0 61       	brne	8000e338 <__sfp+0x3c>
8000e32e:	30 4b       	mov	r11,4
8000e330:	0c 9c       	mov	r12,r6
8000e332:	cd 1f       	rcall	8000e2d4 <__sfmoreglue>
8000e334:	8f 0c       	st.w	r7[0x0],r12
8000e336:	c0 30       	breq	8000e33c <__sfp+0x40>
8000e338:	6e 07       	ld.w	r7,r7[0x0]
8000e33a:	ce db       	rjmp	8000e314 <__sfp+0x18>
8000e33c:	30 c8       	mov	r8,12
8000e33e:	8d 38       	st.w	r6[0xc],r8
8000e340:	d8 22       	popm	r4-r7,pc
8000e342:	30 08       	mov	r8,0
8000e344:	f9 48 00 4c 	st.w	r12[76],r8
8000e348:	99 08       	st.w	r12[0x0],r8
8000e34a:	99 28       	st.w	r12[0x8],r8
8000e34c:	99 18       	st.w	r12[0x4],r8
8000e34e:	99 48       	st.w	r12[0x10],r8
8000e350:	99 58       	st.w	r12[0x14],r8
8000e352:	99 68       	st.w	r12[0x18],r8
8000e354:	99 d8       	st.w	r12[0x34],r8
8000e356:	99 e8       	st.w	r12[0x38],r8
8000e358:	f9 48 00 48 	st.w	r12[72],r8
8000e35c:	3f f8       	mov	r8,-1
8000e35e:	b8 78       	st.h	r12[0xe],r8
8000e360:	30 18       	mov	r8,1
8000e362:	b8 68       	st.h	r12[0xc],r8
8000e364:	d8 22       	popm	r4-r7,pc
8000e366:	d7 03       	nop
8000e368:	80 01       	ld.sh	r1,r0[0x0]
8000e36a:	1d f8       	ld.ub	r8,lr[0x7]

8000e36c <__sinit>:
8000e36c:	d4 21       	pushm	r4-r7,lr
8000e36e:	18 96       	mov	r6,r12
8000e370:	78 67       	ld.w	r7,r12[0x18]
8000e372:	58 07       	cp.w	r7,0
8000e374:	c4 91       	brne	8000e406 <__sinit+0x9a>
8000e376:	fe c8 00 ae 	sub	r8,pc,174
8000e37a:	30 15       	mov	r5,1
8000e37c:	99 a8       	st.w	r12[0x28],r8
8000e37e:	f9 47 00 d8 	st.w	r12[216],r7
8000e382:	f9 47 00 dc 	st.w	r12[220],r7
8000e386:	f9 47 00 e0 	st.w	r12[224],r7
8000e38a:	99 65       	st.w	r12[0x18],r5
8000e38c:	cb 8f       	rcall	8000e2fc <__sfp>
8000e38e:	8d 0c       	st.w	r6[0x0],r12
8000e390:	0c 9c       	mov	r12,r6
8000e392:	cb 5f       	rcall	8000e2fc <__sfp>
8000e394:	8d 1c       	st.w	r6[0x4],r12
8000e396:	0c 9c       	mov	r12,r6
8000e398:	cb 2f       	rcall	8000e2fc <__sfp>
8000e39a:	6c 09       	ld.w	r9,r6[0x0]
8000e39c:	30 48       	mov	r8,4
8000e39e:	93 07       	st.w	r9[0x0],r7
8000e3a0:	b2 68       	st.h	r9[0xc],r8
8000e3a2:	93 17       	st.w	r9[0x4],r7
8000e3a4:	93 27       	st.w	r9[0x8],r7
8000e3a6:	6c 18       	ld.w	r8,r6[0x4]
8000e3a8:	b2 77       	st.h	r9[0xe],r7
8000e3aa:	93 47       	st.w	r9[0x10],r7
8000e3ac:	93 57       	st.w	r9[0x14],r7
8000e3ae:	93 67       	st.w	r9[0x18],r7
8000e3b0:	93 89       	st.w	r9[0x20],r9
8000e3b2:	91 07       	st.w	r8[0x0],r7
8000e3b4:	91 17       	st.w	r8[0x4],r7
8000e3b6:	91 27       	st.w	r8[0x8],r7
8000e3b8:	fe ce eb d4 	sub	lr,pc,-5164
8000e3bc:	fe cb ec 04 	sub	r11,pc,-5116
8000e3c0:	93 9e       	st.w	r9[0x24],lr
8000e3c2:	93 ab       	st.w	r9[0x28],r11
8000e3c4:	fe ca ec 34 	sub	r10,pc,-5068
8000e3c8:	fe c4 ec 40 	sub	r4,pc,-5056
8000e3cc:	93 ba       	st.w	r9[0x2c],r10
8000e3ce:	93 c4       	st.w	r9[0x30],r4
8000e3d0:	30 99       	mov	r9,9
8000e3d2:	b0 69       	st.h	r8[0xc],r9
8000e3d4:	b0 75       	st.h	r8[0xe],r5
8000e3d6:	91 c4       	st.w	r8[0x30],r4
8000e3d8:	91 47       	st.w	r8[0x10],r7
8000e3da:	91 57       	st.w	r8[0x14],r7
8000e3dc:	91 67       	st.w	r8[0x18],r7
8000e3de:	91 88       	st.w	r8[0x20],r8
8000e3e0:	91 9e       	st.w	r8[0x24],lr
8000e3e2:	91 ab       	st.w	r8[0x28],r11
8000e3e4:	91 ba       	st.w	r8[0x2c],r10
8000e3e6:	8d 2c       	st.w	r6[0x8],r12
8000e3e8:	31 28       	mov	r8,18
8000e3ea:	99 07       	st.w	r12[0x0],r7
8000e3ec:	b8 68       	st.h	r12[0xc],r8
8000e3ee:	99 17       	st.w	r12[0x4],r7
8000e3f0:	99 27       	st.w	r12[0x8],r7
8000e3f2:	30 28       	mov	r8,2
8000e3f4:	b8 78       	st.h	r12[0xe],r8
8000e3f6:	99 c4       	st.w	r12[0x30],r4
8000e3f8:	99 67       	st.w	r12[0x18],r7
8000e3fa:	99 9e       	st.w	r12[0x24],lr
8000e3fc:	99 ab       	st.w	r12[0x28],r11
8000e3fe:	99 ba       	st.w	r12[0x2c],r10
8000e400:	99 47       	st.w	r12[0x10],r7
8000e402:	99 57       	st.w	r12[0x14],r7
8000e404:	99 8c       	st.w	r12[0x20],r12
8000e406:	d8 22       	popm	r4-r7,pc

8000e408 <_malloc_trim_r>:
8000e408:	d4 21       	pushm	r4-r7,lr
8000e40a:	16 95       	mov	r5,r11
8000e40c:	18 97       	mov	r7,r12
8000e40e:	e0 a0 05 35 	rcall	8000ee78 <__malloc_lock>
8000e412:	4a 24       	lddpc	r4,8000e498 <_malloc_trim_r+0x90>
8000e414:	68 28       	ld.w	r8,r4[0x8]
8000e416:	70 16       	ld.w	r6,r8[0x4]
8000e418:	e0 16 ff fc 	andl	r6,0xfffc
8000e41c:	ec c8 ff 91 	sub	r8,r6,-111
8000e420:	f0 05 01 05 	sub	r5,r8,r5
8000e424:	e0 15 ff 80 	andl	r5,0xff80
8000e428:	ea c5 00 80 	sub	r5,r5,128
8000e42c:	e0 45 00 7f 	cp.w	r5,127
8000e430:	e0 8a 00 23 	brle	8000e476 <_malloc_trim_r+0x6e>
8000e434:	30 0b       	mov	r11,0
8000e436:	0e 9c       	mov	r12,r7
8000e438:	e0 a0 09 74 	rcall	8000f720 <_sbrk_r>
8000e43c:	68 28       	ld.w	r8,r4[0x8]
8000e43e:	0c 08       	add	r8,r6
8000e440:	10 3c       	cp.w	r12,r8
8000e442:	c1 a1       	brne	8000e476 <_malloc_trim_r+0x6e>
8000e444:	ea 0b 11 00 	rsub	r11,r5,0
8000e448:	0e 9c       	mov	r12,r7
8000e44a:	e0 a0 09 6b 	rcall	8000f720 <_sbrk_r>
8000e44e:	5b fc       	cp.w	r12,-1
8000e450:	c1 71       	brne	8000e47e <_malloc_trim_r+0x76>
8000e452:	30 0b       	mov	r11,0
8000e454:	0e 9c       	mov	r12,r7
8000e456:	e0 a0 09 65 	rcall	8000f720 <_sbrk_r>
8000e45a:	68 28       	ld.w	r8,r4[0x8]
8000e45c:	f8 08 01 09 	sub	r9,r12,r8
8000e460:	58 f9       	cp.w	r9,15
8000e462:	e0 8a 00 0a 	brle	8000e476 <_malloc_trim_r+0x6e>
8000e466:	a1 a9       	sbr	r9,0x0
8000e468:	91 19       	st.w	r8[0x4],r9
8000e46a:	48 d8       	lddpc	r8,8000e49c <_malloc_trim_r+0x94>
8000e46c:	70 09       	ld.w	r9,r8[0x0]
8000e46e:	48 d8       	lddpc	r8,8000e4a0 <_malloc_trim_r+0x98>
8000e470:	f8 09 01 09 	sub	r9,r12,r9
8000e474:	91 09       	st.w	r8[0x0],r9
8000e476:	0e 9c       	mov	r12,r7
8000e478:	e0 a0 05 01 	rcall	8000ee7a <__malloc_unlock>
8000e47c:	d8 2a       	popm	r4-r7,pc,r12=0
8000e47e:	68 28       	ld.w	r8,r4[0x8]
8000e480:	0a 16       	sub	r6,r5
8000e482:	a1 a6       	sbr	r6,0x0
8000e484:	91 16       	st.w	r8[0x4],r6
8000e486:	48 78       	lddpc	r8,8000e4a0 <_malloc_trim_r+0x98>
8000e488:	70 09       	ld.w	r9,r8[0x0]
8000e48a:	0a 19       	sub	r9,r5
8000e48c:	0e 9c       	mov	r12,r7
8000e48e:	91 09       	st.w	r8[0x0],r9
8000e490:	e0 a0 04 f5 	rcall	8000ee7a <__malloc_unlock>
8000e494:	da 2a       	popm	r4-r7,pc,r12=1
8000e496:	d7 03       	nop
8000e498:	00 00       	add	r0,r0
8000e49a:	0d 08       	ld.w	r8,r6++
8000e49c:	00 00       	add	r0,r0
8000e49e:	11 14       	ld.sh	r4,r8++
8000e4a0:	00 00       	add	r0,r0
8000e4a2:	15 14       	ld.sh	r4,r10++

8000e4a4 <_free_r>:
8000e4a4:	d4 21       	pushm	r4-r7,lr
8000e4a6:	16 96       	mov	r6,r11
8000e4a8:	18 97       	mov	r7,r12
8000e4aa:	58 0b       	cp.w	r11,0
8000e4ac:	e0 80 00 c2 	breq	8000e630 <_free_r+0x18c>
8000e4b0:	e0 a0 04 e4 	rcall	8000ee78 <__malloc_lock>
8000e4b4:	20 86       	sub	r6,8
8000e4b6:	4c ca       	lddpc	r10,8000e5e4 <_free_r+0x140>
8000e4b8:	6c 18       	ld.w	r8,r6[0x4]
8000e4ba:	74 2e       	ld.w	lr,r10[0x8]
8000e4bc:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000e4c0:	a1 c8       	cbr	r8,0x0
8000e4c2:	ec 08 00 09 	add	r9,r6,r8
8000e4c6:	72 1b       	ld.w	r11,r9[0x4]
8000e4c8:	e0 1b ff fc 	andl	r11,0xfffc
8000e4cc:	1c 39       	cp.w	r9,lr
8000e4ce:	c1 c1       	brne	8000e506 <_free_r+0x62>
8000e4d0:	f6 08 00 08 	add	r8,r11,r8
8000e4d4:	58 0c       	cp.w	r12,0
8000e4d6:	c0 81       	brne	8000e4e6 <_free_r+0x42>
8000e4d8:	6c 09       	ld.w	r9,r6[0x0]
8000e4da:	12 16       	sub	r6,r9
8000e4dc:	12 08       	add	r8,r9
8000e4de:	6c 3b       	ld.w	r11,r6[0xc]
8000e4e0:	6c 29       	ld.w	r9,r6[0x8]
8000e4e2:	97 29       	st.w	r11[0x8],r9
8000e4e4:	93 3b       	st.w	r9[0xc],r11
8000e4e6:	10 99       	mov	r9,r8
8000e4e8:	95 26       	st.w	r10[0x8],r6
8000e4ea:	a1 a9       	sbr	r9,0x0
8000e4ec:	8d 19       	st.w	r6[0x4],r9
8000e4ee:	4b f9       	lddpc	r9,8000e5e8 <_free_r+0x144>
8000e4f0:	72 09       	ld.w	r9,r9[0x0]
8000e4f2:	12 38       	cp.w	r8,r9
8000e4f4:	c0 53       	brcs	8000e4fe <_free_r+0x5a>
8000e4f6:	4b e8       	lddpc	r8,8000e5ec <_free_r+0x148>
8000e4f8:	0e 9c       	mov	r12,r7
8000e4fa:	70 0b       	ld.w	r11,r8[0x0]
8000e4fc:	c8 6f       	rcall	8000e408 <_malloc_trim_r>
8000e4fe:	0e 9c       	mov	r12,r7
8000e500:	e0 a0 04 bd 	rcall	8000ee7a <__malloc_unlock>
8000e504:	d8 22       	popm	r4-r7,pc
8000e506:	93 1b       	st.w	r9[0x4],r11
8000e508:	58 0c       	cp.w	r12,0
8000e50a:	c0 30       	breq	8000e510 <_free_r+0x6c>
8000e50c:	30 0c       	mov	r12,0
8000e50e:	c1 08       	rjmp	8000e52e <_free_r+0x8a>
8000e510:	6c 0e       	ld.w	lr,r6[0x0]
8000e512:	f4 c5 ff f8 	sub	r5,r10,-8
8000e516:	1c 16       	sub	r6,lr
8000e518:	1c 08       	add	r8,lr
8000e51a:	6c 2e       	ld.w	lr,r6[0x8]
8000e51c:	0a 3e       	cp.w	lr,r5
8000e51e:	f9 bc 00 01 	moveq	r12,1
8000e522:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000e526:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000e52a:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000e52e:	f2 0b 00 0e 	add	lr,r9,r11
8000e532:	7c 1e       	ld.w	lr,lr[0x4]
8000e534:	ed be 00 00 	bld	lr,0x0
8000e538:	c1 30       	breq	8000e55e <_free_r+0xba>
8000e53a:	16 08       	add	r8,r11
8000e53c:	58 0c       	cp.w	r12,0
8000e53e:	c0 c1       	brne	8000e556 <_free_r+0xb2>
8000e540:	4a 9e       	lddpc	lr,8000e5e4 <_free_r+0x140>
8000e542:	72 2b       	ld.w	r11,r9[0x8]
8000e544:	2f 8e       	sub	lr,-8
8000e546:	1c 3b       	cp.w	r11,lr
8000e548:	c0 71       	brne	8000e556 <_free_r+0xb2>
8000e54a:	97 36       	st.w	r11[0xc],r6
8000e54c:	97 26       	st.w	r11[0x8],r6
8000e54e:	8d 2b       	st.w	r6[0x8],r11
8000e550:	8d 3b       	st.w	r6[0xc],r11
8000e552:	30 1c       	mov	r12,1
8000e554:	c0 58       	rjmp	8000e55e <_free_r+0xba>
8000e556:	72 2b       	ld.w	r11,r9[0x8]
8000e558:	72 39       	ld.w	r9,r9[0xc]
8000e55a:	93 2b       	st.w	r9[0x8],r11
8000e55c:	97 39       	st.w	r11[0xc],r9
8000e55e:	10 99       	mov	r9,r8
8000e560:	ec 08 09 08 	st.w	r6[r8],r8
8000e564:	a1 a9       	sbr	r9,0x0
8000e566:	8d 19       	st.w	r6[0x4],r9
8000e568:	58 0c       	cp.w	r12,0
8000e56a:	c6 01       	brne	8000e62a <_free_r+0x186>
8000e56c:	e0 48 01 ff 	cp.w	r8,511
8000e570:	e0 8b 00 13 	brhi	8000e596 <_free_r+0xf2>
8000e574:	a3 98       	lsr	r8,0x3
8000e576:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000e57a:	72 2b       	ld.w	r11,r9[0x8]
8000e57c:	8d 39       	st.w	r6[0xc],r9
8000e57e:	8d 2b       	st.w	r6[0x8],r11
8000e580:	97 36       	st.w	r11[0xc],r6
8000e582:	93 26       	st.w	r9[0x8],r6
8000e584:	a3 48       	asr	r8,0x2
8000e586:	74 19       	ld.w	r9,r10[0x4]
8000e588:	30 1b       	mov	r11,1
8000e58a:	f6 08 09 48 	lsl	r8,r11,r8
8000e58e:	f3 e8 10 08 	or	r8,r9,r8
8000e592:	95 18       	st.w	r10[0x4],r8
8000e594:	c4 b8       	rjmp	8000e62a <_free_r+0x186>
8000e596:	f0 09 16 09 	lsr	r9,r8,0x9
8000e59a:	58 49       	cp.w	r9,4
8000e59c:	e0 8b 00 06 	brhi	8000e5a8 <_free_r+0x104>
8000e5a0:	f0 0b 16 06 	lsr	r11,r8,0x6
8000e5a4:	2c 8b       	sub	r11,-56
8000e5a6:	c2 68       	rjmp	8000e5f2 <_free_r+0x14e>
8000e5a8:	59 49       	cp.w	r9,20
8000e5aa:	e0 8b 00 05 	brhi	8000e5b4 <_free_r+0x110>
8000e5ae:	f2 cb ff a5 	sub	r11,r9,-91
8000e5b2:	c2 08       	rjmp	8000e5f2 <_free_r+0x14e>
8000e5b4:	e0 49 00 54 	cp.w	r9,84
8000e5b8:	e0 8b 00 06 	brhi	8000e5c4 <_free_r+0x120>
8000e5bc:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000e5c0:	29 2b       	sub	r11,-110
8000e5c2:	c1 88       	rjmp	8000e5f2 <_free_r+0x14e>
8000e5c4:	e0 49 01 54 	cp.w	r9,340
8000e5c8:	e0 8b 00 06 	brhi	8000e5d4 <_free_r+0x130>
8000e5cc:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000e5d0:	28 9b       	sub	r11,-119
8000e5d2:	c1 08       	rjmp	8000e5f2 <_free_r+0x14e>
8000e5d4:	f0 0b 16 12 	lsr	r11,r8,0x12
8000e5d8:	e0 49 05 54 	cp.w	r9,1364
8000e5dc:	e0 88 00 0a 	brls	8000e5f0 <_free_r+0x14c>
8000e5e0:	37 eb       	mov	r11,126
8000e5e2:	c0 88       	rjmp	8000e5f2 <_free_r+0x14e>
8000e5e4:	00 00       	add	r0,r0
8000e5e6:	0d 08       	ld.w	r8,r6++
8000e5e8:	00 00       	add	r0,r0
8000e5ea:	11 10       	ld.sh	r0,r8++
8000e5ec:	00 00       	add	r0,r0
8000e5ee:	15 10       	ld.sh	r0,r10++
8000e5f0:	28 4b       	sub	r11,-124
8000e5f2:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000e5f6:	78 29       	ld.w	r9,r12[0x8]
8000e5f8:	18 39       	cp.w	r9,r12
8000e5fa:	c0 e1       	brne	8000e616 <_free_r+0x172>
8000e5fc:	74 18       	ld.w	r8,r10[0x4]
8000e5fe:	a3 4b       	asr	r11,0x2
8000e600:	30 1c       	mov	r12,1
8000e602:	f8 0b 09 4b 	lsl	r11,r12,r11
8000e606:	f1 eb 10 0b 	or	r11,r8,r11
8000e60a:	12 98       	mov	r8,r9
8000e60c:	95 1b       	st.w	r10[0x4],r11
8000e60e:	c0 a8       	rjmp	8000e622 <_free_r+0x17e>
8000e610:	72 29       	ld.w	r9,r9[0x8]
8000e612:	18 39       	cp.w	r9,r12
8000e614:	c0 60       	breq	8000e620 <_free_r+0x17c>
8000e616:	72 1a       	ld.w	r10,r9[0x4]
8000e618:	e0 1a ff fc 	andl	r10,0xfffc
8000e61c:	14 38       	cp.w	r8,r10
8000e61e:	cf 93       	brcs	8000e610 <_free_r+0x16c>
8000e620:	72 38       	ld.w	r8,r9[0xc]
8000e622:	8d 38       	st.w	r6[0xc],r8
8000e624:	8d 29       	st.w	r6[0x8],r9
8000e626:	93 36       	st.w	r9[0xc],r6
8000e628:	91 26       	st.w	r8[0x8],r6
8000e62a:	0e 9c       	mov	r12,r7
8000e62c:	e0 a0 04 27 	rcall	8000ee7a <__malloc_unlock>
8000e630:	d8 22       	popm	r4-r7,pc
8000e632:	d7 03       	nop

8000e634 <__sfvwrite_r>:
8000e634:	d4 31       	pushm	r0-r7,lr
8000e636:	20 3d       	sub	sp,12
8000e638:	14 94       	mov	r4,r10
8000e63a:	18 95       	mov	r5,r12
8000e63c:	16 97       	mov	r7,r11
8000e63e:	74 28       	ld.w	r8,r10[0x8]
8000e640:	58 08       	cp.w	r8,0
8000e642:	e0 80 01 48 	breq	8000e8d2 <__sfvwrite_r+0x29e>
8000e646:	96 68       	ld.sh	r8,r11[0xc]
8000e648:	ed b8 00 03 	bld	r8,0x3
8000e64c:	c0 41       	brne	8000e654 <__sfvwrite_r+0x20>
8000e64e:	76 48       	ld.w	r8,r11[0x10]
8000e650:	58 08       	cp.w	r8,0
8000e652:	c0 c1       	brne	8000e66a <__sfvwrite_r+0x36>
8000e654:	0e 9b       	mov	r11,r7
8000e656:	0a 9c       	mov	r12,r5
8000e658:	fe b0 f6 c0 	rcall	8000d3d8 <__swsetup_r>
8000e65c:	c0 70       	breq	8000e66a <__sfvwrite_r+0x36>
8000e65e:	8e 68       	ld.sh	r8,r7[0xc]
8000e660:	a7 a8       	sbr	r8,0x6
8000e662:	ae 68       	st.h	r7[0xc],r8
8000e664:	30 98       	mov	r8,9
8000e666:	8b 38       	st.w	r5[0xc],r8
8000e668:	c3 39       	rjmp	8000e8ce <__sfvwrite_r+0x29a>
8000e66a:	8e 63       	ld.sh	r3,r7[0xc]
8000e66c:	68 00       	ld.w	r0,r4[0x0]
8000e66e:	06 96       	mov	r6,r3
8000e670:	e2 16 00 02 	andl	r6,0x2,COH
8000e674:	c2 10       	breq	8000e6b6 <__sfvwrite_r+0x82>
8000e676:	30 03       	mov	r3,0
8000e678:	e0 62 04 00 	mov	r2,1024
8000e67c:	06 96       	mov	r6,r3
8000e67e:	c0 48       	rjmp	8000e686 <__sfvwrite_r+0x52>
8000e680:	60 03       	ld.w	r3,r0[0x0]
8000e682:	60 16       	ld.w	r6,r0[0x4]
8000e684:	2f 80       	sub	r0,-8
8000e686:	58 06       	cp.w	r6,0
8000e688:	cf c0       	breq	8000e680 <__sfvwrite_r+0x4c>
8000e68a:	e0 46 04 00 	cp.w	r6,1024
8000e68e:	ec 09 17 80 	movls	r9,r6
8000e692:	e4 09 17 b0 	movhi	r9,r2
8000e696:	06 9a       	mov	r10,r3
8000e698:	6e a8       	ld.w	r8,r7[0x28]
8000e69a:	6e 8b       	ld.w	r11,r7[0x20]
8000e69c:	0a 9c       	mov	r12,r5
8000e69e:	5d 18       	icall	r8
8000e6a0:	18 16       	sub	r6,r12
8000e6a2:	58 0c       	cp.w	r12,0
8000e6a4:	e0 8a 01 12 	brle	8000e8c8 <__sfvwrite_r+0x294>
8000e6a8:	68 28       	ld.w	r8,r4[0x8]
8000e6aa:	18 18       	sub	r8,r12
8000e6ac:	89 28       	st.w	r4[0x8],r8
8000e6ae:	e0 80 01 12 	breq	8000e8d2 <__sfvwrite_r+0x29e>
8000e6b2:	18 03       	add	r3,r12
8000e6b4:	ce 9b       	rjmp	8000e686 <__sfvwrite_r+0x52>
8000e6b6:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000e6ba:	c0 70       	breq	8000e6c8 <__sfvwrite_r+0x94>
8000e6bc:	50 06       	stdsp	sp[0x0],r6
8000e6be:	0c 93       	mov	r3,r6
8000e6c0:	0c 91       	mov	r1,r6
8000e6c2:	50 15       	stdsp	sp[0x4],r5
8000e6c4:	08 92       	mov	r2,r4
8000e6c6:	c9 e8       	rjmp	8000e802 <__sfvwrite_r+0x1ce>
8000e6c8:	06 96       	mov	r6,r3
8000e6ca:	08 91       	mov	r1,r4
8000e6cc:	c0 48       	rjmp	8000e6d4 <__sfvwrite_r+0xa0>
8000e6ce:	60 03       	ld.w	r3,r0[0x0]
8000e6d0:	60 16       	ld.w	r6,r0[0x4]
8000e6d2:	2f 80       	sub	r0,-8
8000e6d4:	58 06       	cp.w	r6,0
8000e6d6:	cf c0       	breq	8000e6ce <__sfvwrite_r+0x9a>
8000e6d8:	8e 68       	ld.sh	r8,r7[0xc]
8000e6da:	6e 24       	ld.w	r4,r7[0x8]
8000e6dc:	10 99       	mov	r9,r8
8000e6de:	e2 19 02 00 	andl	r9,0x200,COH
8000e6e2:	c5 50       	breq	8000e78c <__sfvwrite_r+0x158>
8000e6e4:	08 36       	cp.w	r6,r4
8000e6e6:	c4 33       	brcs	8000e76c <__sfvwrite_r+0x138>
8000e6e8:	10 99       	mov	r9,r8
8000e6ea:	e2 19 04 80 	andl	r9,0x480,COH
8000e6ee:	c3 f0       	breq	8000e76c <__sfvwrite_r+0x138>
8000e6f0:	6e 4b       	ld.w	r11,r7[0x10]
8000e6f2:	6e 09       	ld.w	r9,r7[0x0]
8000e6f4:	16 19       	sub	r9,r11
8000e6f6:	50 09       	stdsp	sp[0x0],r9
8000e6f8:	6e 59       	ld.w	r9,r7[0x14]
8000e6fa:	10 9c       	mov	r12,r8
8000e6fc:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000e700:	30 28       	mov	r8,2
8000e702:	f4 08 0c 08 	divs	r8,r10,r8
8000e706:	fa e9 00 04 	st.d	sp[4],r8
8000e70a:	10 94       	mov	r4,r8
8000e70c:	40 09       	lddsp	r9,sp[0x0]
8000e70e:	e2 1c 04 00 	andl	r12,0x400,COH
8000e712:	2f f9       	sub	r9,-1
8000e714:	0c 09       	add	r9,r6
8000e716:	12 38       	cp.w	r8,r9
8000e718:	f2 04 17 30 	movlo	r4,r9
8000e71c:	58 0c       	cp.w	r12,0
8000e71e:	c1 00       	breq	8000e73e <__sfvwrite_r+0x10a>
8000e720:	08 9b       	mov	r11,r4
8000e722:	0a 9c       	mov	r12,r5
8000e724:	c6 6d       	rcall	8000e9f0 <_malloc_r>
8000e726:	18 92       	mov	r2,r12
8000e728:	c1 40       	breq	8000e750 <__sfvwrite_r+0x11c>
8000e72a:	40 0a       	lddsp	r10,sp[0x0]
8000e72c:	6e 4b       	ld.w	r11,r7[0x10]
8000e72e:	fe b0 e4 64 	rcall	8000aff6 <memcpy>
8000e732:	8e 68       	ld.sh	r8,r7[0xc]
8000e734:	e0 18 fb 7f 	andl	r8,0xfb7f
8000e738:	a7 b8       	sbr	r8,0x7
8000e73a:	ae 68       	st.h	r7[0xc],r8
8000e73c:	c0 d8       	rjmp	8000e756 <__sfvwrite_r+0x122>
8000e73e:	08 9a       	mov	r10,r4
8000e740:	0a 9c       	mov	r12,r5
8000e742:	e0 a0 06 8d 	rcall	8000f45c <_realloc_r>
8000e746:	18 92       	mov	r2,r12
8000e748:	c0 71       	brne	8000e756 <__sfvwrite_r+0x122>
8000e74a:	6e 4b       	ld.w	r11,r7[0x10]
8000e74c:	0a 9c       	mov	r12,r5
8000e74e:	ca be       	rcall	8000e4a4 <_free_r>
8000e750:	30 c8       	mov	r8,12
8000e752:	8b 38       	st.w	r5[0xc],r8
8000e754:	cb a8       	rjmp	8000e8c8 <__sfvwrite_r+0x294>
8000e756:	40 0a       	lddsp	r10,sp[0x0]
8000e758:	40 09       	lddsp	r9,sp[0x0]
8000e75a:	e8 0a 01 0a 	sub	r10,r4,r10
8000e75e:	e4 09 00 08 	add	r8,r2,r9
8000e762:	8f 54       	st.w	r7[0x14],r4
8000e764:	8f 2a       	st.w	r7[0x8],r10
8000e766:	8f 08       	st.w	r7[0x0],r8
8000e768:	8f 42       	st.w	r7[0x10],r2
8000e76a:	0c 94       	mov	r4,r6
8000e76c:	08 36       	cp.w	r6,r4
8000e76e:	ec 04 17 30 	movlo	r4,r6
8000e772:	06 9b       	mov	r11,r3
8000e774:	08 9a       	mov	r10,r4
8000e776:	6e 0c       	ld.w	r12,r7[0x0]
8000e778:	e0 a0 03 61 	rcall	8000ee3a <memmove>
8000e77c:	6e 08       	ld.w	r8,r7[0x0]
8000e77e:	08 08       	add	r8,r4
8000e780:	8f 08       	st.w	r7[0x0],r8
8000e782:	6e 28       	ld.w	r8,r7[0x8]
8000e784:	08 18       	sub	r8,r4
8000e786:	0c 94       	mov	r4,r6
8000e788:	8f 28       	st.w	r7[0x8],r8
8000e78a:	c3 08       	rjmp	8000e7ea <__sfvwrite_r+0x1b6>
8000e78c:	08 36       	cp.w	r6,r4
8000e78e:	5f ba       	srhi	r10
8000e790:	6e 0c       	ld.w	r12,r7[0x0]
8000e792:	6e 48       	ld.w	r8,r7[0x10]
8000e794:	10 3c       	cp.w	r12,r8
8000e796:	5f b8       	srhi	r8
8000e798:	f5 e8 00 08 	and	r8,r10,r8
8000e79c:	f2 08 18 00 	cp.b	r8,r9
8000e7a0:	c0 e0       	breq	8000e7bc <__sfvwrite_r+0x188>
8000e7a2:	06 9b       	mov	r11,r3
8000e7a4:	08 9a       	mov	r10,r4
8000e7a6:	e0 a0 03 4a 	rcall	8000ee3a <memmove>
8000e7aa:	6e 08       	ld.w	r8,r7[0x0]
8000e7ac:	08 08       	add	r8,r4
8000e7ae:	0e 9b       	mov	r11,r7
8000e7b0:	8f 08       	st.w	r7[0x0],r8
8000e7b2:	0a 9c       	mov	r12,r5
8000e7b4:	fe b0 fd 00 	rcall	8000e1b4 <_fflush_r>
8000e7b8:	c1 90       	breq	8000e7ea <__sfvwrite_r+0x1b6>
8000e7ba:	c8 78       	rjmp	8000e8c8 <__sfvwrite_r+0x294>
8000e7bc:	6e 59       	ld.w	r9,r7[0x14]
8000e7be:	12 36       	cp.w	r6,r9
8000e7c0:	c0 a3       	brcs	8000e7d4 <__sfvwrite_r+0x1a0>
8000e7c2:	6e a8       	ld.w	r8,r7[0x28]
8000e7c4:	06 9a       	mov	r10,r3
8000e7c6:	6e 8b       	ld.w	r11,r7[0x20]
8000e7c8:	0a 9c       	mov	r12,r5
8000e7ca:	5d 18       	icall	r8
8000e7cc:	18 94       	mov	r4,r12
8000e7ce:	e0 89 00 0e 	brgt	8000e7ea <__sfvwrite_r+0x1b6>
8000e7d2:	c7 b8       	rjmp	8000e8c8 <__sfvwrite_r+0x294>
8000e7d4:	0c 9a       	mov	r10,r6
8000e7d6:	06 9b       	mov	r11,r3
8000e7d8:	e0 a0 03 31 	rcall	8000ee3a <memmove>
8000e7dc:	6e 08       	ld.w	r8,r7[0x0]
8000e7de:	0c 08       	add	r8,r6
8000e7e0:	0c 94       	mov	r4,r6
8000e7e2:	8f 08       	st.w	r7[0x0],r8
8000e7e4:	6e 28       	ld.w	r8,r7[0x8]
8000e7e6:	0c 18       	sub	r8,r6
8000e7e8:	8f 28       	st.w	r7[0x8],r8
8000e7ea:	62 28       	ld.w	r8,r1[0x8]
8000e7ec:	08 18       	sub	r8,r4
8000e7ee:	83 28       	st.w	r1[0x8],r8
8000e7f0:	c7 10       	breq	8000e8d2 <__sfvwrite_r+0x29e>
8000e7f2:	08 16       	sub	r6,r4
8000e7f4:	08 03       	add	r3,r4
8000e7f6:	c6 fb       	rjmp	8000e6d4 <__sfvwrite_r+0xa0>
8000e7f8:	60 03       	ld.w	r3,r0[0x0]
8000e7fa:	60 11       	ld.w	r1,r0[0x4]
8000e7fc:	30 08       	mov	r8,0
8000e7fe:	2f 80       	sub	r0,-8
8000e800:	50 08       	stdsp	sp[0x0],r8
8000e802:	58 01       	cp.w	r1,0
8000e804:	cf a0       	breq	8000e7f8 <__sfvwrite_r+0x1c4>
8000e806:	40 0a       	lddsp	r10,sp[0x0]
8000e808:	58 0a       	cp.w	r10,0
8000e80a:	c1 81       	brne	8000e83a <__sfvwrite_r+0x206>
8000e80c:	02 9a       	mov	r10,r1
8000e80e:	30 ab       	mov	r11,10
8000e810:	06 9c       	mov	r12,r3
8000e812:	e0 a0 03 09 	rcall	8000ee24 <memchr>
8000e816:	f9 b8 01 01 	movne	r8,1
8000e81a:	f9 d8 e1 06 	addne	r6,r12,r8
8000e81e:	ed d3 e1 16 	subne	r6,r6,r3
8000e822:	f9 b9 01 01 	movne	r9,1
8000e826:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000e82a:	f9 b8 00 01 	moveq	r8,1
8000e82e:	e3 d8 e0 06 	addeq	r6,r1,r8
8000e832:	f9 b8 00 01 	moveq	r8,1
8000e836:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000e83a:	02 36       	cp.w	r6,r1
8000e83c:	ec 04 17 80 	movls	r4,r6
8000e840:	e2 04 17 b0 	movhi	r4,r1
8000e844:	6e 59       	ld.w	r9,r7[0x14]
8000e846:	6e 25       	ld.w	r5,r7[0x8]
8000e848:	f2 05 00 05 	add	r5,r9,r5
8000e84c:	0a 34       	cp.w	r4,r5
8000e84e:	5f 9a       	srgt	r10
8000e850:	6e 0c       	ld.w	r12,r7[0x0]
8000e852:	6e 48       	ld.w	r8,r7[0x10]
8000e854:	10 3c       	cp.w	r12,r8
8000e856:	5f b8       	srhi	r8
8000e858:	f5 e8 00 08 	and	r8,r10,r8
8000e85c:	30 0a       	mov	r10,0
8000e85e:	f4 08 18 00 	cp.b	r8,r10
8000e862:	c0 e0       	breq	8000e87e <__sfvwrite_r+0x24a>
8000e864:	06 9b       	mov	r11,r3
8000e866:	0a 9a       	mov	r10,r5
8000e868:	e0 a0 02 e9 	rcall	8000ee3a <memmove>
8000e86c:	6e 08       	ld.w	r8,r7[0x0]
8000e86e:	0a 08       	add	r8,r5
8000e870:	0e 9b       	mov	r11,r7
8000e872:	8f 08       	st.w	r7[0x0],r8
8000e874:	40 1c       	lddsp	r12,sp[0x4]
8000e876:	fe b0 fc 9f 	rcall	8000e1b4 <_fflush_r>
8000e87a:	c1 80       	breq	8000e8aa <__sfvwrite_r+0x276>
8000e87c:	c2 68       	rjmp	8000e8c8 <__sfvwrite_r+0x294>
8000e87e:	12 34       	cp.w	r4,r9
8000e880:	c0 a5       	brlt	8000e894 <__sfvwrite_r+0x260>
8000e882:	6e a8       	ld.w	r8,r7[0x28]
8000e884:	06 9a       	mov	r10,r3
8000e886:	6e 8b       	ld.w	r11,r7[0x20]
8000e888:	40 1c       	lddsp	r12,sp[0x4]
8000e88a:	5d 18       	icall	r8
8000e88c:	18 95       	mov	r5,r12
8000e88e:	e0 89 00 0e 	brgt	8000e8aa <__sfvwrite_r+0x276>
8000e892:	c1 b8       	rjmp	8000e8c8 <__sfvwrite_r+0x294>
8000e894:	08 9a       	mov	r10,r4
8000e896:	06 9b       	mov	r11,r3
8000e898:	e0 a0 02 d1 	rcall	8000ee3a <memmove>
8000e89c:	6e 08       	ld.w	r8,r7[0x0]
8000e89e:	08 08       	add	r8,r4
8000e8a0:	08 95       	mov	r5,r4
8000e8a2:	8f 08       	st.w	r7[0x0],r8
8000e8a4:	6e 28       	ld.w	r8,r7[0x8]
8000e8a6:	08 18       	sub	r8,r4
8000e8a8:	8f 28       	st.w	r7[0x8],r8
8000e8aa:	0a 16       	sub	r6,r5
8000e8ac:	c0 71       	brne	8000e8ba <__sfvwrite_r+0x286>
8000e8ae:	0e 9b       	mov	r11,r7
8000e8b0:	40 1c       	lddsp	r12,sp[0x4]
8000e8b2:	fe b0 fc 81 	rcall	8000e1b4 <_fflush_r>
8000e8b6:	c0 91       	brne	8000e8c8 <__sfvwrite_r+0x294>
8000e8b8:	50 06       	stdsp	sp[0x0],r6
8000e8ba:	64 28       	ld.w	r8,r2[0x8]
8000e8bc:	0a 18       	sub	r8,r5
8000e8be:	85 28       	st.w	r2[0x8],r8
8000e8c0:	c0 90       	breq	8000e8d2 <__sfvwrite_r+0x29e>
8000e8c2:	0a 11       	sub	r1,r5
8000e8c4:	0a 03       	add	r3,r5
8000e8c6:	c9 eb       	rjmp	8000e802 <__sfvwrite_r+0x1ce>
8000e8c8:	8e 68       	ld.sh	r8,r7[0xc]
8000e8ca:	a7 a8       	sbr	r8,0x6
8000e8cc:	ae 68       	st.h	r7[0xc],r8
8000e8ce:	3f fc       	mov	r12,-1
8000e8d0:	c0 28       	rjmp	8000e8d4 <__sfvwrite_r+0x2a0>
8000e8d2:	30 0c       	mov	r12,0
8000e8d4:	2f dd       	sub	sp,-12
8000e8d6:	d8 32       	popm	r0-r7,pc

8000e8d8 <_fwalk>:
8000e8d8:	d4 31       	pushm	r0-r7,lr
8000e8da:	30 05       	mov	r5,0
8000e8dc:	16 91       	mov	r1,r11
8000e8de:	f8 c7 ff 28 	sub	r7,r12,-216
8000e8e2:	0a 92       	mov	r2,r5
8000e8e4:	fe b0 fc f0 	rcall	8000e2c4 <__sfp_lock_acquire>
8000e8e8:	3f f3       	mov	r3,-1
8000e8ea:	c1 68       	rjmp	8000e916 <_fwalk+0x3e>
8000e8ec:	6e 26       	ld.w	r6,r7[0x8]
8000e8ee:	6e 14       	ld.w	r4,r7[0x4]
8000e8f0:	2f 46       	sub	r6,-12
8000e8f2:	c0 c8       	rjmp	8000e90a <_fwalk+0x32>
8000e8f4:	8c 08       	ld.sh	r8,r6[0x0]
8000e8f6:	e4 08 19 00 	cp.h	r8,r2
8000e8fa:	c0 70       	breq	8000e908 <_fwalk+0x30>
8000e8fc:	8c 18       	ld.sh	r8,r6[0x2]
8000e8fe:	e6 08 19 00 	cp.h	r8,r3
8000e902:	c0 30       	breq	8000e908 <_fwalk+0x30>
8000e904:	5d 11       	icall	r1
8000e906:	18 45       	or	r5,r12
8000e908:	2a 46       	sub	r6,-92
8000e90a:	20 14       	sub	r4,1
8000e90c:	ec cc 00 0c 	sub	r12,r6,12
8000e910:	58 04       	cp.w	r4,0
8000e912:	cf 14       	brge	8000e8f4 <_fwalk+0x1c>
8000e914:	6e 07       	ld.w	r7,r7[0x0]
8000e916:	58 07       	cp.w	r7,0
8000e918:	ce a1       	brne	8000e8ec <_fwalk+0x14>
8000e91a:	fe b0 fc d6 	rcall	8000e2c6 <__sfp_lock_release>
8000e91e:	0a 9c       	mov	r12,r5
8000e920:	d8 32       	popm	r0-r7,pc
8000e922:	d7 03       	nop

8000e924 <_localeconv_r>:
8000e924:	48 1c       	lddpc	r12,8000e928 <_localeconv_r+0x4>
8000e926:	5e fc       	retal	r12
8000e928:	80 01       	ld.sh	r1,r0[0x0]
8000e92a:	22 40       	sub	r0,36

8000e92c <__smakebuf_r>:
8000e92c:	d4 21       	pushm	r4-r7,lr
8000e92e:	20 fd       	sub	sp,60
8000e930:	96 68       	ld.sh	r8,r11[0xc]
8000e932:	16 97       	mov	r7,r11
8000e934:	18 96       	mov	r6,r12
8000e936:	e2 18 00 02 	andl	r8,0x2,COH
8000e93a:	c3 c1       	brne	8000e9b2 <__smakebuf_r+0x86>
8000e93c:	96 7b       	ld.sh	r11,r11[0xe]
8000e93e:	f0 0b 19 00 	cp.h	r11,r8
8000e942:	c0 55       	brlt	8000e94c <__smakebuf_r+0x20>
8000e944:	1a 9a       	mov	r10,sp
8000e946:	e0 a0 08 b1 	rcall	8000faa8 <_fstat_r>
8000e94a:	c0 f4       	brge	8000e968 <__smakebuf_r+0x3c>
8000e94c:	8e 65       	ld.sh	r5,r7[0xc]
8000e94e:	0a 98       	mov	r8,r5
8000e950:	ab b8       	sbr	r8,0xb
8000e952:	e2 15 00 80 	andl	r5,0x80,COH
8000e956:	ae 68       	st.h	r7[0xc],r8
8000e958:	30 04       	mov	r4,0
8000e95a:	e0 68 04 00 	mov	r8,1024
8000e95e:	f9 b5 01 40 	movne	r5,64
8000e962:	f0 05 17 00 	moveq	r5,r8
8000e966:	c1 c8       	rjmp	8000e99e <__smakebuf_r+0x72>
8000e968:	40 18       	lddsp	r8,sp[0x4]
8000e96a:	e2 18 f0 00 	andl	r8,0xf000,COH
8000e96e:	e0 48 20 00 	cp.w	r8,8192
8000e972:	5f 04       	sreq	r4
8000e974:	e0 48 80 00 	cp.w	r8,32768
8000e978:	c0 e1       	brne	8000e994 <__smakebuf_r+0x68>
8000e97a:	6e b9       	ld.w	r9,r7[0x2c]
8000e97c:	fe c8 f1 ec 	sub	r8,pc,-3604
8000e980:	10 39       	cp.w	r9,r8
8000e982:	c0 91       	brne	8000e994 <__smakebuf_r+0x68>
8000e984:	8e 68       	ld.sh	r8,r7[0xc]
8000e986:	e0 65 04 00 	mov	r5,1024
8000e98a:	ab a8       	sbr	r8,0xa
8000e98c:	ef 45 00 50 	st.w	r7[80],r5
8000e990:	ae 68       	st.h	r7[0xc],r8
8000e992:	c0 68       	rjmp	8000e99e <__smakebuf_r+0x72>
8000e994:	8e 68       	ld.sh	r8,r7[0xc]
8000e996:	e0 65 04 00 	mov	r5,1024
8000e99a:	ab b8       	sbr	r8,0xb
8000e99c:	ae 68       	st.h	r7[0xc],r8
8000e99e:	0a 9b       	mov	r11,r5
8000e9a0:	0c 9c       	mov	r12,r6
8000e9a2:	c2 7c       	rcall	8000e9f0 <_malloc_r>
8000e9a4:	8e 68       	ld.sh	r8,r7[0xc]
8000e9a6:	c0 d1       	brne	8000e9c0 <__smakebuf_r+0x94>
8000e9a8:	ed b8 00 09 	bld	r8,0x9
8000e9ac:	c1 f0       	breq	8000e9ea <__smakebuf_r+0xbe>
8000e9ae:	a1 b8       	sbr	r8,0x1
8000e9b0:	ae 68       	st.h	r7[0xc],r8
8000e9b2:	ee c8 ff b9 	sub	r8,r7,-71
8000e9b6:	8f 48       	st.w	r7[0x10],r8
8000e9b8:	8f 08       	st.w	r7[0x0],r8
8000e9ba:	30 18       	mov	r8,1
8000e9bc:	8f 58       	st.w	r7[0x14],r8
8000e9be:	c1 68       	rjmp	8000e9ea <__smakebuf_r+0xbe>
8000e9c0:	a7 b8       	sbr	r8,0x7
8000e9c2:	8f 4c       	st.w	r7[0x10],r12
8000e9c4:	ae 68       	st.h	r7[0xc],r8
8000e9c6:	8f 55       	st.w	r7[0x14],r5
8000e9c8:	fe c8 07 00 	sub	r8,pc,1792
8000e9cc:	8f 0c       	st.w	r7[0x0],r12
8000e9ce:	8d a8       	st.w	r6[0x28],r8
8000e9d0:	58 04       	cp.w	r4,0
8000e9d2:	c0 c0       	breq	8000e9ea <__smakebuf_r+0xbe>
8000e9d4:	8e 7c       	ld.sh	r12,r7[0xe]
8000e9d6:	e0 a0 07 51 	rcall	8000f878 <isatty>
8000e9da:	ef f8 12 06 	ld.shne	r8,r7[0xc]
8000e9de:	f9 b9 01 01 	movne	r9,1
8000e9e2:	f1 d9 e1 38 	orne	r8,r8,r9
8000e9e6:	ef f8 1c 06 	st.hne	r7[0xc],r8
8000e9ea:	2f 1d       	sub	sp,-60
8000e9ec:	d8 22       	popm	r4-r7,pc
8000e9ee:	d7 03       	nop

8000e9f0 <_malloc_r>:
8000e9f0:	d4 31       	pushm	r0-r7,lr
8000e9f2:	f6 c7 ff f5 	sub	r7,r11,-11
8000e9f6:	18 95       	mov	r5,r12
8000e9f8:	59 67       	cp.w	r7,22
8000e9fa:	f9 b7 08 10 	movls	r7,16
8000e9fe:	f9 b8 0b f8 	movhi	r8,-8
8000ea02:	ef d8 eb 27 	andhi	r7,r7,r8
8000ea06:	16 37       	cp.w	r7,r11
8000ea08:	5f 38       	srlo	r8
8000ea0a:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000ea0e:	c0 50       	breq	8000ea18 <_malloc_r+0x28>
8000ea10:	30 c8       	mov	r8,12
8000ea12:	99 38       	st.w	r12[0xc],r8
8000ea14:	e0 8f 01 ef 	bral	8000edf2 <_malloc_r+0x402>
8000ea18:	e0 a0 02 30 	rcall	8000ee78 <__malloc_lock>
8000ea1c:	e0 47 01 f7 	cp.w	r7,503
8000ea20:	e0 8b 00 1c 	brhi	8000ea58 <_malloc_r+0x68>
8000ea24:	ee 03 16 03 	lsr	r3,r7,0x3
8000ea28:	4c c8       	lddpc	r8,8000eb58 <_malloc_r+0x168>
8000ea2a:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000ea2e:	70 36       	ld.w	r6,r8[0xc]
8000ea30:	10 36       	cp.w	r6,r8
8000ea32:	c0 61       	brne	8000ea3e <_malloc_r+0x4e>
8000ea34:	ec c8 ff f8 	sub	r8,r6,-8
8000ea38:	70 36       	ld.w	r6,r8[0xc]
8000ea3a:	10 36       	cp.w	r6,r8
8000ea3c:	c0 c0       	breq	8000ea54 <_malloc_r+0x64>
8000ea3e:	6c 18       	ld.w	r8,r6[0x4]
8000ea40:	e0 18 ff fc 	andl	r8,0xfffc
8000ea44:	6c 3a       	ld.w	r10,r6[0xc]
8000ea46:	ec 08 00 09 	add	r9,r6,r8
8000ea4a:	0a 9c       	mov	r12,r5
8000ea4c:	6c 28       	ld.w	r8,r6[0x8]
8000ea4e:	95 28       	st.w	r10[0x8],r8
8000ea50:	91 3a       	st.w	r8[0xc],r10
8000ea52:	c4 78       	rjmp	8000eae0 <_malloc_r+0xf0>
8000ea54:	2f e3       	sub	r3,-2
8000ea56:	c4 d8       	rjmp	8000eaf0 <_malloc_r+0x100>
8000ea58:	ee 08 16 09 	lsr	r8,r7,0x9
8000ea5c:	c0 41       	brne	8000ea64 <_malloc_r+0x74>
8000ea5e:	ee 03 16 03 	lsr	r3,r7,0x3
8000ea62:	c2 78       	rjmp	8000eab0 <_malloc_r+0xc0>
8000ea64:	58 48       	cp.w	r8,4
8000ea66:	e0 8b 00 06 	brhi	8000ea72 <_malloc_r+0x82>
8000ea6a:	ee 03 16 06 	lsr	r3,r7,0x6
8000ea6e:	2c 83       	sub	r3,-56
8000ea70:	c2 08       	rjmp	8000eab0 <_malloc_r+0xc0>
8000ea72:	59 48       	cp.w	r8,20
8000ea74:	e0 8b 00 05 	brhi	8000ea7e <_malloc_r+0x8e>
8000ea78:	f0 c3 ff a5 	sub	r3,r8,-91
8000ea7c:	c1 a8       	rjmp	8000eab0 <_malloc_r+0xc0>
8000ea7e:	e0 48 00 54 	cp.w	r8,84
8000ea82:	e0 8b 00 06 	brhi	8000ea8e <_malloc_r+0x9e>
8000ea86:	ee 03 16 0c 	lsr	r3,r7,0xc
8000ea8a:	29 23       	sub	r3,-110
8000ea8c:	c1 28       	rjmp	8000eab0 <_malloc_r+0xc0>
8000ea8e:	e0 48 01 54 	cp.w	r8,340
8000ea92:	e0 8b 00 06 	brhi	8000ea9e <_malloc_r+0xae>
8000ea96:	ee 03 16 0f 	lsr	r3,r7,0xf
8000ea9a:	28 93       	sub	r3,-119
8000ea9c:	c0 a8       	rjmp	8000eab0 <_malloc_r+0xc0>
8000ea9e:	ee 03 16 12 	lsr	r3,r7,0x12
8000eaa2:	e0 48 05 54 	cp.w	r8,1364
8000eaa6:	e0 88 00 04 	brls	8000eaae <_malloc_r+0xbe>
8000eaaa:	37 e3       	mov	r3,126
8000eaac:	c0 28       	rjmp	8000eab0 <_malloc_r+0xc0>
8000eaae:	28 43       	sub	r3,-124
8000eab0:	4a aa       	lddpc	r10,8000eb58 <_malloc_r+0x168>
8000eab2:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000eab6:	74 36       	ld.w	r6,r10[0xc]
8000eab8:	c1 98       	rjmp	8000eaea <_malloc_r+0xfa>
8000eaba:	6c 19       	ld.w	r9,r6[0x4]
8000eabc:	e0 19 ff fc 	andl	r9,0xfffc
8000eac0:	f2 07 01 0b 	sub	r11,r9,r7
8000eac4:	58 fb       	cp.w	r11,15
8000eac6:	e0 8a 00 04 	brle	8000eace <_malloc_r+0xde>
8000eaca:	20 13       	sub	r3,1
8000eacc:	c1 18       	rjmp	8000eaee <_malloc_r+0xfe>
8000eace:	6c 38       	ld.w	r8,r6[0xc]
8000ead0:	58 0b       	cp.w	r11,0
8000ead2:	c0 b5       	brlt	8000eae8 <_malloc_r+0xf8>
8000ead4:	6c 2a       	ld.w	r10,r6[0x8]
8000ead6:	ec 09 00 09 	add	r9,r6,r9
8000eada:	0a 9c       	mov	r12,r5
8000eadc:	91 2a       	st.w	r8[0x8],r10
8000eade:	95 38       	st.w	r10[0xc],r8
8000eae0:	72 18       	ld.w	r8,r9[0x4]
8000eae2:	a1 a8       	sbr	r8,0x0
8000eae4:	93 18       	st.w	r9[0x4],r8
8000eae6:	cb b8       	rjmp	8000ec5c <_malloc_r+0x26c>
8000eae8:	10 96       	mov	r6,r8
8000eaea:	14 36       	cp.w	r6,r10
8000eaec:	ce 71       	brne	8000eaba <_malloc_r+0xca>
8000eaee:	2f f3       	sub	r3,-1
8000eaf0:	49 aa       	lddpc	r10,8000eb58 <_malloc_r+0x168>
8000eaf2:	f4 cc ff f8 	sub	r12,r10,-8
8000eaf6:	78 26       	ld.w	r6,r12[0x8]
8000eaf8:	18 36       	cp.w	r6,r12
8000eafa:	c6 d0       	breq	8000ebd4 <_malloc_r+0x1e4>
8000eafc:	6c 19       	ld.w	r9,r6[0x4]
8000eafe:	e0 19 ff fc 	andl	r9,0xfffc
8000eb02:	f2 07 01 08 	sub	r8,r9,r7
8000eb06:	58 f8       	cp.w	r8,15
8000eb08:	e0 89 00 8f 	brgt	8000ec26 <_malloc_r+0x236>
8000eb0c:	99 3c       	st.w	r12[0xc],r12
8000eb0e:	99 2c       	st.w	r12[0x8],r12
8000eb10:	58 08       	cp.w	r8,0
8000eb12:	c0 55       	brlt	8000eb1c <_malloc_r+0x12c>
8000eb14:	ec 09 00 09 	add	r9,r6,r9
8000eb18:	0a 9c       	mov	r12,r5
8000eb1a:	ce 3b       	rjmp	8000eae0 <_malloc_r+0xf0>
8000eb1c:	e0 49 01 ff 	cp.w	r9,511
8000eb20:	e0 8b 00 13 	brhi	8000eb46 <_malloc_r+0x156>
8000eb24:	a3 99       	lsr	r9,0x3
8000eb26:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000eb2a:	70 2b       	ld.w	r11,r8[0x8]
8000eb2c:	8d 38       	st.w	r6[0xc],r8
8000eb2e:	8d 2b       	st.w	r6[0x8],r11
8000eb30:	97 36       	st.w	r11[0xc],r6
8000eb32:	91 26       	st.w	r8[0x8],r6
8000eb34:	a3 49       	asr	r9,0x2
8000eb36:	74 18       	ld.w	r8,r10[0x4]
8000eb38:	30 1b       	mov	r11,1
8000eb3a:	f6 09 09 49 	lsl	r9,r11,r9
8000eb3e:	f1 e9 10 09 	or	r9,r8,r9
8000eb42:	95 19       	st.w	r10[0x4],r9
8000eb44:	c4 88       	rjmp	8000ebd4 <_malloc_r+0x1e4>
8000eb46:	f2 08 16 09 	lsr	r8,r9,0x9
8000eb4a:	58 48       	cp.w	r8,4
8000eb4c:	e0 8b 00 08 	brhi	8000eb5c <_malloc_r+0x16c>
8000eb50:	f2 0a 16 06 	lsr	r10,r9,0x6
8000eb54:	2c 8a       	sub	r10,-56
8000eb56:	c2 28       	rjmp	8000eb9a <_malloc_r+0x1aa>
8000eb58:	00 00       	add	r0,r0
8000eb5a:	0d 08       	ld.w	r8,r6++
8000eb5c:	59 48       	cp.w	r8,20
8000eb5e:	e0 8b 00 05 	brhi	8000eb68 <_malloc_r+0x178>
8000eb62:	f0 ca ff a5 	sub	r10,r8,-91
8000eb66:	c1 a8       	rjmp	8000eb9a <_malloc_r+0x1aa>
8000eb68:	e0 48 00 54 	cp.w	r8,84
8000eb6c:	e0 8b 00 06 	brhi	8000eb78 <_malloc_r+0x188>
8000eb70:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000eb74:	29 2a       	sub	r10,-110
8000eb76:	c1 28       	rjmp	8000eb9a <_malloc_r+0x1aa>
8000eb78:	e0 48 01 54 	cp.w	r8,340
8000eb7c:	e0 8b 00 06 	brhi	8000eb88 <_malloc_r+0x198>
8000eb80:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000eb84:	28 9a       	sub	r10,-119
8000eb86:	c0 a8       	rjmp	8000eb9a <_malloc_r+0x1aa>
8000eb88:	f2 0a 16 12 	lsr	r10,r9,0x12
8000eb8c:	e0 48 05 54 	cp.w	r8,1364
8000eb90:	e0 88 00 04 	brls	8000eb98 <_malloc_r+0x1a8>
8000eb94:	37 ea       	mov	r10,126
8000eb96:	c0 28       	rjmp	8000eb9a <_malloc_r+0x1aa>
8000eb98:	28 4a       	sub	r10,-124
8000eb9a:	4c 8b       	lddpc	r11,8000ecb8 <_malloc_r+0x2c8>
8000eb9c:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000eba0:	68 28       	ld.w	r8,r4[0x8]
8000eba2:	08 38       	cp.w	r8,r4
8000eba4:	c0 e1       	brne	8000ebc0 <_malloc_r+0x1d0>
8000eba6:	76 19       	ld.w	r9,r11[0x4]
8000eba8:	a3 4a       	asr	r10,0x2
8000ebaa:	30 1e       	mov	lr,1
8000ebac:	fc 0a 09 4a 	lsl	r10,lr,r10
8000ebb0:	f3 ea 10 0a 	or	r10,r9,r10
8000ebb4:	10 99       	mov	r9,r8
8000ebb6:	97 1a       	st.w	r11[0x4],r10
8000ebb8:	c0 a8       	rjmp	8000ebcc <_malloc_r+0x1dc>
8000ebba:	70 28       	ld.w	r8,r8[0x8]
8000ebbc:	08 38       	cp.w	r8,r4
8000ebbe:	c0 60       	breq	8000ebca <_malloc_r+0x1da>
8000ebc0:	70 1a       	ld.w	r10,r8[0x4]
8000ebc2:	e0 1a ff fc 	andl	r10,0xfffc
8000ebc6:	14 39       	cp.w	r9,r10
8000ebc8:	cf 93       	brcs	8000ebba <_malloc_r+0x1ca>
8000ebca:	70 39       	ld.w	r9,r8[0xc]
8000ebcc:	8d 39       	st.w	r6[0xc],r9
8000ebce:	8d 28       	st.w	r6[0x8],r8
8000ebd0:	91 36       	st.w	r8[0xc],r6
8000ebd2:	93 26       	st.w	r9[0x8],r6
8000ebd4:	e6 08 14 02 	asr	r8,r3,0x2
8000ebd8:	30 1b       	mov	r11,1
8000ebda:	4b 84       	lddpc	r4,8000ecb8 <_malloc_r+0x2c8>
8000ebdc:	f6 08 09 4b 	lsl	r11,r11,r8
8000ebe0:	68 18       	ld.w	r8,r4[0x4]
8000ebe2:	10 3b       	cp.w	r11,r8
8000ebe4:	e0 8b 00 6c 	brhi	8000ecbc <_malloc_r+0x2cc>
8000ebe8:	f7 e8 00 09 	and	r9,r11,r8
8000ebec:	c0 b1       	brne	8000ec02 <_malloc_r+0x212>
8000ebee:	e0 13 ff fc 	andl	r3,0xfffc
8000ebf2:	a1 7b       	lsl	r11,0x1
8000ebf4:	2f c3       	sub	r3,-4
8000ebf6:	c0 38       	rjmp	8000ebfc <_malloc_r+0x20c>
8000ebf8:	2f c3       	sub	r3,-4
8000ebfa:	a1 7b       	lsl	r11,0x1
8000ebfc:	f7 e8 00 09 	and	r9,r11,r8
8000ec00:	cf c0       	breq	8000ebf8 <_malloc_r+0x208>
8000ec02:	e8 03 00 3e 	add	lr,r4,r3<<0x3
8000ec06:	06 92       	mov	r2,r3
8000ec08:	1c 91       	mov	r1,lr
8000ec0a:	62 36       	ld.w	r6,r1[0xc]
8000ec0c:	c2 d8       	rjmp	8000ec66 <_malloc_r+0x276>
8000ec0e:	6c 1a       	ld.w	r10,r6[0x4]
8000ec10:	e0 1a ff fc 	andl	r10,0xfffc
8000ec14:	f4 07 01 08 	sub	r8,r10,r7
8000ec18:	58 f8       	cp.w	r8,15
8000ec1a:	e0 8a 00 15 	brle	8000ec44 <_malloc_r+0x254>
8000ec1e:	6c 3a       	ld.w	r10,r6[0xc]
8000ec20:	6c 29       	ld.w	r9,r6[0x8]
8000ec22:	95 29       	st.w	r10[0x8],r9
8000ec24:	93 3a       	st.w	r9[0xc],r10
8000ec26:	0e 99       	mov	r9,r7
8000ec28:	ec 07 00 07 	add	r7,r6,r7
8000ec2c:	a1 a9       	sbr	r9,0x0
8000ec2e:	99 37       	st.w	r12[0xc],r7
8000ec30:	99 27       	st.w	r12[0x8],r7
8000ec32:	8d 19       	st.w	r6[0x4],r9
8000ec34:	ee 08 09 08 	st.w	r7[r8],r8
8000ec38:	8f 2c       	st.w	r7[0x8],r12
8000ec3a:	8f 3c       	st.w	r7[0xc],r12
8000ec3c:	a1 a8       	sbr	r8,0x0
8000ec3e:	0a 9c       	mov	r12,r5
8000ec40:	8f 18       	st.w	r7[0x4],r8
8000ec42:	c0 d8       	rjmp	8000ec5c <_malloc_r+0x26c>
8000ec44:	6c 39       	ld.w	r9,r6[0xc]
8000ec46:	58 08       	cp.w	r8,0
8000ec48:	c0 e5       	brlt	8000ec64 <_malloc_r+0x274>
8000ec4a:	ec 0a 00 0a 	add	r10,r6,r10
8000ec4e:	74 18       	ld.w	r8,r10[0x4]
8000ec50:	a1 a8       	sbr	r8,0x0
8000ec52:	0a 9c       	mov	r12,r5
8000ec54:	95 18       	st.w	r10[0x4],r8
8000ec56:	6c 28       	ld.w	r8,r6[0x8]
8000ec58:	93 28       	st.w	r9[0x8],r8
8000ec5a:	91 39       	st.w	r8[0xc],r9
8000ec5c:	c0 fd       	rcall	8000ee7a <__malloc_unlock>
8000ec5e:	ec cc ff f8 	sub	r12,r6,-8
8000ec62:	d8 32       	popm	r0-r7,pc
8000ec64:	12 96       	mov	r6,r9
8000ec66:	02 36       	cp.w	r6,r1
8000ec68:	cd 31       	brne	8000ec0e <_malloc_r+0x21e>
8000ec6a:	2f f2       	sub	r2,-1
8000ec6c:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000ec70:	c0 30       	breq	8000ec76 <_malloc_r+0x286>
8000ec72:	2f 81       	sub	r1,-8
8000ec74:	cc bb       	rjmp	8000ec0a <_malloc_r+0x21a>
8000ec76:	1c 98       	mov	r8,lr
8000ec78:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000ec7c:	c0 81       	brne	8000ec8c <_malloc_r+0x29c>
8000ec7e:	68 19       	ld.w	r9,r4[0x4]
8000ec80:	f6 08 11 ff 	rsub	r8,r11,-1
8000ec84:	f3 e8 00 08 	and	r8,r9,r8
8000ec88:	89 18       	st.w	r4[0x4],r8
8000ec8a:	c0 78       	rjmp	8000ec98 <_malloc_r+0x2a8>
8000ec8c:	f0 c9 00 08 	sub	r9,r8,8
8000ec90:	20 13       	sub	r3,1
8000ec92:	70 08       	ld.w	r8,r8[0x0]
8000ec94:	12 38       	cp.w	r8,r9
8000ec96:	cf 10       	breq	8000ec78 <_malloc_r+0x288>
8000ec98:	a1 7b       	lsl	r11,0x1
8000ec9a:	68 18       	ld.w	r8,r4[0x4]
8000ec9c:	10 3b       	cp.w	r11,r8
8000ec9e:	e0 8b 00 0f 	brhi	8000ecbc <_malloc_r+0x2cc>
8000eca2:	58 0b       	cp.w	r11,0
8000eca4:	c0 c0       	breq	8000ecbc <_malloc_r+0x2cc>
8000eca6:	04 93       	mov	r3,r2
8000eca8:	c0 38       	rjmp	8000ecae <_malloc_r+0x2be>
8000ecaa:	2f c3       	sub	r3,-4
8000ecac:	a1 7b       	lsl	r11,0x1
8000ecae:	f7 e8 00 09 	and	r9,r11,r8
8000ecb2:	ca 81       	brne	8000ec02 <_malloc_r+0x212>
8000ecb4:	cf bb       	rjmp	8000ecaa <_malloc_r+0x2ba>
8000ecb6:	d7 03       	nop
8000ecb8:	00 00       	add	r0,r0
8000ecba:	0d 08       	ld.w	r8,r6++
8000ecbc:	68 23       	ld.w	r3,r4[0x8]
8000ecbe:	66 12       	ld.w	r2,r3[0x4]
8000ecc0:	e0 12 ff fc 	andl	r2,0xfffc
8000ecc4:	0e 32       	cp.w	r2,r7
8000ecc6:	5f 39       	srlo	r9
8000ecc8:	e4 07 01 08 	sub	r8,r2,r7
8000eccc:	58 f8       	cp.w	r8,15
8000ecce:	5f aa       	srle	r10
8000ecd0:	f5 e9 10 09 	or	r9,r10,r9
8000ecd4:	e0 80 00 9a 	breq	8000ee08 <_malloc_r+0x418>
8000ecd8:	4c 78       	lddpc	r8,8000edf4 <_malloc_r+0x404>
8000ecda:	70 01       	ld.w	r1,r8[0x0]
8000ecdc:	4c 78       	lddpc	r8,8000edf8 <_malloc_r+0x408>
8000ecde:	2f 01       	sub	r1,-16
8000ece0:	70 08       	ld.w	r8,r8[0x0]
8000ece2:	0e 01       	add	r1,r7
8000ece4:	5b f8       	cp.w	r8,-1
8000ece6:	c0 40       	breq	8000ecee <_malloc_r+0x2fe>
8000ece8:	28 11       	sub	r1,-127
8000ecea:	e0 11 ff 80 	andl	r1,0xff80
8000ecee:	02 9b       	mov	r11,r1
8000ecf0:	0a 9c       	mov	r12,r5
8000ecf2:	e0 a0 05 17 	rcall	8000f720 <_sbrk_r>
8000ecf6:	18 96       	mov	r6,r12
8000ecf8:	5b fc       	cp.w	r12,-1
8000ecfa:	c6 e0       	breq	8000edd6 <_malloc_r+0x3e6>
8000ecfc:	e6 02 00 08 	add	r8,r3,r2
8000ed00:	10 3c       	cp.w	r12,r8
8000ed02:	c0 32       	brcc	8000ed08 <_malloc_r+0x318>
8000ed04:	08 33       	cp.w	r3,r4
8000ed06:	c6 81       	brne	8000edd6 <_malloc_r+0x3e6>
8000ed08:	4b da       	lddpc	r10,8000edfc <_malloc_r+0x40c>
8000ed0a:	74 09       	ld.w	r9,r10[0x0]
8000ed0c:	e2 09 00 09 	add	r9,r1,r9
8000ed10:	95 09       	st.w	r10[0x0],r9
8000ed12:	10 36       	cp.w	r6,r8
8000ed14:	c0 a1       	brne	8000ed28 <_malloc_r+0x338>
8000ed16:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000ed1a:	c0 71       	brne	8000ed28 <_malloc_r+0x338>
8000ed1c:	e2 02 00 02 	add	r2,r1,r2
8000ed20:	68 28       	ld.w	r8,r4[0x8]
8000ed22:	a1 a2       	sbr	r2,0x0
8000ed24:	91 12       	st.w	r8[0x4],r2
8000ed26:	c4 c8       	rjmp	8000edbe <_malloc_r+0x3ce>
8000ed28:	4b 4a       	lddpc	r10,8000edf8 <_malloc_r+0x408>
8000ed2a:	74 0b       	ld.w	r11,r10[0x0]
8000ed2c:	5b fb       	cp.w	r11,-1
8000ed2e:	c0 31       	brne	8000ed34 <_malloc_r+0x344>
8000ed30:	95 06       	st.w	r10[0x0],r6
8000ed32:	c0 68       	rjmp	8000ed3e <_malloc_r+0x34e>
8000ed34:	ec 09 00 09 	add	r9,r6,r9
8000ed38:	4b 1a       	lddpc	r10,8000edfc <_malloc_r+0x40c>
8000ed3a:	10 19       	sub	r9,r8
8000ed3c:	95 09       	st.w	r10[0x0],r9
8000ed3e:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
8000ed42:	f0 09 11 08 	rsub	r9,r8,8
8000ed46:	58 08       	cp.w	r8,0
8000ed48:	f2 08 17 10 	movne	r8,r9
8000ed4c:	ed d8 e1 06 	addne	r6,r6,r8
8000ed50:	28 08       	sub	r8,-128
8000ed52:	ec 01 00 01 	add	r1,r6,r1
8000ed56:	0a 9c       	mov	r12,r5
8000ed58:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
8000ed5c:	f0 01 01 01 	sub	r1,r8,r1
8000ed60:	02 9b       	mov	r11,r1
8000ed62:	e0 a0 04 df 	rcall	8000f720 <_sbrk_r>
8000ed66:	4a 68       	lddpc	r8,8000edfc <_malloc_r+0x40c>
8000ed68:	5b fc       	cp.w	r12,-1
8000ed6a:	ec 0c 17 00 	moveq	r12,r6
8000ed6e:	f9 b1 00 00 	moveq	r1,0
8000ed72:	70 09       	ld.w	r9,r8[0x0]
8000ed74:	0c 1c       	sub	r12,r6
8000ed76:	89 26       	st.w	r4[0x8],r6
8000ed78:	02 0c       	add	r12,r1
8000ed7a:	12 01       	add	r1,r9
8000ed7c:	a1 ac       	sbr	r12,0x0
8000ed7e:	91 01       	st.w	r8[0x0],r1
8000ed80:	8d 1c       	st.w	r6[0x4],r12
8000ed82:	08 33       	cp.w	r3,r4
8000ed84:	c1 d0       	breq	8000edbe <_malloc_r+0x3ce>
8000ed86:	58 f2       	cp.w	r2,15
8000ed88:	e0 8b 00 05 	brhi	8000ed92 <_malloc_r+0x3a2>
8000ed8c:	30 18       	mov	r8,1
8000ed8e:	8d 18       	st.w	r6[0x4],r8
8000ed90:	c2 38       	rjmp	8000edd6 <_malloc_r+0x3e6>
8000ed92:	30 59       	mov	r9,5
8000ed94:	20 c2       	sub	r2,12
8000ed96:	e0 12 ff f8 	andl	r2,0xfff8
8000ed9a:	e6 02 00 08 	add	r8,r3,r2
8000ed9e:	91 29       	st.w	r8[0x8],r9
8000eda0:	91 19       	st.w	r8[0x4],r9
8000eda2:	66 18       	ld.w	r8,r3[0x4]
8000eda4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000eda8:	e5 e8 10 08 	or	r8,r2,r8
8000edac:	87 18       	st.w	r3[0x4],r8
8000edae:	58 f2       	cp.w	r2,15
8000edb0:	e0 88 00 07 	brls	8000edbe <_malloc_r+0x3ce>
8000edb4:	e6 cb ff f8 	sub	r11,r3,-8
8000edb8:	0a 9c       	mov	r12,r5
8000edba:	fe b0 fb 75 	rcall	8000e4a4 <_free_r>
8000edbe:	49 19       	lddpc	r9,8000ee00 <_malloc_r+0x410>
8000edc0:	72 0a       	ld.w	r10,r9[0x0]
8000edc2:	48 f8       	lddpc	r8,8000edfc <_malloc_r+0x40c>
8000edc4:	70 08       	ld.w	r8,r8[0x0]
8000edc6:	14 38       	cp.w	r8,r10
8000edc8:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000edcc:	48 e9       	lddpc	r9,8000ee04 <_malloc_r+0x414>
8000edce:	72 0a       	ld.w	r10,r9[0x0]
8000edd0:	14 38       	cp.w	r8,r10
8000edd2:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000edd6:	68 28       	ld.w	r8,r4[0x8]
8000edd8:	70 18       	ld.w	r8,r8[0x4]
8000edda:	e0 18 ff fc 	andl	r8,0xfffc
8000edde:	0e 38       	cp.w	r8,r7
8000ede0:	5f 39       	srlo	r9
8000ede2:	0e 18       	sub	r8,r7
8000ede4:	58 f8       	cp.w	r8,15
8000ede6:	5f aa       	srle	r10
8000ede8:	f5 e9 10 09 	or	r9,r10,r9
8000edec:	c0 e0       	breq	8000ee08 <_malloc_r+0x418>
8000edee:	0a 9c       	mov	r12,r5
8000edf0:	c4 5c       	rcall	8000ee7a <__malloc_unlock>
8000edf2:	d8 3a       	popm	r0-r7,pc,r12=0
8000edf4:	00 00       	add	r0,r0
8000edf6:	15 10       	ld.sh	r0,r10++
8000edf8:	00 00       	add	r0,r0
8000edfa:	11 14       	ld.sh	r4,r8++
8000edfc:	00 00       	add	r0,r0
8000edfe:	15 14       	ld.sh	r4,r10++
8000ee00:	00 00       	add	r0,r0
8000ee02:	15 0c       	ld.w	r12,r10++
8000ee04:	00 00       	add	r0,r0
8000ee06:	15 08       	ld.w	r8,r10++
8000ee08:	68 26       	ld.w	r6,r4[0x8]
8000ee0a:	a1 a8       	sbr	r8,0x0
8000ee0c:	0e 99       	mov	r9,r7
8000ee0e:	a1 a9       	sbr	r9,0x0
8000ee10:	8d 19       	st.w	r6[0x4],r9
8000ee12:	ec 07 00 07 	add	r7,r6,r7
8000ee16:	0a 9c       	mov	r12,r5
8000ee18:	89 27       	st.w	r4[0x8],r7
8000ee1a:	8f 18       	st.w	r7[0x4],r8
8000ee1c:	c2 fc       	rcall	8000ee7a <__malloc_unlock>
8000ee1e:	ec cc ff f8 	sub	r12,r6,-8
8000ee22:	d8 32       	popm	r0-r7,pc

8000ee24 <memchr>:
8000ee24:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
8000ee28:	c0 68       	rjmp	8000ee34 <memchr+0x10>
8000ee2a:	20 1a       	sub	r10,1
8000ee2c:	19 88       	ld.ub	r8,r12[0x0]
8000ee2e:	16 38       	cp.w	r8,r11
8000ee30:	5e 0c       	reteq	r12
8000ee32:	2f fc       	sub	r12,-1
8000ee34:	58 0a       	cp.w	r10,0
8000ee36:	cf a1       	brne	8000ee2a <memchr+0x6>
8000ee38:	5e fa       	retal	r10

8000ee3a <memmove>:
8000ee3a:	d4 01       	pushm	lr
8000ee3c:	18 3b       	cp.w	r11,r12
8000ee3e:	c1 92       	brcc	8000ee70 <memmove+0x36>
8000ee40:	f6 0a 00 09 	add	r9,r11,r10
8000ee44:	12 3c       	cp.w	r12,r9
8000ee46:	c1 52       	brcc	8000ee70 <memmove+0x36>
8000ee48:	f8 0a 00 0b 	add	r11,r12,r10
8000ee4c:	30 08       	mov	r8,0
8000ee4e:	c0 68       	rjmp	8000ee5a <memmove+0x20>
8000ee50:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8000ee54:	20 1a       	sub	r10,1
8000ee56:	f6 08 0b 0e 	st.b	r11[r8],lr
8000ee5a:	20 18       	sub	r8,1
8000ee5c:	58 0a       	cp.w	r10,0
8000ee5e:	cf 91       	brne	8000ee50 <memmove+0x16>
8000ee60:	d8 02       	popm	pc
8000ee62:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000ee66:	20 1a       	sub	r10,1
8000ee68:	f8 08 0b 09 	st.b	r12[r8],r9
8000ee6c:	2f f8       	sub	r8,-1
8000ee6e:	c0 28       	rjmp	8000ee72 <memmove+0x38>
8000ee70:	30 08       	mov	r8,0
8000ee72:	58 0a       	cp.w	r10,0
8000ee74:	cf 71       	brne	8000ee62 <memmove+0x28>
8000ee76:	d8 02       	popm	pc

8000ee78 <__malloc_lock>:
8000ee78:	5e fc       	retal	r12

8000ee7a <__malloc_unlock>:
8000ee7a:	5e fc       	retal	r12

8000ee7c <__hi0bits>:
8000ee7c:	18 98       	mov	r8,r12
8000ee7e:	e0 1c 00 00 	andl	r12,0x0
8000ee82:	f0 09 15 10 	lsl	r9,r8,0x10
8000ee86:	58 0c       	cp.w	r12,0
8000ee88:	f2 08 17 00 	moveq	r8,r9
8000ee8c:	f9 bc 00 10 	moveq	r12,16
8000ee90:	f9 bc 01 00 	movne	r12,0
8000ee94:	10 9a       	mov	r10,r8
8000ee96:	f0 09 15 08 	lsl	r9,r8,0x8
8000ee9a:	e6 1a ff 00 	andh	r10,0xff00,COH
8000ee9e:	f7 bc 00 f8 	subeq	r12,-8
8000eea2:	f2 08 17 00 	moveq	r8,r9
8000eea6:	10 9a       	mov	r10,r8
8000eea8:	f0 09 15 04 	lsl	r9,r8,0x4
8000eeac:	e6 1a f0 00 	andh	r10,0xf000,COH
8000eeb0:	f7 bc 00 fc 	subeq	r12,-4
8000eeb4:	f2 08 17 00 	moveq	r8,r9
8000eeb8:	10 9a       	mov	r10,r8
8000eeba:	f0 09 15 02 	lsl	r9,r8,0x2
8000eebe:	e6 1a c0 00 	andh	r10,0xc000,COH
8000eec2:	f7 bc 00 fe 	subeq	r12,-2
8000eec6:	f2 08 17 00 	moveq	r8,r9
8000eeca:	58 08       	cp.w	r8,0
8000eecc:	5e 5c       	retlt	r12
8000eece:	ed b8 00 1e 	bld	r8,0x1e
8000eed2:	f9 bc 01 20 	movne	r12,32
8000eed6:	f7 bc 00 ff 	subeq	r12,-1
8000eeda:	5e fc       	retal	r12

8000eedc <__lo0bits>:
8000eedc:	18 99       	mov	r9,r12
8000eede:	78 08       	ld.w	r8,r12[0x0]
8000eee0:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000eee4:	c1 50       	breq	8000ef0e <__lo0bits+0x32>
8000eee6:	ed b8 00 00 	bld	r8,0x0
8000eeea:	c0 21       	brne	8000eeee <__lo0bits+0x12>
8000eeec:	5e fd       	retal	0
8000eeee:	10 9b       	mov	r11,r8
8000eef0:	f0 0a 16 01 	lsr	r10,r8,0x1
8000eef4:	e2 1b 00 02 	andl	r11,0x2,COH
8000eef8:	a3 88       	lsr	r8,0x2
8000eefa:	58 0b       	cp.w	r11,0
8000eefc:	f3 fa 1a 00 	st.wne	r9[0x0],r10
8000ef00:	f9 bc 01 01 	movne	r12,1
8000ef04:	f3 f8 0a 00 	st.weq	r9[0x0],r8
8000ef08:	f9 bc 00 02 	moveq	r12,2
8000ef0c:	5e fc       	retal	r12
8000ef0e:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000ef12:	f0 0b 16 10 	lsr	r11,r8,0x10
8000ef16:	58 0a       	cp.w	r10,0
8000ef18:	f6 08 17 00 	moveq	r8,r11
8000ef1c:	f9 bc 00 10 	moveq	r12,16
8000ef20:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000ef24:	f0 0a 16 08 	lsr	r10,r8,0x8
8000ef28:	58 0b       	cp.w	r11,0
8000ef2a:	f7 bc 00 f8 	subeq	r12,-8
8000ef2e:	f4 08 17 00 	moveq	r8,r10
8000ef32:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000ef36:	f0 0a 16 04 	lsr	r10,r8,0x4
8000ef3a:	58 0b       	cp.w	r11,0
8000ef3c:	f7 bc 00 fc 	subeq	r12,-4
8000ef40:	f4 08 17 00 	moveq	r8,r10
8000ef44:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
8000ef48:	f0 0a 16 02 	lsr	r10,r8,0x2
8000ef4c:	58 0b       	cp.w	r11,0
8000ef4e:	f7 bc 00 fe 	subeq	r12,-2
8000ef52:	f4 08 17 00 	moveq	r8,r10
8000ef56:	ed b8 00 00 	bld	r8,0x0
8000ef5a:	c0 60       	breq	8000ef66 <__lo0bits+0x8a>
8000ef5c:	a1 98       	lsr	r8,0x1
8000ef5e:	c0 31       	brne	8000ef64 <__lo0bits+0x88>
8000ef60:	32 0c       	mov	r12,32
8000ef62:	5e fc       	retal	r12
8000ef64:	2f fc       	sub	r12,-1
8000ef66:	93 08       	st.w	r9[0x0],r8
8000ef68:	5e fc       	retal	r12

8000ef6a <__mcmp>:
8000ef6a:	d4 01       	pushm	lr
8000ef6c:	18 98       	mov	r8,r12
8000ef6e:	76 49       	ld.w	r9,r11[0x10]
8000ef70:	78 4c       	ld.w	r12,r12[0x10]
8000ef72:	12 1c       	sub	r12,r9
8000ef74:	c1 31       	brne	8000ef9a <__mcmp+0x30>
8000ef76:	2f b9       	sub	r9,-5
8000ef78:	a3 69       	lsl	r9,0x2
8000ef7a:	12 0b       	add	r11,r9
8000ef7c:	f0 09 00 09 	add	r9,r8,r9
8000ef80:	2e c8       	sub	r8,-20
8000ef82:	13 4e       	ld.w	lr,--r9
8000ef84:	17 4a       	ld.w	r10,--r11
8000ef86:	14 3e       	cp.w	lr,r10
8000ef88:	c0 60       	breq	8000ef94 <__mcmp+0x2a>
8000ef8a:	f9 bc 03 ff 	movlo	r12,-1
8000ef8e:	f9 bc 02 01 	movhs	r12,1
8000ef92:	d8 02       	popm	pc
8000ef94:	10 39       	cp.w	r9,r8
8000ef96:	fe 9b ff f6 	brhi	8000ef82 <__mcmp+0x18>
8000ef9a:	d8 02       	popm	pc

8000ef9c <_Bfree>:
8000ef9c:	d4 21       	pushm	r4-r7,lr
8000ef9e:	18 97       	mov	r7,r12
8000efa0:	16 95       	mov	r5,r11
8000efa2:	78 96       	ld.w	r6,r12[0x24]
8000efa4:	58 06       	cp.w	r6,0
8000efa6:	c0 91       	brne	8000efb8 <_Bfree+0x1c>
8000efa8:	31 0c       	mov	r12,16
8000efaa:	fe b0 cd 8f 	rcall	80008ac8 <malloc>
8000efae:	99 36       	st.w	r12[0xc],r6
8000efb0:	8f 9c       	st.w	r7[0x24],r12
8000efb2:	99 16       	st.w	r12[0x4],r6
8000efb4:	99 26       	st.w	r12[0x8],r6
8000efb6:	99 06       	st.w	r12[0x0],r6
8000efb8:	58 05       	cp.w	r5,0
8000efba:	c0 90       	breq	8000efcc <_Bfree+0x30>
8000efbc:	6a 19       	ld.w	r9,r5[0x4]
8000efbe:	6e 98       	ld.w	r8,r7[0x24]
8000efc0:	70 38       	ld.w	r8,r8[0xc]
8000efc2:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000efc6:	8b 0a       	st.w	r5[0x0],r10
8000efc8:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
8000efcc:	d8 22       	popm	r4-r7,pc
8000efce:	d7 03       	nop

8000efd0 <_Balloc>:
8000efd0:	d4 21       	pushm	r4-r7,lr
8000efd2:	18 97       	mov	r7,r12
8000efd4:	16 96       	mov	r6,r11
8000efd6:	78 95       	ld.w	r5,r12[0x24]
8000efd8:	58 05       	cp.w	r5,0
8000efda:	c0 91       	brne	8000efec <_Balloc+0x1c>
8000efdc:	31 0c       	mov	r12,16
8000efde:	fe b0 cd 75 	rcall	80008ac8 <malloc>
8000efe2:	99 35       	st.w	r12[0xc],r5
8000efe4:	8f 9c       	st.w	r7[0x24],r12
8000efe6:	99 15       	st.w	r12[0x4],r5
8000efe8:	99 25       	st.w	r12[0x8],r5
8000efea:	99 05       	st.w	r12[0x0],r5
8000efec:	6e 95       	ld.w	r5,r7[0x24]
8000efee:	6a 38       	ld.w	r8,r5[0xc]
8000eff0:	58 08       	cp.w	r8,0
8000eff2:	c0 b1       	brne	8000f008 <_Balloc+0x38>
8000eff4:	31 0a       	mov	r10,16
8000eff6:	30 4b       	mov	r11,4
8000eff8:	0e 9c       	mov	r12,r7
8000effa:	e0 a0 04 af 	rcall	8000f958 <_calloc_r>
8000effe:	8b 3c       	st.w	r5[0xc],r12
8000f000:	6e 98       	ld.w	r8,r7[0x24]
8000f002:	70 3c       	ld.w	r12,r8[0xc]
8000f004:	58 0c       	cp.w	r12,0
8000f006:	c1 b0       	breq	8000f03c <_Balloc+0x6c>
8000f008:	6e 98       	ld.w	r8,r7[0x24]
8000f00a:	70 38       	ld.w	r8,r8[0xc]
8000f00c:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000f010:	70 0c       	ld.w	r12,r8[0x0]
8000f012:	58 0c       	cp.w	r12,0
8000f014:	c0 40       	breq	8000f01c <_Balloc+0x4c>
8000f016:	78 09       	ld.w	r9,r12[0x0]
8000f018:	91 09       	st.w	r8[0x0],r9
8000f01a:	c0 e8       	rjmp	8000f036 <_Balloc+0x66>
8000f01c:	0e 9c       	mov	r12,r7
8000f01e:	30 17       	mov	r7,1
8000f020:	0e 9b       	mov	r11,r7
8000f022:	ee 06 09 47 	lsl	r7,r7,r6
8000f026:	ee ca ff fb 	sub	r10,r7,-5
8000f02a:	a3 6a       	lsl	r10,0x2
8000f02c:	e0 a0 04 96 	rcall	8000f958 <_calloc_r>
8000f030:	c0 60       	breq	8000f03c <_Balloc+0x6c>
8000f032:	99 16       	st.w	r12[0x4],r6
8000f034:	99 27       	st.w	r12[0x8],r7
8000f036:	30 08       	mov	r8,0
8000f038:	99 38       	st.w	r12[0xc],r8
8000f03a:	99 48       	st.w	r12[0x10],r8
8000f03c:	d8 22       	popm	r4-r7,pc
8000f03e:	d7 03       	nop

8000f040 <__d2b>:
8000f040:	d4 31       	pushm	r0-r7,lr
8000f042:	20 2d       	sub	sp,8
8000f044:	16 93       	mov	r3,r11
8000f046:	12 96       	mov	r6,r9
8000f048:	10 95       	mov	r5,r8
8000f04a:	14 92       	mov	r2,r10
8000f04c:	30 1b       	mov	r11,1
8000f04e:	cc 1f       	rcall	8000efd0 <_Balloc>
8000f050:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000f054:	50 09       	stdsp	sp[0x0],r9
8000f056:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000f05a:	f0 01 16 14 	lsr	r1,r8,0x14
8000f05e:	fc 1a 00 10 	movh	r10,0x10
8000f062:	f3 da e1 39 	orne	r9,r9,r10
8000f066:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000f06a:	18 94       	mov	r4,r12
8000f06c:	58 02       	cp.w	r2,0
8000f06e:	c1 d0       	breq	8000f0a8 <__d2b+0x68>
8000f070:	fa cc ff f8 	sub	r12,sp,-8
8000f074:	18 d2       	st.w	--r12,r2
8000f076:	c3 3f       	rcall	8000eedc <__lo0bits>
8000f078:	40 18       	lddsp	r8,sp[0x4]
8000f07a:	c0 d0       	breq	8000f094 <__d2b+0x54>
8000f07c:	40 09       	lddsp	r9,sp[0x0]
8000f07e:	f8 0a 11 20 	rsub	r10,r12,32
8000f082:	f2 0a 09 4a 	lsl	r10,r9,r10
8000f086:	f5 e8 10 08 	or	r8,r10,r8
8000f08a:	89 58       	st.w	r4[0x14],r8
8000f08c:	f2 0c 0a 49 	lsr	r9,r9,r12
8000f090:	50 09       	stdsp	sp[0x0],r9
8000f092:	c0 28       	rjmp	8000f096 <__d2b+0x56>
8000f094:	89 58       	st.w	r4[0x14],r8
8000f096:	40 08       	lddsp	r8,sp[0x0]
8000f098:	58 08       	cp.w	r8,0
8000f09a:	f9 b3 01 02 	movne	r3,2
8000f09e:	f9 b3 00 01 	moveq	r3,1
8000f0a2:	89 68       	st.w	r4[0x18],r8
8000f0a4:	89 43       	st.w	r4[0x10],r3
8000f0a6:	c0 88       	rjmp	8000f0b6 <__d2b+0x76>
8000f0a8:	1a 9c       	mov	r12,sp
8000f0aa:	c1 9f       	rcall	8000eedc <__lo0bits>
8000f0ac:	30 13       	mov	r3,1
8000f0ae:	40 08       	lddsp	r8,sp[0x0]
8000f0b0:	2e 0c       	sub	r12,-32
8000f0b2:	89 43       	st.w	r4[0x10],r3
8000f0b4:	89 58       	st.w	r4[0x14],r8
8000f0b6:	58 01       	cp.w	r1,0
8000f0b8:	c0 90       	breq	8000f0ca <__d2b+0x8a>
8000f0ba:	e2 c1 04 33 	sub	r1,r1,1075
8000f0be:	18 01       	add	r1,r12
8000f0c0:	8d 01       	st.w	r6[0x0],r1
8000f0c2:	f8 0c 11 35 	rsub	r12,r12,53
8000f0c6:	8b 0c       	st.w	r5[0x0],r12
8000f0c8:	c0 c8       	rjmp	8000f0e0 <__d2b+0xa0>
8000f0ca:	e6 c8 ff fc 	sub	r8,r3,-4
8000f0ce:	f8 cc 04 32 	sub	r12,r12,1074
8000f0d2:	a5 73       	lsl	r3,0x5
8000f0d4:	8d 0c       	st.w	r6[0x0],r12
8000f0d6:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000f0da:	cd 1e       	rcall	8000ee7c <__hi0bits>
8000f0dc:	18 13       	sub	r3,r12
8000f0de:	8b 03       	st.w	r5[0x0],r3
8000f0e0:	08 9c       	mov	r12,r4
8000f0e2:	2f ed       	sub	sp,-8
8000f0e4:	d8 32       	popm	r0-r7,pc
8000f0e6:	d7 03       	nop

8000f0e8 <__mdiff>:
8000f0e8:	d4 31       	pushm	r0-r7,lr
8000f0ea:	74 48       	ld.w	r8,r10[0x10]
8000f0ec:	76 45       	ld.w	r5,r11[0x10]
8000f0ee:	16 97       	mov	r7,r11
8000f0f0:	14 96       	mov	r6,r10
8000f0f2:	10 15       	sub	r5,r8
8000f0f4:	c1 31       	brne	8000f11a <__mdiff+0x32>
8000f0f6:	2f b8       	sub	r8,-5
8000f0f8:	ee ce ff ec 	sub	lr,r7,-20
8000f0fc:	a3 68       	lsl	r8,0x2
8000f0fe:	f4 08 00 0b 	add	r11,r10,r8
8000f102:	ee 08 00 08 	add	r8,r7,r8
8000f106:	11 4a       	ld.w	r10,--r8
8000f108:	17 49       	ld.w	r9,--r11
8000f10a:	12 3a       	cp.w	r10,r9
8000f10c:	c0 30       	breq	8000f112 <__mdiff+0x2a>
8000f10e:	c0 e2       	brcc	8000f12a <__mdiff+0x42>
8000f110:	c0 78       	rjmp	8000f11e <__mdiff+0x36>
8000f112:	1c 38       	cp.w	r8,lr
8000f114:	fe 9b ff f9 	brhi	8000f106 <__mdiff+0x1e>
8000f118:	c4 98       	rjmp	8000f1aa <__mdiff+0xc2>
8000f11a:	58 05       	cp.w	r5,0
8000f11c:	c0 64       	brge	8000f128 <__mdiff+0x40>
8000f11e:	0e 98       	mov	r8,r7
8000f120:	30 15       	mov	r5,1
8000f122:	0c 97       	mov	r7,r6
8000f124:	10 96       	mov	r6,r8
8000f126:	c0 28       	rjmp	8000f12a <__mdiff+0x42>
8000f128:	30 05       	mov	r5,0
8000f12a:	6e 1b       	ld.w	r11,r7[0x4]
8000f12c:	c5 2f       	rcall	8000efd0 <_Balloc>
8000f12e:	6e 49       	ld.w	r9,r7[0x10]
8000f130:	6c 44       	ld.w	r4,r6[0x10]
8000f132:	99 35       	st.w	r12[0xc],r5
8000f134:	2f b4       	sub	r4,-5
8000f136:	f2 c5 ff fb 	sub	r5,r9,-5
8000f13a:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000f13e:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000f142:	2e c6       	sub	r6,-20
8000f144:	2e c7       	sub	r7,-20
8000f146:	f8 c8 ff ec 	sub	r8,r12,-20
8000f14a:	30 0a       	mov	r10,0
8000f14c:	0f 0e       	ld.w	lr,r7++
8000f14e:	0d 0b       	ld.w	r11,r6++
8000f150:	fc 02 16 10 	lsr	r2,lr,0x10
8000f154:	f6 03 16 10 	lsr	r3,r11,0x10
8000f158:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000f15c:	e4 03 01 03 	sub	r3,r2,r3
8000f160:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000f164:	fc 0b 01 0b 	sub	r11,lr,r11
8000f168:	f6 0a 00 0a 	add	r10,r11,r10
8000f16c:	b0 1a       	st.h	r8[0x2],r10
8000f16e:	b1 4a       	asr	r10,0x10
8000f170:	e6 0a 00 0a 	add	r10,r3,r10
8000f174:	b0 0a       	st.h	r8[0x0],r10
8000f176:	2f c8       	sub	r8,-4
8000f178:	b1 4a       	asr	r10,0x10
8000f17a:	08 36       	cp.w	r6,r4
8000f17c:	ce 83       	brcs	8000f14c <__mdiff+0x64>
8000f17e:	c0 d8       	rjmp	8000f198 <__mdiff+0xb0>
8000f180:	0f 0b       	ld.w	r11,r7++
8000f182:	f6 0e 16 10 	lsr	lr,r11,0x10
8000f186:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000f18a:	16 0a       	add	r10,r11
8000f18c:	b0 1a       	st.h	r8[0x2],r10
8000f18e:	b1 4a       	asr	r10,0x10
8000f190:	1c 0a       	add	r10,lr
8000f192:	b0 0a       	st.h	r8[0x0],r10
8000f194:	2f c8       	sub	r8,-4
8000f196:	b1 4a       	asr	r10,0x10
8000f198:	0a 37       	cp.w	r7,r5
8000f19a:	cf 33       	brcs	8000f180 <__mdiff+0x98>
8000f19c:	c0 28       	rjmp	8000f1a0 <__mdiff+0xb8>
8000f19e:	20 19       	sub	r9,1
8000f1a0:	11 4a       	ld.w	r10,--r8
8000f1a2:	58 0a       	cp.w	r10,0
8000f1a4:	cf d0       	breq	8000f19e <__mdiff+0xb6>
8000f1a6:	99 49       	st.w	r12[0x10],r9
8000f1a8:	d8 32       	popm	r0-r7,pc
8000f1aa:	30 0b       	mov	r11,0
8000f1ac:	c1 2f       	rcall	8000efd0 <_Balloc>
8000f1ae:	30 18       	mov	r8,1
8000f1b0:	99 48       	st.w	r12[0x10],r8
8000f1b2:	30 08       	mov	r8,0
8000f1b4:	99 58       	st.w	r12[0x14],r8
8000f1b6:	d8 32       	popm	r0-r7,pc

8000f1b8 <__lshift>:
8000f1b8:	d4 31       	pushm	r0-r7,lr
8000f1ba:	16 97       	mov	r7,r11
8000f1bc:	76 46       	ld.w	r6,r11[0x10]
8000f1be:	f4 02 14 05 	asr	r2,r10,0x5
8000f1c2:	2f f6       	sub	r6,-1
8000f1c4:	14 93       	mov	r3,r10
8000f1c6:	18 94       	mov	r4,r12
8000f1c8:	04 06       	add	r6,r2
8000f1ca:	76 1b       	ld.w	r11,r11[0x4]
8000f1cc:	6e 28       	ld.w	r8,r7[0x8]
8000f1ce:	c0 38       	rjmp	8000f1d4 <__lshift+0x1c>
8000f1d0:	2f fb       	sub	r11,-1
8000f1d2:	a1 78       	lsl	r8,0x1
8000f1d4:	10 36       	cp.w	r6,r8
8000f1d6:	fe 99 ff fd 	brgt	8000f1d0 <__lshift+0x18>
8000f1da:	08 9c       	mov	r12,r4
8000f1dc:	cf ae       	rcall	8000efd0 <_Balloc>
8000f1de:	30 09       	mov	r9,0
8000f1e0:	18 95       	mov	r5,r12
8000f1e2:	f8 c8 ff ec 	sub	r8,r12,-20
8000f1e6:	12 9a       	mov	r10,r9
8000f1e8:	c0 38       	rjmp	8000f1ee <__lshift+0x36>
8000f1ea:	10 aa       	st.w	r8++,r10
8000f1ec:	2f f9       	sub	r9,-1
8000f1ee:	04 39       	cp.w	r9,r2
8000f1f0:	cf d5       	brlt	8000f1ea <__lshift+0x32>
8000f1f2:	6e 4b       	ld.w	r11,r7[0x10]
8000f1f4:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000f1f8:	2f bb       	sub	r11,-5
8000f1fa:	ee c9 ff ec 	sub	r9,r7,-20
8000f1fe:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000f202:	58 03       	cp.w	r3,0
8000f204:	c1 30       	breq	8000f22a <__lshift+0x72>
8000f206:	e6 0c 11 20 	rsub	r12,r3,32
8000f20a:	30 0a       	mov	r10,0
8000f20c:	72 02       	ld.w	r2,r9[0x0]
8000f20e:	e4 03 09 42 	lsl	r2,r2,r3
8000f212:	04 4a       	or	r10,r2
8000f214:	10 aa       	st.w	r8++,r10
8000f216:	13 0a       	ld.w	r10,r9++
8000f218:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000f21c:	16 39       	cp.w	r9,r11
8000f21e:	cf 73       	brcs	8000f20c <__lshift+0x54>
8000f220:	91 0a       	st.w	r8[0x0],r10
8000f222:	58 0a       	cp.w	r10,0
8000f224:	c0 70       	breq	8000f232 <__lshift+0x7a>
8000f226:	2f f6       	sub	r6,-1
8000f228:	c0 58       	rjmp	8000f232 <__lshift+0x7a>
8000f22a:	13 0a       	ld.w	r10,r9++
8000f22c:	10 aa       	st.w	r8++,r10
8000f22e:	16 39       	cp.w	r9,r11
8000f230:	cf d3       	brcs	8000f22a <__lshift+0x72>
8000f232:	08 9c       	mov	r12,r4
8000f234:	20 16       	sub	r6,1
8000f236:	0e 9b       	mov	r11,r7
8000f238:	8b 46       	st.w	r5[0x10],r6
8000f23a:	cb 1e       	rcall	8000ef9c <_Bfree>
8000f23c:	0a 9c       	mov	r12,r5
8000f23e:	d8 32       	popm	r0-r7,pc

8000f240 <__multiply>:
8000f240:	d4 31       	pushm	r0-r7,lr
8000f242:	20 2d       	sub	sp,8
8000f244:	76 49       	ld.w	r9,r11[0x10]
8000f246:	74 48       	ld.w	r8,r10[0x10]
8000f248:	16 96       	mov	r6,r11
8000f24a:	14 95       	mov	r5,r10
8000f24c:	10 39       	cp.w	r9,r8
8000f24e:	ec 08 17 50 	movlt	r8,r6
8000f252:	ea 06 17 50 	movlt	r6,r5
8000f256:	f0 05 17 50 	movlt	r5,r8
8000f25a:	6c 28       	ld.w	r8,r6[0x8]
8000f25c:	76 43       	ld.w	r3,r11[0x10]
8000f25e:	74 42       	ld.w	r2,r10[0x10]
8000f260:	76 1b       	ld.w	r11,r11[0x4]
8000f262:	e4 03 00 07 	add	r7,r2,r3
8000f266:	10 37       	cp.w	r7,r8
8000f268:	f7 bb 09 ff 	subgt	r11,-1
8000f26c:	cb 2e       	rcall	8000efd0 <_Balloc>
8000f26e:	ee c4 ff fb 	sub	r4,r7,-5
8000f272:	f8 c9 ff ec 	sub	r9,r12,-20
8000f276:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000f27a:	30 0a       	mov	r10,0
8000f27c:	12 98       	mov	r8,r9
8000f27e:	c0 28       	rjmp	8000f282 <__multiply+0x42>
8000f280:	10 aa       	st.w	r8++,r10
8000f282:	08 38       	cp.w	r8,r4
8000f284:	cf e3       	brcs	8000f280 <__multiply+0x40>
8000f286:	2f b3       	sub	r3,-5
8000f288:	2f b2       	sub	r2,-5
8000f28a:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000f28e:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000f292:	ec cb ff ec 	sub	r11,r6,-20
8000f296:	50 12       	stdsp	sp[0x4],r2
8000f298:	ea ca ff ec 	sub	r10,r5,-20
8000f29c:	c4 48       	rjmp	8000f324 <__multiply+0xe4>
8000f29e:	94 95       	ld.uh	r5,r10[0x2]
8000f2a0:	58 05       	cp.w	r5,0
8000f2a2:	c2 00       	breq	8000f2e2 <__multiply+0xa2>
8000f2a4:	12 98       	mov	r8,r9
8000f2a6:	16 96       	mov	r6,r11
8000f2a8:	30 0e       	mov	lr,0
8000f2aa:	50 09       	stdsp	sp[0x0],r9
8000f2ac:	0d 02       	ld.w	r2,r6++
8000f2ae:	e4 00 16 10 	lsr	r0,r2,0x10
8000f2b2:	70 01       	ld.w	r1,r8[0x0]
8000f2b4:	70 09       	ld.w	r9,r8[0x0]
8000f2b6:	b1 81       	lsr	r1,0x10
8000f2b8:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000f2bc:	e0 05 03 41 	mac	r1,r0,r5
8000f2c0:	ab 32       	mul	r2,r5
8000f2c2:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000f2c6:	00 02       	add	r2,r0
8000f2c8:	e4 0e 00 0e 	add	lr,r2,lr
8000f2cc:	b0 1e       	st.h	r8[0x2],lr
8000f2ce:	b1 8e       	lsr	lr,0x10
8000f2d0:	1c 01       	add	r1,lr
8000f2d2:	b0 01       	st.h	r8[0x0],r1
8000f2d4:	e2 0e 16 10 	lsr	lr,r1,0x10
8000f2d8:	2f c8       	sub	r8,-4
8000f2da:	06 36       	cp.w	r6,r3
8000f2dc:	ce 83       	brcs	8000f2ac <__multiply+0x6c>
8000f2de:	40 09       	lddsp	r9,sp[0x0]
8000f2e0:	91 0e       	st.w	r8[0x0],lr
8000f2e2:	94 86       	ld.uh	r6,r10[0x0]
8000f2e4:	58 06       	cp.w	r6,0
8000f2e6:	c1 d0       	breq	8000f320 <__multiply+0xe0>
8000f2e8:	72 02       	ld.w	r2,r9[0x0]
8000f2ea:	12 98       	mov	r8,r9
8000f2ec:	16 9e       	mov	lr,r11
8000f2ee:	30 05       	mov	r5,0
8000f2f0:	b0 12       	st.h	r8[0x2],r2
8000f2f2:	1d 01       	ld.w	r1,lr++
8000f2f4:	90 82       	ld.uh	r2,r8[0x0]
8000f2f6:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000f2fa:	ad 30       	mul	r0,r6
8000f2fc:	e0 02 00 02 	add	r2,r0,r2
8000f300:	e4 05 00 05 	add	r5,r2,r5
8000f304:	b0 05       	st.h	r8[0x0],r5
8000f306:	b1 85       	lsr	r5,0x10
8000f308:	b1 81       	lsr	r1,0x10
8000f30a:	2f c8       	sub	r8,-4
8000f30c:	ad 31       	mul	r1,r6
8000f30e:	90 92       	ld.uh	r2,r8[0x2]
8000f310:	e2 02 00 02 	add	r2,r1,r2
8000f314:	0a 02       	add	r2,r5
8000f316:	e4 05 16 10 	lsr	r5,r2,0x10
8000f31a:	06 3e       	cp.w	lr,r3
8000f31c:	ce a3       	brcs	8000f2f0 <__multiply+0xb0>
8000f31e:	91 02       	st.w	r8[0x0],r2
8000f320:	2f ca       	sub	r10,-4
8000f322:	2f c9       	sub	r9,-4
8000f324:	40 18       	lddsp	r8,sp[0x4]
8000f326:	10 3a       	cp.w	r10,r8
8000f328:	cb b3       	brcs	8000f29e <__multiply+0x5e>
8000f32a:	c0 28       	rjmp	8000f32e <__multiply+0xee>
8000f32c:	20 17       	sub	r7,1
8000f32e:	58 07       	cp.w	r7,0
8000f330:	e0 8a 00 05 	brle	8000f33a <__multiply+0xfa>
8000f334:	09 48       	ld.w	r8,--r4
8000f336:	58 08       	cp.w	r8,0
8000f338:	cf a0       	breq	8000f32c <__multiply+0xec>
8000f33a:	99 47       	st.w	r12[0x10],r7
8000f33c:	2f ed       	sub	sp,-8
8000f33e:	d8 32       	popm	r0-r7,pc

8000f340 <__i2b>:
8000f340:	d4 21       	pushm	r4-r7,lr
8000f342:	16 97       	mov	r7,r11
8000f344:	30 1b       	mov	r11,1
8000f346:	c4 5e       	rcall	8000efd0 <_Balloc>
8000f348:	30 19       	mov	r9,1
8000f34a:	99 57       	st.w	r12[0x14],r7
8000f34c:	99 49       	st.w	r12[0x10],r9
8000f34e:	d8 22       	popm	r4-r7,pc

8000f350 <__multadd>:
8000f350:	d4 31       	pushm	r0-r7,lr
8000f352:	30 08       	mov	r8,0
8000f354:	12 95       	mov	r5,r9
8000f356:	16 97       	mov	r7,r11
8000f358:	18 96       	mov	r6,r12
8000f35a:	76 44       	ld.w	r4,r11[0x10]
8000f35c:	f6 c9 ff ec 	sub	r9,r11,-20
8000f360:	72 0b       	ld.w	r11,r9[0x0]
8000f362:	f6 0c 16 10 	lsr	r12,r11,0x10
8000f366:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000f36a:	f4 0c 02 4c 	mul	r12,r10,r12
8000f36e:	f4 0b 03 45 	mac	r5,r10,r11
8000f372:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000f376:	b1 85       	lsr	r5,0x10
8000f378:	18 05       	add	r5,r12
8000f37a:	ea 0c 15 10 	lsl	r12,r5,0x10
8000f37e:	f8 0b 00 0b 	add	r11,r12,r11
8000f382:	12 ab       	st.w	r9++,r11
8000f384:	2f f8       	sub	r8,-1
8000f386:	b1 85       	lsr	r5,0x10
8000f388:	08 38       	cp.w	r8,r4
8000f38a:	ce b5       	brlt	8000f360 <__multadd+0x10>
8000f38c:	58 05       	cp.w	r5,0
8000f38e:	c1 c0       	breq	8000f3c6 <__multadd+0x76>
8000f390:	6e 28       	ld.w	r8,r7[0x8]
8000f392:	10 34       	cp.w	r4,r8
8000f394:	c1 35       	brlt	8000f3ba <__multadd+0x6a>
8000f396:	6e 1b       	ld.w	r11,r7[0x4]
8000f398:	0c 9c       	mov	r12,r6
8000f39a:	2f fb       	sub	r11,-1
8000f39c:	c1 ae       	rcall	8000efd0 <_Balloc>
8000f39e:	6e 4a       	ld.w	r10,r7[0x10]
8000f3a0:	ee cb ff f4 	sub	r11,r7,-12
8000f3a4:	18 93       	mov	r3,r12
8000f3a6:	2f ea       	sub	r10,-2
8000f3a8:	2f 4c       	sub	r12,-12
8000f3aa:	a3 6a       	lsl	r10,0x2
8000f3ac:	fe b0 de 25 	rcall	8000aff6 <memcpy>
8000f3b0:	0e 9b       	mov	r11,r7
8000f3b2:	0c 9c       	mov	r12,r6
8000f3b4:	fe b0 fd f4 	rcall	8000ef9c <_Bfree>
8000f3b8:	06 97       	mov	r7,r3
8000f3ba:	e8 c8 ff ff 	sub	r8,r4,-1
8000f3be:	2f b4       	sub	r4,-5
8000f3c0:	8f 48       	st.w	r7[0x10],r8
8000f3c2:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000f3c6:	0e 9c       	mov	r12,r7
8000f3c8:	d8 32       	popm	r0-r7,pc
8000f3ca:	d7 03       	nop

8000f3cc <__pow5mult>:
8000f3cc:	d4 31       	pushm	r0-r7,lr
8000f3ce:	14 96       	mov	r6,r10
8000f3d0:	18 97       	mov	r7,r12
8000f3d2:	16 94       	mov	r4,r11
8000f3d4:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000f3d8:	c0 80       	breq	8000f3e8 <__pow5mult+0x1c>
8000f3da:	20 18       	sub	r8,1
8000f3dc:	49 f9       	lddpc	r9,8000f458 <__pow5mult+0x8c>
8000f3de:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000f3e2:	30 09       	mov	r9,0
8000f3e4:	cb 6f       	rcall	8000f350 <__multadd>
8000f3e6:	18 94       	mov	r4,r12
8000f3e8:	a3 46       	asr	r6,0x2
8000f3ea:	c3 40       	breq	8000f452 <__pow5mult+0x86>
8000f3ec:	6e 95       	ld.w	r5,r7[0x24]
8000f3ee:	58 05       	cp.w	r5,0
8000f3f0:	c0 91       	brne	8000f402 <__pow5mult+0x36>
8000f3f2:	31 0c       	mov	r12,16
8000f3f4:	fe b0 cb 6a 	rcall	80008ac8 <malloc>
8000f3f8:	99 35       	st.w	r12[0xc],r5
8000f3fa:	8f 9c       	st.w	r7[0x24],r12
8000f3fc:	99 15       	st.w	r12[0x4],r5
8000f3fe:	99 25       	st.w	r12[0x8],r5
8000f400:	99 05       	st.w	r12[0x0],r5
8000f402:	6e 93       	ld.w	r3,r7[0x24]
8000f404:	66 25       	ld.w	r5,r3[0x8]
8000f406:	58 05       	cp.w	r5,0
8000f408:	c0 c1       	brne	8000f420 <__pow5mult+0x54>
8000f40a:	e0 6b 02 71 	mov	r11,625
8000f40e:	0e 9c       	mov	r12,r7
8000f410:	c9 8f       	rcall	8000f340 <__i2b>
8000f412:	87 2c       	st.w	r3[0x8],r12
8000f414:	30 08       	mov	r8,0
8000f416:	18 95       	mov	r5,r12
8000f418:	99 08       	st.w	r12[0x0],r8
8000f41a:	c0 38       	rjmp	8000f420 <__pow5mult+0x54>
8000f41c:	06 9c       	mov	r12,r3
8000f41e:	18 95       	mov	r5,r12
8000f420:	ed b6 00 00 	bld	r6,0x0
8000f424:	c0 b1       	brne	8000f43a <__pow5mult+0x6e>
8000f426:	08 9b       	mov	r11,r4
8000f428:	0a 9a       	mov	r10,r5
8000f42a:	0e 9c       	mov	r12,r7
8000f42c:	c0 af       	rcall	8000f240 <__multiply>
8000f42e:	08 9b       	mov	r11,r4
8000f430:	18 93       	mov	r3,r12
8000f432:	0e 9c       	mov	r12,r7
8000f434:	06 94       	mov	r4,r3
8000f436:	fe b0 fd b3 	rcall	8000ef9c <_Bfree>
8000f43a:	a1 56       	asr	r6,0x1
8000f43c:	c0 b0       	breq	8000f452 <__pow5mult+0x86>
8000f43e:	6a 03       	ld.w	r3,r5[0x0]
8000f440:	58 03       	cp.w	r3,0
8000f442:	ce d1       	brne	8000f41c <__pow5mult+0x50>
8000f444:	0a 9a       	mov	r10,r5
8000f446:	0a 9b       	mov	r11,r5
8000f448:	0e 9c       	mov	r12,r7
8000f44a:	cf be       	rcall	8000f240 <__multiply>
8000f44c:	8b 0c       	st.w	r5[0x0],r12
8000f44e:	99 03       	st.w	r12[0x0],r3
8000f450:	ce 7b       	rjmp	8000f41e <__pow5mult+0x52>
8000f452:	08 9c       	mov	r12,r4
8000f454:	d8 32       	popm	r0-r7,pc
8000f456:	d7 03       	nop
8000f458:	80 01       	ld.sh	r1,r0[0x0]
8000f45a:	22 80       	sub	r0,40

8000f45c <_realloc_r>:
8000f45c:	d4 31       	pushm	r0-r7,lr
8000f45e:	20 1d       	sub	sp,4
8000f460:	16 94       	mov	r4,r11
8000f462:	18 92       	mov	r2,r12
8000f464:	14 9b       	mov	r11,r10
8000f466:	58 04       	cp.w	r4,0
8000f468:	c0 51       	brne	8000f472 <_realloc_r+0x16>
8000f46a:	fe b0 fa c3 	rcall	8000e9f0 <_malloc_r>
8000f46e:	18 95       	mov	r5,r12
8000f470:	c5 59       	rjmp	8000f71a <_realloc_r+0x2be>
8000f472:	50 0a       	stdsp	sp[0x0],r10
8000f474:	fe b0 fd 02 	rcall	8000ee78 <__malloc_lock>
8000f478:	40 0b       	lddsp	r11,sp[0x0]
8000f47a:	e8 c1 00 08 	sub	r1,r4,8
8000f47e:	f6 c6 ff f5 	sub	r6,r11,-11
8000f482:	62 1c       	ld.w	r12,r1[0x4]
8000f484:	59 66       	cp.w	r6,22
8000f486:	f9 b6 08 10 	movls	r6,16
8000f48a:	f9 b8 0b f8 	movhi	r8,-8
8000f48e:	ed d8 eb 26 	andhi	r6,r6,r8
8000f492:	16 36       	cp.w	r6,r11
8000f494:	5f 38       	srlo	r8
8000f496:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000f49a:	c0 50       	breq	8000f4a4 <_realloc_r+0x48>
8000f49c:	30 c8       	mov	r8,12
8000f49e:	30 05       	mov	r5,0
8000f4a0:	85 38       	st.w	r2[0xc],r8
8000f4a2:	c3 c9       	rjmp	8000f71a <_realloc_r+0x2be>
8000f4a4:	18 90       	mov	r0,r12
8000f4a6:	e0 10 ff fc 	andl	r0,0xfffc
8000f4aa:	0c 30       	cp.w	r0,r6
8000f4ac:	e0 84 01 0c 	brge	8000f6c4 <_realloc_r+0x268>
8000f4b0:	4c 98       	lddpc	r8,8000f5d4 <_realloc_r+0x178>
8000f4b2:	e2 00 00 09 	add	r9,r1,r0
8000f4b6:	70 25       	ld.w	r5,r8[0x8]
8000f4b8:	0a 39       	cp.w	r9,r5
8000f4ba:	c0 90       	breq	8000f4cc <_realloc_r+0x70>
8000f4bc:	72 1a       	ld.w	r10,r9[0x4]
8000f4be:	a1 ca       	cbr	r10,0x0
8000f4c0:	f2 0a 00 0a 	add	r10,r9,r10
8000f4c4:	74 1a       	ld.w	r10,r10[0x4]
8000f4c6:	ed ba 00 00 	bld	r10,0x0
8000f4ca:	c2 20       	breq	8000f50e <_realloc_r+0xb2>
8000f4cc:	72 1a       	ld.w	r10,r9[0x4]
8000f4ce:	e0 1a ff fc 	andl	r10,0xfffc
8000f4d2:	f4 00 00 03 	add	r3,r10,r0
8000f4d6:	0a 39       	cp.w	r9,r5
8000f4d8:	c1 31       	brne	8000f4fe <_realloc_r+0xa2>
8000f4da:	ec c7 ff f0 	sub	r7,r6,-16
8000f4de:	0e 33       	cp.w	r3,r7
8000f4e0:	c1 95       	brlt	8000f512 <_realloc_r+0xb6>
8000f4e2:	e2 06 00 09 	add	r9,r1,r6
8000f4e6:	0c 13       	sub	r3,r6
8000f4e8:	a1 a3       	sbr	r3,0x0
8000f4ea:	93 13       	st.w	r9[0x4],r3
8000f4ec:	91 29       	st.w	r8[0x8],r9
8000f4ee:	04 9c       	mov	r12,r2
8000f4f0:	62 18       	ld.w	r8,r1[0x4]
8000f4f2:	08 95       	mov	r5,r4
8000f4f4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000f4f8:	10 46       	or	r6,r8
8000f4fa:	83 16       	st.w	r1[0x4],r6
8000f4fc:	c0 d9       	rjmp	8000f716 <_realloc_r+0x2ba>
8000f4fe:	0c 33       	cp.w	r3,r6
8000f500:	c0 95       	brlt	8000f512 <_realloc_r+0xb6>
8000f502:	72 28       	ld.w	r8,r9[0x8]
8000f504:	02 97       	mov	r7,r1
8000f506:	72 39       	ld.w	r9,r9[0xc]
8000f508:	93 28       	st.w	r9[0x8],r8
8000f50a:	91 39       	st.w	r8[0xc],r9
8000f50c:	cd e8       	rjmp	8000f6c8 <_realloc_r+0x26c>
8000f50e:	30 0a       	mov	r10,0
8000f510:	14 99       	mov	r9,r10
8000f512:	ed bc 00 00 	bld	r12,0x0
8000f516:	e0 80 00 97 	breq	8000f644 <_realloc_r+0x1e8>
8000f51a:	62 07       	ld.w	r7,r1[0x0]
8000f51c:	e2 07 01 07 	sub	r7,r1,r7
8000f520:	6e 1c       	ld.w	r12,r7[0x4]
8000f522:	e0 1c ff fc 	andl	r12,0xfffc
8000f526:	58 09       	cp.w	r9,0
8000f528:	c5 80       	breq	8000f5d8 <_realloc_r+0x17c>
8000f52a:	f8 00 00 03 	add	r3,r12,r0
8000f52e:	0a 39       	cp.w	r9,r5
8000f530:	c4 81       	brne	8000f5c0 <_realloc_r+0x164>
8000f532:	14 03       	add	r3,r10
8000f534:	ec c9 ff f0 	sub	r9,r6,-16
8000f538:	12 33       	cp.w	r3,r9
8000f53a:	c4 f5       	brlt	8000f5d8 <_realloc_r+0x17c>
8000f53c:	6e 3a       	ld.w	r10,r7[0xc]
8000f53e:	6e 29       	ld.w	r9,r7[0x8]
8000f540:	95 29       	st.w	r10[0x8],r9
8000f542:	93 3a       	st.w	r9[0xc],r10
8000f544:	ee c5 ff f8 	sub	r5,r7,-8
8000f548:	e0 ca 00 04 	sub	r10,r0,4
8000f54c:	e0 4a 00 24 	cp.w	r10,36
8000f550:	e0 8b 00 25 	brhi	8000f59a <_realloc_r+0x13e>
8000f554:	0a 99       	mov	r9,r5
8000f556:	59 3a       	cp.w	r10,19
8000f558:	e0 88 00 1a 	brls	8000f58c <_realloc_r+0x130>
8000f55c:	09 09       	ld.w	r9,r4++
8000f55e:	8b 09       	st.w	r5[0x0],r9
8000f560:	09 09       	ld.w	r9,r4++
8000f562:	8f 39       	st.w	r7[0xc],r9
8000f564:	ee c9 ff f0 	sub	r9,r7,-16
8000f568:	59 ba       	cp.w	r10,27
8000f56a:	e0 88 00 11 	brls	8000f58c <_realloc_r+0x130>
8000f56e:	09 0b       	ld.w	r11,r4++
8000f570:	93 0b       	st.w	r9[0x0],r11
8000f572:	09 09       	ld.w	r9,r4++
8000f574:	8f 59       	st.w	r7[0x14],r9
8000f576:	ee c9 ff e8 	sub	r9,r7,-24
8000f57a:	e0 4a 00 24 	cp.w	r10,36
8000f57e:	c0 71       	brne	8000f58c <_realloc_r+0x130>
8000f580:	09 0a       	ld.w	r10,r4++
8000f582:	93 0a       	st.w	r9[0x0],r10
8000f584:	ee c9 ff e0 	sub	r9,r7,-32
8000f588:	09 0a       	ld.w	r10,r4++
8000f58a:	8f 7a       	st.w	r7[0x1c],r10
8000f58c:	09 0a       	ld.w	r10,r4++
8000f58e:	12 aa       	st.w	r9++,r10
8000f590:	68 0a       	ld.w	r10,r4[0x0]
8000f592:	93 0a       	st.w	r9[0x0],r10
8000f594:	68 1a       	ld.w	r10,r4[0x4]
8000f596:	93 1a       	st.w	r9[0x4],r10
8000f598:	c0 78       	rjmp	8000f5a6 <_realloc_r+0x14a>
8000f59a:	50 08       	stdsp	sp[0x0],r8
8000f59c:	08 9b       	mov	r11,r4
8000f59e:	0a 9c       	mov	r12,r5
8000f5a0:	fe b0 fc 4d 	rcall	8000ee3a <memmove>
8000f5a4:	40 08       	lddsp	r8,sp[0x0]
8000f5a6:	ee 06 00 09 	add	r9,r7,r6
8000f5aa:	0c 13       	sub	r3,r6
8000f5ac:	a1 a3       	sbr	r3,0x0
8000f5ae:	93 13       	st.w	r9[0x4],r3
8000f5b0:	91 29       	st.w	r8[0x8],r9
8000f5b2:	04 9c       	mov	r12,r2
8000f5b4:	6e 18       	ld.w	r8,r7[0x4]
8000f5b6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000f5ba:	10 46       	or	r6,r8
8000f5bc:	8f 16       	st.w	r7[0x4],r6
8000f5be:	ca c8       	rjmp	8000f716 <_realloc_r+0x2ba>
8000f5c0:	14 03       	add	r3,r10
8000f5c2:	0c 33       	cp.w	r3,r6
8000f5c4:	c0 a5       	brlt	8000f5d8 <_realloc_r+0x17c>
8000f5c6:	72 28       	ld.w	r8,r9[0x8]
8000f5c8:	72 39       	ld.w	r9,r9[0xc]
8000f5ca:	93 28       	st.w	r9[0x8],r8
8000f5cc:	91 39       	st.w	r8[0xc],r9
8000f5ce:	6e 28       	ld.w	r8,r7[0x8]
8000f5d0:	6e 39       	ld.w	r9,r7[0xc]
8000f5d2:	c0 98       	rjmp	8000f5e4 <_realloc_r+0x188>
8000f5d4:	00 00       	add	r0,r0
8000f5d6:	0d 08       	ld.w	r8,r6++
8000f5d8:	f8 00 00 03 	add	r3,r12,r0
8000f5dc:	0c 33       	cp.w	r3,r6
8000f5de:	c3 35       	brlt	8000f644 <_realloc_r+0x1e8>
8000f5e0:	6e 39       	ld.w	r9,r7[0xc]
8000f5e2:	6e 28       	ld.w	r8,r7[0x8]
8000f5e4:	93 28       	st.w	r9[0x8],r8
8000f5e6:	91 39       	st.w	r8[0xc],r9
8000f5e8:	e0 ca 00 04 	sub	r10,r0,4
8000f5ec:	ee cc ff f8 	sub	r12,r7,-8
8000f5f0:	e0 4a 00 24 	cp.w	r10,36
8000f5f4:	e0 8b 00 24 	brhi	8000f63c <_realloc_r+0x1e0>
8000f5f8:	59 3a       	cp.w	r10,19
8000f5fa:	e0 88 00 1a 	brls	8000f62e <_realloc_r+0x1d2>
8000f5fe:	09 08       	ld.w	r8,r4++
8000f600:	99 08       	st.w	r12[0x0],r8
8000f602:	09 08       	ld.w	r8,r4++
8000f604:	8f 38       	st.w	r7[0xc],r8
8000f606:	ee cc ff f0 	sub	r12,r7,-16
8000f60a:	59 ba       	cp.w	r10,27
8000f60c:	e0 88 00 11 	brls	8000f62e <_realloc_r+0x1d2>
8000f610:	09 08       	ld.w	r8,r4++
8000f612:	99 08       	st.w	r12[0x0],r8
8000f614:	09 08       	ld.w	r8,r4++
8000f616:	8f 58       	st.w	r7[0x14],r8
8000f618:	ee cc ff e8 	sub	r12,r7,-24
8000f61c:	e0 4a 00 24 	cp.w	r10,36
8000f620:	c0 71       	brne	8000f62e <_realloc_r+0x1d2>
8000f622:	09 08       	ld.w	r8,r4++
8000f624:	99 08       	st.w	r12[0x0],r8
8000f626:	ee cc ff e0 	sub	r12,r7,-32
8000f62a:	09 08       	ld.w	r8,r4++
8000f62c:	8f 78       	st.w	r7[0x1c],r8
8000f62e:	09 08       	ld.w	r8,r4++
8000f630:	18 a8       	st.w	r12++,r8
8000f632:	68 08       	ld.w	r8,r4[0x0]
8000f634:	99 08       	st.w	r12[0x0],r8
8000f636:	68 18       	ld.w	r8,r4[0x4]
8000f638:	99 18       	st.w	r12[0x4],r8
8000f63a:	c4 78       	rjmp	8000f6c8 <_realloc_r+0x26c>
8000f63c:	08 9b       	mov	r11,r4
8000f63e:	fe b0 fb fe 	rcall	8000ee3a <memmove>
8000f642:	c4 38       	rjmp	8000f6c8 <_realloc_r+0x26c>
8000f644:	04 9c       	mov	r12,r2
8000f646:	fe b0 f9 d5 	rcall	8000e9f0 <_malloc_r>
8000f64a:	18 95       	mov	r5,r12
8000f64c:	c3 a0       	breq	8000f6c0 <_realloc_r+0x264>
8000f64e:	62 18       	ld.w	r8,r1[0x4]
8000f650:	f8 c9 00 08 	sub	r9,r12,8
8000f654:	a1 c8       	cbr	r8,0x0
8000f656:	e2 08 00 08 	add	r8,r1,r8
8000f65a:	10 39       	cp.w	r9,r8
8000f65c:	c0 71       	brne	8000f66a <_realloc_r+0x20e>
8000f65e:	72 13       	ld.w	r3,r9[0x4]
8000f660:	02 97       	mov	r7,r1
8000f662:	e0 13 ff fc 	andl	r3,0xfffc
8000f666:	00 03       	add	r3,r0
8000f668:	c3 08       	rjmp	8000f6c8 <_realloc_r+0x26c>
8000f66a:	e0 ca 00 04 	sub	r10,r0,4
8000f66e:	e0 4a 00 24 	cp.w	r10,36
8000f672:	e0 8b 00 20 	brhi	8000f6b2 <_realloc_r+0x256>
8000f676:	08 99       	mov	r9,r4
8000f678:	18 98       	mov	r8,r12
8000f67a:	59 3a       	cp.w	r10,19
8000f67c:	e0 88 00 14 	brls	8000f6a4 <_realloc_r+0x248>
8000f680:	13 0b       	ld.w	r11,r9++
8000f682:	10 ab       	st.w	r8++,r11
8000f684:	13 0b       	ld.w	r11,r9++
8000f686:	10 ab       	st.w	r8++,r11
8000f688:	59 ba       	cp.w	r10,27
8000f68a:	e0 88 00 0d 	brls	8000f6a4 <_realloc_r+0x248>
8000f68e:	13 0b       	ld.w	r11,r9++
8000f690:	10 ab       	st.w	r8++,r11
8000f692:	13 0b       	ld.w	r11,r9++
8000f694:	10 ab       	st.w	r8++,r11
8000f696:	e0 4a 00 24 	cp.w	r10,36
8000f69a:	c0 51       	brne	8000f6a4 <_realloc_r+0x248>
8000f69c:	13 0a       	ld.w	r10,r9++
8000f69e:	10 aa       	st.w	r8++,r10
8000f6a0:	13 0a       	ld.w	r10,r9++
8000f6a2:	10 aa       	st.w	r8++,r10
8000f6a4:	13 0a       	ld.w	r10,r9++
8000f6a6:	10 aa       	st.w	r8++,r10
8000f6a8:	72 0a       	ld.w	r10,r9[0x0]
8000f6aa:	91 0a       	st.w	r8[0x0],r10
8000f6ac:	72 19       	ld.w	r9,r9[0x4]
8000f6ae:	91 19       	st.w	r8[0x4],r9
8000f6b0:	c0 48       	rjmp	8000f6b8 <_realloc_r+0x25c>
8000f6b2:	08 9b       	mov	r11,r4
8000f6b4:	fe b0 fb c3 	rcall	8000ee3a <memmove>
8000f6b8:	08 9b       	mov	r11,r4
8000f6ba:	04 9c       	mov	r12,r2
8000f6bc:	fe b0 f6 f4 	rcall	8000e4a4 <_free_r>
8000f6c0:	04 9c       	mov	r12,r2
8000f6c2:	c2 a8       	rjmp	8000f716 <_realloc_r+0x2ba>
8000f6c4:	00 93       	mov	r3,r0
8000f6c6:	02 97       	mov	r7,r1
8000f6c8:	e6 06 01 09 	sub	r9,r3,r6
8000f6cc:	6e 18       	ld.w	r8,r7[0x4]
8000f6ce:	58 f9       	cp.w	r9,15
8000f6d0:	e0 88 00 16 	brls	8000f6fc <_realloc_r+0x2a0>
8000f6d4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000f6d8:	ed e8 10 08 	or	r8,r6,r8
8000f6dc:	8f 18       	st.w	r7[0x4],r8
8000f6de:	12 98       	mov	r8,r9
8000f6e0:	a1 a8       	sbr	r8,0x0
8000f6e2:	ee 06 00 0b 	add	r11,r7,r6
8000f6e6:	f6 09 00 09 	add	r9,r11,r9
8000f6ea:	97 18       	st.w	r11[0x4],r8
8000f6ec:	72 18       	ld.w	r8,r9[0x4]
8000f6ee:	a1 a8       	sbr	r8,0x0
8000f6f0:	2f 8b       	sub	r11,-8
8000f6f2:	93 18       	st.w	r9[0x4],r8
8000f6f4:	04 9c       	mov	r12,r2
8000f6f6:	fe b0 f6 d7 	rcall	8000e4a4 <_free_r>
8000f6fa:	c0 b8       	rjmp	8000f710 <_realloc_r+0x2b4>
8000f6fc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000f700:	e7 e8 10 08 	or	r8,r3,r8
8000f704:	8f 18       	st.w	r7[0x4],r8
8000f706:	ee 03 00 03 	add	r3,r7,r3
8000f70a:	66 18       	ld.w	r8,r3[0x4]
8000f70c:	a1 a8       	sbr	r8,0x0
8000f70e:	87 18       	st.w	r3[0x4],r8
8000f710:	04 9c       	mov	r12,r2
8000f712:	ee c5 ff f8 	sub	r5,r7,-8
8000f716:	fe b0 fb b2 	rcall	8000ee7a <__malloc_unlock>
8000f71a:	0a 9c       	mov	r12,r5
8000f71c:	2f fd       	sub	sp,-4
8000f71e:	d8 32       	popm	r0-r7,pc

8000f720 <_sbrk_r>:
8000f720:	d4 21       	pushm	r4-r7,lr
8000f722:	30 08       	mov	r8,0
8000f724:	18 97       	mov	r7,r12
8000f726:	48 66       	lddpc	r6,8000f73c <_sbrk_r+0x1c>
8000f728:	16 9c       	mov	r12,r11
8000f72a:	8d 08       	st.w	r6[0x0],r8
8000f72c:	ce 4c       	rcall	8000f8f4 <_sbrk>
8000f72e:	5b fc       	cp.w	r12,-1
8000f730:	c0 51       	brne	8000f73a <_sbrk_r+0x1a>
8000f732:	6c 08       	ld.w	r8,r6[0x0]
8000f734:	58 08       	cp.w	r8,0
8000f736:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000f73a:	d8 22       	popm	r4-r7,pc
8000f73c:	00 00       	add	r0,r0
8000f73e:	1a f4       	st.b	--sp,r4

8000f740 <__isinfd>:
8000f740:	14 98       	mov	r8,r10
8000f742:	fc 19 7f f0 	movh	r9,0x7ff0
8000f746:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000f74a:	f0 0b 11 00 	rsub	r11,r8,0
8000f74e:	f7 e8 10 08 	or	r8,r11,r8
8000f752:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000f756:	f2 08 01 08 	sub	r8,r9,r8
8000f75a:	f0 0c 11 00 	rsub	r12,r8,0
8000f75e:	f9 e8 10 08 	or	r8,r12,r8
8000f762:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000f766:	2f fc       	sub	r12,-1
8000f768:	5e fc       	retal	r12

8000f76a <__isnand>:
8000f76a:	14 98       	mov	r8,r10
8000f76c:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000f770:	f0 0c 11 00 	rsub	r12,r8,0
8000f774:	10 4c       	or	r12,r8
8000f776:	fc 18 7f f0 	movh	r8,0x7ff0
8000f77a:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000f77e:	f0 0c 01 0c 	sub	r12,r8,r12
8000f782:	bf 9c       	lsr	r12,0x1f
8000f784:	5e fc       	retal	r12
8000f786:	d7 03       	nop

8000f788 <__sclose>:
8000f788:	d4 01       	pushm	lr
8000f78a:	96 7b       	ld.sh	r11,r11[0xe]
8000f78c:	c1 2d       	rcall	8000f9b0 <_close_r>
8000f78e:	d8 02       	popm	pc

8000f790 <__sseek>:
8000f790:	d4 21       	pushm	r4-r7,lr
8000f792:	16 97       	mov	r7,r11
8000f794:	96 7b       	ld.sh	r11,r11[0xe]
8000f796:	c9 bd       	rcall	8000facc <_lseek_r>
8000f798:	8e 68       	ld.sh	r8,r7[0xc]
8000f79a:	10 99       	mov	r9,r8
8000f79c:	ad c9       	cbr	r9,0xc
8000f79e:	5b fc       	cp.w	r12,-1
8000f7a0:	ef f9 0c 06 	st.heq	r7[0xc],r9
8000f7a4:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000f7a8:	e0 69 10 00 	mov	r9,4096
8000f7ac:	f1 d9 e1 38 	orne	r8,r8,r9
8000f7b0:	ef f8 1c 06 	st.hne	r7[0xc],r8
8000f7b4:	d8 22       	popm	r4-r7,pc
8000f7b6:	d7 03       	nop

8000f7b8 <__swrite>:
8000f7b8:	d4 21       	pushm	r4-r7,lr
8000f7ba:	96 68       	ld.sh	r8,r11[0xc]
8000f7bc:	16 97       	mov	r7,r11
8000f7be:	14 95       	mov	r5,r10
8000f7c0:	12 94       	mov	r4,r9
8000f7c2:	e2 18 01 00 	andl	r8,0x100,COH
8000f7c6:	18 96       	mov	r6,r12
8000f7c8:	c0 50       	breq	8000f7d2 <__swrite+0x1a>
8000f7ca:	30 29       	mov	r9,2
8000f7cc:	30 0a       	mov	r10,0
8000f7ce:	96 7b       	ld.sh	r11,r11[0xe]
8000f7d0:	c7 ed       	rcall	8000facc <_lseek_r>
8000f7d2:	8e 68       	ld.sh	r8,r7[0xc]
8000f7d4:	ad c8       	cbr	r8,0xc
8000f7d6:	08 99       	mov	r9,r4
8000f7d8:	0a 9a       	mov	r10,r5
8000f7da:	8e 7b       	ld.sh	r11,r7[0xe]
8000f7dc:	0c 9c       	mov	r12,r6
8000f7de:	ae 68       	st.h	r7[0xc],r8
8000f7e0:	ca 8c       	rcall	8000f930 <_write_r>
8000f7e2:	d8 22       	popm	r4-r7,pc

8000f7e4 <__sread>:
8000f7e4:	d4 21       	pushm	r4-r7,lr
8000f7e6:	16 97       	mov	r7,r11
8000f7e8:	96 7b       	ld.sh	r11,r11[0xe]
8000f7ea:	c8 5d       	rcall	8000faf4 <_read_r>
8000f7ec:	c0 65       	brlt	8000f7f8 <__sread+0x14>
8000f7ee:	6f 58       	ld.w	r8,r7[0x54]
8000f7f0:	18 08       	add	r8,r12
8000f7f2:	ef 48 00 54 	st.w	r7[84],r8
8000f7f6:	d8 22       	popm	r4-r7,pc
8000f7f8:	8e 68       	ld.sh	r8,r7[0xc]
8000f7fa:	ad c8       	cbr	r8,0xc
8000f7fc:	ae 68       	st.h	r7[0xc],r8
8000f7fe:	d8 22       	popm	r4-r7,pc

8000f800 <strlen>:
8000f800:	30 09       	mov	r9,0
8000f802:	18 98       	mov	r8,r12
8000f804:	c0 28       	rjmp	8000f808 <strlen+0x8>
8000f806:	2f f8       	sub	r8,-1
8000f808:	11 8a       	ld.ub	r10,r8[0x0]
8000f80a:	f2 0a 18 00 	cp.b	r10,r9
8000f80e:	cf c1       	brne	8000f806 <strlen+0x6>
8000f810:	f0 0c 01 0c 	sub	r12,r8,r12
8000f814:	5e fc       	retal	r12
8000f816:	d7 03       	nop

8000f818 <_close>:
8000f818:	30 28       	mov	r8,2
8000f81a:	d6 73       	breakpoint
8000f81c:	3f fc       	mov	r12,-1
8000f81e:	35 8b       	mov	r11,88
8000f820:	58 0c       	cp.w	r12,0
8000f822:	5e 4c       	retge	r12
8000f824:	48 2a       	lddpc	r10,8000f82c <_close+0x14>
8000f826:	95 0b       	st.w	r10[0x0],r11
8000f828:	5e fc       	retal	r12
8000f82a:	d7 03       	nop
8000f82c:	00 00       	add	r0,r0
8000f82e:	1a f4       	st.b	--sp,r4

8000f830 <_lseek>:
8000f830:	30 58       	mov	r8,5
8000f832:	d6 73       	breakpoint
8000f834:	3f fc       	mov	r12,-1
8000f836:	35 8b       	mov	r11,88
8000f838:	58 0c       	cp.w	r12,0
8000f83a:	5e 4c       	retge	r12
8000f83c:	48 2a       	lddpc	r10,8000f844 <_lseek+0x14>
8000f83e:	95 0b       	st.w	r10[0x0],r11
8000f840:	5e fc       	retal	r12
8000f842:	d7 03       	nop
8000f844:	00 00       	add	r0,r0
8000f846:	1a f4       	st.b	--sp,r4

8000f848 <_read>:
8000f848:	30 38       	mov	r8,3
8000f84a:	d6 73       	breakpoint
8000f84c:	3f fc       	mov	r12,-1
8000f84e:	35 8b       	mov	r11,88
8000f850:	58 0c       	cp.w	r12,0
8000f852:	5e 4c       	retge	r12
8000f854:	48 2a       	lddpc	r10,8000f85c <_read+0x14>
8000f856:	95 0b       	st.w	r10[0x0],r11
8000f858:	5e fc       	retal	r12
8000f85a:	d7 03       	nop
8000f85c:	00 00       	add	r0,r0
8000f85e:	1a f4       	st.b	--sp,r4

8000f860 <_write>:
8000f860:	30 48       	mov	r8,4
8000f862:	d6 73       	breakpoint
8000f864:	3f fc       	mov	r12,-1
8000f866:	35 8b       	mov	r11,88
8000f868:	58 0c       	cp.w	r12,0
8000f86a:	5e 4c       	retge	r12
8000f86c:	48 2a       	lddpc	r10,8000f874 <_write+0x14>
8000f86e:	95 0b       	st.w	r10[0x0],r11
8000f870:	5e fc       	retal	r12
8000f872:	d7 03       	nop
8000f874:	00 00       	add	r0,r0
8000f876:	1a f4       	st.b	--sp,r4

8000f878 <isatty>:
8000f878:	30 b8       	mov	r8,11
8000f87a:	d6 73       	breakpoint
8000f87c:	3f fc       	mov	r12,-1
8000f87e:	35 8b       	mov	r11,88
8000f880:	58 0c       	cp.w	r12,0
8000f882:	5e 4c       	retge	r12
8000f884:	48 2a       	lddpc	r10,8000f88c <isatty+0x14>
8000f886:	95 0b       	st.w	r10[0x0],r11
8000f888:	5e fc       	retal	r12
8000f88a:	d7 03       	nop
8000f88c:	00 00       	add	r0,r0
8000f88e:	1a f4       	st.b	--sp,r4

8000f890 <_fstat_host>:
8000f890:	30 98       	mov	r8,9
8000f892:	d6 73       	breakpoint
8000f894:	3f fc       	mov	r12,-1
8000f896:	35 8b       	mov	r11,88
8000f898:	58 0c       	cp.w	r12,0
8000f89a:	5e 4c       	retge	r12
8000f89c:	48 2a       	lddpc	r10,8000f8a4 <_fstat_host+0x14>
8000f89e:	95 0b       	st.w	r10[0x0],r11
8000f8a0:	5e fc       	retal	r12
8000f8a2:	d7 03       	nop
8000f8a4:	00 00       	add	r0,r0
8000f8a6:	1a f4       	st.b	--sp,r4

8000f8a8 <_fstat>:
8000f8a8:	d4 21       	pushm	r4-r7,lr
8000f8aa:	21 0d       	sub	sp,64
8000f8ac:	16 97       	mov	r7,r11
8000f8ae:	1a 9b       	mov	r11,sp
8000f8b0:	cf 0f       	rcall	8000f890 <_fstat_host>
8000f8b2:	c0 34       	brge	8000f8b8 <_fstat+0x10>
8000f8b4:	3f fc       	mov	r12,-1
8000f8b6:	c1 c8       	rjmp	8000f8ee <_fstat+0x46>
8000f8b8:	40 08       	lddsp	r8,sp[0x0]
8000f8ba:	ae 08       	st.h	r7[0x0],r8
8000f8bc:	40 18       	lddsp	r8,sp[0x4]
8000f8be:	ae 18       	st.h	r7[0x2],r8
8000f8c0:	40 28       	lddsp	r8,sp[0x8]
8000f8c2:	8f 18       	st.w	r7[0x4],r8
8000f8c4:	40 38       	lddsp	r8,sp[0xc]
8000f8c6:	ae 48       	st.h	r7[0x8],r8
8000f8c8:	40 48       	lddsp	r8,sp[0x10]
8000f8ca:	ae 58       	st.h	r7[0xa],r8
8000f8cc:	40 58       	lddsp	r8,sp[0x14]
8000f8ce:	ae 68       	st.h	r7[0xc],r8
8000f8d0:	40 68       	lddsp	r8,sp[0x18]
8000f8d2:	ae 78       	st.h	r7[0xe],r8
8000f8d4:	40 88       	lddsp	r8,sp[0x20]
8000f8d6:	8f 48       	st.w	r7[0x10],r8
8000f8d8:	40 a8       	lddsp	r8,sp[0x28]
8000f8da:	8f b8       	st.w	r7[0x2c],r8
8000f8dc:	40 c8       	lddsp	r8,sp[0x30]
8000f8de:	8f c8       	st.w	r7[0x30],r8
8000f8e0:	40 d8       	lddsp	r8,sp[0x34]
8000f8e2:	8f 58       	st.w	r7[0x14],r8
8000f8e4:	40 e8       	lddsp	r8,sp[0x38]
8000f8e6:	30 0c       	mov	r12,0
8000f8e8:	8f 78       	st.w	r7[0x1c],r8
8000f8ea:	40 f8       	lddsp	r8,sp[0x3c]
8000f8ec:	8f 98       	st.w	r7[0x24],r8
8000f8ee:	2f 0d       	sub	sp,-64
8000f8f0:	d8 22       	popm	r4-r7,pc
8000f8f2:	d7 03       	nop

8000f8f4 <_sbrk>:
8000f8f4:	d4 01       	pushm	lr
8000f8f6:	48 c8       	lddpc	r8,8000f924 <_sbrk+0x30>
8000f8f8:	70 09       	ld.w	r9,r8[0x0]
8000f8fa:	58 09       	cp.w	r9,0
8000f8fc:	c0 31       	brne	8000f902 <_sbrk+0xe>
8000f8fe:	48 b9       	lddpc	r9,8000f928 <_sbrk+0x34>
8000f900:	91 09       	st.w	r8[0x0],r9
8000f902:	48 99       	lddpc	r9,8000f924 <_sbrk+0x30>
8000f904:	48 aa       	lddpc	r10,8000f92c <_sbrk+0x38>
8000f906:	72 08       	ld.w	r8,r9[0x0]
8000f908:	f0 0c 00 0c 	add	r12,r8,r12
8000f90c:	14 3c       	cp.w	r12,r10
8000f90e:	e0 8b 00 04 	brhi	8000f916 <_sbrk+0x22>
8000f912:	93 0c       	st.w	r9[0x0],r12
8000f914:	c0 58       	rjmp	8000f91e <_sbrk+0x2a>
8000f916:	c5 dc       	rcall	8000f9d0 <__errno>
8000f918:	30 c8       	mov	r8,12
8000f91a:	99 08       	st.w	r12[0x0],r8
8000f91c:	3f f8       	mov	r8,-1
8000f91e:	10 9c       	mov	r12,r8
8000f920:	d8 02       	popm	pc
8000f922:	d7 03       	nop
8000f924:	00 00       	add	r0,r0
8000f926:	15 3c       	ld.ub	r12,r10++
8000f928:	00 00       	add	r0,r0
8000f92a:	1a f8       	st.b	--sp,r8
8000f92c:	00 00       	add	r0,r0
8000f92e:	f0 00       	*unknown*

8000f930 <_write_r>:
8000f930:	d4 21       	pushm	r4-r7,lr
8000f932:	16 98       	mov	r8,r11
8000f934:	18 97       	mov	r7,r12
8000f936:	10 9c       	mov	r12,r8
8000f938:	30 08       	mov	r8,0
8000f93a:	14 9b       	mov	r11,r10
8000f93c:	48 66       	lddpc	r6,8000f954 <_write_r+0x24>
8000f93e:	12 9a       	mov	r10,r9
8000f940:	8d 08       	st.w	r6[0x0],r8
8000f942:	c8 ff       	rcall	8000f860 <_write>
8000f944:	5b fc       	cp.w	r12,-1
8000f946:	c0 51       	brne	8000f950 <_write_r+0x20>
8000f948:	6c 08       	ld.w	r8,r6[0x0]
8000f94a:	58 08       	cp.w	r8,0
8000f94c:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000f950:	d8 22       	popm	r4-r7,pc
8000f952:	d7 03       	nop
8000f954:	00 00       	add	r0,r0
8000f956:	1a f4       	st.b	--sp,r4

8000f958 <_calloc_r>:
8000f958:	d4 21       	pushm	r4-r7,lr
8000f95a:	f4 0b 02 4b 	mul	r11,r10,r11
8000f95e:	fe b0 f8 49 	rcall	8000e9f0 <_malloc_r>
8000f962:	18 97       	mov	r7,r12
8000f964:	c2 30       	breq	8000f9aa <_calloc_r+0x52>
8000f966:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000f96a:	e0 1a ff fc 	andl	r10,0xfffc
8000f96e:	20 4a       	sub	r10,4
8000f970:	e0 4a 00 24 	cp.w	r10,36
8000f974:	e0 8b 00 18 	brhi	8000f9a4 <_calloc_r+0x4c>
8000f978:	18 98       	mov	r8,r12
8000f97a:	59 3a       	cp.w	r10,19
8000f97c:	e0 88 00 0f 	brls	8000f99a <_calloc_r+0x42>
8000f980:	30 09       	mov	r9,0
8000f982:	10 a9       	st.w	r8++,r9
8000f984:	10 a9       	st.w	r8++,r9
8000f986:	59 ba       	cp.w	r10,27
8000f988:	e0 88 00 09 	brls	8000f99a <_calloc_r+0x42>
8000f98c:	10 a9       	st.w	r8++,r9
8000f98e:	10 a9       	st.w	r8++,r9
8000f990:	e0 4a 00 24 	cp.w	r10,36
8000f994:	c0 31       	brne	8000f99a <_calloc_r+0x42>
8000f996:	10 a9       	st.w	r8++,r9
8000f998:	10 a9       	st.w	r8++,r9
8000f99a:	30 09       	mov	r9,0
8000f99c:	10 a9       	st.w	r8++,r9
8000f99e:	91 19       	st.w	r8[0x4],r9
8000f9a0:	91 09       	st.w	r8[0x0],r9
8000f9a2:	c0 48       	rjmp	8000f9aa <_calloc_r+0x52>
8000f9a4:	30 0b       	mov	r11,0
8000f9a6:	fe b0 db cc 	rcall	8000b13e <memset>
8000f9aa:	0e 9c       	mov	r12,r7
8000f9ac:	d8 22       	popm	r4-r7,pc
8000f9ae:	d7 03       	nop

8000f9b0 <_close_r>:
8000f9b0:	d4 21       	pushm	r4-r7,lr
8000f9b2:	30 08       	mov	r8,0
8000f9b4:	18 97       	mov	r7,r12
8000f9b6:	48 66       	lddpc	r6,8000f9cc <_close_r+0x1c>
8000f9b8:	16 9c       	mov	r12,r11
8000f9ba:	8d 08       	st.w	r6[0x0],r8
8000f9bc:	c2 ef       	rcall	8000f818 <_close>
8000f9be:	5b fc       	cp.w	r12,-1
8000f9c0:	c0 51       	brne	8000f9ca <_close_r+0x1a>
8000f9c2:	6c 08       	ld.w	r8,r6[0x0]
8000f9c4:	58 08       	cp.w	r8,0
8000f9c6:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000f9ca:	d8 22       	popm	r4-r7,pc
8000f9cc:	00 00       	add	r0,r0
8000f9ce:	1a f4       	st.b	--sp,r4

8000f9d0 <__errno>:
8000f9d0:	48 28       	lddpc	r8,8000f9d8 <__errno+0x8>
8000f9d2:	70 0c       	ld.w	r12,r8[0x0]
8000f9d4:	2f 4c       	sub	r12,-12
8000f9d6:	5e fc       	retal	r12
8000f9d8:	00 00       	add	r0,r0
8000f9da:	0d 04       	ld.w	r4,r6++

8000f9dc <_fclose_r>:
8000f9dc:	d4 21       	pushm	r4-r7,lr
8000f9de:	18 96       	mov	r6,r12
8000f9e0:	16 97       	mov	r7,r11
8000f9e2:	58 0b       	cp.w	r11,0
8000f9e4:	c0 31       	brne	8000f9ea <_fclose_r+0xe>
8000f9e6:	16 95       	mov	r5,r11
8000f9e8:	c5 08       	rjmp	8000fa88 <_fclose_r+0xac>
8000f9ea:	fe b0 f4 6d 	rcall	8000e2c4 <__sfp_lock_acquire>
8000f9ee:	58 06       	cp.w	r6,0
8000f9f0:	c0 70       	breq	8000f9fe <_fclose_r+0x22>
8000f9f2:	6c 68       	ld.w	r8,r6[0x18]
8000f9f4:	58 08       	cp.w	r8,0
8000f9f6:	c0 41       	brne	8000f9fe <_fclose_r+0x22>
8000f9f8:	0c 9c       	mov	r12,r6
8000f9fa:	fe b0 f4 b9 	rcall	8000e36c <__sinit>
8000f9fe:	4a 48       	lddpc	r8,8000fa8c <_fclose_r+0xb0>
8000fa00:	10 37       	cp.w	r7,r8
8000fa02:	c0 31       	brne	8000fa08 <_fclose_r+0x2c>
8000fa04:	6c 07       	ld.w	r7,r6[0x0]
8000fa06:	c0 a8       	rjmp	8000fa1a <_fclose_r+0x3e>
8000fa08:	4a 28       	lddpc	r8,8000fa90 <_fclose_r+0xb4>
8000fa0a:	10 37       	cp.w	r7,r8
8000fa0c:	c0 31       	brne	8000fa12 <_fclose_r+0x36>
8000fa0e:	6c 17       	ld.w	r7,r6[0x4]
8000fa10:	c0 58       	rjmp	8000fa1a <_fclose_r+0x3e>
8000fa12:	4a 18       	lddpc	r8,8000fa94 <_fclose_r+0xb8>
8000fa14:	10 37       	cp.w	r7,r8
8000fa16:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000fa1a:	8e 69       	ld.sh	r9,r7[0xc]
8000fa1c:	30 08       	mov	r8,0
8000fa1e:	f0 09 19 00 	cp.h	r9,r8
8000fa22:	c0 51       	brne	8000fa2c <_fclose_r+0x50>
8000fa24:	fe b0 f4 51 	rcall	8000e2c6 <__sfp_lock_release>
8000fa28:	30 05       	mov	r5,0
8000fa2a:	c2 f8       	rjmp	8000fa88 <_fclose_r+0xac>
8000fa2c:	0e 9b       	mov	r11,r7
8000fa2e:	0c 9c       	mov	r12,r6
8000fa30:	fe b0 f3 c2 	rcall	8000e1b4 <_fflush_r>
8000fa34:	6e c8       	ld.w	r8,r7[0x30]
8000fa36:	18 95       	mov	r5,r12
8000fa38:	58 08       	cp.w	r8,0
8000fa3a:	c0 60       	breq	8000fa46 <_fclose_r+0x6a>
8000fa3c:	6e 8b       	ld.w	r11,r7[0x20]
8000fa3e:	0c 9c       	mov	r12,r6
8000fa40:	5d 18       	icall	r8
8000fa42:	f9 b5 05 ff 	movlt	r5,-1
8000fa46:	8e 68       	ld.sh	r8,r7[0xc]
8000fa48:	ed b8 00 07 	bld	r8,0x7
8000fa4c:	c0 51       	brne	8000fa56 <_fclose_r+0x7a>
8000fa4e:	6e 4b       	ld.w	r11,r7[0x10]
8000fa50:	0c 9c       	mov	r12,r6
8000fa52:	fe b0 f5 29 	rcall	8000e4a4 <_free_r>
8000fa56:	6e db       	ld.w	r11,r7[0x34]
8000fa58:	58 0b       	cp.w	r11,0
8000fa5a:	c0 a0       	breq	8000fa6e <_fclose_r+0x92>
8000fa5c:	ee c8 ff bc 	sub	r8,r7,-68
8000fa60:	10 3b       	cp.w	r11,r8
8000fa62:	c0 40       	breq	8000fa6a <_fclose_r+0x8e>
8000fa64:	0c 9c       	mov	r12,r6
8000fa66:	fe b0 f5 1f 	rcall	8000e4a4 <_free_r>
8000fa6a:	30 08       	mov	r8,0
8000fa6c:	8f d8       	st.w	r7[0x34],r8
8000fa6e:	6f 2b       	ld.w	r11,r7[0x48]
8000fa70:	58 0b       	cp.w	r11,0
8000fa72:	c0 70       	breq	8000fa80 <_fclose_r+0xa4>
8000fa74:	0c 9c       	mov	r12,r6
8000fa76:	fe b0 f5 17 	rcall	8000e4a4 <_free_r>
8000fa7a:	30 08       	mov	r8,0
8000fa7c:	ef 48 00 48 	st.w	r7[72],r8
8000fa80:	30 08       	mov	r8,0
8000fa82:	ae 68       	st.h	r7[0xc],r8
8000fa84:	fe b0 f4 21 	rcall	8000e2c6 <__sfp_lock_release>
8000fa88:	0a 9c       	mov	r12,r5
8000fa8a:	d8 22       	popm	r4-r7,pc
8000fa8c:	80 01       	ld.sh	r1,r0[0x0]
8000fa8e:	21 e0       	sub	r0,30
8000fa90:	80 01       	ld.sh	r1,r0[0x0]
8000fa92:	22 00       	sub	r0,32
8000fa94:	80 01       	ld.sh	r1,r0[0x0]
8000fa96:	22 20       	sub	r0,34

8000fa98 <fclose>:
8000fa98:	d4 01       	pushm	lr
8000fa9a:	48 38       	lddpc	r8,8000faa4 <fclose+0xc>
8000fa9c:	18 9b       	mov	r11,r12
8000fa9e:	70 0c       	ld.w	r12,r8[0x0]
8000faa0:	c9 ef       	rcall	8000f9dc <_fclose_r>
8000faa2:	d8 02       	popm	pc
8000faa4:	00 00       	add	r0,r0
8000faa6:	0d 04       	ld.w	r4,r6++

8000faa8 <_fstat_r>:
8000faa8:	d4 21       	pushm	r4-r7,lr
8000faaa:	16 98       	mov	r8,r11
8000faac:	18 97       	mov	r7,r12
8000faae:	10 9c       	mov	r12,r8
8000fab0:	30 08       	mov	r8,0
8000fab2:	48 66       	lddpc	r6,8000fac8 <_fstat_r+0x20>
8000fab4:	14 9b       	mov	r11,r10
8000fab6:	8d 08       	st.w	r6[0x0],r8
8000fab8:	cf 8e       	rcall	8000f8a8 <_fstat>
8000faba:	5b fc       	cp.w	r12,-1
8000fabc:	c0 51       	brne	8000fac6 <_fstat_r+0x1e>
8000fabe:	6c 08       	ld.w	r8,r6[0x0]
8000fac0:	58 08       	cp.w	r8,0
8000fac2:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000fac6:	d8 22       	popm	r4-r7,pc
8000fac8:	00 00       	add	r0,r0
8000faca:	1a f4       	st.b	--sp,r4

8000facc <_lseek_r>:
8000facc:	d4 21       	pushm	r4-r7,lr
8000face:	16 98       	mov	r8,r11
8000fad0:	18 97       	mov	r7,r12
8000fad2:	10 9c       	mov	r12,r8
8000fad4:	30 08       	mov	r8,0
8000fad6:	14 9b       	mov	r11,r10
8000fad8:	48 66       	lddpc	r6,8000faf0 <_lseek_r+0x24>
8000fada:	12 9a       	mov	r10,r9
8000fadc:	8d 08       	st.w	r6[0x0],r8
8000fade:	ca 9e       	rcall	8000f830 <_lseek>
8000fae0:	5b fc       	cp.w	r12,-1
8000fae2:	c0 51       	brne	8000faec <_lseek_r+0x20>
8000fae4:	6c 08       	ld.w	r8,r6[0x0]
8000fae6:	58 08       	cp.w	r8,0
8000fae8:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000faec:	d8 22       	popm	r4-r7,pc
8000faee:	d7 03       	nop
8000faf0:	00 00       	add	r0,r0
8000faf2:	1a f4       	st.b	--sp,r4

8000faf4 <_read_r>:
8000faf4:	d4 21       	pushm	r4-r7,lr
8000faf6:	16 98       	mov	r8,r11
8000faf8:	18 97       	mov	r7,r12
8000fafa:	10 9c       	mov	r12,r8
8000fafc:	30 08       	mov	r8,0
8000fafe:	14 9b       	mov	r11,r10
8000fb00:	48 66       	lddpc	r6,8000fb18 <_read_r+0x24>
8000fb02:	12 9a       	mov	r10,r9
8000fb04:	8d 08       	st.w	r6[0x0],r8
8000fb06:	ca 1e       	rcall	8000f848 <_read>
8000fb08:	5b fc       	cp.w	r12,-1
8000fb0a:	c0 51       	brne	8000fb14 <_read_r+0x20>
8000fb0c:	6c 08       	ld.w	r8,r6[0x0]
8000fb0e:	58 08       	cp.w	r8,0
8000fb10:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000fb14:	d8 22       	popm	r4-r7,pc
8000fb16:	d7 03       	nop
8000fb18:	00 00       	add	r0,r0
8000fb1a:	1a f4       	st.b	--sp,r4

8000fb1c <__avr32_f64_mul>:
8000fb1c:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000fb20:	e0 80 00 dc 	breq	8000fcd8 <__avr32_f64_mul_op1_zero>
8000fb24:	d4 21       	pushm	r4-r7,lr
8000fb26:	f7 e9 20 0e 	eor	lr,r11,r9
8000fb2a:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000fb2e:	30 15       	mov	r5,1
8000fb30:	c4 30       	breq	8000fbb6 <__avr32_f64_mul_op1_subnormal>
8000fb32:	ab 6b       	lsl	r11,0xa
8000fb34:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000fb38:	ab 6a       	lsl	r10,0xa
8000fb3a:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000fb3e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000fb42:	c5 c0       	breq	8000fbfa <__avr32_f64_mul_op2_subnormal>
8000fb44:	a1 78       	lsl	r8,0x1
8000fb46:	5c f9       	rol	r9
8000fb48:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000fb4c:	e0 47 07 ff 	cp.w	r7,2047
8000fb50:	c7 70       	breq	8000fc3e <__avr32_f64_mul_op_nan_or_inf>
8000fb52:	e0 46 07 ff 	cp.w	r6,2047
8000fb56:	c7 40       	breq	8000fc3e <__avr32_f64_mul_op_nan_or_inf>
8000fb58:	ee 06 00 0c 	add	r12,r7,r6
8000fb5c:	e0 2c 03 fe 	sub	r12,1022
8000fb60:	f6 08 06 44 	mulu.d	r4,r11,r8
8000fb64:	f4 09 07 44 	macu.d	r4,r10,r9
8000fb68:	f4 08 06 46 	mulu.d	r6,r10,r8
8000fb6c:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000fb70:	08 07       	add	r7,r4
8000fb72:	f4 05 00 4a 	adc	r10,r10,r5
8000fb76:	5c 0b       	acr	r11
8000fb78:	ed bb 00 14 	bld	r11,0x14
8000fb7c:	c0 50       	breq	8000fb86 <__avr32_f64_mul+0x6a>
8000fb7e:	a1 77       	lsl	r7,0x1
8000fb80:	5c fa       	rol	r10
8000fb82:	5c fb       	rol	r11
8000fb84:	20 1c       	sub	r12,1
8000fb86:	58 0c       	cp.w	r12,0
8000fb88:	e0 8a 00 6f 	brle	8000fc66 <__avr32_f64_mul_res_subnormal>
8000fb8c:	e0 4c 07 ff 	cp.w	r12,2047
8000fb90:	e0 84 00 9c 	brge	8000fcc8 <__avr32_f64_mul_res_inf>
8000fb94:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000fb98:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000fb9c:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000fba0:	ee 17 80 00 	eorh	r7,0x8000
8000fba4:	f1 b7 04 20 	satu	r7,0x1
8000fba8:	0e 0a       	add	r10,r7
8000fbaa:	5c 0b       	acr	r11
8000fbac:	ed be 00 1f 	bld	lr,0x1f
8000fbb0:	ef bb 00 1f 	bst	r11,0x1f
8000fbb4:	d8 22       	popm	r4-r7,pc

8000fbb6 <__avr32_f64_mul_op1_subnormal>:
8000fbb6:	e4 1b 00 0f 	andh	r11,0xf
8000fbba:	f4 0c 12 00 	clz	r12,r10
8000fbbe:	f6 06 12 00 	clz	r6,r11
8000fbc2:	f7 bc 03 e1 	sublo	r12,-31
8000fbc6:	f8 06 17 30 	movlo	r6,r12
8000fbca:	f7 b6 02 01 	subhs	r6,1
8000fbce:	e0 46 00 20 	cp.w	r6,32
8000fbd2:	c0 d4       	brge	8000fbec <__avr32_f64_mul_op1_subnormal+0x36>
8000fbd4:	ec 0c 11 20 	rsub	r12,r6,32
8000fbd8:	f6 06 09 4b 	lsl	r11,r11,r6
8000fbdc:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000fbe0:	18 4b       	or	r11,r12
8000fbe2:	f4 06 09 4a 	lsl	r10,r10,r6
8000fbe6:	20 b6       	sub	r6,11
8000fbe8:	0c 17       	sub	r7,r6
8000fbea:	ca ab       	rjmp	8000fb3e <__avr32_f64_mul+0x22>
8000fbec:	f4 06 09 4b 	lsl	r11,r10,r6
8000fbf0:	c6 40       	breq	8000fcb8 <__avr32_f64_mul_res_zero>
8000fbf2:	30 0a       	mov	r10,0
8000fbf4:	20 b6       	sub	r6,11
8000fbf6:	0c 17       	sub	r7,r6
8000fbf8:	ca 3b       	rjmp	8000fb3e <__avr32_f64_mul+0x22>

8000fbfa <__avr32_f64_mul_op2_subnormal>:
8000fbfa:	e4 19 00 0f 	andh	r9,0xf
8000fbfe:	f0 0c 12 00 	clz	r12,r8
8000fc02:	f2 05 12 00 	clz	r5,r9
8000fc06:	f7 bc 03 ea 	sublo	r12,-22
8000fc0a:	f8 05 17 30 	movlo	r5,r12
8000fc0e:	f7 b5 02 0a 	subhs	r5,10
8000fc12:	e0 45 00 20 	cp.w	r5,32
8000fc16:	c0 d4       	brge	8000fc30 <__avr32_f64_mul_op2_subnormal+0x36>
8000fc18:	ea 0c 11 20 	rsub	r12,r5,32
8000fc1c:	f2 05 09 49 	lsl	r9,r9,r5
8000fc20:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000fc24:	18 49       	or	r9,r12
8000fc26:	f0 05 09 48 	lsl	r8,r8,r5
8000fc2a:	20 25       	sub	r5,2
8000fc2c:	0a 16       	sub	r6,r5
8000fc2e:	c8 fb       	rjmp	8000fb4c <__avr32_f64_mul+0x30>
8000fc30:	f0 05 09 49 	lsl	r9,r8,r5
8000fc34:	c4 20       	breq	8000fcb8 <__avr32_f64_mul_res_zero>
8000fc36:	30 08       	mov	r8,0
8000fc38:	20 25       	sub	r5,2
8000fc3a:	0a 16       	sub	r6,r5
8000fc3c:	c8 8b       	rjmp	8000fb4c <__avr32_f64_mul+0x30>

8000fc3e <__avr32_f64_mul_op_nan_or_inf>:
8000fc3e:	e4 19 00 0f 	andh	r9,0xf
8000fc42:	e4 1b 00 0f 	andh	r11,0xf
8000fc46:	14 4b       	or	r11,r10
8000fc48:	10 49       	or	r9,r8
8000fc4a:	e0 47 07 ff 	cp.w	r7,2047
8000fc4e:	c0 91       	brne	8000fc60 <__avr32_f64_mul_op1_not_naninf>
8000fc50:	58 0b       	cp.w	r11,0
8000fc52:	c3 81       	brne	8000fcc2 <__avr32_f64_mul_res_nan>
8000fc54:	e0 46 07 ff 	cp.w	r6,2047
8000fc58:	c3 81       	brne	8000fcc8 <__avr32_f64_mul_res_inf>
8000fc5a:	58 09       	cp.w	r9,0
8000fc5c:	c3 60       	breq	8000fcc8 <__avr32_f64_mul_res_inf>
8000fc5e:	c3 28       	rjmp	8000fcc2 <__avr32_f64_mul_res_nan>

8000fc60 <__avr32_f64_mul_op1_not_naninf>:
8000fc60:	58 09       	cp.w	r9,0
8000fc62:	c3 30       	breq	8000fcc8 <__avr32_f64_mul_res_inf>
8000fc64:	c2 f8       	rjmp	8000fcc2 <__avr32_f64_mul_res_nan>

8000fc66 <__avr32_f64_mul_res_subnormal>:
8000fc66:	5c 3c       	neg	r12
8000fc68:	2f fc       	sub	r12,-1
8000fc6a:	f1 bc 04 c0 	satu	r12,0x6
8000fc6e:	e0 4c 00 20 	cp.w	r12,32
8000fc72:	c1 14       	brge	8000fc94 <__avr32_f64_mul_res_subnormal+0x2e>
8000fc74:	f8 08 11 20 	rsub	r8,r12,32
8000fc78:	0e 46       	or	r6,r7
8000fc7a:	ee 0c 0a 47 	lsr	r7,r7,r12
8000fc7e:	f4 08 09 49 	lsl	r9,r10,r8
8000fc82:	12 47       	or	r7,r9
8000fc84:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000fc88:	f6 08 09 49 	lsl	r9,r11,r8
8000fc8c:	12 4a       	or	r10,r9
8000fc8e:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000fc92:	c8 3b       	rjmp	8000fb98 <__avr32_f64_mul+0x7c>
8000fc94:	f8 08 11 20 	rsub	r8,r12,32
8000fc98:	f9 b9 00 00 	moveq	r9,0
8000fc9c:	c0 30       	breq	8000fca2 <__avr32_f64_mul_res_subnormal+0x3c>
8000fc9e:	f6 08 09 49 	lsl	r9,r11,r8
8000fca2:	0e 46       	or	r6,r7
8000fca4:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000fca8:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000fcac:	f3 ea 10 07 	or	r7,r9,r10
8000fcb0:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000fcb4:	30 0b       	mov	r11,0
8000fcb6:	c7 1b       	rjmp	8000fb98 <__avr32_f64_mul+0x7c>

8000fcb8 <__avr32_f64_mul_res_zero>:
8000fcb8:	1c 9b       	mov	r11,lr
8000fcba:	e6 1b 80 00 	andh	r11,0x8000,COH
8000fcbe:	30 0a       	mov	r10,0
8000fcc0:	d8 22       	popm	r4-r7,pc

8000fcc2 <__avr32_f64_mul_res_nan>:
8000fcc2:	3f fb       	mov	r11,-1
8000fcc4:	3f fa       	mov	r10,-1
8000fcc6:	d8 22       	popm	r4-r7,pc

8000fcc8 <__avr32_f64_mul_res_inf>:
8000fcc8:	f0 6b 00 00 	mov	r11,-1048576
8000fccc:	ed be 00 1f 	bld	lr,0x1f
8000fcd0:	ef bb 00 1f 	bst	r11,0x1f
8000fcd4:	30 0a       	mov	r10,0
8000fcd6:	d8 22       	popm	r4-r7,pc

8000fcd8 <__avr32_f64_mul_op1_zero>:
8000fcd8:	f7 e9 20 0b 	eor	r11,r11,r9
8000fcdc:	e6 1b 80 00 	andh	r11,0x8000,COH
8000fce0:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000fce4:	e0 4c 07 ff 	cp.w	r12,2047
8000fce8:	5e 1c       	retne	r12
8000fcea:	3f fa       	mov	r10,-1
8000fcec:	3f fb       	mov	r11,-1
8000fcee:	5e fc       	retal	r12

8000fcf0 <__avr32_f64_sub_from_add>:
8000fcf0:	ee 19 80 00 	eorh	r9,0x8000

8000fcf4 <__avr32_f64_sub>:
8000fcf4:	f7 e9 20 0c 	eor	r12,r11,r9
8000fcf8:	e0 86 00 ca 	brmi	8000fe8c <__avr32_f64_add_from_sub>
8000fcfc:	eb cd 40 e0 	pushm	r5-r7,lr
8000fd00:	16 9c       	mov	r12,r11
8000fd02:	e6 1c 80 00 	andh	r12,0x8000,COH
8000fd06:	bf db       	cbr	r11,0x1f
8000fd08:	bf d9       	cbr	r9,0x1f
8000fd0a:	10 3a       	cp.w	r10,r8
8000fd0c:	f2 0b 13 00 	cpc	r11,r9
8000fd10:	c0 92       	brcc	8000fd22 <__avr32_f64_sub+0x2e>
8000fd12:	16 97       	mov	r7,r11
8000fd14:	12 9b       	mov	r11,r9
8000fd16:	0e 99       	mov	r9,r7
8000fd18:	14 97       	mov	r7,r10
8000fd1a:	10 9a       	mov	r10,r8
8000fd1c:	0e 98       	mov	r8,r7
8000fd1e:	ee 1c 80 00 	eorh	r12,0x8000
8000fd22:	f6 07 16 14 	lsr	r7,r11,0x14
8000fd26:	ab 7b       	lsl	r11,0xb
8000fd28:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000fd2c:	ab 7a       	lsl	r10,0xb
8000fd2e:	bf bb       	sbr	r11,0x1f
8000fd30:	f2 06 16 14 	lsr	r6,r9,0x14
8000fd34:	c4 40       	breq	8000fdbc <__avr32_f64_sub_opL_subnormal>
8000fd36:	ab 79       	lsl	r9,0xb
8000fd38:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000fd3c:	ab 78       	lsl	r8,0xb
8000fd3e:	bf b9       	sbr	r9,0x1f

8000fd40 <__avr32_f64_sub_opL_subnormal_done>:
8000fd40:	e0 47 07 ff 	cp.w	r7,2047
8000fd44:	c4 f0       	breq	8000fde2 <__avr32_f64_sub_opH_nan_or_inf>
8000fd46:	0e 26       	rsub	r6,r7
8000fd48:	c1 20       	breq	8000fd6c <__avr32_f64_sub_shift_done>
8000fd4a:	ec 05 11 20 	rsub	r5,r6,32
8000fd4e:	e0 46 00 20 	cp.w	r6,32
8000fd52:	c7 c2       	brcc	8000fe4a <__avr32_f64_sub_longshift>
8000fd54:	f0 05 09 4e 	lsl	lr,r8,r5
8000fd58:	f2 05 09 45 	lsl	r5,r9,r5
8000fd5c:	f0 06 0a 48 	lsr	r8,r8,r6
8000fd60:	f2 06 0a 49 	lsr	r9,r9,r6
8000fd64:	0a 48       	or	r8,r5
8000fd66:	58 0e       	cp.w	lr,0
8000fd68:	5f 1e       	srne	lr
8000fd6a:	1c 48       	or	r8,lr

8000fd6c <__avr32_f64_sub_shift_done>:
8000fd6c:	10 1a       	sub	r10,r8
8000fd6e:	f6 09 01 4b 	sbc	r11,r11,r9
8000fd72:	f6 06 12 00 	clz	r6,r11
8000fd76:	c0 e0       	breq	8000fd92 <__avr32_f64_sub_longnormalize_done>
8000fd78:	c7 83       	brcs	8000fe68 <__avr32_f64_sub_longnormalize>
8000fd7a:	ec 0e 11 20 	rsub	lr,r6,32
8000fd7e:	f6 06 09 4b 	lsl	r11,r11,r6
8000fd82:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000fd86:	1c 4b       	or	r11,lr
8000fd88:	f4 06 09 4a 	lsl	r10,r10,r6
8000fd8c:	0c 17       	sub	r7,r6
8000fd8e:	e0 8a 00 39 	brle	8000fe00 <__avr32_f64_sub_subnormal_result>

8000fd92 <__avr32_f64_sub_longnormalize_done>:
8000fd92:	f4 09 15 15 	lsl	r9,r10,0x15
8000fd96:	ab 9a       	lsr	r10,0xb
8000fd98:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000fd9c:	ab 9b       	lsr	r11,0xb
8000fd9e:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000fda2:	18 4b       	or	r11,r12

8000fda4 <__avr32_f64_sub_round>:
8000fda4:	fc 17 80 00 	movh	r7,0x8000
8000fda8:	ed ba 00 00 	bld	r10,0x0
8000fdac:	f7 b7 01 ff 	subne	r7,-1
8000fdb0:	0e 39       	cp.w	r9,r7
8000fdb2:	5f 29       	srhs	r9
8000fdb4:	12 0a       	add	r10,r9
8000fdb6:	5c 0b       	acr	r11
8000fdb8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000fdbc <__avr32_f64_sub_opL_subnormal>:
8000fdbc:	ab 79       	lsl	r9,0xb
8000fdbe:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000fdc2:	ab 78       	lsl	r8,0xb
8000fdc4:	f3 e8 10 0e 	or	lr,r9,r8
8000fdc8:	f9 b6 01 01 	movne	r6,1
8000fdcc:	ee 0e 11 00 	rsub	lr,r7,0
8000fdd0:	f9 b7 00 01 	moveq	r7,1
8000fdd4:	ef bb 00 1f 	bst	r11,0x1f
8000fdd8:	f7 ea 10 0e 	or	lr,r11,r10
8000fddc:	f9 b7 00 00 	moveq	r7,0
8000fde0:	cb 0b       	rjmp	8000fd40 <__avr32_f64_sub_opL_subnormal_done>

8000fde2 <__avr32_f64_sub_opH_nan_or_inf>:
8000fde2:	bf db       	cbr	r11,0x1f
8000fde4:	f7 ea 10 0e 	or	lr,r11,r10
8000fde8:	c0 81       	brne	8000fdf8 <__avr32_f64_sub_return_nan>
8000fdea:	e0 46 07 ff 	cp.w	r6,2047
8000fdee:	c0 50       	breq	8000fdf8 <__avr32_f64_sub_return_nan>
8000fdf0:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000fdf4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000fdf8 <__avr32_f64_sub_return_nan>:
8000fdf8:	3f fa       	mov	r10,-1
8000fdfa:	3f fb       	mov	r11,-1
8000fdfc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000fe00 <__avr32_f64_sub_subnormal_result>:
8000fe00:	5c 37       	neg	r7
8000fe02:	2f f7       	sub	r7,-1
8000fe04:	f1 b7 04 c0 	satu	r7,0x6
8000fe08:	e0 47 00 20 	cp.w	r7,32
8000fe0c:	c1 14       	brge	8000fe2e <__avr32_f64_sub_subnormal_result+0x2e>
8000fe0e:	ee 08 11 20 	rsub	r8,r7,32
8000fe12:	f4 08 09 49 	lsl	r9,r10,r8
8000fe16:	5f 16       	srne	r6
8000fe18:	f4 07 0a 4a 	lsr	r10,r10,r7
8000fe1c:	0c 4a       	or	r10,r6
8000fe1e:	f6 08 09 49 	lsl	r9,r11,r8
8000fe22:	f5 e9 10 0a 	or	r10,r10,r9
8000fe26:	f4 07 0a 4b 	lsr	r11,r10,r7
8000fe2a:	30 07       	mov	r7,0
8000fe2c:	cb 3b       	rjmp	8000fd92 <__avr32_f64_sub_longnormalize_done>
8000fe2e:	ee 08 11 40 	rsub	r8,r7,64
8000fe32:	f6 08 09 49 	lsl	r9,r11,r8
8000fe36:	14 49       	or	r9,r10
8000fe38:	5f 16       	srne	r6
8000fe3a:	f6 07 0a 4a 	lsr	r10,r11,r7
8000fe3e:	0c 4a       	or	r10,r6
8000fe40:	30 0b       	mov	r11,0
8000fe42:	30 07       	mov	r7,0
8000fe44:	ca 7b       	rjmp	8000fd92 <__avr32_f64_sub_longnormalize_done>
8000fe46:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000fe4a <__avr32_f64_sub_longshift>:
8000fe4a:	f1 b6 04 c0 	satu	r6,0x6
8000fe4e:	f0 0e 17 00 	moveq	lr,r8
8000fe52:	c0 40       	breq	8000fe5a <__avr32_f64_sub_longshift+0x10>
8000fe54:	f2 05 09 4e 	lsl	lr,r9,r5
8000fe58:	10 4e       	or	lr,r8
8000fe5a:	f2 06 0a 48 	lsr	r8,r9,r6
8000fe5e:	30 09       	mov	r9,0
8000fe60:	58 0e       	cp.w	lr,0
8000fe62:	5f 1e       	srne	lr
8000fe64:	1c 48       	or	r8,lr
8000fe66:	c8 3b       	rjmp	8000fd6c <__avr32_f64_sub_shift_done>

8000fe68 <__avr32_f64_sub_longnormalize>:
8000fe68:	f4 06 12 00 	clz	r6,r10
8000fe6c:	f9 b7 03 00 	movlo	r7,0
8000fe70:	f9 b6 03 00 	movlo	r6,0
8000fe74:	f9 bc 03 00 	movlo	r12,0
8000fe78:	f7 b6 02 e0 	subhs	r6,-32
8000fe7c:	f4 06 09 4b 	lsl	r11,r10,r6
8000fe80:	30 0a       	mov	r10,0
8000fe82:	0c 17       	sub	r7,r6
8000fe84:	fe 9a ff be 	brle	8000fe00 <__avr32_f64_sub_subnormal_result>
8000fe88:	c8 5b       	rjmp	8000fd92 <__avr32_f64_sub_longnormalize_done>
8000fe8a:	d7 03       	nop

8000fe8c <__avr32_f64_add_from_sub>:
8000fe8c:	ee 19 80 00 	eorh	r9,0x8000

8000fe90 <__avr32_f64_add>:
8000fe90:	f7 e9 20 0c 	eor	r12,r11,r9
8000fe94:	fe 96 ff 2e 	brmi	8000fcf0 <__avr32_f64_sub_from_add>
8000fe98:	eb cd 40 e0 	pushm	r5-r7,lr
8000fe9c:	16 9c       	mov	r12,r11
8000fe9e:	e6 1c 80 00 	andh	r12,0x8000,COH
8000fea2:	bf db       	cbr	r11,0x1f
8000fea4:	bf d9       	cbr	r9,0x1f
8000fea6:	12 3b       	cp.w	r11,r9
8000fea8:	c0 72       	brcc	8000feb6 <__avr32_f64_add+0x26>
8000feaa:	16 97       	mov	r7,r11
8000feac:	12 9b       	mov	r11,r9
8000feae:	0e 99       	mov	r9,r7
8000feb0:	14 97       	mov	r7,r10
8000feb2:	10 9a       	mov	r10,r8
8000feb4:	0e 98       	mov	r8,r7
8000feb6:	30 0e       	mov	lr,0
8000feb8:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000febc:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000fec0:	b5 ab       	sbr	r11,0x14
8000fec2:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000fec6:	c5 f0       	breq	8000ff84 <__avr32_f64_add_op2_subnormal>
8000fec8:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000fecc:	b5 a9       	sbr	r9,0x14
8000fece:	e0 47 07 ff 	cp.w	r7,2047
8000fed2:	c2 50       	breq	8000ff1c <__avr32_f64_add_opH_nan_or_inf>
8000fed4:	0e 26       	rsub	r6,r7
8000fed6:	c0 f0       	breq	8000fef4 <__avr32_f64_add_shift_done>
8000fed8:	ec 05 11 20 	rsub	r5,r6,32
8000fedc:	e0 46 00 20 	cp.w	r6,32
8000fee0:	c3 52       	brcc	8000ff4a <__avr32_f64_add_longshift>
8000fee2:	f0 05 09 4e 	lsl	lr,r8,r5
8000fee6:	f2 05 09 45 	lsl	r5,r9,r5
8000feea:	f0 06 0a 48 	lsr	r8,r8,r6
8000feee:	f2 06 0a 49 	lsr	r9,r9,r6
8000fef2:	0a 48       	or	r8,r5

8000fef4 <__avr32_f64_add_shift_done>:
8000fef4:	10 0a       	add	r10,r8
8000fef6:	f6 09 00 4b 	adc	r11,r11,r9
8000fefa:	ed bb 00 15 	bld	r11,0x15
8000fefe:	c3 40       	breq	8000ff66 <__avr32_f64_add_res_of>

8000ff00 <__avr32_f64_add_res_of_done>:
8000ff00:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000ff04:	18 4b       	or	r11,r12

8000ff06 <__avr32_f64_add_round>:
8000ff06:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000ff0a:	18 4e       	or	lr,r12
8000ff0c:	ee 1e 80 00 	eorh	lr,0x8000
8000ff10:	f1 be 04 20 	satu	lr,0x1
8000ff14:	1c 0a       	add	r10,lr
8000ff16:	5c 0b       	acr	r11
8000ff18:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000ff1c <__avr32_f64_add_opH_nan_or_inf>:
8000ff1c:	b5 cb       	cbr	r11,0x14
8000ff1e:	f7 ea 10 0e 	or	lr,r11,r10
8000ff22:	c1 01       	brne	8000ff42 <__avr32_f64_add_return_nan>
8000ff24:	e0 46 07 ff 	cp.w	r6,2047
8000ff28:	c0 30       	breq	8000ff2e <__avr32_f64_add_opL_nan_or_inf>
8000ff2a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000ff2e <__avr32_f64_add_opL_nan_or_inf>:
8000ff2e:	b5 c9       	cbr	r9,0x14
8000ff30:	f3 e8 10 0e 	or	lr,r9,r8
8000ff34:	c0 71       	brne	8000ff42 <__avr32_f64_add_return_nan>
8000ff36:	30 0a       	mov	r10,0
8000ff38:	fc 1b 7f f0 	movh	r11,0x7ff0
8000ff3c:	18 4b       	or	r11,r12
8000ff3e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000ff42 <__avr32_f64_add_return_nan>:
8000ff42:	3f fa       	mov	r10,-1
8000ff44:	3f fb       	mov	r11,-1
8000ff46:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000ff4a <__avr32_f64_add_longshift>:
8000ff4a:	f1 b6 04 c0 	satu	r6,0x6
8000ff4e:	f0 0e 17 00 	moveq	lr,r8
8000ff52:	c0 60       	breq	8000ff5e <__avr32_f64_add_longshift+0x14>
8000ff54:	f2 05 09 4e 	lsl	lr,r9,r5
8000ff58:	58 08       	cp.w	r8,0
8000ff5a:	5f 18       	srne	r8
8000ff5c:	10 4e       	or	lr,r8
8000ff5e:	f2 06 0a 48 	lsr	r8,r9,r6
8000ff62:	30 09       	mov	r9,0
8000ff64:	cc 8b       	rjmp	8000fef4 <__avr32_f64_add_shift_done>

8000ff66 <__avr32_f64_add_res_of>:
8000ff66:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000ff6a:	a1 9b       	lsr	r11,0x1
8000ff6c:	5d 0a       	ror	r10
8000ff6e:	5d 0e       	ror	lr
8000ff70:	2f f7       	sub	r7,-1
8000ff72:	e0 47 07 ff 	cp.w	r7,2047
8000ff76:	f9 ba 00 00 	moveq	r10,0
8000ff7a:	f9 bb 00 00 	moveq	r11,0
8000ff7e:	f9 be 00 00 	moveq	lr,0
8000ff82:	cb fb       	rjmp	8000ff00 <__avr32_f64_add_res_of_done>

8000ff84 <__avr32_f64_add_op2_subnormal>:
8000ff84:	30 16       	mov	r6,1
8000ff86:	58 07       	cp.w	r7,0
8000ff88:	ca 31       	brne	8000fece <__avr32_f64_add+0x3e>
8000ff8a:	b5 cb       	cbr	r11,0x14
8000ff8c:	10 0a       	add	r10,r8
8000ff8e:	f6 09 00 4b 	adc	r11,r11,r9
8000ff92:	18 4b       	or	r11,r12
8000ff94:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000ff98 <__avr32_f64_to_u32>:
8000ff98:	58 0b       	cp.w	r11,0
8000ff9a:	5e 6d       	retmi	0

8000ff9c <__avr32_f64_to_s32>:
8000ff9c:	f6 0c 15 01 	lsl	r12,r11,0x1
8000ffa0:	b5 9c       	lsr	r12,0x15
8000ffa2:	e0 2c 03 ff 	sub	r12,1023
8000ffa6:	5e 3d       	retlo	0
8000ffa8:	f8 0c 11 1f 	rsub	r12,r12,31
8000ffac:	16 99       	mov	r9,r11
8000ffae:	ab 7b       	lsl	r11,0xb
8000ffb0:	bf bb       	sbr	r11,0x1f
8000ffb2:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000ffb6:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000ffba:	a1 79       	lsl	r9,0x1
8000ffbc:	5e 2b       	reths	r11
8000ffbe:	5c 3b       	neg	r11
8000ffc0:	5e fb       	retal	r11

8000ffc2 <__avr32_f64_cmp_eq>:
8000ffc2:	10 3a       	cp.w	r10,r8
8000ffc4:	f2 0b 13 00 	cpc	r11,r9
8000ffc8:	c0 80       	breq	8000ffd8 <__avr32_f64_cmp_eq+0x16>
8000ffca:	a1 7b       	lsl	r11,0x1
8000ffcc:	a1 79       	lsl	r9,0x1
8000ffce:	14 4b       	or	r11,r10
8000ffd0:	12 4b       	or	r11,r9
8000ffd2:	10 4b       	or	r11,r8
8000ffd4:	5e 0f       	reteq	1
8000ffd6:	5e fd       	retal	0
8000ffd8:	a1 7b       	lsl	r11,0x1
8000ffda:	fc 1c ff e0 	movh	r12,0xffe0
8000ffde:	58 0a       	cp.w	r10,0
8000ffe0:	f8 0b 13 00 	cpc	r11,r12
8000ffe4:	5e 8f       	retls	1
8000ffe6:	5e fd       	retal	0

8000ffe8 <__avr32_f64_cmp_lt>:
8000ffe8:	1a de       	st.w	--sp,lr
8000ffea:	1a d7       	st.w	--sp,r7
8000ffec:	a1 7b       	lsl	r11,0x1
8000ffee:	5f 3c       	srlo	r12
8000fff0:	a1 79       	lsl	r9,0x1
8000fff2:	5f 37       	srlo	r7
8000fff4:	5c fc       	rol	r12
8000fff6:	fc 1e ff e0 	movh	lr,0xffe0
8000fffa:	58 0a       	cp.w	r10,0
8000fffc:	fc 0b 13 00 	cpc	r11,lr
80010000:	e0 8b 00 1d 	brhi	8001003a <__avr32_f64_cmp_lt+0x52>
80010004:	58 08       	cp.w	r8,0
80010006:	fc 09 13 00 	cpc	r9,lr
8001000a:	e0 8b 00 18 	brhi	8001003a <__avr32_f64_cmp_lt+0x52>
8001000e:	58 0b       	cp.w	r11,0
80010010:	f5 ba 00 00 	subfeq	r10,0
80010014:	c1 50       	breq	8001003e <__avr32_f64_cmp_lt+0x56>
80010016:	1b 07       	ld.w	r7,sp++
80010018:	1b 0e       	ld.w	lr,sp++
8001001a:	58 3c       	cp.w	r12,3
8001001c:	c0 a0       	breq	80010030 <__avr32_f64_cmp_lt+0x48>
8001001e:	58 1c       	cp.w	r12,1
80010020:	c0 33       	brcs	80010026 <__avr32_f64_cmp_lt+0x3e>
80010022:	5e 0d       	reteq	0
80010024:	5e 1f       	retne	1
80010026:	10 3a       	cp.w	r10,r8
80010028:	f2 0b 13 00 	cpc	r11,r9
8001002c:	5e 2d       	reths	0
8001002e:	5e 3f       	retlo	1
80010030:	14 38       	cp.w	r8,r10
80010032:	f6 09 13 00 	cpc	r9,r11
80010036:	5e 2d       	reths	0
80010038:	5e 3f       	retlo	1
8001003a:	1b 07       	ld.w	r7,sp++
8001003c:	d8 0a       	popm	pc,r12=0
8001003e:	58 17       	cp.w	r7,1
80010040:	5f 1c       	srne	r12
80010042:	58 09       	cp.w	r9,0
80010044:	f5 b8 00 00 	subfeq	r8,0
80010048:	1b 07       	ld.w	r7,sp++
8001004a:	1b 0e       	ld.w	lr,sp++
8001004c:	5e 0d       	reteq	0
8001004e:	5e fc       	retal	r12

80010050 <__avr32_f64_div>:
80010050:	eb cd 40 ff 	pushm	r0-r7,lr
80010054:	f7 e9 20 0e 	eor	lr,r11,r9
80010058:	f6 07 16 14 	lsr	r7,r11,0x14
8001005c:	a9 7b       	lsl	r11,0x9
8001005e:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80010062:	a9 7a       	lsl	r10,0x9
80010064:	bd bb       	sbr	r11,0x1d
80010066:	e4 1b 3f ff 	andh	r11,0x3fff
8001006a:	ab d7       	cbr	r7,0xb
8001006c:	e0 80 00 cc 	breq	80010204 <__avr32_f64_div_round_subnormal+0x54>
80010070:	e0 47 07 ff 	cp.w	r7,2047
80010074:	e0 84 00 b5 	brge	800101de <__avr32_f64_div_round_subnormal+0x2e>
80010078:	f2 06 16 14 	lsr	r6,r9,0x14
8001007c:	a9 79       	lsl	r9,0x9
8001007e:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80010082:	a9 78       	lsl	r8,0x9
80010084:	bd b9       	sbr	r9,0x1d
80010086:	e4 19 3f ff 	andh	r9,0x3fff
8001008a:	ab d6       	cbr	r6,0xb
8001008c:	e0 80 00 e2 	breq	80010250 <__avr32_f64_div_round_subnormal+0xa0>
80010090:	e0 46 07 ff 	cp.w	r6,2047
80010094:	e0 84 00 b2 	brge	800101f8 <__avr32_f64_div_round_subnormal+0x48>
80010098:	0c 17       	sub	r7,r6
8001009a:	fe 37 fc 01 	sub	r7,-1023
8001009e:	fc 1c 80 00 	movh	r12,0x8000
800100a2:	f8 03 16 01 	lsr	r3,r12,0x1
800100a6:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
800100aa:	5c d4       	com	r4
800100ac:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
800100b0:	e6 09 06 44 	mulu.d	r4,r3,r9
800100b4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800100b8:	e6 05 06 44 	mulu.d	r4,r3,r5
800100bc:	ea 03 15 02 	lsl	r3,r5,0x2
800100c0:	e6 09 06 44 	mulu.d	r4,r3,r9
800100c4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800100c8:	e6 05 06 44 	mulu.d	r4,r3,r5
800100cc:	ea 03 15 02 	lsl	r3,r5,0x2
800100d0:	e6 09 06 44 	mulu.d	r4,r3,r9
800100d4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800100d8:	e6 05 06 44 	mulu.d	r4,r3,r5
800100dc:	ea 03 15 02 	lsl	r3,r5,0x2
800100e0:	e6 08 06 40 	mulu.d	r0,r3,r8
800100e4:	e4 09 07 40 	macu.d	r0,r2,r9
800100e8:	e6 09 06 44 	mulu.d	r4,r3,r9
800100ec:	02 04       	add	r4,r1
800100ee:	5c 05       	acr	r5
800100f0:	a3 65       	lsl	r5,0x2
800100f2:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
800100f6:	a3 64       	lsl	r4,0x2
800100f8:	5c 34       	neg	r4
800100fa:	f8 05 01 45 	sbc	r5,r12,r5
800100fe:	e6 04 06 40 	mulu.d	r0,r3,r4
80010102:	e4 05 07 40 	macu.d	r0,r2,r5
80010106:	e6 05 06 44 	mulu.d	r4,r3,r5
8001010a:	02 04       	add	r4,r1
8001010c:	5c 05       	acr	r5
8001010e:	ea 03 15 02 	lsl	r3,r5,0x2
80010112:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80010116:	e8 02 15 02 	lsl	r2,r4,0x2
8001011a:	e6 08 06 40 	mulu.d	r0,r3,r8
8001011e:	e4 09 07 40 	macu.d	r0,r2,r9
80010122:	e6 09 06 44 	mulu.d	r4,r3,r9
80010126:	02 04       	add	r4,r1
80010128:	5c 05       	acr	r5
8001012a:	a3 65       	lsl	r5,0x2
8001012c:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80010130:	a3 64       	lsl	r4,0x2
80010132:	5c 34       	neg	r4
80010134:	f8 05 01 45 	sbc	r5,r12,r5
80010138:	e6 04 06 40 	mulu.d	r0,r3,r4
8001013c:	e4 05 07 40 	macu.d	r0,r2,r5
80010140:	e6 05 06 44 	mulu.d	r4,r3,r5
80010144:	02 04       	add	r4,r1
80010146:	5c 05       	acr	r5
80010148:	ea 03 15 02 	lsl	r3,r5,0x2
8001014c:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80010150:	e8 02 15 02 	lsl	r2,r4,0x2
80010154:	e6 0a 06 40 	mulu.d	r0,r3,r10
80010158:	e4 0b 07 40 	macu.d	r0,r2,r11
8001015c:	e6 0b 06 42 	mulu.d	r2,r3,r11
80010160:	02 02       	add	r2,r1
80010162:	5c 03       	acr	r3
80010164:	ed b3 00 1c 	bld	r3,0x1c
80010168:	c0 90       	breq	8001017a <__avr32_f64_div+0x12a>
8001016a:	a1 72       	lsl	r2,0x1
8001016c:	5c f3       	rol	r3
8001016e:	20 17       	sub	r7,1
80010170:	a3 9a       	lsr	r10,0x3
80010172:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80010176:	a3 9b       	lsr	r11,0x3
80010178:	c0 58       	rjmp	80010182 <__avr32_f64_div+0x132>
8001017a:	a5 8a       	lsr	r10,0x4
8001017c:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80010180:	a5 8b       	lsr	r11,0x4
80010182:	58 07       	cp.w	r7,0
80010184:	e0 8a 00 8b 	brle	8001029a <__avr32_f64_div_res_subnormal>
80010188:	e0 12 ff 00 	andl	r2,0xff00
8001018c:	e8 12 00 80 	orl	r2,0x80
80010190:	e6 08 06 40 	mulu.d	r0,r3,r8
80010194:	e4 09 07 40 	macu.d	r0,r2,r9
80010198:	e4 08 06 44 	mulu.d	r4,r2,r8
8001019c:	e6 09 06 48 	mulu.d	r8,r3,r9
800101a0:	00 05       	add	r5,r0
800101a2:	f0 01 00 48 	adc	r8,r8,r1
800101a6:	5c 09       	acr	r9
800101a8:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800101ac:	58 04       	cp.w	r4,0
800101ae:	5c 25       	cpc	r5

800101b0 <__avr32_f64_div_round_subnormal>:
800101b0:	f4 08 13 00 	cpc	r8,r10
800101b4:	f6 09 13 00 	cpc	r9,r11
800101b8:	5f 36       	srlo	r6
800101ba:	f8 06 17 00 	moveq	r6,r12
800101be:	e4 0a 16 08 	lsr	r10,r2,0x8
800101c2:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
800101c6:	e6 0b 16 08 	lsr	r11,r3,0x8
800101ca:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800101ce:	ed be 00 1f 	bld	lr,0x1f
800101d2:	ef bb 00 1f 	bst	r11,0x1f
800101d6:	0c 0a       	add	r10,r6
800101d8:	5c 0b       	acr	r11
800101da:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800101de:	e4 1b 00 0f 	andh	r11,0xf
800101e2:	14 4b       	or	r11,r10
800101e4:	e0 81 00 a7 	brne	80010332 <__avr32_f64_div_res_subnormal+0x98>
800101e8:	f2 06 16 14 	lsr	r6,r9,0x14
800101ec:	ab d6       	cbr	r6,0xb
800101ee:	e0 46 07 ff 	cp.w	r6,2047
800101f2:	e0 81 00 a4 	brne	8001033a <__avr32_f64_div_res_subnormal+0xa0>
800101f6:	c9 e8       	rjmp	80010332 <__avr32_f64_div_res_subnormal+0x98>
800101f8:	e4 19 00 0f 	andh	r9,0xf
800101fc:	10 49       	or	r9,r8
800101fe:	e0 81 00 9a 	brne	80010332 <__avr32_f64_div_res_subnormal+0x98>
80010202:	c9 28       	rjmp	80010326 <__avr32_f64_div_res_subnormal+0x8c>
80010204:	a3 7b       	lsl	r11,0x3
80010206:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8001020a:	a3 7a       	lsl	r10,0x3
8001020c:	f5 eb 10 04 	or	r4,r10,r11
80010210:	e0 80 00 a0 	breq	80010350 <__avr32_f64_div_op1_zero>
80010214:	f6 04 12 00 	clz	r4,r11
80010218:	c1 70       	breq	80010246 <__avr32_f64_div_round_subnormal+0x96>
8001021a:	c0 c3       	brcs	80010232 <__avr32_f64_div_round_subnormal+0x82>
8001021c:	e8 05 11 20 	rsub	r5,r4,32
80010220:	f6 04 09 4b 	lsl	r11,r11,r4
80010224:	f4 05 0a 45 	lsr	r5,r10,r5
80010228:	0a 4b       	or	r11,r5
8001022a:	f4 04 09 4a 	lsl	r10,r10,r4
8001022e:	08 17       	sub	r7,r4
80010230:	c0 b8       	rjmp	80010246 <__avr32_f64_div_round_subnormal+0x96>
80010232:	f4 04 12 00 	clz	r4,r10
80010236:	f9 b4 03 00 	movlo	r4,0
8001023a:	f7 b4 02 e0 	subhs	r4,-32
8001023e:	f4 04 09 4b 	lsl	r11,r10,r4
80010242:	30 0a       	mov	r10,0
80010244:	08 17       	sub	r7,r4
80010246:	a3 8a       	lsr	r10,0x2
80010248:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8001024c:	a3 8b       	lsr	r11,0x2
8001024e:	c1 1b       	rjmp	80010070 <__avr32_f64_div+0x20>
80010250:	a3 79       	lsl	r9,0x3
80010252:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80010256:	a3 78       	lsl	r8,0x3
80010258:	f3 e8 10 04 	or	r4,r9,r8
8001025c:	c6 f0       	breq	8001033a <__avr32_f64_div_res_subnormal+0xa0>
8001025e:	f2 04 12 00 	clz	r4,r9
80010262:	c1 70       	breq	80010290 <__avr32_f64_div_round_subnormal+0xe0>
80010264:	c0 c3       	brcs	8001027c <__avr32_f64_div_round_subnormal+0xcc>
80010266:	e8 05 11 20 	rsub	r5,r4,32
8001026a:	f2 04 09 49 	lsl	r9,r9,r4
8001026e:	f0 05 0a 45 	lsr	r5,r8,r5
80010272:	0a 49       	or	r9,r5
80010274:	f0 04 09 48 	lsl	r8,r8,r4
80010278:	08 16       	sub	r6,r4
8001027a:	c0 b8       	rjmp	80010290 <__avr32_f64_div_round_subnormal+0xe0>
8001027c:	f0 04 12 00 	clz	r4,r8
80010280:	f9 b4 03 00 	movlo	r4,0
80010284:	f7 b4 02 e0 	subhs	r4,-32
80010288:	f0 04 09 49 	lsl	r9,r8,r4
8001028c:	30 08       	mov	r8,0
8001028e:	08 16       	sub	r6,r4
80010290:	a3 88       	lsr	r8,0x2
80010292:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80010296:	a3 89       	lsr	r9,0x2
80010298:	cf ca       	rjmp	80010090 <__avr32_f64_div+0x40>

8001029a <__avr32_f64_div_res_subnormal>:
8001029a:	5c 37       	neg	r7
8001029c:	2f f7       	sub	r7,-1
8001029e:	f1 b7 04 c0 	satu	r7,0x6
800102a2:	e0 47 00 20 	cp.w	r7,32
800102a6:	c1 54       	brge	800102d0 <__avr32_f64_div_res_subnormal+0x36>
800102a8:	ee 06 11 20 	rsub	r6,r7,32
800102ac:	e4 07 0a 42 	lsr	r2,r2,r7
800102b0:	e6 06 09 4c 	lsl	r12,r3,r6
800102b4:	18 42       	or	r2,r12
800102b6:	e6 07 0a 43 	lsr	r3,r3,r7
800102ba:	f4 06 09 41 	lsl	r1,r10,r6
800102be:	f4 07 0a 4a 	lsr	r10,r10,r7
800102c2:	f6 06 09 4c 	lsl	r12,r11,r6
800102c6:	18 4a       	or	r10,r12
800102c8:	f6 07 0a 4b 	lsr	r11,r11,r7
800102cc:	30 00       	mov	r0,0
800102ce:	c1 58       	rjmp	800102f8 <__avr32_f64_div_res_subnormal+0x5e>
800102d0:	ee 06 11 20 	rsub	r6,r7,32
800102d4:	f9 b0 00 00 	moveq	r0,0
800102d8:	f9 bc 00 00 	moveq	r12,0
800102dc:	c0 50       	breq	800102e6 <__avr32_f64_div_res_subnormal+0x4c>
800102de:	f4 06 09 40 	lsl	r0,r10,r6
800102e2:	f6 06 09 4c 	lsl	r12,r11,r6
800102e6:	e6 07 0a 42 	lsr	r2,r3,r7
800102ea:	30 03       	mov	r3,0
800102ec:	f4 07 0a 41 	lsr	r1,r10,r7
800102f0:	18 41       	or	r1,r12
800102f2:	f6 07 0a 4a 	lsr	r10,r11,r7
800102f6:	30 0b       	mov	r11,0
800102f8:	e0 12 ff 00 	andl	r2,0xff00
800102fc:	e8 12 00 80 	orl	r2,0x80
80010300:	e6 08 06 46 	mulu.d	r6,r3,r8
80010304:	e4 09 07 46 	macu.d	r6,r2,r9
80010308:	e4 08 06 44 	mulu.d	r4,r2,r8
8001030c:	e6 09 06 48 	mulu.d	r8,r3,r9
80010310:	0c 05       	add	r5,r6
80010312:	f0 07 00 48 	adc	r8,r8,r7
80010316:	5c 09       	acr	r9
80010318:	30 07       	mov	r7,0
8001031a:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8001031e:	00 34       	cp.w	r4,r0
80010320:	e2 05 13 00 	cpc	r5,r1
80010324:	c4 6b       	rjmp	800101b0 <__avr32_f64_div_round_subnormal>
80010326:	1c 9b       	mov	r11,lr
80010328:	e6 1b 80 00 	andh	r11,0x8000,COH
8001032c:	30 0a       	mov	r10,0
8001032e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80010332:	3f fb       	mov	r11,-1
80010334:	30 0a       	mov	r10,0
80010336:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8001033a:	f5 eb 10 04 	or	r4,r10,r11
8001033e:	c0 90       	breq	80010350 <__avr32_f64_div_op1_zero>
80010340:	1c 9b       	mov	r11,lr
80010342:	e6 1b 80 00 	andh	r11,0x8000,COH
80010346:	ea 1b 7f f0 	orh	r11,0x7ff0
8001034a:	30 0a       	mov	r10,0
8001034c:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80010350 <__avr32_f64_div_op1_zero>:
80010350:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80010354:	ce f0       	breq	80010332 <__avr32_f64_div_res_subnormal+0x98>
80010356:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8001035a:	e0 44 07 ff 	cp.w	r4,2047
8001035e:	ce 41       	brne	80010326 <__avr32_f64_div_res_subnormal+0x8c>
80010360:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80010364:	ce 10       	breq	80010326 <__avr32_f64_div_res_subnormal+0x8c>
80010366:	ce 6b       	rjmp	80010332 <__avr32_f64_div_res_subnormal+0x98>

80010368 <__avr32_udiv64>:
80010368:	d4 31       	pushm	r0-r7,lr
8001036a:	1a 97       	mov	r7,sp
8001036c:	20 2d       	sub	sp,8
8001036e:	10 9e       	mov	lr,r8
80010370:	12 95       	mov	r5,r9
80010372:	14 96       	mov	r6,r10
80010374:	58 09       	cp.w	r9,0
80010376:	c4 91       	brne	80010408 <__avr32_udiv64+0xa0>
80010378:	16 38       	cp.w	r8,r11
8001037a:	e0 88 00 57 	brls	80010428 <__avr32_udiv64+0xc0>
8001037e:	f0 08 12 00 	clz	r8,r8
80010382:	c0 d0       	breq	8001039c <__avr32_udiv64+0x34>
80010384:	f6 08 09 4b 	lsl	r11,r11,r8
80010388:	f0 09 11 20 	rsub	r9,r8,32
8001038c:	fc 08 09 4e 	lsl	lr,lr,r8
80010390:	f4 09 0a 49 	lsr	r9,r10,r9
80010394:	f4 08 09 46 	lsl	r6,r10,r8
80010398:	f3 eb 10 0b 	or	r11,r9,r11
8001039c:	fc 05 16 10 	lsr	r5,lr,0x10
800103a0:	f9 de c0 10 	bfextu	r12,lr,0x0,0x10
800103a4:	f6 05 0d 0a 	divu	r10,r11,r5
800103a8:	ec 08 16 10 	lsr	r8,r6,0x10
800103ac:	14 99       	mov	r9,r10
800103ae:	f1 eb 11 08 	or	r8,r8,r11<<0x10
800103b2:	b9 3a       	mul	r10,r12
800103b4:	10 3a       	cp.w	r10,r8
800103b6:	e0 88 00 0c 	brls	800103ce <__avr32_udiv64+0x66>
800103ba:	20 19       	sub	r9,1
800103bc:	1c 08       	add	r8,lr
800103be:	10 3e       	cp.w	lr,r8
800103c0:	e0 8b 00 07 	brhi	800103ce <__avr32_udiv64+0x66>
800103c4:	10 3a       	cp.w	r10,r8
800103c6:	f7 b9 0b 01 	subhi	r9,1
800103ca:	f1 de eb 08 	addhi	r8,r8,lr
800103ce:	f0 0a 01 0b 	sub	r11,r8,r10
800103d2:	ed d6 c0 10 	bfextu	r6,r6,0x0,0x10
800103d6:	f6 05 0d 0a 	divu	r10,r11,r5
800103da:	ed eb 11 06 	or	r6,r6,r11<<0x10
800103de:	14 98       	mov	r8,r10
800103e0:	f4 0c 02 4c 	mul	r12,r10,r12
800103e4:	0c 3c       	cp.w	r12,r6
800103e6:	e0 88 00 0a 	brls	800103fa <__avr32_udiv64+0x92>
800103ea:	20 18       	sub	r8,1
800103ec:	1c 06       	add	r6,lr
800103ee:	0c 3e       	cp.w	lr,r6
800103f0:	e0 8b 00 05 	brhi	800103fa <__avr32_udiv64+0x92>
800103f4:	0c 3c       	cp.w	r12,r6
800103f6:	f7 b8 0b 01 	subhi	r8,1
800103fa:	f1 e9 11 0b 	or	r11,r8,r9<<0x10
800103fe:	30 0c       	mov	r12,0
80010400:	16 9a       	mov	r10,r11
80010402:	18 9b       	mov	r11,r12
80010404:	2f ed       	sub	sp,-8
80010406:	d8 32       	popm	r0-r7,pc
80010408:	16 39       	cp.w	r9,r11
8001040a:	e0 8b 00 51 	brhi	800104ac <__avr32_udiv64+0x144>
8001040e:	f2 0c 12 00 	clz	r12,r9
80010412:	c5 31       	brne	800104b8 <__avr32_udiv64+0x150>
80010414:	14 38       	cp.w	r8,r10
80010416:	5f 89       	srls	r9
80010418:	16 35       	cp.w	r5,r11
8001041a:	5f 38       	srlo	r8
8001041c:	10 49       	or	r9,r8
8001041e:	f8 09 18 00 	cp.b	r9,r12
80010422:	c4 50       	breq	800104ac <__avr32_udiv64+0x144>
80010424:	30 1b       	mov	r11,1
80010426:	c4 58       	rjmp	800104b0 <__avr32_udiv64+0x148>
80010428:	58 08       	cp.w	r8,0
8001042a:	c0 51       	brne	80010434 <__avr32_udiv64+0xcc>
8001042c:	30 19       	mov	r9,1
8001042e:	f2 08 0d 08 	divu	r8,r9,r8
80010432:	10 9e       	mov	lr,r8
80010434:	fc 08 12 00 	clz	r8,lr
80010438:	e0 81 00 91 	brne	8001055a <__avr32_udiv64+0x1f2>
8001043c:	1c 1b       	sub	r11,lr
8001043e:	fc 05 16 10 	lsr	r5,lr,0x10
80010442:	f3 de c0 10 	bfextu	r9,lr,0x0,0x10
80010446:	30 1c       	mov	r12,1
80010448:	f6 05 0d 0a 	divu	r10,r11,r5
8001044c:	ec 08 16 10 	lsr	r8,r6,0x10
80010450:	f4 09 02 43 	mul	r3,r10,r9
80010454:	f1 eb 11 08 	or	r8,r8,r11<<0x10
80010458:	14 9b       	mov	r11,r10
8001045a:	10 33       	cp.w	r3,r8
8001045c:	e0 88 00 0c 	brls	80010474 <__avr32_udiv64+0x10c>
80010460:	20 1b       	sub	r11,1
80010462:	1c 08       	add	r8,lr
80010464:	10 3e       	cp.w	lr,r8
80010466:	e0 8b 00 07 	brhi	80010474 <__avr32_udiv64+0x10c>
8001046a:	10 33       	cp.w	r3,r8
8001046c:	f7 bb 0b 01 	subhi	r11,1
80010470:	f1 de eb 08 	addhi	r8,r8,lr
80010474:	f0 03 01 03 	sub	r3,r8,r3
80010478:	ed d6 c0 10 	bfextu	r6,r6,0x0,0x10
8001047c:	e6 05 0d 02 	divu	r2,r3,r5
80010480:	ed e3 11 06 	or	r6,r6,r3<<0x10
80010484:	04 98       	mov	r8,r2
80010486:	e4 09 02 49 	mul	r9,r2,r9
8001048a:	0c 39       	cp.w	r9,r6
8001048c:	e0 88 00 0a 	brls	800104a0 <__avr32_udiv64+0x138>
80010490:	20 18       	sub	r8,1
80010492:	1c 06       	add	r6,lr
80010494:	0c 3e       	cp.w	lr,r6
80010496:	e0 8b 00 05 	brhi	800104a0 <__avr32_udiv64+0x138>
8001049a:	0c 39       	cp.w	r9,r6
8001049c:	f7 b8 0b 01 	subhi	r8,1
800104a0:	f1 eb 11 0b 	or	r11,r8,r11<<0x10
800104a4:	16 9a       	mov	r10,r11
800104a6:	18 9b       	mov	r11,r12
800104a8:	2f ed       	sub	sp,-8
800104aa:	d8 32       	popm	r0-r7,pc
800104ac:	30 0b       	mov	r11,0
800104ae:	16 9c       	mov	r12,r11
800104b0:	16 9a       	mov	r10,r11
800104b2:	18 9b       	mov	r11,r12
800104b4:	2f ed       	sub	sp,-8
800104b6:	d8 32       	popm	r0-r7,pc
800104b8:	f2 0c 09 45 	lsl	r5,r9,r12
800104bc:	f8 0e 11 20 	rsub	lr,r12,32
800104c0:	f0 0c 09 43 	lsl	r3,r8,r12
800104c4:	f4 0e 0a 46 	lsr	r6,r10,lr
800104c8:	f0 0e 0a 48 	lsr	r8,r8,lr
800104cc:	f6 0e 0a 4e 	lsr	lr,r11,lr
800104d0:	0a 48       	or	r8,r5
800104d2:	f0 01 16 10 	lsr	r1,r8,0x10
800104d6:	fc 01 0d 04 	divu	r4,lr,r1
800104da:	ee e5 ff f8 	st.d	r7[-8],r4
800104de:	f6 0c 09 49 	lsl	r9,r11,r12
800104e2:	eb d8 c0 10 	bfextu	r5,r8,0x0,0x10
800104e6:	ed e9 10 09 	or	r9,r6,r9
800104ea:	08 96       	mov	r6,r4
800104ec:	f2 0e 16 10 	lsr	lr,r9,0x10
800104f0:	ee f4 ff f8 	ld.w	r4,r7[-8]
800104f4:	ec 05 02 4b 	mul	r11,r6,r5
800104f8:	fd e4 11 0e 	or	lr,lr,r4<<0x10
800104fc:	1c 3b       	cp.w	r11,lr
800104fe:	e0 88 00 07 	brls	8001050c <__avr32_udiv64+0x1a4>
80010502:	20 16       	sub	r6,1
80010504:	10 0e       	add	lr,r8
80010506:	1c 38       	cp.w	r8,lr
80010508:	e0 88 00 6d 	brls	800105e2 <__avr32_udiv64+0x27a>
8001050c:	16 1e       	sub	lr,r11
8001050e:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80010512:	fc 01 0d 00 	divu	r0,lr,r1
80010516:	f3 e1 11 09 	or	r9,r9,r1<<0x10
8001051a:	00 9b       	mov	r11,r0
8001051c:	e0 05 02 4e 	mul	lr,r0,r5
80010520:	12 3e       	cp.w	lr,r9
80010522:	e0 88 00 07 	brls	80010530 <__avr32_udiv64+0x1c8>
80010526:	20 1b       	sub	r11,1
80010528:	10 09       	add	r9,r8
8001052a:	12 38       	cp.w	r8,r9
8001052c:	e0 88 00 55 	brls	800105d6 <__avr32_udiv64+0x26e>
80010530:	f7 e6 11 0b 	or	r11,r11,r6<<0x10
80010534:	1c 19       	sub	r9,lr
80010536:	f6 03 06 42 	mulu.d	r2,r11,r3
8001053a:	06 39       	cp.w	r9,r3
8001053c:	c0 93       	brcs	8001054e <__avr32_udiv64+0x1e6>
8001053e:	5f 09       	sreq	r9
80010540:	f4 0c 09 4c 	lsl	r12,r10,r12
80010544:	04 3c       	cp.w	r12,r2
80010546:	5f 38       	srlo	r8
80010548:	f3 e8 00 08 	and	r8,r9,r8
8001054c:	c0 20       	breq	80010550 <__avr32_udiv64+0x1e8>
8001054e:	20 1b       	sub	r11,1
80010550:	30 0c       	mov	r12,0
80010552:	16 9a       	mov	r10,r11
80010554:	18 9b       	mov	r11,r12
80010556:	2f ed       	sub	sp,-8
80010558:	d8 32       	popm	r0-r7,pc
8001055a:	f6 08 09 49 	lsl	r9,r11,r8
8001055e:	fc 08 09 4e 	lsl	lr,lr,r8
80010562:	f0 01 11 20 	rsub	r1,r8,32
80010566:	fc 05 16 10 	lsr	r5,lr,0x10
8001056a:	f4 01 0a 42 	lsr	r2,r10,r1
8001056e:	f6 01 0a 41 	lsr	r1,r11,r1
80010572:	12 42       	or	r2,r9
80010574:	e2 05 0d 00 	divu	r0,r1,r5
80010578:	f3 de c0 10 	bfextu	r9,lr,0x0,0x10
8001057c:	e4 06 16 10 	lsr	r6,r2,0x10
80010580:	00 93       	mov	r3,r0
80010582:	ed e1 11 06 	or	r6,r6,r1<<0x10
80010586:	e0 09 02 4c 	mul	r12,r0,r9
8001058a:	0c 3c       	cp.w	r12,r6
8001058c:	e0 88 00 07 	brls	8001059a <__avr32_udiv64+0x232>
80010590:	20 13       	sub	r3,1
80010592:	1c 06       	add	r6,lr
80010594:	0c 3e       	cp.w	lr,r6
80010596:	e0 88 00 2c 	brls	800105ee <__avr32_udiv64+0x286>
8001059a:	ec 0c 01 01 	sub	r1,r6,r12
8001059e:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800105a2:	e2 05 0d 00 	divu	r0,r1,r5
800105a6:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800105aa:	00 9c       	mov	r12,r0
800105ac:	e0 09 02 41 	mul	r1,r0,r9
800105b0:	16 31       	cp.w	r1,r11
800105b2:	e0 88 00 0c 	brls	800105ca <__avr32_udiv64+0x262>
800105b6:	20 1c       	sub	r12,1
800105b8:	1c 0b       	add	r11,lr
800105ba:	16 3e       	cp.w	lr,r11
800105bc:	e0 8b 00 07 	brhi	800105ca <__avr32_udiv64+0x262>
800105c0:	16 31       	cp.w	r1,r11
800105c2:	f7 bc 0b 01 	subhi	r12,1
800105c6:	f7 de eb 0b 	addhi	r11,r11,lr
800105ca:	f4 08 09 46 	lsl	r6,r10,r8
800105ce:	02 1b       	sub	r11,r1
800105d0:	f9 e3 11 0c 	or	r12,r12,r3<<0x10
800105d4:	c3 ab       	rjmp	80010448 <__avr32_udiv64+0xe0>
800105d6:	12 3e       	cp.w	lr,r9
800105d8:	f3 d8 eb 09 	addhi	r9,r9,r8
800105dc:	f7 bb 0b 01 	subhi	r11,1
800105e0:	ca 8b       	rjmp	80010530 <__avr32_udiv64+0x1c8>
800105e2:	1c 3b       	cp.w	r11,lr
800105e4:	f7 b6 0b 01 	subhi	r6,1
800105e8:	fd d8 eb 0e 	addhi	lr,lr,r8
800105ec:	c9 0b       	rjmp	8001050c <__avr32_udiv64+0x1a4>
800105ee:	0c 3c       	cp.w	r12,r6
800105f0:	f7 b3 0b 01 	subhi	r3,1
800105f4:	ed de eb 06 	addhi	r6,r6,lr
800105f8:	cd 1b       	rjmp	8001059a <__avr32_udiv64+0x232>

800105fa <__avr32_umod64>:
800105fa:	d4 31       	pushm	r0-r7,lr
800105fc:	1a 97       	mov	r7,sp
800105fe:	20 2d       	sub	sp,8
80010600:	10 9c       	mov	r12,r8
80010602:	12 95       	mov	r5,r9
80010604:	14 9e       	mov	lr,r10
80010606:	16 93       	mov	r3,r11
80010608:	16 96       	mov	r6,r11
8001060a:	58 09       	cp.w	r9,0
8001060c:	c4 41       	brne	80010694 <__avr32_umod64+0x9a>
8001060e:	16 38       	cp.w	r8,r11
80010610:	e0 88 00 5a 	brls	800106c4 <__avr32_umod64+0xca>
80010614:	f0 08 12 00 	clz	r8,r8
80010618:	c0 d0       	breq	80010632 <__avr32_umod64+0x38>
8001061a:	f6 08 09 46 	lsl	r6,r11,r8
8001061e:	f8 08 09 4c 	lsl	r12,r12,r8
80010622:	f0 0b 11 20 	rsub	r11,r8,32
80010626:	f4 08 09 4e 	lsl	lr,r10,r8
8001062a:	f4 0b 0a 4b 	lsr	r11,r10,r11
8001062e:	f7 e6 10 06 	or	r6,r11,r6
80010632:	f8 0a 16 10 	lsr	r10,r12,0x10
80010636:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8001063a:	ec 0a 0d 02 	divu	r2,r6,r10
8001063e:	fc 09 16 10 	lsr	r9,lr,0x10
80010642:	ea 02 02 4b 	mul	r11,r5,r2
80010646:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8001064a:	12 3b       	cp.w	r11,r9
8001064c:	e0 88 00 09 	brls	8001065e <__avr32_umod64+0x64>
80010650:	18 09       	add	r9,r12
80010652:	12 3c       	cp.w	r12,r9
80010654:	e0 8b 00 05 	brhi	8001065e <__avr32_umod64+0x64>
80010658:	12 3b       	cp.w	r11,r9
8001065a:	f3 dc eb 09 	addhi	r9,r9,r12
8001065e:	f2 0b 01 0b 	sub	r11,r9,r11
80010662:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80010666:	f6 0a 0d 0a 	divu	r10,r11,r10
8001066a:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8001066e:	ea 0a 02 4a 	mul	r10,r5,r10
80010672:	1c 3a       	cp.w	r10,lr
80010674:	e0 88 00 09 	brls	80010686 <__avr32_umod64+0x8c>
80010678:	18 0e       	add	lr,r12
8001067a:	1c 3c       	cp.w	r12,lr
8001067c:	e0 8b 00 05 	brhi	80010686 <__avr32_umod64+0x8c>
80010680:	1c 3a       	cp.w	r10,lr
80010682:	fd dc eb 0e 	addhi	lr,lr,r12
80010686:	fc 0a 01 0a 	sub	r10,lr,r10
8001068a:	30 0b       	mov	r11,0
8001068c:	f4 08 0a 4a 	lsr	r10,r10,r8
80010690:	2f ed       	sub	sp,-8
80010692:	d8 32       	popm	r0-r7,pc
80010694:	16 39       	cp.w	r9,r11
80010696:	fe 9b ff fd 	brhi	80010690 <__avr32_umod64+0x96>
8001069a:	f2 09 12 00 	clz	r9,r9
8001069e:	c4 61       	brne	8001072a <__avr32_umod64+0x130>
800106a0:	14 38       	cp.w	r8,r10
800106a2:	5f 8b       	srls	r11
800106a4:	06 35       	cp.w	r5,r3
800106a6:	5f 3a       	srlo	r10
800106a8:	f7 ea 10 0a 	or	r10,r11,r10
800106ac:	f2 0a 18 00 	cp.b	r10,r9
800106b0:	c0 60       	breq	800106bc <__avr32_umod64+0xc2>
800106b2:	fc 08 01 0a 	sub	r10,lr,r8
800106b6:	e6 05 01 46 	sbc	r6,r3,r5
800106ba:	14 9e       	mov	lr,r10
800106bc:	0c 9b       	mov	r11,r6
800106be:	1c 9a       	mov	r10,lr
800106c0:	2f ed       	sub	sp,-8
800106c2:	d8 32       	popm	r0-r7,pc
800106c4:	58 08       	cp.w	r8,0
800106c6:	c0 51       	brne	800106d0 <__avr32_umod64+0xd6>
800106c8:	30 19       	mov	r9,1
800106ca:	f2 08 0d 08 	divu	r8,r9,r8
800106ce:	10 9c       	mov	r12,r8
800106d0:	f8 08 12 00 	clz	r8,r12
800106d4:	e0 81 00 84 	brne	800107dc <__avr32_umod64+0x1e2>
800106d8:	ec 0c 01 0b 	sub	r11,r6,r12
800106dc:	f8 03 16 10 	lsr	r3,r12,0x10
800106e0:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800106e4:	f6 03 0d 0a 	divu	r10,r11,r3
800106e8:	fc 09 16 10 	lsr	r9,lr,0x10
800106ec:	ea 0a 02 4a 	mul	r10,r5,r10
800106f0:	f3 eb 11 09 	or	r9,r9,r11<<0x10
800106f4:	12 3a       	cp.w	r10,r9
800106f6:	e0 88 00 09 	brls	80010708 <__avr32_umod64+0x10e>
800106fa:	18 09       	add	r9,r12
800106fc:	12 3c       	cp.w	r12,r9
800106fe:	e0 8b 00 05 	brhi	80010708 <__avr32_umod64+0x10e>
80010702:	12 3a       	cp.w	r10,r9
80010704:	f3 dc eb 09 	addhi	r9,r9,r12
80010708:	14 19       	sub	r9,r10
8001070a:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8001070e:	f2 03 0d 02 	divu	r2,r9,r3
80010712:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80010716:	ea 02 02 4a 	mul	r10,r5,r2
8001071a:	1c 3a       	cp.w	r10,lr
8001071c:	fe 98 ff b5 	brls	80010686 <__avr32_umod64+0x8c>
80010720:	18 0e       	add	lr,r12
80010722:	1c 3c       	cp.w	r12,lr
80010724:	fe 9b ff b1 	brhi	80010686 <__avr32_umod64+0x8c>
80010728:	ca cb       	rjmp	80010680 <__avr32_umod64+0x86>
8001072a:	f2 0e 11 20 	rsub	lr,r9,32
8001072e:	ea 09 09 45 	lsl	r5,r5,r9
80010732:	f6 09 09 4b 	lsl	r11,r11,r9
80010736:	e6 0e 0a 43 	lsr	r3,r3,lr
8001073a:	f0 09 09 41 	lsl	r1,r8,r9
8001073e:	f4 09 09 42 	lsl	r2,r10,r9
80010742:	f0 0e 0a 48 	lsr	r8,r8,lr
80010746:	f4 0e 0a 4a 	lsr	r10,r10,lr
8001074a:	0a 48       	or	r8,r5
8001074c:	16 4a       	or	r10,r11
8001074e:	f0 06 16 10 	lsr	r6,r8,0x10
80010752:	f9 d8 c0 10 	bfextu	r12,r8,0x0,0x10
80010756:	e6 06 0d 04 	divu	r4,r3,r6
8001075a:	f4 03 16 10 	lsr	r3,r10,0x10
8001075e:	08 9b       	mov	r11,r4
80010760:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80010764:	e8 0c 02 45 	mul	r5,r4,r12
80010768:	06 35       	cp.w	r5,r3
8001076a:	e0 88 00 07 	brls	80010778 <__avr32_umod64+0x17e>
8001076e:	20 1b       	sub	r11,1
80010770:	10 03       	add	r3,r8
80010772:	06 38       	cp.w	r8,r3
80010774:	e0 88 00 72 	brls	80010858 <__avr32_umod64+0x25e>
80010778:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8001077c:	0a 13       	sub	r3,r5
8001077e:	e6 06 0d 04 	divu	r4,r3,r6
80010782:	f5 e5 11 06 	or	r6,r10,r5<<0x10
80010786:	e8 0c 02 4c 	mul	r12,r4,r12
8001078a:	08 9a       	mov	r10,r4
8001078c:	0c 3c       	cp.w	r12,r6
8001078e:	e0 88 00 07 	brls	8001079c <__avr32_umod64+0x1a2>
80010792:	20 1a       	sub	r10,1
80010794:	10 06       	add	r6,r8
80010796:	0c 38       	cp.w	r8,r6
80010798:	e0 88 00 5a 	brls	8001084c <__avr32_umod64+0x252>
8001079c:	f5 eb 11 0b 	or	r11,r10,r11<<0x10
800107a0:	18 16       	sub	r6,r12
800107a2:	f6 01 06 4a 	mulu.d	r10,r11,r1
800107a6:	14 9c       	mov	r12,r10
800107a8:	16 36       	cp.w	r6,r11
800107aa:	c0 73       	brcs	800107b8 <__avr32_umod64+0x1be>
800107ac:	5f 05       	sreq	r5
800107ae:	14 32       	cp.w	r2,r10
800107b0:	5f 3a       	srlo	r10
800107b2:	eb ea 00 0a 	and	r10,r5,r10
800107b6:	c0 60       	breq	800107c2 <__avr32_umod64+0x1c8>
800107b8:	f8 01 01 04 	sub	r4,r12,r1
800107bc:	f6 08 01 4b 	sbc	r11,r11,r8
800107c0:	08 9c       	mov	r12,r4
800107c2:	e4 0c 01 0a 	sub	r10,r2,r12
800107c6:	ec 0b 01 46 	sbc	r6,r6,r11
800107ca:	ec 09 0a 4b 	lsr	r11,r6,r9
800107ce:	f4 09 0a 4a 	lsr	r10,r10,r9
800107d2:	ec 0e 09 46 	lsl	r6,r6,lr
800107d6:	0c 4a       	or	r10,r6
800107d8:	2f ed       	sub	sp,-8
800107da:	d8 32       	popm	r0-r7,pc
800107dc:	f0 01 11 20 	rsub	r1,r8,32
800107e0:	f4 01 0a 4b 	lsr	r11,r10,r1
800107e4:	f8 08 09 4c 	lsl	r12,r12,r8
800107e8:	ec 08 09 49 	lsl	r9,r6,r8
800107ec:	ec 01 0a 41 	lsr	r1,r6,r1
800107f0:	f7 e9 10 09 	or	r9,r11,r9
800107f4:	f8 03 16 10 	lsr	r3,r12,0x10
800107f8:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800107fc:	e2 03 0d 00 	divu	r0,r1,r3
80010800:	f2 0b 16 10 	lsr	r11,r9,0x10
80010804:	ea 00 02 4e 	mul	lr,r5,r0
80010808:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8001080c:	16 3e       	cp.w	lr,r11
8001080e:	e0 88 00 06 	brls	8001081a <__avr32_umod64+0x220>
80010812:	18 0b       	add	r11,r12
80010814:	16 3c       	cp.w	r12,r11
80010816:	e0 88 00 27 	brls	80010864 <__avr32_umod64+0x26a>
8001081a:	f6 0e 01 01 	sub	r1,r11,lr
8001081e:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80010822:	e2 03 0d 00 	divu	r0,r1,r3
80010826:	f3 e1 11 09 	or	r9,r9,r1<<0x10
8001082a:	ea 00 02 4b 	mul	r11,r5,r0
8001082e:	12 3b       	cp.w	r11,r9
80010830:	e0 88 00 09 	brls	80010842 <__avr32_umod64+0x248>
80010834:	18 09       	add	r9,r12
80010836:	12 3c       	cp.w	r12,r9
80010838:	e0 8b 00 05 	brhi	80010842 <__avr32_umod64+0x248>
8001083c:	12 3b       	cp.w	r11,r9
8001083e:	f3 dc eb 09 	addhi	r9,r9,r12
80010842:	f2 0b 01 0b 	sub	r11,r9,r11
80010846:	f4 08 09 4e 	lsl	lr,r10,r8
8001084a:	c4 db       	rjmp	800106e4 <__avr32_umod64+0xea>
8001084c:	0c 3c       	cp.w	r12,r6
8001084e:	f7 ba 0b 01 	subhi	r10,1
80010852:	ed d8 eb 06 	addhi	r6,r6,r8
80010856:	ca 3b       	rjmp	8001079c <__avr32_umod64+0x1a2>
80010858:	06 35       	cp.w	r5,r3
8001085a:	f7 bb 0b 01 	subhi	r11,1
8001085e:	e7 d8 eb 03 	addhi	r3,r3,r8
80010862:	c8 bb       	rjmp	80010778 <__avr32_umod64+0x17e>
80010864:	16 3e       	cp.w	lr,r11
80010866:	f7 dc eb 0b 	addhi	r11,r11,r12
8001086a:	cd 8b       	rjmp	8001081a <__avr32_umod64+0x220>

Disassembly of section .exception:

80010a00 <_evba>:
80010a00:	c0 08       	rjmp	80010a00 <_evba>
	...

80010a04 <_handle_TLB_Multiple_Hit>:
80010a04:	c0 08       	rjmp	80010a04 <_handle_TLB_Multiple_Hit>
	...

80010a08 <_handle_Bus_Error_Data_Fetch>:
80010a08:	c0 08       	rjmp	80010a08 <_handle_Bus_Error_Data_Fetch>
	...

80010a0c <_handle_Bus_Error_Instruction_Fetch>:
80010a0c:	c0 08       	rjmp	80010a0c <_handle_Bus_Error_Instruction_Fetch>
	...

80010a10 <_handle_NMI>:
80010a10:	c0 08       	rjmp	80010a10 <_handle_NMI>
	...

80010a14 <_handle_Instruction_Address>:
80010a14:	c0 08       	rjmp	80010a14 <_handle_Instruction_Address>
	...

80010a18 <_handle_ITLB_Protection>:
80010a18:	c0 08       	rjmp	80010a18 <_handle_ITLB_Protection>
	...

80010a1c <_handle_Breakpoint>:
80010a1c:	c0 08       	rjmp	80010a1c <_handle_Breakpoint>
	...

80010a20 <_handle_Illegal_Opcode>:
80010a20:	c0 08       	rjmp	80010a20 <_handle_Illegal_Opcode>
	...

80010a24 <_handle_Unimplemented_Instruction>:
80010a24:	c0 08       	rjmp	80010a24 <_handle_Unimplemented_Instruction>
	...

80010a28 <_handle_Privilege_Violation>:
80010a28:	c0 08       	rjmp	80010a28 <_handle_Privilege_Violation>
	...

80010a2c <_handle_Floating_Point>:
80010a2c:	c0 08       	rjmp	80010a2c <_handle_Floating_Point>
	...

80010a30 <_handle_Coprocessor_Absent>:
80010a30:	c0 08       	rjmp	80010a30 <_handle_Coprocessor_Absent>
	...

80010a34 <_handle_Data_Address_Read>:
80010a34:	c0 08       	rjmp	80010a34 <_handle_Data_Address_Read>
	...

80010a38 <_handle_Data_Address_Write>:
80010a38:	c0 08       	rjmp	80010a38 <_handle_Data_Address_Write>
	...

80010a3c <_handle_DTLB_Protection_Read>:
80010a3c:	c0 08       	rjmp	80010a3c <_handle_DTLB_Protection_Read>
	...

80010a40 <_handle_DTLB_Protection_Write>:
80010a40:	c0 08       	rjmp	80010a40 <_handle_DTLB_Protection_Write>
	...

80010a44 <_handle_DTLB_Modified>:
80010a44:	c0 08       	rjmp	80010a44 <_handle_DTLB_Modified>
	...

80010a50 <_handle_ITLB_Miss>:
80010a50:	c0 08       	rjmp	80010a50 <_handle_ITLB_Miss>
	...

80010a60 <_handle_DTLB_Miss_Read>:
80010a60:	c0 08       	rjmp	80010a60 <_handle_DTLB_Miss_Read>
	...

80010a70 <_handle_DTLB_Miss_Write>:
80010a70:	c0 08       	rjmp	80010a70 <_handle_DTLB_Miss_Write>
	...

80010b00 <_handle_Supervisor_Call>:
80010b00:	c0 08       	rjmp	80010b00 <_handle_Supervisor_Call>
80010b02:	d7 03       	nop

80010b04 <_int0>:
80010b04:	30 0c       	mov	r12,0
80010b06:	fe b0 94 0b 	rcall	8000331c <_get_interrupt_handler>
80010b0a:	58 0c       	cp.w	r12,0
80010b0c:	f8 0f 17 10 	movne	pc,r12
80010b10:	d6 03       	rete

80010b12 <_int1>:
80010b12:	30 1c       	mov	r12,1
80010b14:	fe b0 94 04 	rcall	8000331c <_get_interrupt_handler>
80010b18:	58 0c       	cp.w	r12,0
80010b1a:	f8 0f 17 10 	movne	pc,r12
80010b1e:	d6 03       	rete

80010b20 <_int2>:
80010b20:	30 2c       	mov	r12,2
80010b22:	fe b0 93 fd 	rcall	8000331c <_get_interrupt_handler>
80010b26:	58 0c       	cp.w	r12,0
80010b28:	f8 0f 17 10 	movne	pc,r12
80010b2c:	d6 03       	rete

80010b2e <_int3>:
80010b2e:	30 3c       	mov	r12,3
80010b30:	fe b0 93 f6 	rcall	8000331c <_get_interrupt_handler>
80010b34:	58 0c       	cp.w	r12,0
80010b36:	f8 0f 17 10 	movne	pc,r12
80010b3a:	d6 03       	rete
80010b3c:	d7 03       	nop
80010b3e:	d7 03       	nop
80010b40:	d7 03       	nop
80010b42:	d7 03       	nop
80010b44:	d7 03       	nop
80010b46:	d7 03       	nop
80010b48:	d7 03       	nop
80010b4a:	d7 03       	nop
80010b4c:	d7 03       	nop
80010b4e:	d7 03       	nop
80010b50:	d7 03       	nop
80010b52:	d7 03       	nop
80010b54:	d7 03       	nop
80010b56:	d7 03       	nop
80010b58:	d7 03       	nop
80010b5a:	d7 03       	nop
80010b5c:	d7 03       	nop
80010b5e:	d7 03       	nop
80010b60:	d7 03       	nop
80010b62:	d7 03       	nop
80010b64:	d7 03       	nop
80010b66:	d7 03       	nop
80010b68:	d7 03       	nop
80010b6a:	d7 03       	nop
80010b6c:	d7 03       	nop
80010b6e:	d7 03       	nop
80010b70:	d7 03       	nop
80010b72:	d7 03       	nop
80010b74:	d7 03       	nop
80010b76:	d7 03       	nop
80010b78:	d7 03       	nop
80010b7a:	d7 03       	nop
80010b7c:	d7 03       	nop
80010b7e:	d7 03       	nop
80010b80:	d7 03       	nop
80010b82:	d7 03       	nop
80010b84:	d7 03       	nop
80010b86:	d7 03       	nop
80010b88:	d7 03       	nop
80010b8a:	d7 03       	nop
80010b8c:	d7 03       	nop
80010b8e:	d7 03       	nop
80010b90:	d7 03       	nop
80010b92:	d7 03       	nop
80010b94:	d7 03       	nop
80010b96:	d7 03       	nop
80010b98:	d7 03       	nop
80010b9a:	d7 03       	nop
80010b9c:	d7 03       	nop
80010b9e:	d7 03       	nop
80010ba0:	d7 03       	nop
80010ba2:	d7 03       	nop
80010ba4:	d7 03       	nop
80010ba6:	d7 03       	nop
80010ba8:	d7 03       	nop
80010baa:	d7 03       	nop
80010bac:	d7 03       	nop
80010bae:	d7 03       	nop
80010bb0:	d7 03       	nop
80010bb2:	d7 03       	nop
80010bb4:	d7 03       	nop
80010bb6:	d7 03       	nop
80010bb8:	d7 03       	nop
80010bba:	d7 03       	nop
80010bbc:	d7 03       	nop
80010bbe:	d7 03       	nop
80010bc0:	d7 03       	nop
80010bc2:	d7 03       	nop
80010bc4:	d7 03       	nop
80010bc6:	d7 03       	nop
80010bc8:	d7 03       	nop
80010bca:	d7 03       	nop
80010bcc:	d7 03       	nop
80010bce:	d7 03       	nop
80010bd0:	d7 03       	nop
80010bd2:	d7 03       	nop
80010bd4:	d7 03       	nop
80010bd6:	d7 03       	nop
80010bd8:	d7 03       	nop
80010bda:	d7 03       	nop
80010bdc:	d7 03       	nop
80010bde:	d7 03       	nop
80010be0:	d7 03       	nop
80010be2:	d7 03       	nop
80010be4:	d7 03       	nop
80010be6:	d7 03       	nop
80010be8:	d7 03       	nop
80010bea:	d7 03       	nop
80010bec:	d7 03       	nop
80010bee:	d7 03       	nop
80010bf0:	d7 03       	nop
80010bf2:	d7 03       	nop
80010bf4:	d7 03       	nop
80010bf6:	d7 03       	nop
80010bf8:	d7 03       	nop
80010bfa:	d7 03       	nop
80010bfc:	d7 03       	nop
80010bfe:	d7 03       	nop
