Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Wed Dec  3 09:29:42 2025
| Host             : WPS-171005 running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file ibert_test_power_routed.rpt -pb ibert_test_power_summary_routed.pb -rpx ibert_test_power_routed.rpx
| Design           : ibert_test
| Device           : xczu6eg-ffvb1156-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.791        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.033        |
| Device Static (W)        | 0.757        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 95.3         |
| Junction Temperature (C) | 29.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.125 |       72 |       --- |             --- |
| CLB Logic                |     0.043 |    63745 |       --- |             --- |
|   LUT as Logic           |     0.028 |    18040 |    214604 |            8.41 |
|   LUT as Distributed RAM |     0.007 |      276 |    144000 |            0.19 |
|   Register               |     0.005 |    36181 |    429208 |            8.43 |
|   LUT as Shift Register  |     0.003 |      411 |    144000 |            0.29 |
|   CARRY8                 |    <0.001 |      321 |     34260 |            0.94 |
|   Others                 |     0.000 |     2580 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1305 |    274080 |            0.48 |
| Signals                  |     0.053 |    52082 |       --- |             --- |
| Block RAM                |     0.026 |       40 |       714 |            5.60 |
| MMCM                     |     0.097 |        0 |       --- |             --- |
| PLL                      |     0.050 |        1 |       --- |             --- |
| DSPs                     |     0.002 |       16 |      1973 |            0.81 |
| I/O                      |     0.046 |        3 |       328 |            0.91 |
| GTH                      |     1.433 |        8 |        24 |           33.33 |
| PS8                      |     2.158 |        1 |       --- |             --- |
| Static Power             |     0.757 |          |           |                 |
|   PS Static              |     0.103 |          |           |                 |
|   PL Static              |     0.654 |          |           |                 |
| Total                    |     4.791 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.572 |       0.362 |      0.210 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.039 |       0.003 |      0.036 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.004 |       0.001 |      0.003 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.274 |       0.082 |      0.193 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.043 |       0.010 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.014 |       0.014 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     1.032 |       0.996 |      0.036 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.221 |       0.214 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.549 |       0.544 |      0.004 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.067 |       0.065 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.525 |       0.491 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.360 |       0.354 |      0.007 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.894 |       0.880 |      0.014 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| USE_DIVIDER.dclk_mmcm                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm                |            10.0 |
| clk_out1_sys_clk_1                                                                                  | sys_clk0/inst/clk_out1_sys_clk                                       |            10.0 |
| clk_out1_sys_clk_1                                                                                  | sys_clk_buf                                                          |            10.0 |
| clk_pl_0                                                                                            | system/zynq_ultra_ps_e_0/U0/pl_clk0                                  |            10.0 |
| clk_pl_0                                                                                            | system/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]                     |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK   |            50.0 |
| gth_refclk0_1                                                                                       | gth_refclk0p_i[0]                                                    |             3.2 |
| gth_refclk1_1                                                                                       | gth_refclk1p_i[0]                                                    |             3.2 |
| qpll0outclk_o                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/qpll0outclk_o             |             0.1 |
| qpll0outrefclk_o                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/qpll0outrefclk_o          |             3.2 |
| qpll1outclk_o                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/qpll1outclk_o             |             0.1 |
| qpll1outrefclk_o                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/qpll1outrefclk_o          |             3.2 |
| refclkoutmonitor0_com                                                                               | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/refclkoutmonitor0_com     |             3.2 |
| refclkoutmonitor1_com                                                                               | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/refclkoutmonitor1_com     |             3.2 |
| rxoutclk_o                                                                                          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxoutclk_o              |            16.0 |
| rxoutclk_o[0]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[0]  |            16.0 |
| rxoutclk_o[1]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[1]  |            16.0 |
| rxoutclk_o[2]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[2]  |            16.0 |
| rxoutclk_o[3]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[3]  |            16.0 |
| rxoutclk_o[4]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[0]  |            16.0 |
| rxoutclk_o[5]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[1]  |            16.0 |
| rxoutclk_o[6]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[2]  |            16.0 |
| rxoutclk_o[7]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[3]  |            16.0 |
| rxoutclk_o_1                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxoutclk_o              |            16.0 |
| rxoutclk_o_2                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxoutclk_o              |            16.0 |
| rxoutclk_o_3                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxoutclk_o              |            16.0 |
| rxoutclk_o_4                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/rxoutclk_o              |            16.0 |
| rxoutclk_o_5                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/rxoutclk_o              |            16.0 |
| rxoutclk_o_6                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/rxoutclk_o              |            16.0 |
| rxoutclk_o_7                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/rxoutclk_o              |            16.0 |
| rxusrclk2_i[0]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[0] |            16.0 |
| rxusrclk2_i[0]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[0] |            16.0 |
| rxusrclk2_i[2]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[2] |            16.0 |
| rxusrclk2_i[2]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[2] |            16.0 |
| rxusrclk2_i[3]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[3] |            16.0 |
| rxusrclk2_i[3]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |            16.0 |
| rxusrclk2_i__0[1]                                                                                   | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[1] |            16.0 |
| rxusrclk2_i__0[1]_1                                                                                 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[1] |            16.0 |
| txoutclk_o                                                                                          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txoutclk_o              |            16.0 |
| txoutclk_o[0]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0]  |            16.0 |
| txoutclk_o[1]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[1]  |            16.0 |
| txoutclk_o[2]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[2]  |            16.0 |
| txoutclk_o[3]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[3]  |            16.0 |
| txoutclk_o[4]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[0]  |            16.0 |
| txoutclk_o[5]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[1]  |            16.0 |
| txoutclk_o[6]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[2]  |            16.0 |
| txoutclk_o[7]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3]  |            16.0 |
| txoutclk_o_1                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/txoutclk_o              |            16.0 |
| txoutclk_o_2                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txoutclk_o              |            16.0 |
| txoutclk_o_3                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/txoutclk_o              |            16.0 |
| txoutclk_o_4                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/txoutclk_o              |            16.0 |
| txoutclk_o_5                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/txoutclk_o              |            16.0 |
| txoutclk_o_6                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/txoutclk_o              |            16.0 |
| txoutclk_o_7                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/txoutclk_o              |            16.0 |
| txusrclk2_i[0]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |            16.0 |
| txusrclk2_i[0]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[0] |            16.0 |
| txusrclk2_i[2]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[2] |            16.0 |
| txusrclk2_i[2]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[2] |            16.0 |
| txusrclk2_i[3]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[3] |            16.0 |
| txusrclk2_i[3]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |            16.0 |
| txusrclk2_i__0[1]                                                                                   | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[1] |            16.0 |
| txusrclk2_i__0[1]_1                                                                                 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[1] |            16.0 |
| u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk             |             4.0 |
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| ibert_test               |     4.033 |
|   dbg_hub                |     0.101 |
|     inst                 |     0.101 |
|       BSCANID.u_xsdbm_id |     0.101 |
|   sys_clk0               |     0.050 |
|     inst                 |     0.050 |
|   system                 |     2.171 |
|     smartconnect_0       |     0.012 |
|       inst               |     0.012 |
|     zynq_ultra_ps_e_0    |     2.159 |
|       U0                 |     2.159 |
|   u_ibert_gth_core       |     1.660 |
|     inst                 |     1.660 |
|       QUAD[0].u_q        |     0.829 |
|       QUAD[1].u_q        |     0.831 |
+--------------------------+-----------+


