ModuleName seg_fail
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 440 ,X2: 424 ,Y2: 440
Edge X1: 424 ,Y1: 72 ,X2: 424 ,Y2: 440
Edge X1: 424 ,Y1: 72 ,X2: 920 ,Y2: 72
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 456 ,X2: 440 ,Y2: 456
Edge X1: 440 ,Y1: 104 ,X2: 440 ,Y2: 456
Edge X1: 440 ,Y1: 104 ,X2: 960 ,Y2: 104
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 472 ,X2: 456 ,Y2: 472
Edge X1: 456 ,Y1: 136 ,X2: 456 ,Y2: 472
Edge X1: 456 ,Y1: 136 ,X2: 992 ,Y2: 136
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 488 ,X2: 472 ,Y2: 488
Edge X1: 472 ,Y1: 168 ,X2: 472 ,Y2: 488
Edge X1: 472 ,Y1: 168 ,X2: 1016 ,Y2: 168
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 504 ,X2: 488 ,Y2: 504
Edge X1: 488 ,Y1: 200 ,X2: 488 ,Y2: 504
Edge X1: 488 ,Y1: 200 ,X2: 1048 ,Y2: 200
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 520 ,X2: 504 ,Y2: 520
Edge X1: 504 ,Y1: 232 ,X2: 504 ,Y2: 520
Edge X1: 504 ,Y1: 232 ,X2: 1080 ,Y2: 232
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 536 ,X2: 520 ,Y2: 536
Edge X1: 520 ,Y1: 264 ,X2: 520 ,Y2: 536
Edge X1: 520 ,Y1: 264 ,X2: 1112 ,Y2: 264
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 560 ,X2: 520 ,Y2: 560
Edge X1: 520 ,Y1: 560 ,X2: 520 ,Y2: 808
Edge X1: 520 ,Y1: 808 ,X2: 912 ,Y2: 808
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 576 ,X2: 504 ,Y2: 576
Edge X1: 504 ,Y1: 576 ,X2: 504 ,Y2: 840
Edge X1: 504 ,Y1: 840 ,X2: 944 ,Y2: 840
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 592 ,X2: 488 ,Y2: 592
Edge X1: 488 ,Y1: 592 ,X2: 488 ,Y2: 872
Edge X1: 488 ,Y1: 872 ,X2: 984 ,Y2: 872
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 608 ,X2: 472 ,Y2: 608
Edge X1: 472 ,Y1: 608 ,X2: 472 ,Y2: 904
Edge X1: 472 ,Y1: 904 ,X2: 1024 ,Y2: 904
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 864 ,Y1: 888 ,X2: 1024 ,Y2: 888
Edge X1: 864 ,Y1: 384 ,X2: 864 ,Y2: 888
Edge X1: 144 ,Y1: 384 ,X2: 864 ,Y2: 384
Edge X1: 144 ,Y1: 352 ,X2: 144 ,Y2: 384
Edge X1: 144 ,Y1: 384 ,X2: 144 ,Y2: 400
Edge X1: 144 ,Y1: 320 ,X2: 144 ,Y2: 352
Edge X1: 144 ,Y1: 352 ,X2: 880 ,Y2: 352
Edge X1: 144 ,Y1: 320 ,X2: 896 ,Y2: 320
Edge X1: 144 ,Y1: 288 ,X2: 144 ,Y2: 320
Edge X1: 896 ,Y1: 320 ,X2: 896 ,Y2: 824
Edge X1: 896 ,Y1: 824 ,X2: 944 ,Y2: 824
Edge X1: 144 ,Y1: 288 ,X2: 912 ,Y2: 288
Edge X1: 144 ,Y1: 248 ,X2: 144 ,Y2: 288
Edge X1: 912 ,Y1: 288 ,X2: 912 ,Y2: 792
Edge X1: 144 ,Y1: 216 ,X2: 144 ,Y2: 248
Edge X1: 144 ,Y1: 248 ,X2: 1112 ,Y2: 248
Edge X1: 144 ,Y1: 216 ,X2: 1080 ,Y2: 216
Edge X1: 144 ,Y1: 184 ,X2: 144 ,Y2: 216
Edge X1: 144 ,Y1: 152 ,X2: 144 ,Y2: 184
Edge X1: 144 ,Y1: 184 ,X2: 1048 ,Y2: 184
Edge X1: 144 ,Y1: 120 ,X2: 144 ,Y2: 152
Edge X1: 144 ,Y1: 152 ,X2: 1016 ,Y2: 152
Edge X1: 144 ,Y1: 88 ,X2: 144 ,Y2: 120
Edge X1: 144 ,Y1: 120 ,X2: 992 ,Y2: 120
Edge X1: 144 ,Y1: 56 ,X2: 144 ,Y2: 88
Edge X1: 144 ,Y1: 88 ,X2: 960 ,Y2: 88
Edge X1: 144 ,Y1: 56 ,X2: 920 ,Y2: 56
Edge X1: 880 ,Y1: 352 ,X2: 880 ,Y2: 856
Edge X1: 880 ,Y1: 856 ,X2: 984 ,Y2: 856
Edge X1: 104 ,Y1: 400 ,X2: 144 ,Y2: 400
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1024 ,Y1: 96 ,X2: 1264 ,Y2: 96
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 984 ,Y1: 64 ,X2: 1264 ,Y2: 64
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1056 ,Y1: 128 ,X2: 1264 ,Y2: 128
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1080 ,Y1: 160 ,X2: 1264 ,Y2: 160
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1112 ,Y1: 192 ,X2: 1264 ,Y2: 192
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1144 ,Y1: 224 ,X2: 1264 ,Y2: 224
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1176 ,Y1: 256 ,X2: 1264 ,Y2: 256
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 976 ,Y1: 800 ,X2: 1248 ,Y2: 800
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1008 ,Y1: 832 ,X2: 1248 ,Y2: 832
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1048 ,Y1: 864 ,X2: 1248 ,Y2: 864
End
Branches
End
Wire Name: w29
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1088 ,Y1: 896 ,X2: 1248 ,Y2: 896
End
Branches
End
Wire Name: w30
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 104 ,Y1: 440 ,X2: 240 ,Y2: 440
End
Branches
End
Wire Name: w31
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 104 ,Y1: 456 ,X2: 240 ,Y2: 456
End
Branches
End
End
Ports
Port Left: 1264 Top: 64 ,Orientation: 0
Portname: a ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1264 Top: 96 ,Orientation: 0
Portname: b ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1264 Top: 128 ,Orientation: 0
Portname: c ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1264 Top: 160 ,Orientation: 0
Portname: d ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1264 Top: 192 ,Orientation: 0
Portname: e ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1264 Top: 224 ,Orientation: 0
Portname: f ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1264 Top: 256 ,Orientation: 0
Portname: g ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1248 Top: 800 ,Orientation: 0
Portname: com5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1248 Top: 832 ,Orientation: 0
Portname: com6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1248 Top: 864 ,Orientation: 0
Portname: com7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1248 Top: 896 ,Orientation: 0
Portname: com8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 104 Top: 400 ,Orientation: 0
Portname: result ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 104 Top: 440 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 104 Top: 456 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 920 Top: 48
Name: s1
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 960 Top: 80
Name: s2
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 992 Top: 112
Name: s3
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 1016 Top: 144
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 1048 Top: 176
Name: s5
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 1080 Top: 208
Name: s6
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 1112 Top: 240
Name: s7
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 912 Top: 784
Name: s8
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 944 Top: 816
Name: s9
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 984 Top: 848
Name: s10
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 1024 Top: 880
Name: s11
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 264 Top: 432
Name: s12
LibraryName: (NoLibraryName)
IpName: fail
SymbolParameters
End
End
Texts
End
Links
End
