// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_7 (
        ap_ready,
        data_32_val,
        data_33_val,
        data_34_val,
        data_35_val,
        data_36_val,
        data_37_val,
        data_38_val,
        data_39_val,
        data_40_val,
        data_41_val,
        data_42_val,
        data_43_val,
        data_44_val,
        data_45_val,
        data_46_val,
        data_47_val,
        weights_32_val,
        weights_33_val,
        weights_34_val,
        weights_35_val,
        weights_36_val,
        weights_37_val,
        weights_38_val,
        weights_39_val,
        weights_40_val,
        weights_41_val,
        weights_42_val,
        weights_43_val,
        weights_44_val,
        weights_45_val,
        weights_46_val,
        weights_47_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);


output   ap_ready;
input  [15:0] data_32_val;
input  [15:0] data_33_val;
input  [15:0] data_34_val;
input  [15:0] data_35_val;
input  [15:0] data_36_val;
input  [15:0] data_37_val;
input  [15:0] data_38_val;
input  [15:0] data_39_val;
input  [15:0] data_40_val;
input  [15:0] data_41_val;
input  [15:0] data_42_val;
input  [15:0] data_43_val;
input  [15:0] data_44_val;
input  [15:0] data_45_val;
input  [15:0] data_46_val;
input  [15:0] data_47_val;
input  [15:0] weights_32_val;
input  [15:0] weights_33_val;
input  [15:0] weights_34_val;
input  [15:0] weights_35_val;
input  [15:0] weights_36_val;
input  [15:0] weights_37_val;
input  [15:0] weights_38_val;
input  [15:0] weights_39_val;
input  [15:0] weights_40_val;
input  [15:0] weights_41_val;
input  [15:0] weights_42_val;
input  [15:0] weights_43_val;
input  [15:0] weights_44_val;
input  [15:0] weights_45_val;
input  [15:0] weights_46_val;
input  [15:0] weights_47_val;
input  [5:0] idx;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

wire  signed [15:0] mul_ln42_45_fu_320_p0;
wire  signed [25:0] sext_ln73_53_fu_1645_p1;
wire  signed [15:0] mul_ln42_fu_321_p0;
wire  signed [25:0] sext_ln73_fu_1261_p1;
wire  signed [15:0] mul_ln42_39_fu_322_p0;
wire  signed [25:0] sext_ln73_48_fu_1517_p1;
wire  signed [15:0] mul_ln42_34_fu_323_p0;
wire  signed [25:0] sext_ln73_43_fu_1389_p1;
wire  signed [15:0] mul_ln42_35_fu_324_p0;
wire  signed [15:0] mul_ln42_31_fu_325_p0;
wire  signed [15:0] mul_ln42_36_fu_326_p0;
wire  signed [15:0] mul_ln42_41_fu_327_p0;
wire  signed [15:0] mul_ln42_33_fu_328_p0;
wire  signed [15:0] mul_ln42_38_fu_329_p0;
wire  signed [15:0] mul_ln42_40_fu_330_p0;
wire  signed [15:0] mul_ln42_42_fu_331_p0;
wire  signed [15:0] mul_ln42_37_fu_332_p0;
wire  signed [15:0] mul_ln42_43_fu_333_p0;
wire  signed [15:0] mul_ln42_44_fu_334_p0;
wire  signed [15:0] mul_ln42_32_fu_335_p0;
wire   [15:0] a_fu_1201_p27;
wire   [15:0] a_fu_1201_p29;
wire   [25:0] mul_ln42_fu_321_p2;
wire   [25:0] mul_ln42_31_fu_325_p2;
wire   [25:0] mul_ln42_32_fu_335_p2;
wire   [25:0] mul_ln42_33_fu_328_p2;
wire   [15:0] a_7_fu_1329_p27;
wire   [15:0] a_7_fu_1329_p29;
wire   [25:0] mul_ln42_34_fu_323_p2;
wire   [25:0] mul_ln42_35_fu_324_p2;
wire   [25:0] mul_ln42_36_fu_326_p2;
wire   [25:0] mul_ln42_37_fu_332_p2;
wire   [15:0] a_8_fu_1457_p27;
wire   [15:0] a_8_fu_1457_p29;
wire   [25:0] mul_ln42_38_fu_329_p2;
wire   [25:0] mul_ln42_39_fu_322_p2;
wire   [25:0] mul_ln42_40_fu_330_p2;
wire   [25:0] mul_ln42_41_fu_327_p2;
wire   [15:0] a_9_fu_1585_p27;
wire   [15:0] a_9_fu_1585_p29;
wire   [25:0] mul_ln42_42_fu_331_p2;
wire   [25:0] mul_ln42_43_fu_333_p2;
wire   [25:0] mul_ln42_44_fu_334_p2;
wire   [25:0] mul_ln42_45_fu_320_p2;
wire   [15:0] trunc_ln42_31_fu_1402_p4;
wire   [15:0] trunc_ln_fu_1274_p4;
wire   [15:0] trunc_ln42_35_fu_1530_p4;
wire   [15:0] trunc_ln42_39_fu_1658_p4;
wire   [15:0] add_ln58_23_fu_1719_p2;
wire   [15:0] add_ln58_fu_1713_p2;
wire   [15:0] trunc_ln42_32_fu_1417_p4;
wire   [15:0] trunc_ln42_s_fu_1289_p4;
wire   [15:0] trunc_ln42_36_fu_1545_p4;
wire   [15:0] trunc_ln42_40_fu_1673_p4;
wire   [15:0] add_ln58_26_fu_1737_p2;
wire   [15:0] add_ln58_25_fu_1731_p2;
wire   [15:0] trunc_ln42_33_fu_1432_p4;
wire   [15:0] trunc_ln42_29_fu_1304_p4;
wire   [15:0] trunc_ln42_37_fu_1560_p4;
wire   [15:0] trunc_ln42_41_fu_1688_p4;
wire   [15:0] add_ln58_29_fu_1755_p2;
wire   [15:0] add_ln58_28_fu_1749_p2;
wire   [15:0] trunc_ln42_34_fu_1447_p4;
wire   [15:0] trunc_ln42_30_fu_1319_p4;
wire   [15:0] trunc_ln42_38_fu_1575_p4;
wire   [15:0] trunc_ln42_42_fu_1703_p4;
wire   [15:0] add_ln58_32_fu_1773_p2;
wire   [15:0] add_ln58_31_fu_1767_p2;
wire   [15:0] add_ln58_24_fu_1725_p2;
wire   [15:0] add_ln58_27_fu_1743_p2;
wire   [15:0] add_ln58_30_fu_1761_p2;
wire   [15:0] add_ln58_33_fu_1779_p2;
wire  signed [5:0] a_fu_1201_p1;
wire  signed [5:0] a_fu_1201_p3;
wire  signed [5:0] a_fu_1201_p5;
wire  signed [5:0] a_fu_1201_p7;
wire  signed [5:0] a_fu_1201_p9;
wire  signed [5:0] a_fu_1201_p11;
wire  signed [5:0] a_fu_1201_p13;
wire  signed [5:0] a_fu_1201_p15;
wire  signed [5:0] a_fu_1201_p17;
wire  signed [5:0] a_fu_1201_p19;
wire  signed [5:0] a_fu_1201_p21;
wire  signed [5:0] a_fu_1201_p23;
wire  signed [5:0] a_fu_1201_p25;
wire  signed [5:0] a_7_fu_1329_p1;
wire  signed [5:0] a_7_fu_1329_p3;
wire  signed [5:0] a_7_fu_1329_p5;
wire  signed [5:0] a_7_fu_1329_p7;
wire  signed [5:0] a_7_fu_1329_p9;
wire  signed [5:0] a_7_fu_1329_p11;
wire  signed [5:0] a_7_fu_1329_p13;
wire  signed [5:0] a_7_fu_1329_p15;
wire  signed [5:0] a_7_fu_1329_p17;
wire  signed [5:0] a_7_fu_1329_p19;
wire  signed [5:0] a_7_fu_1329_p21;
wire  signed [5:0] a_7_fu_1329_p23;
wire  signed [5:0] a_7_fu_1329_p25;
wire  signed [5:0] a_8_fu_1457_p1;
wire  signed [5:0] a_8_fu_1457_p3;
wire  signed [5:0] a_8_fu_1457_p5;
wire  signed [5:0] a_8_fu_1457_p7;
wire  signed [5:0] a_8_fu_1457_p9;
wire  signed [5:0] a_8_fu_1457_p11;
wire  signed [5:0] a_8_fu_1457_p13;
wire  signed [5:0] a_8_fu_1457_p15;
wire  signed [5:0] a_8_fu_1457_p17;
wire  signed [5:0] a_8_fu_1457_p19;
wire  signed [5:0] a_8_fu_1457_p21;
wire  signed [5:0] a_8_fu_1457_p23;
wire  signed [5:0] a_8_fu_1457_p25;
wire  signed [5:0] a_9_fu_1585_p1;
wire  signed [5:0] a_9_fu_1585_p3;
wire  signed [5:0] a_9_fu_1585_p5;
wire  signed [5:0] a_9_fu_1585_p7;
wire  signed [5:0] a_9_fu_1585_p9;
wire  signed [5:0] a_9_fu_1585_p11;
wire  signed [5:0] a_9_fu_1585_p13;
wire  signed [5:0] a_9_fu_1585_p15;
wire  signed [5:0] a_9_fu_1585_p17;
wire  signed [5:0] a_9_fu_1585_p19;
wire  signed [5:0] a_9_fu_1585_p21;
wire  signed [5:0] a_9_fu_1585_p23;
wire  signed [5:0] a_9_fu_1585_p25;

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4723(
    .din0(mul_ln42_45_fu_320_p0),
    .din1(weights_47_val),
    .dout(mul_ln42_45_fu_320_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4724(
    .din0(mul_ln42_fu_321_p0),
    .din1(weights_32_val),
    .dout(mul_ln42_fu_321_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4725(
    .din0(mul_ln42_39_fu_322_p0),
    .din1(weights_41_val),
    .dout(mul_ln42_39_fu_322_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4726(
    .din0(mul_ln42_34_fu_323_p0),
    .din1(weights_36_val),
    .dout(mul_ln42_34_fu_323_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4727(
    .din0(mul_ln42_35_fu_324_p0),
    .din1(weights_37_val),
    .dout(mul_ln42_35_fu_324_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4728(
    .din0(mul_ln42_31_fu_325_p0),
    .din1(weights_33_val),
    .dout(mul_ln42_31_fu_325_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4729(
    .din0(mul_ln42_36_fu_326_p0),
    .din1(weights_38_val),
    .dout(mul_ln42_36_fu_326_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4730(
    .din0(mul_ln42_41_fu_327_p0),
    .din1(weights_43_val),
    .dout(mul_ln42_41_fu_327_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4731(
    .din0(mul_ln42_33_fu_328_p0),
    .din1(weights_35_val),
    .dout(mul_ln42_33_fu_328_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4732(
    .din0(mul_ln42_38_fu_329_p0),
    .din1(weights_40_val),
    .dout(mul_ln42_38_fu_329_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4733(
    .din0(mul_ln42_40_fu_330_p0),
    .din1(weights_42_val),
    .dout(mul_ln42_40_fu_330_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4734(
    .din0(mul_ln42_42_fu_331_p0),
    .din1(weights_44_val),
    .dout(mul_ln42_42_fu_331_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4735(
    .din0(mul_ln42_37_fu_332_p0),
    .din1(weights_39_val),
    .dout(mul_ln42_37_fu_332_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4736(
    .din0(mul_ln42_43_fu_333_p0),
    .din1(weights_45_val),
    .dout(mul_ln42_43_fu_333_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4737(
    .din0(mul_ln42_44_fu_334_p0),
    .din1(weights_46_val),
    .dout(mul_ln42_44_fu_334_p2)
);

myproject_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_16s_16s_26_1_1_U4738(
    .din0(mul_ln42_32_fu_335_p0),
    .din1(weights_34_val),
    .dout(mul_ln42_32_fu_335_p2)
);

myproject_sparsemux_27_6_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h20 ),
    .din0_WIDTH( 16 ),
    .CASE1( 6'h21 ),
    .din1_WIDTH( 16 ),
    .CASE2( 6'h22 ),
    .din2_WIDTH( 16 ),
    .CASE3( 6'h23 ),
    .din3_WIDTH( 16 ),
    .CASE4( 6'h24 ),
    .din4_WIDTH( 16 ),
    .CASE5( 6'h25 ),
    .din5_WIDTH( 16 ),
    .CASE6( 6'h26 ),
    .din6_WIDTH( 16 ),
    .CASE7( 6'h27 ),
    .din7_WIDTH( 16 ),
    .CASE8( 6'h28 ),
    .din8_WIDTH( 16 ),
    .CASE9( 6'h29 ),
    .din9_WIDTH( 16 ),
    .CASE10( 6'h2A ),
    .din10_WIDTH( 16 ),
    .CASE11( 6'h2B ),
    .din11_WIDTH( 16 ),
    .CASE12( 6'h2C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
sparsemux_27_6_16_1_1_U4739(
    .din0(data_32_val),
    .din1(data_33_val),
    .din2(data_34_val),
    .din3(data_35_val),
    .din4(data_36_val),
    .din5(data_37_val),
    .din6(data_38_val),
    .din7(data_39_val),
    .din8(data_40_val),
    .din9(data_41_val),
    .din10(data_42_val),
    .din11(data_43_val),
    .din12(data_44_val),
    .def(a_fu_1201_p27),
    .sel(idx),
    .dout(a_fu_1201_p29)
);

myproject_sparsemux_27_6_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h20 ),
    .din0_WIDTH( 16 ),
    .CASE1( 6'h21 ),
    .din1_WIDTH( 16 ),
    .CASE2( 6'h22 ),
    .din2_WIDTH( 16 ),
    .CASE3( 6'h23 ),
    .din3_WIDTH( 16 ),
    .CASE4( 6'h24 ),
    .din4_WIDTH( 16 ),
    .CASE5( 6'h25 ),
    .din5_WIDTH( 16 ),
    .CASE6( 6'h26 ),
    .din6_WIDTH( 16 ),
    .CASE7( 6'h27 ),
    .din7_WIDTH( 16 ),
    .CASE8( 6'h28 ),
    .din8_WIDTH( 16 ),
    .CASE9( 6'h29 ),
    .din9_WIDTH( 16 ),
    .CASE10( 6'h2A ),
    .din10_WIDTH( 16 ),
    .CASE11( 6'h2B ),
    .din11_WIDTH( 16 ),
    .CASE12( 6'h2C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
sparsemux_27_6_16_1_1_U4740(
    .din0(data_33_val),
    .din1(data_34_val),
    .din2(data_35_val),
    .din3(data_36_val),
    .din4(data_37_val),
    .din5(data_38_val),
    .din6(data_39_val),
    .din7(data_40_val),
    .din8(data_41_val),
    .din9(data_42_val),
    .din10(data_43_val),
    .din11(data_44_val),
    .din12(data_45_val),
    .def(a_7_fu_1329_p27),
    .sel(idx),
    .dout(a_7_fu_1329_p29)
);

myproject_sparsemux_27_6_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h20 ),
    .din0_WIDTH( 16 ),
    .CASE1( 6'h21 ),
    .din1_WIDTH( 16 ),
    .CASE2( 6'h22 ),
    .din2_WIDTH( 16 ),
    .CASE3( 6'h23 ),
    .din3_WIDTH( 16 ),
    .CASE4( 6'h24 ),
    .din4_WIDTH( 16 ),
    .CASE5( 6'h25 ),
    .din5_WIDTH( 16 ),
    .CASE6( 6'h26 ),
    .din6_WIDTH( 16 ),
    .CASE7( 6'h27 ),
    .din7_WIDTH( 16 ),
    .CASE8( 6'h28 ),
    .din8_WIDTH( 16 ),
    .CASE9( 6'h29 ),
    .din9_WIDTH( 16 ),
    .CASE10( 6'h2A ),
    .din10_WIDTH( 16 ),
    .CASE11( 6'h2B ),
    .din11_WIDTH( 16 ),
    .CASE12( 6'h2C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
sparsemux_27_6_16_1_1_U4741(
    .din0(data_34_val),
    .din1(data_35_val),
    .din2(data_36_val),
    .din3(data_37_val),
    .din4(data_38_val),
    .din5(data_39_val),
    .din6(data_40_val),
    .din7(data_41_val),
    .din8(data_42_val),
    .din9(data_43_val),
    .din10(data_44_val),
    .din11(data_45_val),
    .din12(data_46_val),
    .def(a_8_fu_1457_p27),
    .sel(idx),
    .dout(a_8_fu_1457_p29)
);

myproject_sparsemux_27_6_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h20 ),
    .din0_WIDTH( 16 ),
    .CASE1( 6'h21 ),
    .din1_WIDTH( 16 ),
    .CASE2( 6'h22 ),
    .din2_WIDTH( 16 ),
    .CASE3( 6'h23 ),
    .din3_WIDTH( 16 ),
    .CASE4( 6'h24 ),
    .din4_WIDTH( 16 ),
    .CASE5( 6'h25 ),
    .din5_WIDTH( 16 ),
    .CASE6( 6'h26 ),
    .din6_WIDTH( 16 ),
    .CASE7( 6'h27 ),
    .din7_WIDTH( 16 ),
    .CASE8( 6'h28 ),
    .din8_WIDTH( 16 ),
    .CASE9( 6'h29 ),
    .din9_WIDTH( 16 ),
    .CASE10( 6'h2A ),
    .din10_WIDTH( 16 ),
    .CASE11( 6'h2B ),
    .din11_WIDTH( 16 ),
    .CASE12( 6'h2C ),
    .din12_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
sparsemux_27_6_16_1_1_U4742(
    .din0(data_35_val),
    .din1(data_36_val),
    .din2(data_37_val),
    .din3(data_38_val),
    .din4(data_39_val),
    .din5(data_40_val),
    .din6(data_41_val),
    .din7(data_42_val),
    .din8(data_43_val),
    .din9(data_44_val),
    .din10(data_45_val),
    .din11(data_46_val),
    .din12(data_47_val),
    .def(a_9_fu_1585_p27),
    .sel(idx),
    .dout(a_9_fu_1585_p29)
);

assign add_ln58_23_fu_1719_p2 = (trunc_ln42_35_fu_1530_p4 + trunc_ln42_39_fu_1658_p4);

assign add_ln58_24_fu_1725_p2 = (add_ln58_23_fu_1719_p2 + add_ln58_fu_1713_p2);

assign add_ln58_25_fu_1731_p2 = (trunc_ln42_32_fu_1417_p4 + trunc_ln42_s_fu_1289_p4);

assign add_ln58_26_fu_1737_p2 = (trunc_ln42_36_fu_1545_p4 + trunc_ln42_40_fu_1673_p4);

assign add_ln58_27_fu_1743_p2 = (add_ln58_26_fu_1737_p2 + add_ln58_25_fu_1731_p2);

assign add_ln58_28_fu_1749_p2 = (trunc_ln42_33_fu_1432_p4 + trunc_ln42_29_fu_1304_p4);

assign add_ln58_29_fu_1755_p2 = (trunc_ln42_37_fu_1560_p4 + trunc_ln42_41_fu_1688_p4);

assign add_ln58_30_fu_1761_p2 = (add_ln58_29_fu_1755_p2 + add_ln58_28_fu_1749_p2);

assign add_ln58_31_fu_1767_p2 = (trunc_ln42_34_fu_1447_p4 + trunc_ln42_30_fu_1319_p4);

assign add_ln58_32_fu_1773_p2 = (trunc_ln42_38_fu_1575_p4 + trunc_ln42_42_fu_1703_p4);

assign add_ln58_33_fu_1779_p2 = (add_ln58_32_fu_1773_p2 + add_ln58_31_fu_1767_p2);

assign add_ln58_fu_1713_p2 = (trunc_ln42_31_fu_1402_p4 + trunc_ln_fu_1274_p4);

assign ap_ready = 1'b1;

assign sext_ln73_43_fu_1389_p1 = $signed(a_7_fu_1329_p29);

assign sext_ln73_48_fu_1517_p1 = $signed(a_8_fu_1457_p29);

assign sext_ln73_53_fu_1645_p1 = $signed(a_9_fu_1585_p29);

assign sext_ln73_fu_1261_p1 = $signed(a_fu_1201_p29);

assign trunc_ln42_29_fu_1304_p4 = {{mul_ln42_32_fu_335_p2[25:10]}};

assign trunc_ln42_30_fu_1319_p4 = {{mul_ln42_33_fu_328_p2[25:10]}};

assign trunc_ln42_31_fu_1402_p4 = {{mul_ln42_34_fu_323_p2[25:10]}};

assign trunc_ln42_32_fu_1417_p4 = {{mul_ln42_35_fu_324_p2[25:10]}};

assign trunc_ln42_33_fu_1432_p4 = {{mul_ln42_36_fu_326_p2[25:10]}};

assign trunc_ln42_34_fu_1447_p4 = {{mul_ln42_37_fu_332_p2[25:10]}};

assign trunc_ln42_35_fu_1530_p4 = {{mul_ln42_38_fu_329_p2[25:10]}};

assign trunc_ln42_36_fu_1545_p4 = {{mul_ln42_39_fu_322_p2[25:10]}};

assign trunc_ln42_37_fu_1560_p4 = {{mul_ln42_40_fu_330_p2[25:10]}};

assign trunc_ln42_38_fu_1575_p4 = {{mul_ln42_41_fu_327_p2[25:10]}};

assign trunc_ln42_39_fu_1658_p4 = {{mul_ln42_42_fu_331_p2[25:10]}};

assign trunc_ln42_40_fu_1673_p4 = {{mul_ln42_43_fu_333_p2[25:10]}};

assign trunc_ln42_41_fu_1688_p4 = {{mul_ln42_44_fu_334_p2[25:10]}};

assign trunc_ln42_42_fu_1703_p4 = {{mul_ln42_45_fu_320_p2[25:10]}};

assign trunc_ln42_s_fu_1289_p4 = {{mul_ln42_31_fu_325_p2[25:10]}};

assign trunc_ln_fu_1274_p4 = {{mul_ln42_fu_321_p2[25:10]}};

assign a_7_fu_1329_p27 = 'bx;

assign a_8_fu_1457_p27 = 'bx;

assign a_9_fu_1585_p27 = 'bx;

assign a_fu_1201_p27 = 'bx;

assign ap_return_0 = add_ln58_24_fu_1725_p2;

assign ap_return_1 = add_ln58_27_fu_1743_p2;

assign ap_return_2 = add_ln58_30_fu_1761_p2;

assign ap_return_3 = add_ln58_33_fu_1779_p2;

assign mul_ln42_31_fu_325_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_32_fu_335_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_33_fu_328_p0 = sext_ln73_fu_1261_p1;

assign mul_ln42_34_fu_323_p0 = sext_ln73_43_fu_1389_p1;

assign mul_ln42_35_fu_324_p0 = sext_ln73_43_fu_1389_p1;

assign mul_ln42_36_fu_326_p0 = sext_ln73_43_fu_1389_p1;

assign mul_ln42_37_fu_332_p0 = sext_ln73_43_fu_1389_p1;

assign mul_ln42_38_fu_329_p0 = sext_ln73_48_fu_1517_p1;

assign mul_ln42_39_fu_322_p0 = sext_ln73_48_fu_1517_p1;

assign mul_ln42_40_fu_330_p0 = sext_ln73_48_fu_1517_p1;

assign mul_ln42_41_fu_327_p0 = sext_ln73_48_fu_1517_p1;

assign mul_ln42_42_fu_331_p0 = sext_ln73_53_fu_1645_p1;

assign mul_ln42_43_fu_333_p0 = sext_ln73_53_fu_1645_p1;

assign mul_ln42_44_fu_334_p0 = sext_ln73_53_fu_1645_p1;

assign mul_ln42_45_fu_320_p0 = sext_ln73_53_fu_1645_p1;

assign mul_ln42_fu_321_p0 = sext_ln73_fu_1261_p1;

endmodule //myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config5_dense_qkv_7
