$date
	Sun Oct 23 02:17:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#921281
b100 !
1"
#921282
b100 &
b100 %
1$
#921283
0"
#921286
b10 &
b10 %
#921290
b1 &
b1 %
1#
#921294
b0 &
0#
b0 %
0$
#1989121
b1000 !
1"
#1989122
b1000 &
b1000 %
1$
#1989123
0"
#1989126
b100 &
b100 %
#1989130
b10 &
b10 %
#1989134
b1 &
1#
b1 %
#1989138
b0 &
b0 %
0#
0$
#3006629
b10001 !
1"
#3006630
b10001 &
b10001 %
1$
#3006631
0"
#3006634
b110100 &
b110100 %
#3006638
b11010 &
b11010 %
#3006642
b1101 &
b1101 %
#3006646
b101000 &
b101000 %
#3006650
b10100 &
b10100 %
#3006654
b1010 &
b1010 %
#3006658
b101 &
b101 %
#3006662
b10000 &
b10000 %
#3006666
b1000 &
b1000 %
#3006670
b100 &
b100 %
#3006674
b10 &
b10 %
#3006678
b1 &
1#
b1 %
#3006682
b0 &
b0 %
0#
0$
#4500012
