{"top":"global.resnet3_1",
"namespaces":{
  "global":{
    "modules":{
      "aff__U121":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000658"]}
          },
          "_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006920"]}
          },
          "_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U142":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "add_all__U147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U123.in","_U124.out"],
          ["coeff_U126.in","_U127.out"],
          ["coeff_U129.in","_U130.out"],
          ["coeff_U132.in","_U133.out"],
          ["coeff_U135.in","_U136.out"],
          ["coeff_U138.in","_U139.out"],
          ["coeff_U141.in","_U142.out"],
          ["coeff_U144.in","_U145.out"],
          ["mul_d0__U122.out","add_all__U147.in0"],
          ["mul_d1__U125.out","add_all__U147.in1"],
          ["add_all__U148.in0","add_all__U147.out"],
          ["mul_d2__U128.out","add_all__U148.in1"],
          ["add_all__U149.in0","add_all__U148.out"],
          ["mul_d3__U131.out","add_all__U149.in1"],
          ["add_all__U150.in0","add_all__U149.out"],
          ["mul_d4__U134.out","add_all__U150.in1"],
          ["add_all__U151.in0","add_all__U150.out"],
          ["mul_d5__U137.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["mul_d6__U140.out","add_all__U152.in1"],
          ["add_all__U153.in0","add_all__U152.out"],
          ["mul_d7__U143.out","add_all__U153.in1"],
          ["add_all__U154.in0","add_all__U153.out"],
          ["const_term_U146.out","add_all__U154.in1"],
          ["self.out","add_all__U154.out"],
          ["self.clk","coeff_U123.clk"],
          ["mul_d0__U122.in0","coeff_U123.out"],
          ["self.clk","coeff_U126.clk"],
          ["mul_d1__U125.in0","coeff_U126.out"],
          ["self.clk","coeff_U129.clk"],
          ["mul_d2__U128.in0","coeff_U129.out"],
          ["self.clk","coeff_U132.clk"],
          ["mul_d3__U131.in0","coeff_U132.out"],
          ["self.clk","coeff_U135.clk"],
          ["mul_d4__U134.in0","coeff_U135.out"],
          ["self.clk","coeff_U138.clk"],
          ["mul_d5__U137.in0","coeff_U138.out"],
          ["self.clk","coeff_U141.clk"],
          ["mul_d6__U140.in0","coeff_U141.out"],
          ["self.clk","coeff_U144.clk"],
          ["mul_d7__U143.in0","coeff_U144.out"],
          ["self.d.0","mul_d0__U122.in1"],
          ["self.d.1","mul_d1__U125.in1"],
          ["self.d.2","mul_d2__U128.in1"],
          ["self.d.3","mul_d3__U131.in1"],
          ["self.d.4","mul_d4__U134.in1"],
          ["self.d.5","mul_d5__U137.in1"],
          ["self.d.6","mul_d6__U140.in1"],
          ["self.d.7","mul_d7__U143.in1"]
        ]
      },
      "aff__U222":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c00"]}
          },
          "_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000400"]}
          },
          "_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U224":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U230":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U224.in","_U225.out"],
          ["coeff_U227.in","_U228.out"],
          ["coeff_U230.in","_U231.out"],
          ["coeff_U233.in","_U234.out"],
          ["coeff_U236.in","_U237.out"],
          ["mul_d0__U223.out","add_all__U239.in0"],
          ["mul_d1__U226.out","add_all__U239.in1"],
          ["add_all__U240.in0","add_all__U239.out"],
          ["mul_d2__U229.out","add_all__U240.in1"],
          ["add_all__U241.in0","add_all__U240.out"],
          ["mul_d3__U232.out","add_all__U241.in1"],
          ["add_all__U242.in0","add_all__U241.out"],
          ["mul_d4__U235.out","add_all__U242.in1"],
          ["add_all__U243.in0","add_all__U242.out"],
          ["const_term_U238.out","add_all__U243.in1"],
          ["self.out","add_all__U243.out"],
          ["self.clk","coeff_U224.clk"],
          ["mul_d0__U223.in0","coeff_U224.out"],
          ["self.clk","coeff_U227.clk"],
          ["mul_d1__U226.in0","coeff_U227.out"],
          ["self.clk","coeff_U230.clk"],
          ["mul_d2__U229.in0","coeff_U230.out"],
          ["self.clk","coeff_U233.clk"],
          ["mul_d3__U232.in0","coeff_U233.out"],
          ["self.clk","coeff_U236.clk"],
          ["mul_d4__U235.in0","coeff_U236.out"],
          ["self.d.0","mul_d0__U223.in1"],
          ["self.d.1","mul_d1__U226.in1"],
          ["self.d.2","mul_d2__U229.in1"],
          ["self.d.3","mul_d3__U232.in1"],
          ["self.d.4","mul_d4__U235.in1"]
        ]
      },
      "aff__U257":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "_U272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "add_all__U274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U259":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U262":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U265":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U268":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U271":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U259.in","_U260.out"],
          ["coeff_U262.in","_U263.out"],
          ["coeff_U265.in","_U266.out"],
          ["coeff_U268.in","_U269.out"],
          ["coeff_U271.in","_U272.out"],
          ["mul_d0__U258.out","add_all__U274.in0"],
          ["mul_d1__U261.out","add_all__U274.in1"],
          ["add_all__U275.in0","add_all__U274.out"],
          ["mul_d2__U264.out","add_all__U275.in1"],
          ["add_all__U276.in0","add_all__U275.out"],
          ["mul_d3__U267.out","add_all__U276.in1"],
          ["add_all__U277.in0","add_all__U276.out"],
          ["mul_d4__U270.out","add_all__U277.in1"],
          ["add_all__U278.in0","add_all__U277.out"],
          ["const_term_U273.out","add_all__U278.in1"],
          ["self.out","add_all__U278.out"],
          ["self.clk","coeff_U259.clk"],
          ["mul_d0__U258.in0","coeff_U259.out"],
          ["self.clk","coeff_U262.clk"],
          ["mul_d1__U261.in0","coeff_U262.out"],
          ["self.clk","coeff_U265.clk"],
          ["mul_d2__U264.in0","coeff_U265.out"],
          ["self.clk","coeff_U268.clk"],
          ["mul_d3__U267.in0","coeff_U268.out"],
          ["self.clk","coeff_U271.clk"],
          ["mul_d4__U270.in0","coeff_U271.out"],
          ["self.d.0","mul_d0__U258.in1"],
          ["self.d.1","mul_d1__U261.in1"],
          ["self.d.2","mul_d2__U264.in1"],
          ["self.d.3","mul_d3__U267.in1"],
          ["self.d.4","mul_d4__U270.in1"]
        ]
      },
      "aff__U281":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",10,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc40"]}
          },
          "_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e20"]}
          },
          "_U293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "_U296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f88"]}
          },
          "_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000300"]}
          },
          "_U302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000100"]}
          },
          "_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U315":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U283":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U289":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U292":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U301":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U307":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U310":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d8__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d9__U309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U283.in","_U284.out"],
          ["coeff_U286.in","_U287.out"],
          ["coeff_U289.in","_U290.out"],
          ["coeff_U292.in","_U293.out"],
          ["coeff_U295.in","_U296.out"],
          ["coeff_U298.in","_U299.out"],
          ["coeff_U301.in","_U302.out"],
          ["coeff_U304.in","_U305.out"],
          ["coeff_U307.in","_U308.out"],
          ["coeff_U310.in","_U311.out"],
          ["mul_d0__U282.out","add_all__U313.in0"],
          ["mul_d1__U285.out","add_all__U313.in1"],
          ["add_all__U314.in0","add_all__U313.out"],
          ["mul_d2__U288.out","add_all__U314.in1"],
          ["add_all__U315.in0","add_all__U314.out"],
          ["mul_d3__U291.out","add_all__U315.in1"],
          ["add_all__U316.in0","add_all__U315.out"],
          ["mul_d4__U294.out","add_all__U316.in1"],
          ["add_all__U317.in0","add_all__U316.out"],
          ["mul_d5__U297.out","add_all__U317.in1"],
          ["add_all__U318.in0","add_all__U317.out"],
          ["mul_d6__U300.out","add_all__U318.in1"],
          ["add_all__U319.in0","add_all__U318.out"],
          ["mul_d7__U303.out","add_all__U319.in1"],
          ["add_all__U320.in0","add_all__U319.out"],
          ["mul_d8__U306.out","add_all__U320.in1"],
          ["add_all__U321.in0","add_all__U320.out"],
          ["mul_d9__U309.out","add_all__U321.in1"],
          ["add_all__U322.in0","add_all__U321.out"],
          ["const_term_U312.out","add_all__U322.in1"],
          ["self.out","add_all__U322.out"],
          ["self.clk","coeff_U283.clk"],
          ["mul_d0__U282.in0","coeff_U283.out"],
          ["self.clk","coeff_U286.clk"],
          ["mul_d1__U285.in0","coeff_U286.out"],
          ["self.clk","coeff_U289.clk"],
          ["mul_d2__U288.in0","coeff_U289.out"],
          ["self.clk","coeff_U292.clk"],
          ["mul_d3__U291.in0","coeff_U292.out"],
          ["self.clk","coeff_U295.clk"],
          ["mul_d4__U294.in0","coeff_U295.out"],
          ["self.clk","coeff_U298.clk"],
          ["mul_d5__U297.in0","coeff_U298.out"],
          ["self.clk","coeff_U301.clk"],
          ["mul_d6__U300.in0","coeff_U301.out"],
          ["self.clk","coeff_U304.clk"],
          ["mul_d7__U303.in0","coeff_U304.out"],
          ["self.clk","coeff_U307.clk"],
          ["mul_d8__U306.in0","coeff_U307.out"],
          ["self.clk","coeff_U310.clk"],
          ["mul_d9__U309.in0","coeff_U310.out"],
          ["self.d.0","mul_d0__U282.in1"],
          ["self.d.1","mul_d1__U285.in1"],
          ["self.d.2","mul_d2__U288.in1"],
          ["self.d.3","mul_d3__U291.in1"],
          ["self.d.4","mul_d4__U294.in1"],
          ["self.d.5","mul_d5__U297.in1"],
          ["self.d.6","mul_d6__U300.in1"],
          ["self.d.7","mul_d7__U303.in1"],
          ["self.d.8","mul_d8__U306.in1"],
          ["self.d.9","mul_d9__U309.in1"]
        ]
      },
      "aff__U36":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U39":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U42":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003a"]}
          },
          "_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000d24"]}
          },
          "add_all__U50":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U51":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U52":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U41":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U37":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U43":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U38.in","_U39.out"],
          ["coeff_U41.in","_U42.out"],
          ["coeff_U44.in","_U45.out"],
          ["coeff_U47.in","_U48.out"],
          ["mul_d0__U37.out","add_all__U50.in0"],
          ["mul_d1__U40.out","add_all__U50.in1"],
          ["add_all__U51.in0","add_all__U50.out"],
          ["mul_d2__U43.out","add_all__U51.in1"],
          ["add_all__U52.in0","add_all__U51.out"],
          ["mul_d3__U46.out","add_all__U52.in1"],
          ["add_all__U53.in0","add_all__U52.out"],
          ["const_term_U49.out","add_all__U53.in1"],
          ["self.out","add_all__U53.out"],
          ["self.clk","coeff_U38.clk"],
          ["mul_d0__U37.in0","coeff_U38.out"],
          ["self.clk","coeff_U41.clk"],
          ["mul_d1__U40.in0","coeff_U41.out"],
          ["self.clk","coeff_U44.clk"],
          ["mul_d2__U43.in0","coeff_U44.out"],
          ["self.clk","coeff_U47.clk"],
          ["mul_d3__U46.in0","coeff_U47.out"],
          ["self.d.0","mul_d0__U37.in1"],
          ["self.d.1","mul_d1__U40.in1"],
          ["self.d.2","mul_d2__U43.in1"],
          ["self.d.3","mul_d3__U46.in1"]
        ]
      },
      "aff__U371":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",10,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000120"]}
          },
          "_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "_U389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "_U395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "add_all__U403":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U376":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U379":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U382":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U391":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U394":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U402":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U390":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d8__U396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d9__U399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U373.in","_U374.out"],
          ["coeff_U376.in","_U377.out"],
          ["coeff_U379.in","_U380.out"],
          ["coeff_U382.in","_U383.out"],
          ["coeff_U385.in","_U386.out"],
          ["coeff_U388.in","_U389.out"],
          ["coeff_U391.in","_U392.out"],
          ["coeff_U394.in","_U395.out"],
          ["coeff_U397.in","_U398.out"],
          ["coeff_U400.in","_U401.out"],
          ["mul_d0__U372.out","add_all__U403.in0"],
          ["mul_d1__U375.out","add_all__U403.in1"],
          ["add_all__U404.in0","add_all__U403.out"],
          ["mul_d2__U378.out","add_all__U404.in1"],
          ["add_all__U405.in0","add_all__U404.out"],
          ["mul_d3__U381.out","add_all__U405.in1"],
          ["add_all__U406.in0","add_all__U405.out"],
          ["mul_d4__U384.out","add_all__U406.in1"],
          ["add_all__U407.in0","add_all__U406.out"],
          ["mul_d5__U387.out","add_all__U407.in1"],
          ["add_all__U408.in0","add_all__U407.out"],
          ["mul_d6__U390.out","add_all__U408.in1"],
          ["add_all__U409.in0","add_all__U408.out"],
          ["mul_d7__U393.out","add_all__U409.in1"],
          ["add_all__U410.in0","add_all__U409.out"],
          ["mul_d8__U396.out","add_all__U410.in1"],
          ["add_all__U411.in0","add_all__U410.out"],
          ["mul_d9__U399.out","add_all__U411.in1"],
          ["add_all__U412.in0","add_all__U411.out"],
          ["const_term_U402.out","add_all__U412.in1"],
          ["self.out","add_all__U412.out"],
          ["self.clk","coeff_U373.clk"],
          ["mul_d0__U372.in0","coeff_U373.out"],
          ["self.clk","coeff_U376.clk"],
          ["mul_d1__U375.in0","coeff_U376.out"],
          ["self.clk","coeff_U379.clk"],
          ["mul_d2__U378.in0","coeff_U379.out"],
          ["self.clk","coeff_U382.clk"],
          ["mul_d3__U381.in0","coeff_U382.out"],
          ["self.clk","coeff_U385.clk"],
          ["mul_d4__U384.in0","coeff_U385.out"],
          ["self.clk","coeff_U388.clk"],
          ["mul_d5__U387.in0","coeff_U388.out"],
          ["self.clk","coeff_U391.clk"],
          ["mul_d6__U390.in0","coeff_U391.out"],
          ["self.clk","coeff_U394.clk"],
          ["mul_d7__U393.in0","coeff_U394.out"],
          ["self.clk","coeff_U397.clk"],
          ["mul_d8__U396.in0","coeff_U397.out"],
          ["self.clk","coeff_U400.clk"],
          ["mul_d9__U399.in0","coeff_U400.out"],
          ["self.d.0","mul_d0__U372.in1"],
          ["self.d.1","mul_d1__U375.in1"],
          ["self.d.2","mul_d2__U378.in1"],
          ["self.d.3","mul_d3__U381.in1"],
          ["self.d.4","mul_d4__U384.in1"],
          ["self.d.5","mul_d5__U387.in1"],
          ["self.d.6","mul_d6__U390.in1"],
          ["self.d.7","mul_d7__U393.in1"],
          ["self.d.8","mul_d8__U396.in1"],
          ["self.d.9","mul_d9__U399.in1"]
        ]
      },
      "aff__U417":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U419":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U422":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U419.in","_U420.out"],
          ["coeff_U422.in","_U423.out"],
          ["mul_d0__U418.out","add_all__U425.in0"],
          ["mul_d1__U421.out","add_all__U425.in1"],
          ["add_all__U426.in0","add_all__U425.out"],
          ["const_term_U424.out","add_all__U426.in1"],
          ["self.out","add_all__U426.out"],
          ["self.clk","coeff_U419.clk"],
          ["mul_d0__U418.in0","coeff_U419.out"],
          ["self.clk","coeff_U422.clk"],
          ["mul_d1__U421.in0","coeff_U422.out"],
          ["self.d.0","mul_d0__U418.in1"],
          ["self.d.1","mul_d1__U421.in1"]
        ]
      },
      "aff__U433":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U435":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U438":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U435.in","_U436.out"],
          ["coeff_U438.in","_U439.out"],
          ["mul_d0__U434.out","add_all__U441.in0"],
          ["mul_d1__U437.out","add_all__U441.in1"],
          ["add_all__U442.in0","add_all__U441.out"],
          ["const_term_U440.out","add_all__U442.in1"],
          ["self.out","add_all__U442.out"],
          ["self.clk","coeff_U435.clk"],
          ["mul_d0__U434.in0","coeff_U435.out"],
          ["self.clk","coeff_U438.clk"],
          ["mul_d1__U437.in0","coeff_U438.out"],
          ["self.d.0","mul_d0__U434.in1"],
          ["self.d.1","mul_d1__U437.in1"]
        ]
      },
      "aff__U449":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U451":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U454":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U453":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U451.in","_U452.out"],
          ["coeff_U454.in","_U455.out"],
          ["mul_d0__U450.out","add_all__U457.in0"],
          ["mul_d1__U453.out","add_all__U457.in1"],
          ["add_all__U458.in0","add_all__U457.out"],
          ["const_term_U456.out","add_all__U458.in1"],
          ["self.out","add_all__U458.out"],
          ["self.clk","coeff_U451.clk"],
          ["mul_d0__U450.in0","coeff_U451.out"],
          ["self.clk","coeff_U454.clk"],
          ["mul_d1__U453.in0","coeff_U454.out"],
          ["self.d.0","mul_d0__U450.in1"],
          ["self.d.1","mul_d1__U453.in1"]
        ]
      },
      "aff__U465":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U471":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U467":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U466":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U467.in","_U468.out"],
          ["coeff_U470.in","_U471.out"],
          ["mul_d0__U466.out","add_all__U473.in0"],
          ["mul_d1__U469.out","add_all__U473.in1"],
          ["add_all__U474.in0","add_all__U473.out"],
          ["const_term_U472.out","add_all__U474.in1"],
          ["self.out","add_all__U474.out"],
          ["self.clk","coeff_U467.clk"],
          ["mul_d0__U466.in0","coeff_U467.out"],
          ["self.clk","coeff_U470.clk"],
          ["mul_d1__U469.in0","coeff_U470.out"],
          ["self.d.0","mul_d0__U466.in1"],
          ["self.d.1","mul_d1__U469.in1"]
        ]
      },
      "aff__U481":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U483":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U482":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U483.in","_U484.out"],
          ["coeff_U486.in","_U487.out"],
          ["mul_d0__U482.out","add_all__U489.in0"],
          ["mul_d1__U485.out","add_all__U489.in1"],
          ["add_all__U490.in0","add_all__U489.out"],
          ["const_term_U488.out","add_all__U490.in1"],
          ["self.out","add_all__U490.out"],
          ["self.clk","coeff_U483.clk"],
          ["mul_d0__U482.in0","coeff_U483.out"],
          ["self.clk","coeff_U486.clk"],
          ["mul_d1__U485.in0","coeff_U486.out"],
          ["self.d.0","mul_d0__U482.in1"],
          ["self.d.1","mul_d1__U485.in1"]
        ]
      },
      "aff__U497":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U499":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U498":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U499.in","_U500.out"],
          ["coeff_U502.in","_U503.out"],
          ["mul_d0__U498.out","add_all__U505.in0"],
          ["mul_d1__U501.out","add_all__U505.in1"],
          ["add_all__U506.in0","add_all__U505.out"],
          ["const_term_U504.out","add_all__U506.in1"],
          ["self.out","add_all__U506.out"],
          ["self.clk","coeff_U499.clk"],
          ["mul_d0__U498.in0","coeff_U499.out"],
          ["self.clk","coeff_U502.clk"],
          ["mul_d1__U501.in0","coeff_U502.out"],
          ["self.d.0","mul_d0__U498.in1"],
          ["self.d.1","mul_d1__U501.in1"]
        ]
      },
      "aff__U513":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U519":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U515":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U518":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U515.in","_U516.out"],
          ["coeff_U518.in","_U519.out"],
          ["mul_d0__U514.out","add_all__U521.in0"],
          ["mul_d1__U517.out","add_all__U521.in1"],
          ["add_all__U522.in0","add_all__U521.out"],
          ["const_term_U520.out","add_all__U522.in1"],
          ["self.out","add_all__U522.out"],
          ["self.clk","coeff_U515.clk"],
          ["mul_d0__U514.in0","coeff_U515.out"],
          ["self.clk","coeff_U518.clk"],
          ["mul_d1__U517.in0","coeff_U518.out"],
          ["self.d.0","mul_d0__U514.in1"],
          ["self.d.1","mul_d1__U517.in1"]
        ]
      },
      "aff__U529":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U535":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "add_all__U537":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U531":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U534":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d240"]}
          },
          "mul_d0__U530":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U531.in","_U532.out"],
          ["coeff_U534.in","_U535.out"],
          ["mul_d0__U530.out","add_all__U537.in0"],
          ["mul_d1__U533.out","add_all__U537.in1"],
          ["add_all__U538.in0","add_all__U537.out"],
          ["const_term_U536.out","add_all__U538.in1"],
          ["self.out","add_all__U538.out"],
          ["self.clk","coeff_U531.clk"],
          ["mul_d0__U530.in0","coeff_U531.out"],
          ["self.clk","coeff_U534.clk"],
          ["mul_d1__U533.in0","coeff_U534.out"],
          ["self.d.0","mul_d0__U530.in1"],
          ["self.d.1","mul_d1__U533.in1"]
        ]
      },
      "aff__U544":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc40"]}
          },
          "_U553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e20"]}
          },
          "_U556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "_U559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "_U562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "_U565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U570":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U571":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U577":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U546":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U549":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U552":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U555":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U558":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U561":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U564":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U567":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U569":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00012d68"]}
          },
          "mul_d0__U545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U551":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U557":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U560":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U563":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U566":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U546.in","_U547.out"],
          ["coeff_U549.in","_U550.out"],
          ["coeff_U552.in","_U553.out"],
          ["coeff_U555.in","_U556.out"],
          ["coeff_U558.in","_U559.out"],
          ["coeff_U561.in","_U562.out"],
          ["coeff_U564.in","_U565.out"],
          ["coeff_U567.in","_U568.out"],
          ["mul_d0__U545.out","add_all__U570.in0"],
          ["mul_d1__U548.out","add_all__U570.in1"],
          ["add_all__U571.in0","add_all__U570.out"],
          ["mul_d2__U551.out","add_all__U571.in1"],
          ["add_all__U572.in0","add_all__U571.out"],
          ["mul_d3__U554.out","add_all__U572.in1"],
          ["add_all__U573.in0","add_all__U572.out"],
          ["mul_d4__U557.out","add_all__U573.in1"],
          ["add_all__U574.in0","add_all__U573.out"],
          ["mul_d5__U560.out","add_all__U574.in1"],
          ["add_all__U575.in0","add_all__U574.out"],
          ["mul_d6__U563.out","add_all__U575.in1"],
          ["add_all__U576.in0","add_all__U575.out"],
          ["mul_d7__U566.out","add_all__U576.in1"],
          ["add_all__U577.in0","add_all__U576.out"],
          ["const_term_U569.out","add_all__U577.in1"],
          ["self.out","add_all__U577.out"],
          ["self.clk","coeff_U546.clk"],
          ["mul_d0__U545.in0","coeff_U546.out"],
          ["self.clk","coeff_U549.clk"],
          ["mul_d1__U548.in0","coeff_U549.out"],
          ["self.clk","coeff_U552.clk"],
          ["mul_d2__U551.in0","coeff_U552.out"],
          ["self.clk","coeff_U555.clk"],
          ["mul_d3__U554.in0","coeff_U555.out"],
          ["self.clk","coeff_U558.clk"],
          ["mul_d4__U557.in0","coeff_U558.out"],
          ["self.clk","coeff_U561.clk"],
          ["mul_d5__U560.in0","coeff_U561.out"],
          ["self.clk","coeff_U564.clk"],
          ["mul_d6__U563.in0","coeff_U564.out"],
          ["self.clk","coeff_U567.clk"],
          ["mul_d7__U566.in0","coeff_U567.out"],
          ["self.d.0","mul_d0__U545.in1"],
          ["self.d.1","mul_d1__U548.in1"],
          ["self.d.2","mul_d2__U551.in1"],
          ["self.d.3","mul_d3__U554.in1"],
          ["self.d.4","mul_d4__U557.in1"],
          ["self.d.5","mul_d5__U560.in1"],
          ["self.d.6","mul_d6__U563.in1"],
          ["self.d.7","mul_d7__U566.in1"]
        ]
      },
      "aff__U56":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000fc40"]}
          },
          "_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00007e20"]}
          },
          "_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00003f10"]}
          },
          "_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001f88"]}
          },
          "_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000f0"]}
          },
          "_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U87":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U88":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000d23f"]}
          },
          "mul_d0__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U60":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U63":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U69":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U75":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U58.in","_U59.out"],
          ["coeff_U61.in","_U62.out"],
          ["coeff_U64.in","_U65.out"],
          ["coeff_U67.in","_U68.out"],
          ["coeff_U70.in","_U71.out"],
          ["coeff_U73.in","_U74.out"],
          ["coeff_U76.in","_U77.out"],
          ["coeff_U79.in","_U80.out"],
          ["mul_d0__U57.out","add_all__U82.in0"],
          ["mul_d1__U60.out","add_all__U82.in1"],
          ["add_all__U83.in0","add_all__U82.out"],
          ["mul_d2__U63.out","add_all__U83.in1"],
          ["add_all__U84.in0","add_all__U83.out"],
          ["mul_d3__U66.out","add_all__U84.in1"],
          ["add_all__U85.in0","add_all__U84.out"],
          ["mul_d4__U69.out","add_all__U85.in1"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["mul_d5__U72.out","add_all__U86.in1"],
          ["add_all__U87.in0","add_all__U86.out"],
          ["mul_d6__U75.out","add_all__U87.in1"],
          ["add_all__U88.in0","add_all__U87.out"],
          ["mul_d7__U78.out","add_all__U88.in1"],
          ["add_all__U89.in0","add_all__U88.out"],
          ["const_term_U81.out","add_all__U89.in1"],
          ["self.out","add_all__U89.out"],
          ["self.clk","coeff_U58.clk"],
          ["mul_d0__U57.in0","coeff_U58.out"],
          ["self.clk","coeff_U61.clk"],
          ["mul_d1__U60.in0","coeff_U61.out"],
          ["self.clk","coeff_U64.clk"],
          ["mul_d2__U63.in0","coeff_U64.out"],
          ["self.clk","coeff_U67.clk"],
          ["mul_d3__U66.in0","coeff_U67.out"],
          ["self.clk","coeff_U70.clk"],
          ["mul_d4__U69.in0","coeff_U70.out"],
          ["self.clk","coeff_U73.clk"],
          ["mul_d5__U72.in0","coeff_U73.out"],
          ["self.clk","coeff_U76.clk"],
          ["mul_d6__U75.in0","coeff_U76.out"],
          ["self.clk","coeff_U79.clk"],
          ["mul_d7__U78.in0","coeff_U79.out"],
          ["self.d.0","mul_d0__U57.in1"],
          ["self.d.1","mul_d1__U60.in1"],
          ["self.d.2","mul_d2__U63.in1"],
          ["self.d.3","mul_d3__U66.in1"],
          ["self.d.4","mul_d4__U69.in1"],
          ["self.d.5","mul_d5__U72.in1"],
          ["self.d.6","mul_d6__U75.in1"],
          ["self.d.7","mul_d7__U78.in1"]
        ]
      },
      "aff__U609":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",8,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000e"]}
          },
          "_U618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "_U621":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006200"]}
          },
          "_U624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001880"]}
          },
          "_U633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000310"]}
          },
          "add_all__U635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U611":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U614":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U617":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U620":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U623":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U626":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U629":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U632":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U610":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U616":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U628":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U611.in","_U612.out"],
          ["coeff_U614.in","_U615.out"],
          ["coeff_U617.in","_U618.out"],
          ["coeff_U620.in","_U621.out"],
          ["coeff_U623.in","_U624.out"],
          ["coeff_U626.in","_U627.out"],
          ["coeff_U629.in","_U630.out"],
          ["coeff_U632.in","_U633.out"],
          ["mul_d0__U610.out","add_all__U635.in0"],
          ["mul_d1__U613.out","add_all__U635.in1"],
          ["add_all__U636.in0","add_all__U635.out"],
          ["mul_d2__U616.out","add_all__U636.in1"],
          ["add_all__U637.in0","add_all__U636.out"],
          ["mul_d3__U619.out","add_all__U637.in1"],
          ["add_all__U638.in0","add_all__U637.out"],
          ["mul_d4__U622.out","add_all__U638.in1"],
          ["add_all__U639.in0","add_all__U638.out"],
          ["mul_d5__U625.out","add_all__U639.in1"],
          ["add_all__U640.in0","add_all__U639.out"],
          ["mul_d6__U628.out","add_all__U640.in1"],
          ["add_all__U641.in0","add_all__U640.out"],
          ["mul_d7__U631.out","add_all__U641.in1"],
          ["add_all__U642.in0","add_all__U641.out"],
          ["const_term_U634.out","add_all__U642.in1"],
          ["self.out","add_all__U642.out"],
          ["self.clk","coeff_U611.clk"],
          ["mul_d0__U610.in0","coeff_U611.out"],
          ["self.clk","coeff_U614.clk"],
          ["mul_d1__U613.in0","coeff_U614.out"],
          ["self.clk","coeff_U617.clk"],
          ["mul_d2__U616.in0","coeff_U617.out"],
          ["self.clk","coeff_U620.clk"],
          ["mul_d3__U619.in0","coeff_U620.out"],
          ["self.clk","coeff_U623.clk"],
          ["mul_d4__U622.in0","coeff_U623.out"],
          ["self.clk","coeff_U626.clk"],
          ["mul_d5__U625.in0","coeff_U626.out"],
          ["self.clk","coeff_U629.clk"],
          ["mul_d6__U628.in0","coeff_U629.out"],
          ["self.clk","coeff_U632.clk"],
          ["mul_d7__U631.in0","coeff_U632.out"],
          ["self.d.0","mul_d0__U610.in1"],
          ["self.d.1","mul_d1__U613.in1"],
          ["self.d.2","mul_d2__U616.in1"],
          ["self.d.3","mul_d3__U619.in1"],
          ["self.d.4","mul_d4__U622.in1"],
          ["self.d.5","mul_d5__U625.in1"],
          ["self.d.6","mul_d6__U628.in1"],
          ["self.d.7","mul_d7__U631.in1"]
        ]
      },
      "aff__U645":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U651":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000700"]}
          },
          "_U654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U657":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U647":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U650":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U653":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U656":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0002ff57"]}
          },
          "mul_d0__U646":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U652":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U647.in","_U648.out"],
          ["coeff_U650.in","_U651.out"],
          ["coeff_U653.in","_U654.out"],
          ["coeff_U656.in","_U657.out"],
          ["mul_d0__U646.out","add_all__U659.in0"],
          ["mul_d1__U649.out","add_all__U659.in1"],
          ["add_all__U660.in0","add_all__U659.out"],
          ["mul_d2__U652.out","add_all__U660.in1"],
          ["add_all__U661.in0","add_all__U660.out"],
          ["mul_d3__U655.out","add_all__U661.in1"],
          ["add_all__U662.in0","add_all__U661.out"],
          ["const_term_U658.out","add_all__U662.in1"],
          ["self.out","add_all__U662.out"],
          ["self.clk","coeff_U647.clk"],
          ["mul_d0__U646.in0","coeff_U647.out"],
          ["self.clk","coeff_U650.clk"],
          ["mul_d1__U649.in0","coeff_U650.out"],
          ["self.clk","coeff_U653.clk"],
          ["mul_d2__U652.in0","coeff_U653.out"],
          ["self.clk","coeff_U656.clk"],
          ["mul_d3__U655.in0","coeff_U656.out"],
          ["self.d.0","mul_d0__U646.in1"],
          ["self.d.1","mul_d1__U649.in1"],
          ["self.d.2","mul_d2__U652.in1"],
          ["self.d.3","mul_d3__U655.in1"]
        ]
      },
      "aff__U672":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U675":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U681":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001c"]}
          },
          "_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000310"]}
          },
          "add_all__U686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U687":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U688":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U689":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U674":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U677":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U680":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U683":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U685":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U676":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U682":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U674.in","_U675.out"],
          ["coeff_U677.in","_U678.out"],
          ["coeff_U680.in","_U681.out"],
          ["coeff_U683.in","_U684.out"],
          ["mul_d0__U673.out","add_all__U686.in0"],
          ["mul_d1__U676.out","add_all__U686.in1"],
          ["add_all__U687.in0","add_all__U686.out"],
          ["mul_d2__U679.out","add_all__U687.in1"],
          ["add_all__U688.in0","add_all__U687.out"],
          ["mul_d3__U682.out","add_all__U688.in1"],
          ["add_all__U689.in0","add_all__U688.out"],
          ["const_term_U685.out","add_all__U689.in1"],
          ["self.out","add_all__U689.out"],
          ["self.clk","coeff_U674.clk"],
          ["mul_d0__U673.in0","coeff_U674.out"],
          ["self.clk","coeff_U677.clk"],
          ["mul_d1__U676.in0","coeff_U677.out"],
          ["self.clk","coeff_U680.clk"],
          ["mul_d2__U679.in0","coeff_U680.out"],
          ["self.clk","coeff_U683.clk"],
          ["mul_d3__U682.in0","coeff_U683.out"],
          ["self.d.0","mul_d0__U673.in1"],
          ["self.d.1","mul_d1__U676.in1"],
          ["self.d.2","mul_d2__U679.in1"],
          ["self.d.3","mul_d3__U682.in1"]
        ]
      },
      "aff__U693":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U699":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000700"]}
          },
          "_U702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "_U705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U708":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U709":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U710":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U695":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U698":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U701":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U704":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0002ff58"]}
          },
          "mul_d0__U694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U695.in","_U696.out"],
          ["coeff_U698.in","_U699.out"],
          ["coeff_U701.in","_U702.out"],
          ["coeff_U704.in","_U705.out"],
          ["mul_d0__U694.out","add_all__U707.in0"],
          ["mul_d1__U697.out","add_all__U707.in1"],
          ["add_all__U708.in0","add_all__U707.out"],
          ["mul_d2__U700.out","add_all__U708.in1"],
          ["add_all__U709.in0","add_all__U708.out"],
          ["mul_d3__U703.out","add_all__U709.in1"],
          ["add_all__U710.in0","add_all__U709.out"],
          ["const_term_U706.out","add_all__U710.in1"],
          ["self.out","add_all__U710.out"],
          ["self.clk","coeff_U695.clk"],
          ["mul_d0__U694.in0","coeff_U695.out"],
          ["self.clk","coeff_U698.clk"],
          ["mul_d1__U697.in0","coeff_U698.out"],
          ["self.clk","coeff_U701.clk"],
          ["mul_d2__U700.in0","coeff_U701.out"],
          ["self.clk","coeff_U704.clk"],
          ["mul_d3__U703.in0","coeff_U704.out"],
          ["self.d.0","mul_d0__U694.in1"],
          ["self.d.1","mul_d1__U697.in1"],
          ["self.d.2","mul_d2__U700.in1"],
          ["self.d.3","mul_d3__U703.in1"]
        ]
      },
      "aff__U9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000003a0"]}
          },
          "_U18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U10":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U13":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U16":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U11.in","_U12.out"],
          ["coeff_U14.in","_U15.out"],
          ["coeff_U17.in","_U18.out"],
          ["coeff_U20.in","_U21.out"],
          ["mul_d0__U10.out","add_all__U23.in0"],
          ["mul_d1__U13.out","add_all__U23.in1"],
          ["add_all__U24.in0","add_all__U23.out"],
          ["mul_d2__U16.out","add_all__U24.in1"],
          ["add_all__U25.in0","add_all__U24.out"],
          ["mul_d3__U19.out","add_all__U25.in1"],
          ["add_all__U26.in0","add_all__U25.out"],
          ["const_term_U22.out","add_all__U26.in1"],
          ["self.out","add_all__U26.out"],
          ["self.clk","coeff_U11.clk"],
          ["mul_d0__U10.in0","coeff_U11.out"],
          ["self.clk","coeff_U14.clk"],
          ["mul_d1__U13.in0","coeff_U14.out"],
          ["self.clk","coeff_U17.clk"],
          ["mul_d2__U16.in0","coeff_U17.out"],
          ["self.clk","coeff_U20.clk"],
          ["mul_d3__U19.in0","coeff_U20.out"],
          ["self.d.0","mul_d0__U10.in1"],
          ["self.d.1","mul_d1__U13.in1"],
          ["self.d.2","mul_d2__U16.in1"],
          ["self.d.3","mul_d3__U19.in1"]
        ]
      },
      "affine_controller__U221":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U222"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U246":{
            "modref":"corebit.and"
          },
          "d_0_am__U247":{
            "modref":"corebit.and"
          },
          "d_0_am__U248":{
            "modref":"corebit.and"
          },
          "d_0_am__U249":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U250":{
            "modref":"corebit.and"
          },
          "d_1_am__U251":{
            "modref":"corebit.and"
          },
          "d_1_am__U252":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U253":{
            "modref":"corebit.and"
          },
          "d_2_am__U254":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U255":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U244.out"],
          ["d_1_inc.in1","_U244.out"],
          ["d_2_inc.in1","_U244.out"],
          ["d_3_inc.in1","_U244.out"],
          ["d_4_inc.in1","_U244.out"],
          ["cmp_time.in1","_U245.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U246.in0"],
          ["d_1_at_max.out","d_0_am__U246.in1"],
          ["d_0_am__U247.in0","d_0_am__U246.out"],
          ["d_2_at_max.out","d_0_am__U247.in1"],
          ["d_0_am__U248.in0","d_0_am__U247.out"],
          ["d_3_at_max.out","d_0_am__U248.in1"],
          ["d_0_am__U249.in0","d_0_am__U248.out"],
          ["d_4_at_max.out","d_0_am__U249.in1"],
          ["d_0_next_value.sel","d_0_am__U249.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U250.in0"],
          ["d_2_at_max.out","d_1_am__U250.in1"],
          ["d_1_am__U251.in0","d_1_am__U250.out"],
          ["d_3_at_max.out","d_1_am__U251.in1"],
          ["d_1_am__U252.in0","d_1_am__U251.out"],
          ["d_4_at_max.out","d_1_am__U252.in1"],
          ["d_1_next_value.sel","d_1_am__U252.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U253.in0"],
          ["d_3_at_max.out","d_2_am__U253.in1"],
          ["d_2_am__U254.in0","d_2_am__U253.out"],
          ["d_4_at_max.out","d_2_am__U254.in1"],
          ["d_2_next_value.sel","d_2_am__U254.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U255.in0"],
          ["d_4_at_max.out","d_3_am__U255.in1"],
          ["d_3_next_value.sel","d_3_am__U255.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U280":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",10,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U281"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U325":{
            "modref":"corebit.and"
          },
          "d_0_am__U326":{
            "modref":"corebit.and"
          },
          "d_0_am__U327":{
            "modref":"corebit.and"
          },
          "d_0_am__U328":{
            "modref":"corebit.and"
          },
          "d_0_am__U329":{
            "modref":"corebit.and"
          },
          "d_0_am__U330":{
            "modref":"corebit.and"
          },
          "d_0_am__U331":{
            "modref":"corebit.and"
          },
          "d_0_am__U332":{
            "modref":"corebit.and"
          },
          "d_0_am__U333":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U334":{
            "modref":"corebit.and"
          },
          "d_1_am__U335":{
            "modref":"corebit.and"
          },
          "d_1_am__U336":{
            "modref":"corebit.and"
          },
          "d_1_am__U337":{
            "modref":"corebit.and"
          },
          "d_1_am__U338":{
            "modref":"corebit.and"
          },
          "d_1_am__U339":{
            "modref":"corebit.and"
          },
          "d_1_am__U340":{
            "modref":"corebit.and"
          },
          "d_1_am__U341":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U342":{
            "modref":"corebit.and"
          },
          "d_2_am__U343":{
            "modref":"corebit.and"
          },
          "d_2_am__U344":{
            "modref":"corebit.and"
          },
          "d_2_am__U345":{
            "modref":"corebit.and"
          },
          "d_2_am__U346":{
            "modref":"corebit.and"
          },
          "d_2_am__U347":{
            "modref":"corebit.and"
          },
          "d_2_am__U348":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U349":{
            "modref":"corebit.and"
          },
          "d_3_am__U350":{
            "modref":"corebit.and"
          },
          "d_3_am__U351":{
            "modref":"corebit.and"
          },
          "d_3_am__U352":{
            "modref":"corebit.and"
          },
          "d_3_am__U353":{
            "modref":"corebit.and"
          },
          "d_3_am__U354":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U355":{
            "modref":"corebit.and"
          },
          "d_4_am__U356":{
            "modref":"corebit.and"
          },
          "d_4_am__U357":{
            "modref":"corebit.and"
          },
          "d_4_am__U358":{
            "modref":"corebit.and"
          },
          "d_4_am__U359":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U360":{
            "modref":"corebit.and"
          },
          "d_5_am__U361":{
            "modref":"corebit.and"
          },
          "d_5_am__U362":{
            "modref":"corebit.and"
          },
          "d_5_am__U363":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U364":{
            "modref":"corebit.and"
          },
          "d_6_am__U365":{
            "modref":"corebit.and"
          },
          "d_6_am__U366":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_am__U367":{
            "modref":"corebit.and"
          },
          "d_7_am__U368":{
            "modref":"corebit.and"
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_8_am__U369":{
            "modref":"corebit.and"
          },
          "d_8_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_8_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_8_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_8_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_8_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_8_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_8_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_9_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_9_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_9_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_9_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_9_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_9_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_9_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U323.out"],
          ["d_1_inc.in1","_U323.out"],
          ["d_2_inc.in1","_U323.out"],
          ["d_3_inc.in1","_U323.out"],
          ["d_4_inc.in1","_U323.out"],
          ["d_5_inc.in1","_U323.out"],
          ["d_6_inc.in1","_U323.out"],
          ["d_7_inc.in1","_U323.out"],
          ["d_8_inc.in1","_U323.out"],
          ["d_9_inc.in1","_U323.out"],
          ["cmp_time.in1","_U324.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["d_8_reg.out","affine_func.d.8"],
          ["d_9_reg.out","affine_func.d.9"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["d_8_reg.en","cmp_time.out"],
          ["d_9_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U325.in0"],
          ["d_1_at_max.out","d_0_am__U325.in1"],
          ["d_0_am__U326.in0","d_0_am__U325.out"],
          ["d_2_at_max.out","d_0_am__U326.in1"],
          ["d_0_am__U327.in0","d_0_am__U326.out"],
          ["d_3_at_max.out","d_0_am__U327.in1"],
          ["d_0_am__U328.in0","d_0_am__U327.out"],
          ["d_4_at_max.out","d_0_am__U328.in1"],
          ["d_0_am__U329.in0","d_0_am__U328.out"],
          ["d_5_at_max.out","d_0_am__U329.in1"],
          ["d_0_am__U330.in0","d_0_am__U329.out"],
          ["d_6_at_max.out","d_0_am__U330.in1"],
          ["d_0_am__U331.in0","d_0_am__U330.out"],
          ["d_7_at_max.out","d_0_am__U331.in1"],
          ["d_0_am__U332.in0","d_0_am__U331.out"],
          ["d_8_at_max.out","d_0_am__U332.in1"],
          ["d_0_am__U333.in0","d_0_am__U332.out"],
          ["d_9_at_max.out","d_0_am__U333.in1"],
          ["d_0_next_value.sel","d_0_am__U333.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U334.in0"],
          ["d_2_at_max.out","d_1_am__U334.in1"],
          ["d_1_am__U335.in0","d_1_am__U334.out"],
          ["d_3_at_max.out","d_1_am__U335.in1"],
          ["d_1_am__U336.in0","d_1_am__U335.out"],
          ["d_4_at_max.out","d_1_am__U336.in1"],
          ["d_1_am__U337.in0","d_1_am__U336.out"],
          ["d_5_at_max.out","d_1_am__U337.in1"],
          ["d_1_am__U338.in0","d_1_am__U337.out"],
          ["d_6_at_max.out","d_1_am__U338.in1"],
          ["d_1_am__U339.in0","d_1_am__U338.out"],
          ["d_7_at_max.out","d_1_am__U339.in1"],
          ["d_1_am__U340.in0","d_1_am__U339.out"],
          ["d_8_at_max.out","d_1_am__U340.in1"],
          ["d_1_am__U341.in0","d_1_am__U340.out"],
          ["d_9_at_max.out","d_1_am__U341.in1"],
          ["d_1_next_value.sel","d_1_am__U341.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U342.in0"],
          ["d_3_at_max.out","d_2_am__U342.in1"],
          ["d_2_am__U343.in0","d_2_am__U342.out"],
          ["d_4_at_max.out","d_2_am__U343.in1"],
          ["d_2_am__U344.in0","d_2_am__U343.out"],
          ["d_5_at_max.out","d_2_am__U344.in1"],
          ["d_2_am__U345.in0","d_2_am__U344.out"],
          ["d_6_at_max.out","d_2_am__U345.in1"],
          ["d_2_am__U346.in0","d_2_am__U345.out"],
          ["d_7_at_max.out","d_2_am__U346.in1"],
          ["d_2_am__U347.in0","d_2_am__U346.out"],
          ["d_8_at_max.out","d_2_am__U347.in1"],
          ["d_2_am__U348.in0","d_2_am__U347.out"],
          ["d_9_at_max.out","d_2_am__U348.in1"],
          ["d_2_next_value.sel","d_2_am__U348.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U349.in0"],
          ["d_4_at_max.out","d_3_am__U349.in1"],
          ["d_3_am__U350.in0","d_3_am__U349.out"],
          ["d_5_at_max.out","d_3_am__U350.in1"],
          ["d_3_am__U351.in0","d_3_am__U350.out"],
          ["d_6_at_max.out","d_3_am__U351.in1"],
          ["d_3_am__U352.in0","d_3_am__U351.out"],
          ["d_7_at_max.out","d_3_am__U352.in1"],
          ["d_3_am__U353.in0","d_3_am__U352.out"],
          ["d_8_at_max.out","d_3_am__U353.in1"],
          ["d_3_am__U354.in0","d_3_am__U353.out"],
          ["d_9_at_max.out","d_3_am__U354.in1"],
          ["d_3_next_value.sel","d_3_am__U354.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U355.in0"],
          ["d_5_at_max.out","d_4_am__U355.in1"],
          ["d_4_am__U356.in0","d_4_am__U355.out"],
          ["d_6_at_max.out","d_4_am__U356.in1"],
          ["d_4_am__U357.in0","d_4_am__U356.out"],
          ["d_7_at_max.out","d_4_am__U357.in1"],
          ["d_4_am__U358.in0","d_4_am__U357.out"],
          ["d_8_at_max.out","d_4_am__U358.in1"],
          ["d_4_am__U359.in0","d_4_am__U358.out"],
          ["d_9_at_max.out","d_4_am__U359.in1"],
          ["d_4_next_value.sel","d_4_am__U359.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U360.in0"],
          ["d_6_at_max.out","d_5_am__U360.in1"],
          ["d_5_am__U361.in0","d_5_am__U360.out"],
          ["d_7_at_max.out","d_5_am__U361.in1"],
          ["d_5_am__U362.in0","d_5_am__U361.out"],
          ["d_8_at_max.out","d_5_am__U362.in1"],
          ["d_5_am__U363.in0","d_5_am__U362.out"],
          ["d_9_at_max.out","d_5_am__U363.in1"],
          ["d_5_next_value.sel","d_5_am__U363.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U364.in0"],
          ["d_7_at_max.out","d_6_am__U364.in1"],
          ["d_6_am__U365.in0","d_6_am__U364.out"],
          ["d_8_at_max.out","d_6_am__U365.in1"],
          ["d_6_am__U366.in0","d_6_am__U365.out"],
          ["d_9_at_max.out","d_6_am__U366.in1"],
          ["d_6_next_value.sel","d_6_am__U366.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["true.out","d_7_am__U367.in0"],
          ["d_8_at_max.out","d_7_am__U367.in1"],
          ["d_7_am__U368.in0","d_7_am__U367.out"],
          ["d_9_at_max.out","d_7_am__U368.in1"],
          ["d_7_next_value.sel","d_7_am__U368.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"],
          ["true.out","d_8_am__U369.in0"],
          ["d_9_at_max.out","d_8_am__U369.in1"],
          ["d_8_next_value.sel","d_8_am__U369.out"],
          ["d_8_reg.out","d_8_at_max.in0"],
          ["d_8_max.out","d_8_at_max.in1"],
          ["d_8_next_value_at_max.sel","d_8_at_max.out"],
          ["d_8_reg.out","d_8_inc.in0"],
          ["d_8_next_value_at_max.in0","d_8_inc.out"],
          ["d_8_next_value_at_max.in1","d_8_min.out"],
          ["d_8_reg.out","d_8_next_value.in0"],
          ["d_8_next_value_at_max.out","d_8_next_value.in1"],
          ["d_8_reg.in","d_8_next_value.out"],
          ["self.clk","d_8_reg.clk"],
          ["self.rst_n","d_8_reg.clr"],
          ["self.d.8","d_8_reg.out"],
          ["d_9_reg.out","d_9_at_max.in0"],
          ["d_9_max.out","d_9_at_max.in1"],
          ["d_9_next_value_at_max.sel","d_9_at_max.out"],
          ["d_9_reg.out","d_9_inc.in0"],
          ["d_9_next_value_at_max.in0","d_9_inc.out"],
          ["d_9_next_value_at_max.in1","d_9_min.out"],
          ["d_9_reg.out","d_9_next_value.in0"],
          ["d_9_next_value_at_max.out","d_9_next_value.in1"],
          ["d_9_reg.in","d_9_next_value.out"],
          ["true.out","d_9_next_value.sel"],
          ["self.clk","d_9_reg.clk"],
          ["self.rst_n","d_9_reg.clr"],
          ["self.d.9","d_9_reg.out"]
        ]
      },
      "affine_controller__U416":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U417"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U429":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U427.out"],
          ["d_1_inc.in1","_U427.out"],
          ["cmp_time.in1","_U428.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U429.in0"],
          ["d_1_at_max.out","d_0_am__U429.in1"],
          ["d_0_next_value.sel","d_0_am__U429.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U432":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U433"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U445":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U443.out"],
          ["d_1_inc.in1","_U443.out"],
          ["cmp_time.in1","_U444.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U445.in0"],
          ["d_1_at_max.out","d_0_am__U445.in1"],
          ["d_0_next_value.sel","d_0_am__U445.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U448":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U449"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U461":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U459.out"],
          ["d_1_inc.in1","_U459.out"],
          ["cmp_time.in1","_U460.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U461.in0"],
          ["d_1_at_max.out","d_0_am__U461.in1"],
          ["d_0_next_value.sel","d_0_am__U461.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U464":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U465"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U477":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U475.out"],
          ["d_1_inc.in1","_U475.out"],
          ["cmp_time.in1","_U476.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U477.in0"],
          ["d_1_at_max.out","d_0_am__U477.in1"],
          ["d_0_next_value.sel","d_0_am__U477.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U480":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U481"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U493":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U491.out"],
          ["d_1_inc.in1","_U491.out"],
          ["cmp_time.in1","_U492.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U493.in0"],
          ["d_1_at_max.out","d_0_am__U493.in1"],
          ["d_0_next_value.sel","d_0_am__U493.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U496":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U497"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U509":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U507.out"],
          ["d_1_inc.in1","_U507.out"],
          ["cmp_time.in1","_U508.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U509.in0"],
          ["d_1_at_max.out","d_0_am__U509.in1"],
          ["d_0_next_value.sel","d_0_am__U509.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U512":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U513"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U525":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U523.out"],
          ["d_1_inc.in1","_U523.out"],
          ["cmp_time.in1","_U524.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U525.in0"],
          ["d_1_at_max.out","d_0_am__U525.in1"],
          ["d_0_next_value.sel","d_0_am__U525.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U528":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U529"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U541":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U539.out"],
          ["d_1_inc.in1","_U539.out"],
          ["cmp_time.in1","_U540.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U541.in0"],
          ["d_1_at_max.out","d_0_am__U541.in1"],
          ["d_0_next_value.sel","d_0_am__U541.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U543":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U544"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U580":{
            "modref":"corebit.and"
          },
          "d_0_am__U581":{
            "modref":"corebit.and"
          },
          "d_0_am__U582":{
            "modref":"corebit.and"
          },
          "d_0_am__U583":{
            "modref":"corebit.and"
          },
          "d_0_am__U584":{
            "modref":"corebit.and"
          },
          "d_0_am__U585":{
            "modref":"corebit.and"
          },
          "d_0_am__U586":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U587":{
            "modref":"corebit.and"
          },
          "d_1_am__U588":{
            "modref":"corebit.and"
          },
          "d_1_am__U589":{
            "modref":"corebit.and"
          },
          "d_1_am__U590":{
            "modref":"corebit.and"
          },
          "d_1_am__U591":{
            "modref":"corebit.and"
          },
          "d_1_am__U592":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U593":{
            "modref":"corebit.and"
          },
          "d_2_am__U594":{
            "modref":"corebit.and"
          },
          "d_2_am__U595":{
            "modref":"corebit.and"
          },
          "d_2_am__U596":{
            "modref":"corebit.and"
          },
          "d_2_am__U597":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U598":{
            "modref":"corebit.and"
          },
          "d_3_am__U599":{
            "modref":"corebit.and"
          },
          "d_3_am__U600":{
            "modref":"corebit.and"
          },
          "d_3_am__U601":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U602":{
            "modref":"corebit.and"
          },
          "d_4_am__U603":{
            "modref":"corebit.and"
          },
          "d_4_am__U604":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U605":{
            "modref":"corebit.and"
          },
          "d_5_am__U606":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000d"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U607":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U578.out"],
          ["d_1_inc.in1","_U578.out"],
          ["d_2_inc.in1","_U578.out"],
          ["d_3_inc.in1","_U578.out"],
          ["d_4_inc.in1","_U578.out"],
          ["d_5_inc.in1","_U578.out"],
          ["d_6_inc.in1","_U578.out"],
          ["d_7_inc.in1","_U578.out"],
          ["cmp_time.in1","_U579.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U580.in0"],
          ["d_1_at_max.out","d_0_am__U580.in1"],
          ["d_0_am__U581.in0","d_0_am__U580.out"],
          ["d_2_at_max.out","d_0_am__U581.in1"],
          ["d_0_am__U582.in0","d_0_am__U581.out"],
          ["d_3_at_max.out","d_0_am__U582.in1"],
          ["d_0_am__U583.in0","d_0_am__U582.out"],
          ["d_4_at_max.out","d_0_am__U583.in1"],
          ["d_0_am__U584.in0","d_0_am__U583.out"],
          ["d_5_at_max.out","d_0_am__U584.in1"],
          ["d_0_am__U585.in0","d_0_am__U584.out"],
          ["d_6_at_max.out","d_0_am__U585.in1"],
          ["d_0_am__U586.in0","d_0_am__U585.out"],
          ["d_7_at_max.out","d_0_am__U586.in1"],
          ["d_0_next_value.sel","d_0_am__U586.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U587.in0"],
          ["d_2_at_max.out","d_1_am__U587.in1"],
          ["d_1_am__U588.in0","d_1_am__U587.out"],
          ["d_3_at_max.out","d_1_am__U588.in1"],
          ["d_1_am__U589.in0","d_1_am__U588.out"],
          ["d_4_at_max.out","d_1_am__U589.in1"],
          ["d_1_am__U590.in0","d_1_am__U589.out"],
          ["d_5_at_max.out","d_1_am__U590.in1"],
          ["d_1_am__U591.in0","d_1_am__U590.out"],
          ["d_6_at_max.out","d_1_am__U591.in1"],
          ["d_1_am__U592.in0","d_1_am__U591.out"],
          ["d_7_at_max.out","d_1_am__U592.in1"],
          ["d_1_next_value.sel","d_1_am__U592.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U593.in0"],
          ["d_3_at_max.out","d_2_am__U593.in1"],
          ["d_2_am__U594.in0","d_2_am__U593.out"],
          ["d_4_at_max.out","d_2_am__U594.in1"],
          ["d_2_am__U595.in0","d_2_am__U594.out"],
          ["d_5_at_max.out","d_2_am__U595.in1"],
          ["d_2_am__U596.in0","d_2_am__U595.out"],
          ["d_6_at_max.out","d_2_am__U596.in1"],
          ["d_2_am__U597.in0","d_2_am__U596.out"],
          ["d_7_at_max.out","d_2_am__U597.in1"],
          ["d_2_next_value.sel","d_2_am__U597.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U598.in0"],
          ["d_4_at_max.out","d_3_am__U598.in1"],
          ["d_3_am__U599.in0","d_3_am__U598.out"],
          ["d_5_at_max.out","d_3_am__U599.in1"],
          ["d_3_am__U600.in0","d_3_am__U599.out"],
          ["d_6_at_max.out","d_3_am__U600.in1"],
          ["d_3_am__U601.in0","d_3_am__U600.out"],
          ["d_7_at_max.out","d_3_am__U601.in1"],
          ["d_3_next_value.sel","d_3_am__U601.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U602.in0"],
          ["d_5_at_max.out","d_4_am__U602.in1"],
          ["d_4_am__U603.in0","d_4_am__U602.out"],
          ["d_6_at_max.out","d_4_am__U603.in1"],
          ["d_4_am__U604.in0","d_4_am__U603.out"],
          ["d_7_at_max.out","d_4_am__U604.in1"],
          ["d_4_next_value.sel","d_4_am__U604.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U605.in0"],
          ["d_6_at_max.out","d_5_am__U605.in1"],
          ["d_5_am__U606.in0","d_5_am__U605.out"],
          ["d_7_at_max.out","d_5_am__U606.in1"],
          ["d_5_next_value.sel","d_5_am__U606.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U607.in0"],
          ["d_7_at_max.out","d_6_am__U607.in1"],
          ["d_6_next_value.sel","d_6_am__U607.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U55":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",8,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U56"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U92":{
            "modref":"corebit.and"
          },
          "d_0_am__U93":{
            "modref":"corebit.and"
          },
          "d_0_am__U94":{
            "modref":"corebit.and"
          },
          "d_0_am__U95":{
            "modref":"corebit.and"
          },
          "d_0_am__U96":{
            "modref":"corebit.and"
          },
          "d_0_am__U97":{
            "modref":"corebit.and"
          },
          "d_0_am__U98":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U100":{
            "modref":"corebit.and"
          },
          "d_1_am__U101":{
            "modref":"corebit.and"
          },
          "d_1_am__U102":{
            "modref":"corebit.and"
          },
          "d_1_am__U103":{
            "modref":"corebit.and"
          },
          "d_1_am__U104":{
            "modref":"corebit.and"
          },
          "d_1_am__U99":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U105":{
            "modref":"corebit.and"
          },
          "d_2_am__U106":{
            "modref":"corebit.and"
          },
          "d_2_am__U107":{
            "modref":"corebit.and"
          },
          "d_2_am__U108":{
            "modref":"corebit.and"
          },
          "d_2_am__U109":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U110":{
            "modref":"corebit.and"
          },
          "d_3_am__U111":{
            "modref":"corebit.and"
          },
          "d_3_am__U112":{
            "modref":"corebit.and"
          },
          "d_3_am__U113":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U114":{
            "modref":"corebit.and"
          },
          "d_4_am__U115":{
            "modref":"corebit.and"
          },
          "d_4_am__U116":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U117":{
            "modref":"corebit.and"
          },
          "d_5_am__U118":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U119":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001d"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U90.out"],
          ["d_1_inc.in1","_U90.out"],
          ["d_2_inc.in1","_U90.out"],
          ["d_3_inc.in1","_U90.out"],
          ["d_4_inc.in1","_U90.out"],
          ["d_5_inc.in1","_U90.out"],
          ["d_6_inc.in1","_U90.out"],
          ["d_7_inc.in1","_U90.out"],
          ["cmp_time.in1","_U91.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U92.in0"],
          ["d_1_at_max.out","d_0_am__U92.in1"],
          ["d_0_am__U93.in0","d_0_am__U92.out"],
          ["d_2_at_max.out","d_0_am__U93.in1"],
          ["d_0_am__U94.in0","d_0_am__U93.out"],
          ["d_3_at_max.out","d_0_am__U94.in1"],
          ["d_0_am__U95.in0","d_0_am__U94.out"],
          ["d_4_at_max.out","d_0_am__U95.in1"],
          ["d_0_am__U96.in0","d_0_am__U95.out"],
          ["d_5_at_max.out","d_0_am__U96.in1"],
          ["d_0_am__U97.in0","d_0_am__U96.out"],
          ["d_6_at_max.out","d_0_am__U97.in1"],
          ["d_0_am__U98.in0","d_0_am__U97.out"],
          ["d_7_at_max.out","d_0_am__U98.in1"],
          ["d_0_next_value.sel","d_0_am__U98.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_am__U99.out","d_1_am__U100.in0"],
          ["d_3_at_max.out","d_1_am__U100.in1"],
          ["d_1_am__U101.in0","d_1_am__U100.out"],
          ["d_4_at_max.out","d_1_am__U101.in1"],
          ["d_1_am__U102.in0","d_1_am__U101.out"],
          ["d_5_at_max.out","d_1_am__U102.in1"],
          ["d_1_am__U103.in0","d_1_am__U102.out"],
          ["d_6_at_max.out","d_1_am__U103.in1"],
          ["d_1_am__U104.in0","d_1_am__U103.out"],
          ["d_7_at_max.out","d_1_am__U104.in1"],
          ["d_1_next_value.sel","d_1_am__U104.out"],
          ["true.out","d_1_am__U99.in0"],
          ["d_2_at_max.out","d_1_am__U99.in1"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U105.in0"],
          ["d_3_at_max.out","d_2_am__U105.in1"],
          ["d_2_am__U106.in0","d_2_am__U105.out"],
          ["d_4_at_max.out","d_2_am__U106.in1"],
          ["d_2_am__U107.in0","d_2_am__U106.out"],
          ["d_5_at_max.out","d_2_am__U107.in1"],
          ["d_2_am__U108.in0","d_2_am__U107.out"],
          ["d_6_at_max.out","d_2_am__U108.in1"],
          ["d_2_am__U109.in0","d_2_am__U108.out"],
          ["d_7_at_max.out","d_2_am__U109.in1"],
          ["d_2_next_value.sel","d_2_am__U109.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U110.in0"],
          ["d_4_at_max.out","d_3_am__U110.in1"],
          ["d_3_am__U111.in0","d_3_am__U110.out"],
          ["d_5_at_max.out","d_3_am__U111.in1"],
          ["d_3_am__U112.in0","d_3_am__U111.out"],
          ["d_6_at_max.out","d_3_am__U112.in1"],
          ["d_3_am__U113.in0","d_3_am__U112.out"],
          ["d_7_at_max.out","d_3_am__U113.in1"],
          ["d_3_next_value.sel","d_3_am__U113.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U114.in0"],
          ["d_5_at_max.out","d_4_am__U114.in1"],
          ["d_4_am__U115.in0","d_4_am__U114.out"],
          ["d_6_at_max.out","d_4_am__U115.in1"],
          ["d_4_am__U116.in0","d_4_am__U115.out"],
          ["d_7_at_max.out","d_4_am__U116.in1"],
          ["d_4_next_value.sel","d_4_am__U116.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U117.in0"],
          ["d_6_at_max.out","d_5_am__U117.in1"],
          ["d_5_am__U118.in0","d_5_am__U117.out"],
          ["d_7_at_max.out","d_5_am__U118.in1"],
          ["d_5_next_value.sel","d_5_am__U118.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U119.in0"],
          ["d_7_at_max.out","d_6_am__U119.in1"],
          ["d_6_next_value.sel","d_6_am__U119.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["true.out","d_7_next_value.sel"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"]
        ]
      },
      "affine_controller__U644":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U645"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U665":{
            "modref":"corebit.and"
          },
          "d_0_am__U666":{
            "modref":"corebit.and"
          },
          "d_0_am__U667":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U668":{
            "modref":"corebit.and"
          },
          "d_1_am__U669":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U670":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U663.out"],
          ["d_1_inc.in1","_U663.out"],
          ["d_2_inc.in1","_U663.out"],
          ["d_3_inc.in1","_U663.out"],
          ["cmp_time.in1","_U664.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U665.in0"],
          ["d_1_at_max.out","d_0_am__U665.in1"],
          ["d_0_am__U666.in0","d_0_am__U665.out"],
          ["d_2_at_max.out","d_0_am__U666.in1"],
          ["d_0_am__U667.in0","d_0_am__U666.out"],
          ["d_3_at_max.out","d_0_am__U667.in1"],
          ["d_0_next_value.sel","d_0_am__U667.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U668.in0"],
          ["d_2_at_max.out","d_1_am__U668.in1"],
          ["d_1_am__U669.in0","d_1_am__U668.out"],
          ["d_3_at_max.out","d_1_am__U669.in1"],
          ["d_1_next_value.sel","d_1_am__U669.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U670.in0"],
          ["d_3_at_max.out","d_2_am__U670.in1"],
          ["d_2_next_value.sel","d_2_am__U670.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U692":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U711":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U693"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U713":{
            "modref":"corebit.and"
          },
          "d_0_am__U714":{
            "modref":"corebit.and"
          },
          "d_0_am__U715":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U716":{
            "modref":"corebit.and"
          },
          "d_1_am__U717":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U718":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000001b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U711.out"],
          ["d_1_inc.in1","_U711.out"],
          ["d_2_inc.in1","_U711.out"],
          ["d_3_inc.in1","_U711.out"],
          ["cmp_time.in1","_U712.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U713.in0"],
          ["d_1_at_max.out","d_0_am__U713.in1"],
          ["d_0_am__U714.in0","d_0_am__U713.out"],
          ["d_2_at_max.out","d_0_am__U714.in1"],
          ["d_0_am__U715.in0","d_0_am__U714.out"],
          ["d_3_at_max.out","d_0_am__U715.in1"],
          ["d_0_next_value.sel","d_0_am__U715.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U716.in0"],
          ["d_2_at_max.out","d_1_am__U716.in1"],
          ["d_1_am__U717.in0","d_1_am__U716.out"],
          ["d_3_at_max.out","d_1_am__U717.in1"],
          ["d_1_next_value.sel","d_1_am__U717.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U718.in0"],
          ["d_3_at_max.out","d_2_am__U718.in1"],
          ["d_2_next_value.sel","d_2_am__U718.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U9"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U29":{
            "modref":"corebit.and"
          },
          "d_0_am__U30":{
            "modref":"corebit.and"
          },
          "d_0_am__U31":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U32":{
            "modref":"corebit.and"
          },
          "d_1_am__U33":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U34":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U27.out"],
          ["d_1_inc.in1","_U27.out"],
          ["d_2_inc.in1","_U27.out"],
          ["d_3_inc.in1","_U27.out"],
          ["cmp_time.in1","_U28.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U29.in0"],
          ["d_1_at_max.out","d_0_am__U29.in1"],
          ["d_0_am__U30.in0","d_0_am__U29.out"],
          ["d_2_at_max.out","d_0_am__U30.in1"],
          ["d_0_am__U31.in0","d_0_am__U30.out"],
          ["d_3_at_max.out","d_0_am__U31.in1"],
          ["d_0_next_value.sel","d_0_am__U31.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U32.in0"],
          ["d_2_at_max.out","d_1_am__U32.in1"],
          ["d_1_am__U33.in0","d_1_am__U32.out"],
          ["d_3_at_max.out","d_1_am__U33.in1"],
          ["d_1_next_value.sel","d_1_am__U33.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U34.in0"],
          ["d_3_at_max.out","d_2_am__U34.in1"],
          ["d_2_next_value.sel","d_2_am__U34.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","inner_compute$const_p0__689.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","inner_compute$const_p0__698.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_953_967_968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_954_965_966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_955_964_965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_956_963_964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_957_962_963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_958_961_962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_959_960_961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_3_966_967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953.out","inner_compute$add_953_967_968.in0"],
          ["inner_compute$add_output_cgra_stencil_3_966_967.out","inner_compute$add_953_967_968.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","inner_compute$add_953_967_968.out"],
          ["inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954.out","inner_compute$add_954_965_966.in0"],
          ["inner_compute$add_955_964_965.out","inner_compute$add_954_965_966.in1"],
          ["inner_compute$add_output_cgra_stencil_3_966_967.in1","inner_compute$add_954_965_966.out"],
          ["inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955.out","inner_compute$add_955_964_965.in0"],
          ["inner_compute$add_956_963_964.out","inner_compute$add_955_964_965.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956.out","inner_compute$add_956_963_964.in0"],
          ["inner_compute$add_957_962_963.out","inner_compute$add_956_963_964.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957.out","inner_compute$add_957_962_963.in0"],
          ["inner_compute$add_958_961_962.out","inner_compute$add_957_962_963.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958.out","inner_compute$add_958_961_962.in0"],
          ["inner_compute$add_959_960_961.out","inner_compute$add_958_961_962.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959.out","inner_compute$add_959_960_961.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960.out","inner_compute$add_959_960_961.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$add_output_cgra_stencil_3_966_967.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute$mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute$mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute$mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute$mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute$mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute$mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute$mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute$mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1032_1046_1047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1033_1044_1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1034_1043_1044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1035_1042_1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1036_1041_1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1037_1040_1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1038_1039_1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_4_1045_1046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.out","inner_compute$add_1032_1046_1047.in0"],
          ["inner_compute$add_output_cgra_stencil_4_1045_1046.out","inner_compute$add_1032_1046_1047.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","inner_compute$add_1032_1046_1047.out"],
          ["inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.out","inner_compute$add_1033_1044_1045.in0"],
          ["inner_compute$add_1034_1043_1044.out","inner_compute$add_1033_1044_1045.in1"],
          ["inner_compute$add_output_cgra_stencil_4_1045_1046.in1","inner_compute$add_1033_1044_1045.out"],
          ["inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.out","inner_compute$add_1034_1043_1044.in0"],
          ["inner_compute$add_1035_1042_1043.out","inner_compute$add_1034_1043_1044.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.out","inner_compute$add_1035_1042_1043.in0"],
          ["inner_compute$add_1036_1041_1042.out","inner_compute$add_1035_1042_1043.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.out","inner_compute$add_1036_1041_1042.in0"],
          ["inner_compute$add_1037_1040_1041.out","inner_compute$add_1036_1041_1042.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.out","inner_compute$add_1037_1040_1041.in0"],
          ["inner_compute$add_1038_1039_1040.out","inner_compute$add_1037_1040_1041.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.out","inner_compute$add_1038_1039_1040.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.out","inner_compute$add_1038_1039_1040.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$add_output_cgra_stencil_4_1045_1046.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute$mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute$mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute$mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute$mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute$mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute$mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute$mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute$mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1111_1125_1126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1112_1123_1124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1113_1122_1123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1114_1121_1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1115_1120_1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1116_1119_1120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1117_1118_1119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_5_1124_1125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111.out","inner_compute$add_1111_1125_1126.in0"],
          ["inner_compute$add_output_cgra_stencil_5_1124_1125.out","inner_compute$add_1111_1125_1126.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","inner_compute$add_1111_1125_1126.out"],
          ["inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112.out","inner_compute$add_1112_1123_1124.in0"],
          ["inner_compute$add_1113_1122_1123.out","inner_compute$add_1112_1123_1124.in1"],
          ["inner_compute$add_output_cgra_stencil_5_1124_1125.in1","inner_compute$add_1112_1123_1124.out"],
          ["inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113.out","inner_compute$add_1113_1122_1123.in0"],
          ["inner_compute$add_1114_1121_1122.out","inner_compute$add_1113_1122_1123.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114.out","inner_compute$add_1114_1121_1122.in0"],
          ["inner_compute$add_1115_1120_1121.out","inner_compute$add_1114_1121_1122.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115.out","inner_compute$add_1115_1120_1121.in0"],
          ["inner_compute$add_1116_1119_1120.out","inner_compute$add_1115_1120_1121.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116.out","inner_compute$add_1116_1119_1120.in0"],
          ["inner_compute$add_1117_1118_1119.out","inner_compute$add_1116_1119_1120.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117.out","inner_compute$add_1117_1118_1119.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118.out","inner_compute$add_1117_1118_1119.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$add_output_cgra_stencil_5_1124_1125.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute$mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute$mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute$mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute$mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute$mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute$mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute$mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute$mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1190_1204_1205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1191_1202_1203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1192_1201_1202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1193_1200_1201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1194_1199_1200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1195_1198_1199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1196_1197_1198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_6_1203_1204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190.out","inner_compute$add_1190_1204_1205.in0"],
          ["inner_compute$add_output_cgra_stencil_6_1203_1204.out","inner_compute$add_1190_1204_1205.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","inner_compute$add_1190_1204_1205.out"],
          ["inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191.out","inner_compute$add_1191_1202_1203.in0"],
          ["inner_compute$add_1192_1201_1202.out","inner_compute$add_1191_1202_1203.in1"],
          ["inner_compute$add_output_cgra_stencil_6_1203_1204.in1","inner_compute$add_1191_1202_1203.out"],
          ["inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192.out","inner_compute$add_1192_1201_1202.in0"],
          ["inner_compute$add_1193_1200_1201.out","inner_compute$add_1192_1201_1202.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193.out","inner_compute$add_1193_1200_1201.in0"],
          ["inner_compute$add_1194_1199_1200.out","inner_compute$add_1193_1200_1201.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194.out","inner_compute$add_1194_1199_1200.in0"],
          ["inner_compute$add_1195_1198_1199.out","inner_compute$add_1194_1199_1200.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195.out","inner_compute$add_1195_1198_1199.in0"],
          ["inner_compute$add_1196_1197_1198.out","inner_compute$add_1195_1198_1199.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196.out","inner_compute$add_1196_1197_1198.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197.out","inner_compute$add_1196_1197_1198.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$add_output_cgra_stencil_6_1203_1204.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute$mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute$mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute$mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute$mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute$mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute$mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute$mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute$mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1269_1283_1284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1270_1281_1282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1271_1280_1281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1272_1279_1280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1273_1278_1279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1274_1277_1278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1275_1276_1277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_7_1282_1283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269.out","inner_compute$add_1269_1283_1284.in0"],
          ["inner_compute$add_output_cgra_stencil_7_1282_1283.out","inner_compute$add_1269_1283_1284.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","inner_compute$add_1269_1283_1284.out"],
          ["inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270.out","inner_compute$add_1270_1281_1282.in0"],
          ["inner_compute$add_1271_1280_1281.out","inner_compute$add_1270_1281_1282.in1"],
          ["inner_compute$add_output_cgra_stencil_7_1282_1283.in1","inner_compute$add_1270_1281_1282.out"],
          ["inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271.out","inner_compute$add_1271_1280_1281.in0"],
          ["inner_compute$add_1272_1279_1280.out","inner_compute$add_1271_1280_1281.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272.out","inner_compute$add_1272_1279_1280.in0"],
          ["inner_compute$add_1273_1278_1279.out","inner_compute$add_1272_1279_1280.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273.out","inner_compute$add_1273_1278_1279.in0"],
          ["inner_compute$add_1274_1277_1278.out","inner_compute$add_1273_1278_1279.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274.out","inner_compute$add_1274_1277_1278.in0"],
          ["inner_compute$add_1275_1276_1277.out","inner_compute$add_1274_1277_1278.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275.out","inner_compute$add_1275_1276_1277.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276.out","inner_compute$add_1275_1276_1277.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$add_output_cgra_stencil_7_1282_1283.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute$mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute$mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute$mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute$mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute$mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute$mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute$mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute$mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1348_1362_1363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1349_1360_1361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1350_1359_1360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1351_1358_1359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1352_1357_1358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1353_1356_1357":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_1354_1355_1356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_8_1361_1362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348.out","inner_compute$add_1348_1362_1363.in0"],
          ["inner_compute$add_output_cgra_stencil_8_1361_1362.out","inner_compute$add_1348_1362_1363.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","inner_compute$add_1348_1362_1363.out"],
          ["inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349.out","inner_compute$add_1349_1360_1361.in0"],
          ["inner_compute$add_1350_1359_1360.out","inner_compute$add_1349_1360_1361.in1"],
          ["inner_compute$add_output_cgra_stencil_8_1361_1362.in1","inner_compute$add_1349_1360_1361.out"],
          ["inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350.out","inner_compute$add_1350_1359_1360.in0"],
          ["inner_compute$add_1351_1358_1359.out","inner_compute$add_1350_1359_1360.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351.out","inner_compute$add_1351_1358_1359.in0"],
          ["inner_compute$add_1352_1357_1358.out","inner_compute$add_1351_1358_1359.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352.out","inner_compute$add_1352_1357_1358.in0"],
          ["inner_compute$add_1353_1356_1357.out","inner_compute$add_1352_1357_1358.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353.out","inner_compute$add_1353_1356_1357.in0"],
          ["inner_compute$add_1354_1355_1356.out","inner_compute$add_1353_1356_1357.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354.out","inner_compute$add_1354_1355_1356.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355.out","inner_compute$add_1354_1355_1356.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$add_output_cgra_stencil_8_1361_1362.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute$mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute$mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute$mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute$mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute$mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute$mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute$mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute$mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","inner_compute$const_p0__707.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","inner_compute$const_p0__716.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","inner_compute$const_p0__725.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","inner_compute$const_p0__734.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","inner_compute$const_p0__743.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","inner_compute$const_p0__752.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_795_809_810":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_796_807_808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_797_806_807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_798_805_806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_799_804_805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_800_803_804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_801_802_803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_1_808_809":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795.out","inner_compute$add_795_809_810.in0"],
          ["inner_compute$add_output_cgra_stencil_1_808_809.out","inner_compute$add_795_809_810.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute$add_795_809_810.out"],
          ["inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796.out","inner_compute$add_796_807_808.in0"],
          ["inner_compute$add_797_806_807.out","inner_compute$add_796_807_808.in1"],
          ["inner_compute$add_output_cgra_stencil_1_808_809.in1","inner_compute$add_796_807_808.out"],
          ["inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797.out","inner_compute$add_797_806_807.in0"],
          ["inner_compute$add_798_805_806.out","inner_compute$add_797_806_807.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798.out","inner_compute$add_798_805_806.in0"],
          ["inner_compute$add_799_804_805.out","inner_compute$add_798_805_806.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799.out","inner_compute$add_799_804_805.in0"],
          ["inner_compute$add_800_803_804.out","inner_compute$add_799_804_805.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800.out","inner_compute$add_800_803_804.in0"],
          ["inner_compute$add_801_802_803.out","inner_compute$add_800_803_804.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801.out","inner_compute$add_801_802_803.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802.out","inner_compute$add_801_802_803.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$add_output_cgra_stencil_1_808_809.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute$mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute$mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute$mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute$mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute$mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute$mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute$mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute$mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_874_888_889":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_875_886_887":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_876_885_886":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_877_884_885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_878_883_884":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_879_882_883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_880_881_882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_output_cgra_stencil_2_887_888":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874.out","inner_compute$add_874_888_889.in0"],
          ["inner_compute$add_output_cgra_stencil_2_887_888.out","inner_compute$add_874_888_889.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","inner_compute$add_874_888_889.out"],
          ["inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875.out","inner_compute$add_875_886_887.in0"],
          ["inner_compute$add_876_885_886.out","inner_compute$add_875_886_887.in1"],
          ["inner_compute$add_output_cgra_stencil_2_887_888.in1","inner_compute$add_875_886_887.out"],
          ["inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876.out","inner_compute$add_876_885_886.in0"],
          ["inner_compute$add_877_884_885.out","inner_compute$add_876_885_886.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877.out","inner_compute$add_877_884_885.in0"],
          ["inner_compute$add_878_883_884.out","inner_compute$add_877_884_885.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878.out","inner_compute$add_878_883_884.in0"],
          ["inner_compute$add_879_882_883.out","inner_compute$add_878_883_884.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879.out","inner_compute$add_879_882_883.in0"],
          ["inner_compute$add_880_881_882.out","inner_compute$add_879_882_883.in1"],
          ["inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880.out","inner_compute$add_880_881_882.in0"],
          ["inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881.out","inner_compute$add_880_881_882.in1"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$add_output_cgra_stencil_2_887_888.in0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute$mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute$mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute$mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute$mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute$mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute$mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute$mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881.in1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874.in0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute$mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__689.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__698.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_953_967_968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_954_965_966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_955_964_965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_956_963_964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_957_962_963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_958_961_962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_959_960_961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_966_967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953.out","add_953_967_968.in0"],
          ["add_output_cgra_stencil_3_966_967.out","add_953_967_968.in1"],
          ["self.out_output_cgra_stencil","add_953_967_968.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954.out","add_954_965_966.in0"],
          ["add_955_964_965.out","add_954_965_966.in1"],
          ["add_output_cgra_stencil_3_966_967.in1","add_954_965_966.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955.out","add_955_964_965.in0"],
          ["add_956_963_964.out","add_955_964_965.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956.out","add_956_963_964.in0"],
          ["add_957_962_963.out","add_956_963_964.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957.out","add_957_962_963.in0"],
          ["add_958_961_962.out","add_957_962_963.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958.out","add_958_961_962.in0"],
          ["add_959_960_961.out","add_958_961_962.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959.out","add_959_960_961.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960.out","add_959_960_961.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_966_967.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_953.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_954.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_955.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_956.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_957.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_958.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_959.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_960.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1032_1046_1047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1033_1044_1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1034_1043_1044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1035_1042_1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1036_1041_1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1037_1040_1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1038_1039_1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1045_1046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.out","add_1032_1046_1047.in0"],
          ["add_output_cgra_stencil_4_1045_1046.out","add_1032_1046_1047.in1"],
          ["self.out_output_cgra_stencil","add_1032_1046_1047.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.out","add_1033_1044_1045.in0"],
          ["add_1034_1043_1044.out","add_1033_1044_1045.in1"],
          ["add_output_cgra_stencil_4_1045_1046.in1","add_1033_1044_1045.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.out","add_1034_1043_1044.in0"],
          ["add_1035_1042_1043.out","add_1034_1043_1044.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.out","add_1035_1042_1043.in0"],
          ["add_1036_1041_1042.out","add_1035_1042_1043.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.out","add_1036_1041_1042.in0"],
          ["add_1037_1040_1041.out","add_1036_1041_1042.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.out","add_1037_1040_1041.in0"],
          ["add_1038_1039_1040.out","add_1037_1040_1041.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.out","add_1038_1039_1040.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.out","add_1038_1039_1040.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1045_1046.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1111_1125_1126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1112_1123_1124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1113_1122_1123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1114_1121_1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1115_1120_1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1116_1119_1120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1117_1118_1119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1124_1125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111.out","add_1111_1125_1126.in0"],
          ["add_output_cgra_stencil_5_1124_1125.out","add_1111_1125_1126.in1"],
          ["self.out_output_cgra_stencil","add_1111_1125_1126.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112.out","add_1112_1123_1124.in0"],
          ["add_1113_1122_1123.out","add_1112_1123_1124.in1"],
          ["add_output_cgra_stencil_5_1124_1125.in1","add_1112_1123_1124.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113.out","add_1113_1122_1123.in0"],
          ["add_1114_1121_1122.out","add_1113_1122_1123.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114.out","add_1114_1121_1122.in0"],
          ["add_1115_1120_1121.out","add_1114_1121_1122.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115.out","add_1115_1120_1121.in0"],
          ["add_1116_1119_1120.out","add_1115_1120_1121.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116.out","add_1116_1119_1120.in0"],
          ["add_1117_1118_1119.out","add_1116_1119_1120.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117.out","add_1117_1118_1119.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118.out","add_1117_1118_1119.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1124_1125.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1111.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1112.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1113.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1114.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1115.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1116.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1117.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1118.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1190_1204_1205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1191_1202_1203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1192_1201_1202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1193_1200_1201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1194_1199_1200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1195_1198_1199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1196_1197_1198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1203_1204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190.out","add_1190_1204_1205.in0"],
          ["add_output_cgra_stencil_6_1203_1204.out","add_1190_1204_1205.in1"],
          ["self.out_output_cgra_stencil","add_1190_1204_1205.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191.out","add_1191_1202_1203.in0"],
          ["add_1192_1201_1202.out","add_1191_1202_1203.in1"],
          ["add_output_cgra_stencil_6_1203_1204.in1","add_1191_1202_1203.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192.out","add_1192_1201_1202.in0"],
          ["add_1193_1200_1201.out","add_1192_1201_1202.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193.out","add_1193_1200_1201.in0"],
          ["add_1194_1199_1200.out","add_1193_1200_1201.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194.out","add_1194_1199_1200.in0"],
          ["add_1195_1198_1199.out","add_1194_1199_1200.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195.out","add_1195_1198_1199.in0"],
          ["add_1196_1197_1198.out","add_1195_1198_1199.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196.out","add_1196_1197_1198.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197.out","add_1196_1197_1198.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1203_1204.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1190.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1191.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1192.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1193.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1194.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1195.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1196.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1197.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1269_1283_1284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1270_1281_1282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1271_1280_1281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1272_1279_1280":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1273_1278_1279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1274_1277_1278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1275_1276_1277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1282_1283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269.out","add_1269_1283_1284.in0"],
          ["add_output_cgra_stencil_7_1282_1283.out","add_1269_1283_1284.in1"],
          ["self.out_output_cgra_stencil","add_1269_1283_1284.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270.out","add_1270_1281_1282.in0"],
          ["add_1271_1280_1281.out","add_1270_1281_1282.in1"],
          ["add_output_cgra_stencil_7_1282_1283.in1","add_1270_1281_1282.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271.out","add_1271_1280_1281.in0"],
          ["add_1272_1279_1280.out","add_1271_1280_1281.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272.out","add_1272_1279_1280.in0"],
          ["add_1273_1278_1279.out","add_1272_1279_1280.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273.out","add_1273_1278_1279.in0"],
          ["add_1274_1277_1278.out","add_1273_1278_1279.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274.out","add_1274_1277_1278.in0"],
          ["add_1275_1276_1277.out","add_1274_1277_1278.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275.out","add_1275_1276_1277.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276.out","add_1275_1276_1277.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1282_1283.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1269.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1270.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1271.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1272.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1273.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1274.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1275.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1276.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1348_1362_1363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1349_1360_1361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1350_1359_1360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1351_1358_1359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1352_1357_1358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1353_1356_1357":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1354_1355_1356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1361_1362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348.out","add_1348_1362_1363.in0"],
          ["add_output_cgra_stencil_8_1361_1362.out","add_1348_1362_1363.in1"],
          ["self.out_output_cgra_stencil","add_1348_1362_1363.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349.out","add_1349_1360_1361.in0"],
          ["add_1350_1359_1360.out","add_1349_1360_1361.in1"],
          ["add_output_cgra_stencil_8_1361_1362.in1","add_1349_1360_1361.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350.out","add_1350_1359_1360.in0"],
          ["add_1351_1358_1359.out","add_1350_1359_1360.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351.out","add_1351_1358_1359.in0"],
          ["add_1352_1357_1358.out","add_1351_1358_1359.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352.out","add_1352_1357_1358.in0"],
          ["add_1353_1356_1357.out","add_1352_1357_1358.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353.out","add_1353_1356_1357.in0"],
          ["add_1354_1355_1356.out","add_1353_1356_1357.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354.out","add_1354_1355_1356.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355.out","add_1354_1355_1356.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1361_1362.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1348.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1349.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1350.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1351.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1352.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1353.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1354.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1355.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__707.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__716.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__725.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__734.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__743.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__752.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_795_809_810":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_796_807_808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_797_806_807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_798_805_806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_799_804_805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_800_803_804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_801_802_803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_808_809":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795.out","add_795_809_810.in0"],
          ["add_output_cgra_stencil_1_808_809.out","add_795_809_810.in1"],
          ["self.out_output_cgra_stencil","add_795_809_810.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796.out","add_796_807_808.in0"],
          ["add_797_806_807.out","add_796_807_808.in1"],
          ["add_output_cgra_stencil_1_808_809.in1","add_796_807_808.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797.out","add_797_806_807.in0"],
          ["add_798_805_806.out","add_797_806_807.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798.out","add_798_805_806.in0"],
          ["add_799_804_805.out","add_798_805_806.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799.out","add_799_804_805.in0"],
          ["add_800_803_804.out","add_799_804_805.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800.out","add_800_803_804.in0"],
          ["add_801_802_803.out","add_800_803_804.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801.out","add_801_802_803.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802.out","add_801_802_803.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_808_809.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_795.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_796.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_797.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_798.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_799.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_800.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_801.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_802.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_874_888_889":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_875_886_887":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_876_885_886":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_877_884_885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_878_883_884":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_879_882_883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_880_881_882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_887_888":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874.out","add_874_888_889.in0"],
          ["add_output_cgra_stencil_2_887_888.out","add_874_888_889.in1"],
          ["self.out_output_cgra_stencil","add_874_888_889.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875.out","add_875_886_887.in0"],
          ["add_876_885_886.out","add_875_886_887.in1"],
          ["add_output_cgra_stencil_2_887_888.in1","add_875_886_887.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876.out","add_876_885_886.in0"],
          ["add_877_884_885.out","add_876_885_886.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877.out","add_877_884_885.in0"],
          ["add_878_883_884.out","add_877_884_885.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878.out","add_878_883_884.in0"],
          ["add_879_882_883.out","add_878_883_884.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879.out","add_879_882_883.in0"],
          ["add_880_881_882.out","add_879_882_883.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880.out","add_880_881_882.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881.out","add_880_881_882.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_887_888.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_875.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_876.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_877.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_878.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_879.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_880.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_881.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_874.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[53849],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[53824],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61026],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[53850],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[53825],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61025],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[53851],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[53826],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61026],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[53852],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[53827],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61026],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[53853],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[53828],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61026],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[53854],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[53829],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61026],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[53855],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[53830],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61026],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[17],"cycle_starting_addr":[53856],"cycle_stride":[32,240,8072],"delay":[0],"dimensionality":3,"extent":[8,30,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,8,240]},"in2agg_0":{"cycle_starting_addr":[53831],"cycle_stride":[8,240,8072],"dimensionality":3,"extent":[30,30,16],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[61026],"cycle_stride":[8,64,896,2688,8072],"dimensionality":5,"extent":[8,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,16,0,8,240],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0,0]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,2,0,1,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.clk_en"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.rst_n"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.clk_en"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.rst_n"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.clk_en"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.rst_n"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.clk_en"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.rst_n"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.clk_en"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.rst_n"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.clk_en"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.rst_n"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.clk_en"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155":{
            "modref":"global.aff__U121"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54":{
            "modref":"global.aff__U36"
          },
          "chain_en_const_U156":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U120":{
            "modref":"global.affine_controller__U55",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U35":{
            "modref":"global.affine_controller__U8",
            "metadata":{"garnet_remove":true}
          },
          "input_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[53824],"cycle_stride":[1,8,240,8072,16144,32288,64576],"dimensionality":7,"extent":[8,30,30,2,2,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,16,928,8,0,448,25984]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16,928],"dimensionality":3,"extent":[16,58,58],"write_data_starting_addr":[0],"write_data_stride":[1,16,928]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155.clk"],
          ["ctrl__U120.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155.d"],
          ["input_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U155.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54.clk"],
          ["ctrl__U35.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54.d"],
          ["input_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U54.out"],
          ["input_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U156.out"],
          ["self.clk","ctrl__U120.clk"],
          ["self.reset","ctrl__U120.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U120.valid"],
          ["self.clk","ctrl__U35.clk"],
          ["self.reset","ctrl__U35.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U35.valid"],
          ["self.clk","input_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_write.0","input_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_read.0","input_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U157"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54017],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53824],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U158"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54025],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53832],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U167"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54034],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53841],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U168"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54042],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53849],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U169"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54050],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53857],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U170"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54058],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53865],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U171"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54066],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53873],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U172"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54074],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53881],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U173"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54019],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53826],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U174"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54027],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53834],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U175"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54035],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53842],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U176"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54043],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53850],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U159"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54033],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53840],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U177"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54051],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53858],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U178"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54059],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53866],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U179"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54067],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53874],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U180"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54075],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53882],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U181"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54020],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53827],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U182"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54028],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53835],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U183"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54036],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53843],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U184"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54044],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53851],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U185"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54052],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53859],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U186"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54060],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53867],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U160"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54041],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53848],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U187"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54068],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53875],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U188"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54076],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53883],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U189"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54021],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53828],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U190"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54029],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53836],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U191"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54037],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53844],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U192"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54045],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53852],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_36":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U193"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54053],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53860],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_37":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U194"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54061],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53868],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_38":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U195"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54069],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53876],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_39":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U196"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54077],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53884],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54049],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53856],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_40":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U197"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54022],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53829],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_41":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U198"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54030],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53837],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_42":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U199"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54038],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53845],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_43":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U200"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54046],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53853],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_44":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U201"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54054],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53861],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_45":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U202"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54062],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53869],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_46":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U203"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54070],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53877],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_47":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U204"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54078],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53885],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_48":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U205"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54023],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53830],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_49":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U206"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54031],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53838],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U162"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54057],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53864],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_50":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U207"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54039],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53846],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_51":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U208"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54047],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53854],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_52":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U209"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54055],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53862],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_53":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U210"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54063],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53870],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_54":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U211"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54071],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53878],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_55":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U212"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54079],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53886],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_56":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U213"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54024],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53831],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_57":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U214"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54032],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53839],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_58":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U215"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54040],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53847],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_59":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U216"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54048],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53855],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54065],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53872],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_60":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U217"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54056],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53863],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_61":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U218"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54064],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53871],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_62":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U219"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54072],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53879],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_63":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U220"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54080],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53887],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U164"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54073],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53880],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61030],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U165"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54018],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53825],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U166"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[54026],"cycle_stride":[256,768,8072],"delay":[0],"dimensionality":3,"extent":[3,3,16],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,3,1],"write_data_starting_addr":[0],"write_data_stride":[1,3,9]},"in2agg_0":{"cycle_starting_addr":[53833],"cycle_stride":[64,8072],"dimensionality":2,"extent":[36,16],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[61029],"cycle_stride":[4,64,896,2688,8072],"dimensionality":5,"extent":[14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[0,0,1,3,9],"write_data_starting_addr":[0],"write_data_stride":[0,0,1,3,1]},"tb2out_0":{"cycle_starting_addr":[61032],"cycle_stride":[1,4,64,896,2688,8072],"dimensionality":6,"extent":[4,14,14,3,3,16],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4,12,4],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_kernel_cgra_stencil_BANK_26.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_kernel_cgra_stencil_BANK_34.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_kernel_cgra_stencil_BANK_42.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_kernel_cgra_stencil_BANK_58.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_kernel_cgra_stencil_BANK_50.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_kernel_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_kernel_cgra_stencil_BANK_19.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_kernel_cgra_stencil_BANK_35.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_kernel_cgra_stencil_BANK_43.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_kernel_cgra_stencil_BANK_59.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_kernel_cgra_stencil_BANK_51.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_kernel_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_kernel_cgra_stencil_BANK_20.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_kernel_cgra_stencil_BANK_28.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_kernel_cgra_stencil_BANK_44.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_kernel_cgra_stencil_BANK_60.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_kernel_cgra_stencil_BANK_52.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_kernel_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_kernel_cgra_stencil_BANK_21.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_kernel_cgra_stencil_BANK_29.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_kernel_cgra_stencil_BANK_37.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_kernel_cgra_stencil_BANK_61.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_kernel_cgra_stencil_BANK_53.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_kernel_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_kernel_cgra_stencil_BANK_22.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_kernel_cgra_stencil_BANK_30.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_kernel_cgra_stencil_BANK_38.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_kernel_cgra_stencil_BANK_46.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_kernel_cgra_stencil_BANK_62.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_kernel_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_kernel_cgra_stencil_BANK_23.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_kernel_cgra_stencil_BANK_31.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_kernel_cgra_stencil_BANK_39.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_kernel_cgra_stencil_BANK_47.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_kernel_cgra_stencil_BANK_55.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_16.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_24.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_32.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_40.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_56.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_48.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_kernel_cgra_stencil_BANK_25.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_kernel_cgra_stencil_BANK_33.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_kernel_cgra_stencil_BANK_41.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_kernel_cgra_stencil_BANK_57.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_kernel_cgra_stencil_BANK_49.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_kernel_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413":{
            "modref":"global.aff__U371"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279":{
            "modref":"global.aff__U257"
          },
          "chain_en_const_U414":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U256":{
            "modref":"global.affine_controller__U221",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U370":{
            "modref":"global.affine_controller__U280",
            "metadata":{"garnet_remove":true}
          },
          "kernel_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[53824],"cycle_stride":[1,8,256,8072,16144,32288],"dimensionality":6,"extent":[8,32,9,2,2,4],"read_data_starting_addr":[0],"read_data_stride":[1,16,1024,8,512,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16,1024,3072],"dimensionality":4,"extent":[16,64,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,16,1024,3072]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413.clk"],
          ["ctrl__U370.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U413.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279.clk"],
          ["ctrl__U256.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U279.out"],
          ["kernel_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U414.out"],
          ["self.clk","ctrl__U256.clk"],
          ["self.reset","ctrl__U256.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U256.valid"],
          ["self.clk","ctrl__U370.clk"],
          ["self.reset","ctrl__U370.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U370.valid"],
          ["self.clk","kernel_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","kernel_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_read.0","kernel_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U722":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U721":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U720":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U719":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U724":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U723":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U732":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U731":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U733":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U727":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U726":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U728":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ctrl__U430":{
            "modref":"global.affine_controller__U416",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U446":{
            "modref":"global.affine_controller__U432",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U462":{
            "modref":"global.affine_controller__U448",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U478":{
            "modref":"global.affine_controller__U464",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U494":{
            "modref":"global.affine_controller__U480",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U510":{
            "modref":"global.affine_controller__U496",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U526":{
            "modref":"global.affine_controller__U512",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U542":{
            "modref":"global.affine_controller__U528",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U415"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23332],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23336],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U431"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23335],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23337],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U447"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23336],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23338],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U463"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23336],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23339],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U479"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23336],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23340],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U495"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23339],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23341],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U511"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23340],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23342],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U527"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,56,16144],"delay":[0],"dimensionality":3,"extent":[14,14,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,196]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[7213],"cycle_stride":[4,64,896,8072,16144],"delay":[6],"dimensionality":5,"extent":[14,14,9,2,8],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,14,0,0,196]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,16144],"dimensionality":2,"extent":[784,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"in2agg_1":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[7206],"cycle_stride":[4,64,896,2688,8072,16144],"dimensionality":6,"extent":[14,14,3,3,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,0,0,0,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0,0]},"sram2tb_1":{"cycle_starting_addr":[23340],"cycle_stride":[32,448,16144],"dimensionality":3,"extent":[14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,14,196],"write_data_starting_addr":[0],"write_data_stride":[1,2,0]},"tb2out_0":{"cycle_starting_addr":[7208],"cycle_stride":[1,64,896,8072,16144],"dimensionality":5,"extent":[56,14,9,2,8],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[23343],"cycle_stride":[8,32,448,16144],"dimensionality":4,"extent":[4,14,14,8],"read_data_starting_addr":[0],"read_data_stride":[1,4,8,0],"tb_share":[0]}},"drive_by_cgpl_ctrl":true,"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","ctrl__U430.clk"],
          ["ub_output_cgra_stencil_BANK_0.flush","ctrl__U430.valid"],
          ["self.clk","ctrl__U446.clk"],
          ["ub_output_cgra_stencil_BANK_1.flush","ctrl__U446.valid"],
          ["self.clk","ctrl__U462.clk"],
          ["ub_output_cgra_stencil_BANK_2.flush","ctrl__U462.valid"],
          ["self.clk","ctrl__U478.clk"],
          ["ub_output_cgra_stencil_BANK_3.flush","ctrl__U478.valid"],
          ["self.clk","ctrl__U494.clk"],
          ["ub_output_cgra_stencil_BANK_4.flush","ctrl__U494.valid"],
          ["self.clk","ctrl__U510.clk"],
          ["ub_output_cgra_stencil_BANK_5.flush","ctrl__U510.valid"],
          ["self.clk","ctrl__U526.clk"],
          ["ub_output_cgra_stencil_BANK_6.flush","ctrl__U526.valid"],
          ["self.clk","ctrl__U542.clk"],
          ["ub_output_cgra_stencil_BANK_7.flush","ctrl__U542.valid"],
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_1","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_1","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_1","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_1","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_1","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_1","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_1","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_1","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_1","ub_output_cgra_stencil_BANK_0.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_2.data_out_1","ub_output_cgra_stencil_BANK_1.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_3.data_out_1","ub_output_cgra_stencil_BANK_2.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_BANK_4.data_out_1","ub_output_cgra_stencil_BANK_3.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_BANK_5.data_out_1","ub_output_cgra_stencil_BANK_4.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_BANK_6.data_out_1","ub_output_cgra_stencil_BANK_5.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_BANK_7.data_out_1","ub_output_cgra_stencil_BANK_6.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690":{
            "modref":"global.aff__U672"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643":{
            "modref":"global.aff__U609"
          },
          "chain_en_const_U691":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U608":{
            "modref":"global.affine_controller__U543",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U671":{
            "modref":"global.affine_controller__U644",
            "metadata":{"garnet_remove":true}
          },
          "output_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[196440],"cycle_stride":[1,64,1792],"dimensionality":3,"extent":[64,28,28],"read_data_starting_addr":[0],"read_data_stride":[1,64,1792]},"in2glb_0":{"cycle_starting_addr":[77160],"cycle_stride":[1,32,448,16144,32288,64576],"dimensionality":6,"extent":[32,14,14,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,64,1792,32,896,25088]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690.clk"],
          ["ctrl__U671.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690.d"],
          ["output_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U690.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643.clk"],
          ["ctrl__U608.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643.d"],
          ["output_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U643.out"],
          ["output_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U691.out"],
          ["self.clk","ctrl__U608.clk"],
          ["self.reset","ctrl__U608.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U608.valid"],
          ["self.clk","ctrl__U671.clk"],
          ["self.reset","ctrl__U671.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U671.valid"],
          ["self.clk","output_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_write.0","output_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_read.0","output_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "resnet3_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U729":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U734":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_glb_stencil":{
            "modref":"global.input_glb_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_glb_stencil":{
            "modref":"global.kernel_glb_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U721"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U722"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U692",
            "metadata":{"lake_config":{"stencil_valid":{"cycle_starting_addr":[196440],"cycle_stride":[1,64,1792],"dimensionality":3,"extent":[64,28,28]}}}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U719"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U720"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U723"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U724"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_glb_stencil":{
            "modref":"global.cu_op_hcompute_input_glb_stencil"
          },
          "op_hcompute_input_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_exe_start_pt__U732"
          },
          "op_hcompute_input_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U730"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,928],"dimensionality":3,"extent":[16,58,58]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_read_start_pt__U731"
          },
          "op_hcompute_input_glb_stencil_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_write_start_pt__U733"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil"
          },
          "op_hcompute_kernel_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_exe_start_pt__U727"
          },
          "op_hcompute_kernel_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U725"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,16,1024,3072],"dimensionality":4,"extent":[16,64,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_read_start_pt__U726"
          },
          "op_hcompute_kernel_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_write_start_pt__U728"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_10":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_10"
          },
          "op_hcompute_output_cgra_stencil_11":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_11"
          },
          "op_hcompute_output_cgra_stencil_12":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_12"
          },
          "op_hcompute_output_cgra_stencil_13":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_13"
          },
          "op_hcompute_output_cgra_stencil_14":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_14"
          },
          "op_hcompute_output_cgra_stencil_15":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_15"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_3"
          },
          "op_hcompute_output_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_4"
          },
          "op_hcompute_output_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_5"
          },
          "op_hcompute_output_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_6"
          },
          "op_hcompute_output_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_7"
          },
          "op_hcompute_output_cgra_stencil_8":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_8"
          },
          "op_hcompute_output_cgra_stencil_9":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_9"
          },
          "op_hcompute_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_output_glb_stencil"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_glb_stencil":{
            "modref":"global.output_glb_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U729.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","_U729.in"],
          ["self.clk","_U734.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","_U734.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_glb_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_glb_stencil_op_hcompute_input_cgra_stencil_read","input_glb_stencil.op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_glb_stencil.input_glb_stencil_op_hcompute_input_glb_stencil_write","input_glb_stencil.op_hcompute_input_glb_stencil_write"],
          ["self.reset","input_glb_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_glb_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_glb_stencil.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_write"],
          ["self.reset","kernel_glb_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_glb_stencil_op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.clk","op_hcompute_input_glb_stencil.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read","op_hcompute_input_glb_stencil.input_host_stencil_op_hcompute_input_glb_stencil_read"],
          ["op_hcompute_input_glb_stencil_port_controller.stencil_valid","op_hcompute_input_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_read_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_write_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read_en","op_hcompute_input_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel_glb_stencil.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read","op_hcompute_kernel_glb_stencil.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read"],
          ["op_hcompute_kernel_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_read_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_write_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","op_hcompute_kernel_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_10.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_read","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_write","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_11.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_read","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_write","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_12.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_read","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_write","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_13.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_read","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_write","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_14.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_read","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_write","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_15.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_read","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_write","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_3_write","op_hcompute_output_cgra_stencil_3.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_4.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_4_write","op_hcompute_output_cgra_stencil_4.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_5.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_5_write","op_hcompute_output_cgra_stencil_5.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_6.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_6_write","op_hcompute_output_cgra_stencil_6.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_7.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_7_write","op_hcompute_output_cgra_stencil_7.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_8.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_read","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_write","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_9.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_read","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_write","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write"],
          ["self.clk","op_hcompute_output_glb_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_read","op_hcompute_output_glb_stencil.output_cgra_stencil_op_hcompute_output_glb_stencil_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_write","op_hcompute_output_glb_stencil.output_glb_stencil_op_hcompute_output_glb_stencil_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_glb_stencil.clk"],
          ["self.reset","output_glb_stencil.reset"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
