Loading plugins phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\GeneralPurposeMotorBoard.cyprj -d CY8C4248AZI-L485 -s C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.359ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.079ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  GeneralPurposeMotorBoard.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\GeneralPurposeMotorBoard.cyprj -dcpsoc3 GeneralPurposeMotorBoard.v -verilog
======================================================================

======================================================================
Compiling:  GeneralPurposeMotorBoard.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\GeneralPurposeMotorBoard.cyprj -dcpsoc3 GeneralPurposeMotorBoard.v -verilog
======================================================================

======================================================================
Compiling:  GeneralPurposeMotorBoard.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\GeneralPurposeMotorBoard.cyprj -dcpsoc3 -verilog GeneralPurposeMotorBoard.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jan 19 17:48:17 2023


======================================================================
Compiling:  GeneralPurposeMotorBoard.v
Program  :   vpp
Options  :    -yv2 -q10 GeneralPurposeMotorBoard.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jan 19 17:48:17 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'GeneralPurposeMotorBoard.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  GeneralPurposeMotorBoard.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\GeneralPurposeMotorBoard.cyprj -dcpsoc3 -verilog GeneralPurposeMotorBoard.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jan 19 17:48:17 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\codegentemp\GeneralPurposeMotorBoard.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\codegentemp\GeneralPurposeMotorBoard.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  GeneralPurposeMotorBoard.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\GeneralPurposeMotorBoard.cyprj -dcpsoc3 -verilog GeneralPurposeMotorBoard.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jan 19 17:48:18 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\codegentemp\GeneralPurposeMotorBoard.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\codegentemp\GeneralPurposeMotorBoard.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_1028
	Net_1032
	\CapSense:Net_545\
	\CapSense:Net_544\
	\ADC:Net_3125\
	\ADC:Net_3126\
	\CAN:Net_15\
	\CAN:Net_13\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_1191
	Net_1192
	Net_1193
	Net_1194
	Net_1195
	Net_1196
	Net_1197
	Net_1200
	Net_1201
	Net_1208
	\Status_Reg_Switches:status_7\
	\Timer_PWM:TimerUDB:ctrl_ten\
	\Timer_PWM:TimerUDB:ctrl_cmode_0\
	\Timer_PWM:TimerUDB:ctrl_tmode_1\
	\Timer_PWM:TimerUDB:ctrl_tmode_0\
	\Timer_PWM:TimerUDB:ctrl_ic_1\
	\Timer_PWM:TimerUDB:ctrl_ic_0\
	Net_1546
	Net_1543
	\QuadDec:Cnt16:Net_95\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	\ADC_SAR_Seq_1:Net_3125\
	\ADC_SAR_Seq_1:Net_3126\


Deleted 37 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Output_Pin_1_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Input_Pin_0_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Input_Pin_1_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__CompP_0_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__CompM_0_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__CompP_1_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__CompM_1_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Wakeup_Pin_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Timer_Pin_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing \CapSense:Net_104\ to zero
Aliasing \CapSense:Net_312\ to zero
Aliasing \CapSense:tmpOE__Cmod_net_0\ to tmpOE__Output_Pin_0_net_0
Aliasing \CapSense:IDAC2:Net_3\ to tmpOE__Output_Pin_0_net_0
Aliasing \CapSense:tmpOE__Sns_net_1\ to tmpOE__Output_Pin_0_net_0
Aliasing \CapSense:tmpOE__Sns_net_0\ to tmpOE__Output_Pin_0_net_0
Aliasing \CapSense:IDAC1:Net_3\ to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__IDAC_8bit_Out_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__IDAC_7bit_In_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing \IDAC_8bit:Net_3\ to tmpOE__Output_Pin_0_net_0
Aliasing \IDAC_7bit:Net_3\ to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__ADC_0_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__ADC_1P_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__ADC_1M_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__ADC_2_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__ADC_3_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing \ADC:Net_3107\ to zero
Aliasing \ADC:Net_3106\ to zero
Aliasing \ADC:Net_3105\ to zero
Aliasing \ADC:Net_3104\ to zero
Aliasing \ADC:Net_3103\ to zero
Aliasing \ADC:Net_3207_1\ to zero
Aliasing \ADC:Net_3207_0\ to zero
Aliasing \ADC:Net_3235\ to zero
Aliasing tmpOE__PWM_0_Out_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__PWM_1_Out_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__PWM_2_Out_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing \Timer:Net_75\ to zero
Aliasing \Timer:Net_69\ to tmpOE__Output_Pin_0_net_0
Aliasing \Timer:Net_82\ to \Timer:Net_66\
Aliasing \Timer:Net_72\ to \Timer:Net_66\
Aliasing \PWM_2:Net_81\ to \Timer:Net_81\
Aliasing \PWM_2:Net_75\ to zero
Aliasing \PWM_2:Net_69\ to tmpOE__Output_Pin_0_net_0
Aliasing \PWM_2:Net_66\ to zero
Aliasing \PWM_2:Net_82\ to zero
Aliasing \PWM_2:Net_72\ to zero
Aliasing \PWM_1:Net_81\ to \Timer:Net_81\
Aliasing \PWM_1:Net_75\ to zero
Aliasing \PWM_1:Net_69\ to tmpOE__Output_Pin_0_net_0
Aliasing \PWM_1:Net_66\ to zero
Aliasing \PWM_1:Net_82\ to zero
Aliasing \PWM_1:Net_72\ to zero
Aliasing \PWM_0:Net_81\ to \Timer:Net_81\
Aliasing \PWM_0:Net_75\ to zero
Aliasing \PWM_0:Net_69\ to tmpOE__Output_Pin_0_net_0
Aliasing \PWM_0:Net_66\ to zero
Aliasing \PWM_0:Net_82\ to zero
Aliasing \PWM_0:Net_72\ to zero
Aliasing tmpOE__RX_1_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__TX_1_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Output_Pin_0_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__Output_Pin_0_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing \Status_Reg_Switches:status_6\ to zero
Aliasing \Status_Reg_Switches:status_5\ to zero
Aliasing \Status_Reg_Switches:status_4\ to zero
Aliasing \Status_Reg_Switches:status_3\ to zero
Aliasing \Status_Reg_Switches:status_2\ to zero
Aliasing Net_1286 to zero
Aliasing \Timer_PWM:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_PWM:TimerUDB:trigger_enable\ to tmpOE__Output_Pin_0_net_0
Aliasing \Timer_PWM:TimerUDB:status_6\ to zero
Aliasing \Timer_PWM:TimerUDB:status_5\ to zero
Aliasing \Timer_PWM:TimerUDB:status_4\ to zero
Aliasing \Timer_PWM:TimerUDB:status_0\ to \Timer_PWM:TimerUDB:tc_i\
Aliasing \PWM_Motor:Net_75\ to zero
Aliasing \PWM_Motor:Net_69\ to tmpOE__Output_Pin_0_net_0
Aliasing \PWM_Motor:Net_66\ to zero
Aliasing \PWM_Motor:Net_82\ to zero
Aliasing \PWM_Motor:Net_72\ to zero
Aliasing tmpOE__FAULT_MOTOR_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__ERROR_LED_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__CAN_LED_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__DEBUG_LED_1_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing \QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:underflow\ to \QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec:Cnt16:CounterUDB:tc_i\ to \QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec:bQuadDec:status_4\ to zero
Aliasing \QuadDec:bQuadDec:status_5\ to zero
Aliasing \QuadDec:bQuadDec:status_6\ to zero
Aliasing \QuadDec:Net_1229\ to tmpOE__Output_Pin_0_net_0
Aliasing \ADC_SAR_Seq_1:Net_3107\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3106\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3105\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3104\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3103\ to zero
Aliasing \ADC_SAR_Seq_1:tmpOE__Bypass_net_0\ to tmpOE__Output_Pin_0_net_0
Aliasing \ADC_SAR_Seq_1:Net_3207_1\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3207_0\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3235\ to zero
Aliasing \Can_addr:status_4\ to zero
Aliasing \Can_addr:status_5\ to zero
Aliasing \Can_addr:status_6\ to zero
Aliasing \Can_addr:status_7\ to zero
Aliasing tmpOE__Pin_Motor_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Pin_Limit_2_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Pin_Limit_1_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Pin_Pot_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Dip_1_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Dip_2_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Dip_3_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Dip_4_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Pin_Encoder_A_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Pin_Encoder_B_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing tmpOE__Pin_Encoder_Z_net_0 to tmpOE__Output_Pin_0_net_0
Aliasing \Timer_PWM:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_PWM:TimerUDB:hwEnable_reg\\D\ to \Timer_PWM:TimerUDB:run_mode\
Aliasing \Timer_PWM:TimerUDB:capture_out_reg_i\\D\ to \Timer_PWM:TimerUDB:capt_fifo_load_int\
Aliasing \QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_1648_0
Aliasing Net_1659_0D to zero
Aliasing Net_1658_0D to zero
Aliasing Net_1657_0D to zero
Aliasing \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\ to Net_1648_1
Aliasing Net_1659_1D to zero
Aliasing Net_1658_1D to zero
Aliasing Net_1657_1D to zero
Removing Lhs of wire one[6] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Output_Pin_1_net_0[9] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Input_Pin_0_net_0[15] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Input_Pin_1_net_0[21] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__CompP_0_net_0[34] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__CompM_0_net_0[40] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__CompP_1_net_0[51] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__CompM_1_net_0[57] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Wakeup_Pin_net_0[66] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Timer_Pin_net_0[75] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \CapSense:Net_104\[89] = zero[2]
Removing Lhs of wire \CapSense:Net_312\[93] = zero[2]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[96] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \CapSense:IDAC2:Net_3\[103] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_1\[105] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[106] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \CapSense:IDAC1:Net_3\[114] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__IDAC_8bit_Out_net_0[119] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__IDAC_7bit_In_net_0[126] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \IDAC_8bit:Net_3\[133] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \IDAC_7bit:Net_3\[135] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__ADC_0_net_0[161] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__ADC_1P_net_0[168] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__ADC_1M_net_0[175] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__ADC_2_net_0[182] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__ADC_3_net_0[188] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \ADC:Net_3107\[271] = zero[2]
Removing Lhs of wire \ADC:Net_3106\[272] = zero[2]
Removing Lhs of wire \ADC:Net_3105\[273] = zero[2]
Removing Lhs of wire \ADC:Net_3104\[274] = zero[2]
Removing Lhs of wire \ADC:Net_3103\[275] = zero[2]
Removing Lhs of wire \ADC:Net_17\[324] = \ADC:Net_1845\[195]
Removing Lhs of wire \ADC:Net_3207_1\[345] = zero[2]
Removing Lhs of wire \ADC:Net_3207_0\[346] = zero[2]
Removing Lhs of wire \ADC:Net_3235\[347] = zero[2]
Removing Lhs of wire tmpOE__PWM_0_Out_net_0[415] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__PWM_1_Out_net_0[422] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__PWM_2_Out_net_0[429] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \Timer:Net_81\[436] = Net_4214[411]
Removing Lhs of wire \Timer:Net_75\[437] = zero[2]
Removing Lhs of wire \Timer:Net_69\[438] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \Timer:Net_66\[439] = Net_3276[76]
Removing Lhs of wire \Timer:Net_82\[440] = Net_3276[76]
Removing Lhs of wire \Timer:Net_72\[441] = Net_3276[76]
Removing Lhs of wire \PWM_2:Net_81\[448] = Net_4214[411]
Removing Lhs of wire \PWM_2:Net_75\[449] = zero[2]
Removing Lhs of wire \PWM_2:Net_69\[450] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \PWM_2:Net_66\[451] = zero[2]
Removing Lhs of wire \PWM_2:Net_82\[452] = zero[2]
Removing Lhs of wire \PWM_2:Net_72\[453] = zero[2]
Removing Lhs of wire \PWM_1:Net_81\[460] = Net_4214[411]
Removing Lhs of wire \PWM_1:Net_75\[461] = zero[2]
Removing Lhs of wire \PWM_1:Net_69\[462] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \PWM_1:Net_66\[463] = zero[2]
Removing Lhs of wire \PWM_1:Net_82\[464] = zero[2]
Removing Lhs of wire \PWM_1:Net_72\[465] = zero[2]
Removing Lhs of wire \PWM_0:Net_81\[472] = Net_4214[411]
Removing Lhs of wire \PWM_0:Net_75\[473] = zero[2]
Removing Lhs of wire \PWM_0:Net_69\[474] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \PWM_0:Net_66\[475] = zero[2]
Removing Lhs of wire \PWM_0:Net_82\[476] = zero[2]
Removing Lhs of wire \PWM_0:Net_72\[477] = zero[2]
Removing Lhs of wire tmpOE__RX_1_net_0[483] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__TX_1_net_0[489] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \UART:select_s_wire\[505] = zero[2]
Removing Rhs of wire \UART:rx_wire\[506] = \UART:Net_1268\[507]
Removing Lhs of wire \UART:Net_1170\[510] = \UART:Net_847\[504]
Removing Lhs of wire \UART:sclk_s_wire\[511] = zero[2]
Removing Lhs of wire \UART:mosi_s_wire\[512] = zero[2]
Removing Lhs of wire \UART:miso_m_wire\[513] = zero[2]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[515] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[524] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \UART:cts_wire\[528] = zero[2]
Removing Lhs of wire \Status_Reg_Switches:status_6\[555] = zero[2]
Removing Lhs of wire \Status_Reg_Switches:status_5\[556] = zero[2]
Removing Lhs of wire \Status_Reg_Switches:status_4\[557] = zero[2]
Removing Lhs of wire \Status_Reg_Switches:status_3\[558] = zero[2]
Removing Lhs of wire \Status_Reg_Switches:status_2\[559] = zero[2]
Removing Lhs of wire \Status_Reg_Switches:status_1\[560] = Net_1648_1[561]
Removing Rhs of wire Net_1648_1[561] = \Debouncer_1:DEBOUNCER[1]:d_sync_0\[890]
Removing Lhs of wire \Status_Reg_Switches:status_0\[562] = Net_1648_0[563]
Removing Rhs of wire Net_1648_0[563] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[884]
Removing Lhs of wire Net_1286[569] = zero[2]
Removing Lhs of wire \Timer_PWM:TimerUDB:ctrl_enable\[583] = \Timer_PWM:TimerUDB:control_7\[575]
Removing Lhs of wire \Timer_PWM:TimerUDB:ctrl_cmode_1\[585] = zero[2]
Removing Rhs of wire \Timer_PWM:TimerUDB:timer_enable\[594] = \Timer_PWM:TimerUDB:runmode_enable\[607]
Removing Rhs of wire \Timer_PWM:TimerUDB:run_mode\[595] = \Timer_PWM:TimerUDB:hwEnable\[596]
Removing Lhs of wire \Timer_PWM:TimerUDB:run_mode\[595] = \Timer_PWM:TimerUDB:control_7\[575]
Removing Lhs of wire \Timer_PWM:TimerUDB:trigger_enable\[598] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \Timer_PWM:TimerUDB:tc_i\[600] = \Timer_PWM:TimerUDB:status_tc\[597]
Removing Lhs of wire \Timer_PWM:TimerUDB:capt_fifo_load_int\[606] = \Timer_PWM:TimerUDB:capt_fifo_load\[593]
Removing Lhs of wire \Timer_PWM:TimerUDB:status_6\[609] = zero[2]
Removing Lhs of wire \Timer_PWM:TimerUDB:status_5\[610] = zero[2]
Removing Lhs of wire \Timer_PWM:TimerUDB:status_4\[611] = zero[2]
Removing Lhs of wire \Timer_PWM:TimerUDB:status_0\[612] = \Timer_PWM:TimerUDB:status_tc\[597]
Removing Lhs of wire \Timer_PWM:TimerUDB:status_1\[613] = \Timer_PWM:TimerUDB:capt_fifo_load\[593]
Removing Rhs of wire \Timer_PWM:TimerUDB:status_2\[614] = \Timer_PWM:TimerUDB:fifo_full\[615]
Removing Rhs of wire \Timer_PWM:TimerUDB:status_3\[616] = \Timer_PWM:TimerUDB:fifo_nempty\[617]
Removing Lhs of wire \Timer_PWM:TimerUDB:cs_addr_2\[620] = zero[2]
Removing Lhs of wire \Timer_PWM:TimerUDB:cs_addr_1\[621] = \Timer_PWM:TimerUDB:trig_reg\[608]
Removing Lhs of wire \Timer_PWM:TimerUDB:cs_addr_0\[622] = \Timer_PWM:TimerUDB:per_zero\[599]
Removing Lhs of wire \PWM_Motor:Net_81\[654] = Net_1309[666]
Removing Lhs of wire \PWM_Motor:Net_75\[655] = zero[2]
Removing Lhs of wire \PWM_Motor:Net_69\[656] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \PWM_Motor:Net_66\[657] = zero[2]
Removing Lhs of wire \PWM_Motor:Net_82\[658] = zero[2]
Removing Lhs of wire \PWM_Motor:Net_72\[659] = zero[2]
Removing Lhs of wire tmpOE__FAULT_MOTOR_net_0[669] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__ERROR_LED_net_0[675] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__CAN_LED_net_0[681] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__DEBUG_LED_1_net_0[687] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \QuadDec:Cnt16:Net_89\[694] = \QuadDec:Net_1251\[695]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[702] = zero[2]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[703] = zero[2]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:ctrl_enable\[715] = \QuadDec:Cnt16:CounterUDB:control_7\[707]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:capt_rising\[717] = zero[2]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:capt_falling\[718] = \QuadDec:Cnt16:CounterUDB:prevCapture\[716]
Removing Rhs of wire \QuadDec:Net_1260\[722] = \QuadDec:bQuadDec:state_2\[862]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:final_enable\[724] = \QuadDec:Cnt16:CounterUDB:control_7\[707]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:counter_enable\[725] = \QuadDec:Cnt16:CounterUDB:control_7\[707]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_0\[726] = \QuadDec:Cnt16:CounterUDB:cmp_out_status\[727]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_1\[728] = \QuadDec:Cnt16:CounterUDB:per_zero\[729]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_2\[730] = \QuadDec:Cnt16:CounterUDB:overflow_status\[731]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_3\[732] = \QuadDec:Cnt16:CounterUDB:underflow_status\[733]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:status_4\[734] = \QuadDec:Cnt16:CounterUDB:hwCapture\[720]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_5\[735] = \QuadDec:Cnt16:CounterUDB:fifo_full\[736]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:status_6\[737] = \QuadDec:Cnt16:CounterUDB:fifo_nempty\[738]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:overflow\[741] = \QuadDec:Cnt16:CounterUDB:per_FF\[742]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:underflow\[743] = \QuadDec:Cnt16:CounterUDB:status_1\[728]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:tc_i\[746] = \QuadDec:Cnt16:CounterUDB:reload_tc\[723]
Removing Rhs of wire \QuadDec:Net_1275\[748] = \QuadDec:Cnt16:CounterUDB:tc_reg_i\[747]
Removing Rhs of wire \QuadDec:Cnt16:CounterUDB:cmp_out_i\[749] = \QuadDec:Cnt16:CounterUDB:cmp_equal\[750]
Removing Rhs of wire \QuadDec:Net_1264\[753] = \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[752]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:dp_dir\[757] = \QuadDec:Net_1251\[695]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_2\[758] = \QuadDec:Net_1251\[695]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_1\[759] = \QuadDec:Cnt16:CounterUDB:count_enable\[756]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cs_addr_0\[760] = \QuadDec:Cnt16:CounterUDB:reload\[721]
Removing Lhs of wire \QuadDec:Net_1290\[837] = \QuadDec:Net_1275\[748]
Removing Lhs of wire \QuadDec:bQuadDec:index_filt\[860] = \QuadDec:Net_1232\[861]
Removing Lhs of wire \QuadDec:Net_1232\[861] = tmpOE__Output_Pin_0_net_0[1]
Removing Rhs of wire \QuadDec:bQuadDec:error\[863] = \QuadDec:bQuadDec:state_3\[864]
Removing Lhs of wire \QuadDec:bQuadDec:status_0\[867] = \QuadDec:Net_530\[868]
Removing Lhs of wire \QuadDec:bQuadDec:status_1\[869] = \QuadDec:Net_611\[870]
Removing Lhs of wire \QuadDec:bQuadDec:status_2\[871] = \QuadDec:Net_1260\[722]
Removing Lhs of wire \QuadDec:bQuadDec:status_3\[872] = \QuadDec:bQuadDec:error\[863]
Removing Lhs of wire \QuadDec:bQuadDec:status_4\[873] = zero[2]
Removing Lhs of wire \QuadDec:bQuadDec:status_5\[874] = zero[2]
Removing Lhs of wire \QuadDec:bQuadDec:status_6\[875] = zero[2]
Removing Lhs of wire \QuadDec:Net_1229\[879] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \QuadDec:Net_1272\[880] = \QuadDec:Net_1264\[753]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3107\[967] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3106\[968] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3105\[969] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3104\[970] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3103\[971] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:tmpOE__Bypass_net_0\[973] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_17\[1019] = \ADC_SAR_Seq_1:Net_1845\[898]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_1\[1041] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_0\[1042] = zero[2]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3235\[1043] = zero[2]
Removing Lhs of wire \Can_addr:status_0\[1112] = Net_1531[1113]
Removing Lhs of wire \Can_addr:status_1\[1114] = Net_1532[1115]
Removing Lhs of wire \Can_addr:status_2\[1116] = Net_1533[1117]
Removing Lhs of wire \Can_addr:status_3\[1118] = Net_1534[1119]
Removing Lhs of wire \Can_addr:status_4\[1120] = zero[2]
Removing Lhs of wire \Can_addr:status_5\[1121] = zero[2]
Removing Lhs of wire \Can_addr:status_6\[1122] = zero[2]
Removing Lhs of wire \Can_addr:status_7\[1123] = zero[2]
Removing Lhs of wire tmpOE__Pin_Motor_net_0[1127] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_Limit_2_net_0[1141] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_Limit_1_net_0[1147] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_Pot_net_0[1154] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Dip_1_net_0[1164] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Dip_2_net_0[1169] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Dip_3_net_0[1174] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Dip_4_net_0[1179] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_Encoder_A_net_0[1185] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_Encoder_B_net_0[1190] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire tmpOE__Pin_Encoder_Z_net_0[1195] = tmpOE__Output_Pin_0_net_0[1]
Removing Lhs of wire \Timer_PWM:TimerUDB:capture_last\\D\[1200] = zero[2]
Removing Lhs of wire \Timer_PWM:TimerUDB:tc_reg_i\\D\[1201] = \Timer_PWM:TimerUDB:status_tc\[597]
Removing Lhs of wire \Timer_PWM:TimerUDB:hwEnable_reg\\D\[1202] = \Timer_PWM:TimerUDB:control_7\[575]
Removing Lhs of wire \Timer_PWM:TimerUDB:capture_out_reg_i\\D\[1203] = \Timer_PWM:TimerUDB:capt_fifo_load\[593]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:prevCapture\\D\[1205] = zero[2]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[1206] = \QuadDec:Cnt16:CounterUDB:overflow\[741]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[1207] = \QuadDec:Cnt16:CounterUDB:status_1\[728]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[1208] = \QuadDec:Cnt16:CounterUDB:reload_tc\[723]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:prevCompare\\D\[1209] = \QuadDec:Cnt16:CounterUDB:cmp_out_i\[749]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1210] = \QuadDec:Cnt16:CounterUDB:cmp_out_i\[749]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[1211] = \QuadDec:Net_1203\[755]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[1219] = Net_1628_0[885]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[1220] = Net_1648_0[563]
Removing Lhs of wire Net_1659_0D[1221] = zero[2]
Removing Lhs of wire Net_1658_0D[1222] = zero[2]
Removing Lhs of wire Net_1657_0D[1223] = zero[2]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_0\\D\[1224] = Net_1628_1[891]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\[1225] = Net_1648_1[561]
Removing Lhs of wire Net_1659_1D[1226] = zero[2]
Removing Lhs of wire Net_1658_1D[1227] = zero[2]
Removing Lhs of wire Net_1657_1D[1228] = zero[2]

------------------------------------------------------
Aliased 0 equations, 200 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Output_Pin_0_net_0' (cost = 0):
tmpOE__Output_Pin_0_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_PWM:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_PWM:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_PWM:TimerUDB:timer_enable\' (cost = 0):
\Timer_PWM:TimerUDB:timer_enable\ <= (\Timer_PWM:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec:Cnt16:CounterUDB:status_1\
	OR \QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:A_j\' (cost = 1):
\QuadDec:bQuadDec:A_j\ <= ((\QuadDec:bQuadDec:quad_A_delayed_0\ and \QuadDec:bQuadDec:quad_A_delayed_1\ and \QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:A_k\' (cost = 3):
\QuadDec:bQuadDec:A_k\ <= ((not \QuadDec:bQuadDec:quad_A_delayed_0\ and not \QuadDec:bQuadDec:quad_A_delayed_1\ and not \QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:B_j\' (cost = 1):
\QuadDec:bQuadDec:B_j\ <= ((\QuadDec:bQuadDec:quad_B_delayed_0\ and \QuadDec:bQuadDec:quad_B_delayed_1\ and \QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:B_k\' (cost = 3):
\QuadDec:bQuadDec:B_k\ <= ((not \QuadDec:bQuadDec:quad_B_delayed_0\ and not \QuadDec:bQuadDec:quad_B_delayed_1\ and not \QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:Net_1151\' (cost = 0):
\QuadDec:Net_1151\ <= (not \QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec:Net_1287\' (cost = 0):
\QuadDec:Net_1287\ <= (not \QuadDec:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec:Net_1248\' (cost = 2):
\QuadDec:Net_1248\ <= ((not \QuadDec:Net_1264\ and \QuadDec:Net_1275\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 13 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_PWM:TimerUDB:capt_fifo_load\ to zero
Aliasing \QuadDec:Cnt16:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \Timer_PWM:TimerUDB:capt_fifo_load\[593] = zero[2]
Removing Lhs of wire \Timer_PWM:TimerUDB:trig_reg\[608] = \Timer_PWM:TimerUDB:control_7\[575]
Removing Lhs of wire \QuadDec:Cnt16:CounterUDB:hwCapture\[720] = zero[2]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\GeneralPurposeMotorBoard.cyprj -dcpsoc3 GeneralPurposeMotorBoard.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.422ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 19 January 2023 17:48:18
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\vboxuser\HuskyRobotics\General_Purpose_Motor_Board_PY2023\GeneralPurposeMotorBoard\GeneralPurposeMotorBoard.cydsn\GeneralPurposeMotorBoard.cyprj -d CY8C4248AZI-L485 GeneralPurposeMotorBoard.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer_PWM:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_PWM:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: Net_1659_0 from registered to combinatorial
    Converted constant MacroCell: Net_1658_0 from registered to combinatorial
    Converted constant MacroCell: Net_1657_0 from registered to combinatorial
    Converted constant MacroCell: Net_1659_1 from registered to combinatorial
    Converted constant MacroCell: Net_1658_1 from registered to combinatorial
    Converted constant MacroCell: Net_1657_1 from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'CAN_HFCLK'. Fanout=0
    Digital Clock 0: Automatic-assigning  clock 'timer_clock'. Fanout=5, Signal=Net_10_digital
    Fixed Function Clock 7: Automatic-assigning  clock 'CapSense_SampleClk'. Signal=\CapSense:Net_420_ff7\
    Fixed Function Clock 6: Automatic-assigning  clock 'CapSense_SenseClk'. Signal=\CapSense:Net_429_ff6\
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1'. Signal=Net_1309_ff11
    Fixed Function Clock 10: Automatic-assigning  clock 'ADC_SAR_Seq_1_intClock'. Signal=\ADC_SAR_Seq_1:Net_1845_ff10\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_1MHz'. Signal=Net_4214_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'Clock_1MHz'. Signal=Net_4214_ff13
    Fixed Function Clock 14: Automatic-assigning  clock 'Clock_1MHz'. Signal=Net_4214_ff14
    Fixed Function Clock 15: Automatic-assigning  clock 'Clock_1MHz'. Signal=Net_4214_ff15
Error: mpr.M0143: Too many clocks allocated for SARADC components. (App=cydsfit)
    Alignment-Only Clock: Automatic-assigning  clock 'ADC_intClock'. Fanout=0
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_1643_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_PWM:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 25 pin(s) will be assigned a location by the fitter: \CapSense:Cmod(0)\, \CapSense:Sns(0)\, \CapSense:Sns(1)\, ADC_0(0), ADC_1M(0), ADC_1P(0), ADC_2(0), ADC_3(0), CompM_0(0), CompM_1(0), CompP_0(0), CompP_1(0), IDAC_7bit_In(0), IDAC_8bit_Out(0), Input_Pin_0(0), Input_Pin_1(0), Output_Pin_0(0), Output_Pin_1(0), Pin_Encoder_Z(0), Pin_Motor(0), PWM_0_Out(0), PWM_1_Out(0), PWM_2_Out(0), Timer_Pin(0), Wakeup_Pin(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec:Net_1264\, Duplicate of \QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
Error: mpr.M0014: Resource limit: Maximum number of SAR ADC exceeded (max=1, needed=2). (App=cydsfit)
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Output_Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_Pin_0(0)__PA ,
            pad => Output_Pin_0(0)_PAD );

    Pin : Name = Output_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_Pin_1(0)__PA ,
            pad => Output_Pin_1(0)_PAD );

    Pin : Name = Input_Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_Pin_0(0)__PA ,
            pad => Input_Pin_0(0)_PAD );

    Pin : Name = Input_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Input_Pin_1(0)__PA ,
            pad => Input_Pin_1(0)_PAD );

    Pin : Name = CompP_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompP_0(0)__PA ,
            analog_term => Net_1030 ,
            pad => CompP_0(0)_PAD );

    Pin : Name = CompM_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompM_0(0)__PA ,
            analog_term => Net_1029 ,
            pad => CompM_0(0)_PAD );

    Pin : Name = CompP_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompP_1(0)__PA ,
            analog_term => Net_1034 ,
            pad => CompP_1(0)_PAD );

    Pin : Name = CompM_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompM_1(0)__PA ,
            analog_term => Net_1033 ,
            pad => CompM_1(0)_PAD );

    Pin : Name = Wakeup_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Wakeup_Pin(0)__PA ,
            pad => Wakeup_Pin(0)_PAD );

    Pin : Name = Timer_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Timer_Pin(0)__PA ,
            fb => Net_3276 ,
            pad => Timer_Pin(0)_PAD );

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_398\ ,
            pad => \CapSense:Cmod(0)_PAD\ );

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(0)_PAD\ );

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(1)_PAD\ );

    Pin : Name = IDAC_8bit_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IDAC_8bit_Out(0)__PA ,
            analog_term => Net_1037 ,
            pad => IDAC_8bit_Out(0)_PAD );

    Pin : Name = IDAC_7bit_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IDAC_7bit_In(0)__PA ,
            analog_term => Net_1038 ,
            pad => IDAC_7bit_In(0)_PAD );

    Pin : Name = ADC_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_0(0)__PA ,
            analog_term => Net_240 ,
            pad => ADC_0(0)_PAD );

    Pin : Name = ADC_1P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_1P(0)__PA ,
            analog_term => Net_242 ,
            pad => ADC_1P(0)_PAD );

    Pin : Name = ADC_1M(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_1M(0)__PA ,
            analog_term => Net_243 ,
            pad => ADC_1M(0)_PAD );

    Pin : Name = ADC_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_2(0)__PA ,
            analog_term => Net_689 ,
            pad => ADC_2(0)_PAD );

    Pin : Name = ADC_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_3(0)__PA ,
            analog_term => Net_682 ,
            pad => ADC_3(0)_PAD );

    Pin : Name = PWM_0_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_0_Out(0)__PA ,
            pin_input => Net_1048 ,
            pad => PWM_0_Out(0)_PAD );

    Pin : Name = PWM_1_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_1_Out(0)__PA ,
            pin_input => Net_1049 ,
            pad => PWM_1_Out(0)_PAD );

    Pin : Name = PWM_2_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_2_Out(0)__PA ,
            pin_input => Net_1050 ,
            pad => PWM_2_Out(0)_PAD );

    Pin : Name = RX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_1(0)__PA ,
            fb => Net_11 ,
            pad => RX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_1(0)__PA ,
            pin_input => Net_12 ,
            pad => TX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = FAULT_MOTOR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FAULT_MOTOR(0)__PA ,
            pad => FAULT_MOTOR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ERROR_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ERROR_LED(0)__PA ,
            pad => ERROR_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_LED(0)__PA ,
            pad => CAN_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_LED_1(0)__PA ,
            pad => DEBUG_LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_Seq_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_Seq_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_Seq_1:Net_3225\ ,
            pad => \ADC_SAR_Seq_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_Motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Motor(0)__PA ,
            pin_input => Net_1573 ,
            pad => Pin_Motor(0)_PAD );

    Pin : Name = Pin_Limit_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Limit_2(0)__PA ,
            fb => Net_1595 ,
            annotation => Net_1586 ,
            pad => Pin_Limit_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Limit_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Limit_1(0)__PA ,
            fb => Net_1593 ,
            annotation => Net_1589 ,
            pad => Pin_Limit_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Pot(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Pot(0)__PA ,
            analog_term => Net_1524 ,
            pad => Pin_Pot(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dip_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dip_1(0)__PA ,
            fb => Net_1604 ,
            pad => Dip_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dip_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dip_2(0)__PA ,
            fb => Net_1606 ,
            pad => Dip_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dip_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dip_3(0)__PA ,
            fb => Net_1608 ,
            pad => Dip_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dip_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Dip_4(0)__PA ,
            fb => Net_1610 ,
            pad => Dip_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_A(0)__PA ,
            fb => Net_1392 ,
            pad => Pin_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_B(0)__PA ,
            fb => Net_1393 ,
            pad => Pin_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_Z(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_Z(0)__PA ,
            pad => Pin_Encoder_Z(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Timer_PWM:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_PWM:TimerUDB:control_7\ * \Timer_PWM:TimerUDB:per_zero\
        );
        Output = \Timer_PWM:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec:Cnt16:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1251\ * \QuadDec:Net_1275\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\QuadDec:Net_1251\ * \QuadDec:Net_1275\ * 
              !\QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=Net_1531, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1604
        );
        Output = Net_1531 (fanout=1)

    MacroCell: Name=Net_1532, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1606
        );
        Output = Net_1532 (fanout=1)

    MacroCell: Name=Net_1533, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1608
        );
        Output = Net_1533 (fanout=1)

    MacroCell: Name=Net_1534, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1610
        );
        Output = Net_1534 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1392
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1393
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1203_split\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec:bQuadDec:quad_A_filt\
            + \QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec:bQuadDec:quad_B_filt\
            + \QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=Net_1648_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1643_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1593
        );
        Output = Net_1648_0 (fanout=1)

    MacroCell: Name=Net_1648_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1643_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1595
        );
        Output = Net_1648_1 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_PWM:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_10_digital ,
            cs_addr_1 => \Timer_PWM:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_PWM:TimerUDB:per_zero\ ,
            z0_comb => \Timer_PWM:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_PWM:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_PWM:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_10_digital ,
            cs_addr_2 => \QuadDec:Net_1251\ ,
            cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_10_digital ,
            cs_addr_2 => \QuadDec:Net_1251\ ,
            cs_addr_1 => \QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Can_addr:sts:sts_reg\
        PORT MAP (
            status_3 => Net_1534 ,
            status_2 => Net_1533 ,
            status_1 => Net_1532 ,
            status_0 => Net_1531 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Status_Reg_Switches:sts_intr:sts_reg\
        PORT MAP (
            status_1 => Net_1648_1 ,
            status_0 => Net_1648_0 ,
            interrupt => Net_1597 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000011"
            cy_md_select = "0000000"
        }
        Clock Enable: True

    statusicell: Name =\Timer_PWM:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10_digital ,
            status_3 => \Timer_PWM:TimerUDB:status_3\ ,
            status_2 => \Timer_PWM:TimerUDB:status_2\ ,
            status_0 => \Timer_PWM:TimerUDB:status_tc\ ,
            interrupt => Net_1617 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec:Net_1260\ ,
            clock => Net_10_digital ,
            status_6 => \QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_10_digital ,
            status_3 => \QuadDec:bQuadDec:error\ ,
            status_2 => \QuadDec:Net_1260\ ,
            status_1 => \QuadDec:Net_611\ ,
            status_0 => \QuadDec:Net_530\ ,
            interrupt => Net_1396 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10_digital ,
            control_7 => \Timer_PWM:TimerUDB:control_7\ ,
            control_6 => \Timer_PWM:TimerUDB:control_6\ ,
            control_5 => \Timer_PWM:TimerUDB:control_5\ ,
            control_4 => \Timer_PWM:TimerUDB:control_4\ ,
            control_3 => \Timer_PWM:TimerUDB:control_3\ ,
            control_2 => \Timer_PWM:TimerUDB:control_2\ ,
            control_1 => \Timer_PWM:TimerUDB:control_1\ ,
            control_0 => \Timer_PWM:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_10_digital ,
            control_7 => \QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Input_0_Int
        PORT MAP (
            interrupt => Net_670 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Input_1_Int
        PORT MAP (
            interrupt => Net_671 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =LPComp_Int
        PORT MAP (
            interrupt => LPCOMP_INT_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Wakeup_Pin_Int
        PORT MAP (
            interrupt => Net_4772 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =Timer_Int
        PORT MAP (
            interrupt => Net_1036 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ADC_EOC_Int
        PORT MAP (
            interrupt => Net_1039 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =PWM_0_Int
        PORT MAP (
            interrupt => Net_1047 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_1185 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec:isr\
        PORT MAP (
            interrupt => Net_1396 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1597 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_period_PWM
        PORT MAP (
            interrupt => Net_1617 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :   14 :   18 :   32 : 43.75 %
IO                            :   47 :    6 :   53 : 88.68 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    1 :    2 : 50.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    1 :    2 : 50.00 %
Serial Communication (SCB)    :    1 :    3 :    4 : 25.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
Timer/Counter/PWM             :    5 :    3 :    8 : 62.50 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :   28 :   64 : 56.25 %
  Unique P-terms              :   60 :   68 :  128 : 46.88 %
  Total P-terms               :   66 :      :      :        
  Datapath Cells              :    3 :    5 :    8 : 37.50 %
  Status Cells                :    5 :    3 :    8 : 62.50 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    4 :      :      :        
  Control Cells               :    2 :    6 :    8 : 25.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    2 :    2 :    4 : 50.00 %
LP Comparator                 :    2 :    0 :    2 : 100.00 %
SAR ADC                       :    2 :   -1 :    1 : 200.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    2 :    0 :    2 : 100.00 %
  8-bit IDAC                  :    2 :    0 :    2 : 100.00 %
</CYPRESSTAG>
Error: mpr.M0145: 'Pin_Encoder_A(0)' cannot be placed at P6[2]. P6 cannot be used for routed connections. (App=cydsfit)
Error: mpr.M0145: 'Pin_Encoder_B(0)' cannot be placed at P6[4]. P6 cannot be used for routed connections. (App=cydsfit)
Technology Mapping: Elapsed time ==> 0s.140ms
Tech Mapping phase: Elapsed time ==> 0s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 0s.359ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
