INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/Adder_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/imports/new/SkipADD_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SkipADD_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/imports/new/SkipAdd_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SkipAdd_32bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/SkipAdd_33bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SkipAdd_33bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/Adder_34bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_34Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/Adder_33bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_33Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/Adder_32Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_32Bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sources_1/new/SkipAdd_34bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SkipAdd_34bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bassem/Documents/GitHub/PLC Project/PLC_Project/PLC_Project.srcs/sim_1/new/tb_Adder_33bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Adder_33bit
