module fsm_module (
    input clk,
    input reset,
    input shared_signal,
    output fsm1_out,
    output fsm2_out
);

    parameter IDLE = 2'b00;
    parameter STATE1 = 2'b01;
    parameter STATE2 = 2'b10;
    parameter STATE3 = 2'b11;
    
    reg [1:0] current_state_fsm1 = IDLE;
    reg [1:0] current_state_fsm2 = IDLE;
    
    reg [1:0] next_state_fsm1 = IDLE;
    reg [1:0] next_state_fsm2 = IDLE;
    
    reg fsm1_out_reg = 0;
    reg fsm2_out_reg = 0;
    
    reg shared_signal_reg = 0;
    
    // FSM1
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm1 <= IDLE;
        end else begin
            current_state_fsm1 <= next_state_fsm1;
        end
    end
    
    always @(current_state_fsm1) begin
        next_state_fsm1 = current_state_fsm1;
        case (current_state_fsm1)
            IDLE: begin
                next_state_fsm1 = STATE1;
                fsm1_out_reg = 1;
            end
            STATE1: begin
                if (shared_signal_reg) begin
                    next_state_fsm1 = STATE2;
                    fsm1_out_reg = 0;
                end
            end
            STATE2: begin
                next_state_fsm1 = STATE3;
                fsm1_out_reg = 0;
            end
            STATE3: begin
                next_state_fsm1 = STATE1;
                fsm1_out_reg = 0;
            end
        endcase
    end
    
    // FSM2
    always @(posedge clk, posedge reset) begin
        if (reset) begin
            current_state_fsm2 <= IDLE;
        end else begin
            current_state_fsm2 <= next_state_fsm2;
        end
    end
    
    always @(current_state_fsm2) begin
        next_state_fsm2 = current_state_fsm2;
        case (current_state_fsm2)
            IDLE: begin
                next_state_fsm2 = STATE1;
                fsm2_out_reg = 1;
            end
            STATE1: begin
                next_state_fsm2 = STATE2;
                fsm2_out_reg = 1;
            end
            STATE2: begin
                if (shared_signal_reg) begin
                    next_state_fsm2 = IDLE;
                    fsm2_out_reg = 0;
                end
            end
        endcase
    end
    
    always @(posedge clk) begin
        shared_signal_reg <= shared_signal;
    end
    
    assign fsm1_out = fsm1_out_reg;
    assign fsm2_out = fsm2_out_reg;
    
    // Weakness: The shared signal is accessed by both FSMs without proper synchronization,
    // leading to a signal handler race condition
    
endmodule