{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611532814305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611532814305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 05:30:14 2021 " "Processing started: Mon Jan 25 05:30:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611532814305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532814305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532814305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611532814531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611532814531 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \";\" Testbench.vhd(4) " "VHDL syntax error at Testbench.vhd(4) near text \"architecture\";  expecting \";\"" {  } { { "Testbench.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/Testbench.vhd" 4 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532820843 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\", or \"begin\", or a declaration statement Testbench.vhd(8) " "VHDL syntax error at Testbench.vhd(8) near text \"component\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "Testbench.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/Testbench.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532820843 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "Testbench Testbench.vhd(36) " "VHDL syntax error at Testbench.vhd(36): name used in construct must match previously specified name \"Testbench\"" {  } { { "Testbench.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/Testbench.vhd" 36 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611532820843 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Testbench Testbench.vhd(1) " "Ignored construct Testbench at Testbench.vhd(1) due to previous errors" {  } { { "Testbench.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/Testbench.vhd" 1 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1611532820843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Testbench.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532820843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orGate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orGate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate-orStruct " "Found design unit 1: orGate-orStruct" {  } { { "orGate.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/orGate.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611532820845 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orGate.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/orGate.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611532820845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532820845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notGate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notGate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notGate-notStruct " "Found design unit 1: notGate-notStruct" {  } { { "notGate.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/notGate.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611532820845 ""} { "Info" "ISGN_ENTITY_NAME" "1 notGate " "Found entity 1: notGate" {  } { { "notGate.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/notGate.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611532820845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532820845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1-lab " "Found design unit 1: lab1-lab" {  } { { "lab1.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/lab1.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611532820846 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/lab1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611532820846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532820846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andGate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andGate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate-andStruct " "Found design unit 1: andGate-andStruct" {  } { { "andGate.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/andGate.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611532820846 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andGate.vhd" "" { Text "/home/sahasra/Documents/dld/lab1/andGate.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611532820846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532820846 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611532820911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 25 05:30:20 2021 " "Processing ended: Mon Jan 25 05:30:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611532820911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611532820911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611532820911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532820911 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611532821521 ""}
