
;; Function USART_DeInit (USART_DeInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 26 count 19 (    1)


USART_DeInit

Dataflow summary:
def_info->table_size = 1922, use_info->table_size = 153
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={33d,17u} r1={33d,16u} r2={17d} r3={17d} r7={1d,18u} r12={16d} r13={1d,34u} r14={9d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={24d,8u} r25={1d,18u} r26={1d,17u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,8u,8e} r135={2d,2u} r136={2d,2u} r137={2d,2u} r138={2d,2u} r139={2d,2u} r140={2d,2u} r141={2d,2u} r142={2d,2u} 
;;    total ref usage 2091{1930d,153u,8e} in 81{65 regular + 16 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d32(0){ }d65(1){ }d82(2){ }d99(3){ }d100(7){ }d117(13){ }d126(14){ }d295(25){ }d296(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 136
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(7){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134

( 8 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(7){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]

( 8 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u73(7){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 139
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134

( 10 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u81(7){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]

( 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u91(7){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134

( 12 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u99(7){ }u100(13){ }u101(25){ }u102(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]

( 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u109(7){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134

( 14 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u117(7){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]

( 14 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u127(7){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 16 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u135(7){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]

( 16 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u145(7){ }u146(13){ }u147(25){ }u148(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 17 3 5 7 9 11 13 15 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u149(7){ }u150(13){ }u151(14){ }u152(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 23 to worklist
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 37 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 51 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 65 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 79 to worklist
  Adding insn 86 to worklist
  Adding insn 83 to worklist
  Adding insn 93 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 107 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
Finished finding needed instructions:
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 110 to worklist
  Adding insn 109 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 16 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 106 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 92 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 78 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 64 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 50 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 36 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 22 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 8 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 26 count 19 (    1)
deleting insn with uid = 3.
;;   ======================================================
;;   -- basic block 2 from 2 to 9 -- before reload
;;   ======================================================

;;	  0-->   155 r135=0x1000                       :cortex_m4_ex
;;	  1-->     2 r134=r0                           :cortex_m4_ex
;;	  2-->   156 zxt(r135,0x10,0x10)=0x4001        :cortex_m4_ex
;;	  3-->     8 cc=cmp(r134,r135)                 :cortex_m4_ex
;;	  4-->     9 pc={(cc!=0)?L18:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 2
;;   new tail = 9

;;   ======================================================
;;   -- basic block 3 from 11 to 16 -- before reload
;;   ======================================================

;;	  0-->    11 r0=0x10                           :cortex_m4_ex
;;	  1-->    12 r1=0x1                            :cortex_m4_ex
;;	  2-->    13 call [`RCC_APB2PeriphResetCmd']   :cortex_m4_ex*3
;;	  5-->    14 r0=0x10                           :cortex_m4_ex
;;	  6-->    15 r1=0                              :cortex_m4_ex
;;	  7-->    16 call [`RCC_APB2PeriphResetCmd']   :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 11
;;   new tail = 16

;;   ======================================================
;;   -- basic block 4 from 153 to 23 -- before reload
;;   ======================================================

;;	  0-->   153 r136=0x4400                       :cortex_m4_ex
;;	  1-->   154 zxt(r136,0x10,0x10)=0x4000        :cortex_m4_ex
;;	  2-->    22 cc=cmp(r134,r136)                 :cortex_m4_ex
;;	  3-->    23 pc={(cc!=0)?L32:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 153
;;   new tail = 23

;;   ======================================================
;;   -- basic block 5 from 25 to 30 -- before reload
;;   ======================================================

;;	  0-->    25 r0=0x20000                        :cortex_m4_ex
;;	  1-->    26 r1=0x1                            :cortex_m4_ex
;;	  2-->    27 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	  5-->    28 r0=0x20000                        :cortex_m4_ex
;;	  6-->    29 r1=0                              :cortex_m4_ex
;;	  7-->    30 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 25
;;   new tail = 30

;;   ======================================================
;;   -- basic block 6 from 151 to 37 -- before reload
;;   ======================================================

;;	  0-->   151 r137=0x4800                       :cortex_m4_ex
;;	  1-->   152 zxt(r137,0x10,0x10)=0x4000        :cortex_m4_ex
;;	  2-->    36 cc=cmp(r134,r137)                 :cortex_m4_ex
;;	  3-->    37 pc={(cc!=0)?L46:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 151
;;   new tail = 37

;;   ======================================================
;;   -- basic block 7 from 39 to 44 -- before reload
;;   ======================================================

;;	  0-->    39 r0=0x40000                        :cortex_m4_ex
;;	  1-->    40 r1=0x1                            :cortex_m4_ex
;;	  2-->    41 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	  5-->    42 r0=0x40000                        :cortex_m4_ex
;;	  6-->    43 r1=0                              :cortex_m4_ex
;;	  7-->    44 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 39
;;   new tail = 44

;;   ======================================================
;;   -- basic block 8 from 149 to 51 -- before reload
;;   ======================================================

;;	  0-->   149 r138=0x4c00                       :cortex_m4_ex
;;	  1-->   150 zxt(r138,0x10,0x10)=0x4000        :cortex_m4_ex
;;	  2-->    50 cc=cmp(r134,r138)                 :cortex_m4_ex
;;	  3-->    51 pc={(cc!=0)?L60:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 149
;;   new tail = 51

;;   ======================================================
;;   -- basic block 9 from 53 to 58 -- before reload
;;   ======================================================

;;	  0-->    53 r0=0x80000                        :cortex_m4_ex
;;	  1-->    54 r1=0x1                            :cortex_m4_ex
;;	  2-->    55 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	  5-->    56 r0=0x80000                        :cortex_m4_ex
;;	  6-->    57 r1=0                              :cortex_m4_ex
;;	  7-->    58 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 53
;;   new tail = 58

;;   ======================================================
;;   -- basic block 10 from 147 to 65 -- before reload
;;   ======================================================

;;	  0-->   147 r139=0x5000                       :cortex_m4_ex
;;	  1-->   148 zxt(r139,0x10,0x10)=0x4000        :cortex_m4_ex
;;	  2-->    64 cc=cmp(r134,r139)                 :cortex_m4_ex
;;	  3-->    65 pc={(cc!=0)?L74:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 147
;;   new tail = 65

;;   ======================================================
;;   -- basic block 11 from 67 to 72 -- before reload
;;   ======================================================

;;	  0-->    67 r0=0x100000                       :cortex_m4_ex
;;	  1-->    68 r1=0x1                            :cortex_m4_ex
;;	  2-->    69 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	  5-->    70 r0=0x100000                       :cortex_m4_ex
;;	  6-->    71 r1=0                              :cortex_m4_ex
;;	  7-->    72 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 67
;;   new tail = 72

;;   ======================================================
;;   -- basic block 12 from 145 to 79 -- before reload
;;   ======================================================

;;	  0-->   145 r140=0x1400                       :cortex_m4_ex
;;	  1-->   146 zxt(r140,0x10,0x10)=0x4001        :cortex_m4_ex
;;	  2-->    78 cc=cmp(r134,r140)                 :cortex_m4_ex
;;	  3-->    79 pc={(cc!=0)?L88:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 145
;;   new tail = 79

;;   ======================================================
;;   -- basic block 13 from 81 to 86 -- before reload
;;   ======================================================

;;	  0-->    81 r0=0x20                           :cortex_m4_ex
;;	  1-->    82 r1=0x1                            :cortex_m4_ex
;;	  2-->    83 call [`RCC_APB2PeriphResetCmd']   :cortex_m4_ex*3
;;	  5-->    84 r0=0x20                           :cortex_m4_ex
;;	  6-->    85 r1=0                              :cortex_m4_ex
;;	  7-->    86 call [`RCC_APB2PeriphResetCmd']   :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 81
;;   new tail = 86

;;   ======================================================
;;   -- basic block 14 from 143 to 93 -- before reload
;;   ======================================================

;;	  0-->   143 r141=0x7800                       :cortex_m4_ex
;;	  1-->   144 zxt(r141,0x10,0x10)=0x4000        :cortex_m4_ex
;;	  2-->    92 cc=cmp(r134,r141)                 :cortex_m4_ex
;;	  3-->    93 pc={(cc!=0)?L102:pc}              :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 143
;;   new tail = 93

;;   ======================================================
;;   -- basic block 15 from 95 to 100 -- before reload
;;   ======================================================

;;	  0-->    95 r0=0x40000000                     :cortex_m4_ex
;;	  1-->    96 r1=0x1                            :cortex_m4_ex
;;	  2-->    97 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	  5-->    98 r0=0x40000000                     :cortex_m4_ex
;;	  6-->    99 r1=0                              :cortex_m4_ex
;;	  7-->   100 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 95
;;   new tail = 100

;;   ======================================================
;;   -- basic block 16 from 141 to 107 -- before reload
;;   ======================================================

;;	  0-->   141 r142=0x7c00                       :cortex_m4_ex
;;	  1-->   142 zxt(r142,0x10,0x10)=0x4000        :cortex_m4_ex
;;	  2-->   106 cc=cmp(r134,r142)                 :cortex_m4_ex
;;	  3-->   107 pc={(cc!=0)?L118:pc}              :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 3
;;   new head = 141
;;   new tail = 107

;;   ======================================================
;;   -- basic block 17 from 109 to 114 -- before reload
;;   ======================================================

;;	  1-->   109 r0=0xffffffff80000000             :cortex_m4_ex
;;	  2-->   110 r1=0x1                            :cortex_m4_ex
;;	  3-->   111 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	  6-->   112 r0=0xffffffff80000000             :cortex_m4_ex
;;	  7-->   113 r1=0                              :cortex_m4_ex
;;	  8-->   114 call [`RCC_APB1PeriphResetCmd']   :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 109
;;   new tail = 114





USART_DeInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={33d,17u} r1={33d,16u} r2={17d} r3={17d} r7={1d,18u} r12={16d} r13={1d,34u} r14={9d,1u} r15={16d} r16={16d} r17={16d} r18={16d} r19={16d} r20={16d} r21={16d} r22={16d} r23={16d} r24={24d,8u} r25={1d,18u} r26={1d,17u} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} r81={16d} r82={16d} r83={16d} r84={16d} r85={16d} r86={16d} r87={16d} r88={16d} r89={16d} r90={16d} r91={16d} r92={16d} r93={16d} r94={16d} r95={16d} r96={16d} r97={16d} r98={16d} r99={16d} r100={16d} r101={16d} r102={16d} r103={16d} r104={16d} r105={16d} r106={16d} r107={16d} r108={16d} r109={16d} r110={16d} r111={16d} r112={16d} r113={16d} r114={16d} r115={16d} r116={16d} r117={16d} r118={16d} r119={16d} r120={16d} r121={16d} r122={16d} r123={16d} r124={16d} r125={16d} r126={16d} r127={16d} r134={1d,8u,8e} r135={2d,2u} r136={2d,2u} r137={2d,2u} r138={2d,2u} r139={2d,2u} r140={2d,2u} r141={2d,2u} r142={2d,2u} 
;;    total ref usage 2091{1930d,153u,8e} in 81{65 regular + 16 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 155 2 NOTE_INSN_FUNCTION_BEG)

(insn 155 3 2 2 (set (reg:SI 135)
        (const_int 4096 [0x1000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 709 {*thumb2_movsi_insn}
     (nil))

(insn 2 155 156 2 (set (reg/v/f:SI 134 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:188 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 156 2 8 2 (set (zero_extract:SI (reg:SI 135)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16385 [0x4001])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 342 {*arm_movtas_ze}
     (nil))

(insn 8 156 9 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 135))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073811456 [0x40011000]))
            (nil))))

(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:192 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  3 [4.4%]  (fallthru)
;; Succ edge  4 [95.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [4.4%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:194 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:194 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 13 12 14 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:194 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 15 3 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:195 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 16 3 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:195 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 16 15 17 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:195 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 17 16 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 136
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 136
;; live  kill	

;; Pred edge  2 [95.6%] 
(code_label 18 17 19 4 2 "" [1 uses])

(note 19 18 153 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 153 19 154 4 (set (reg:SI 136)
        (const_int 17408 [0x4400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 709 {*thumb2_movsi_insn}
     (nil))

(insn 154 153 22 4 (set (zero_extract:SI (reg:SI 136)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 342 {*arm_movtas_ze}
     (nil))

(insn 22 154 23 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 136))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073759232 [0x40004400]))
            (nil))))

(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:197 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 32)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  5 [4.4%]  (fallthru)
;; Succ edge  6 [95.6%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  4 [4.4%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 (set (reg:SI 0 r0)
        (const_int 131072 [0x20000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:199 709 {*thumb2_movsi_insn}
     (nil))

(insn 26 25 27 5 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:199 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 27 26 28 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:199 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 5 (set (reg:SI 0 r0)
        (const_int 131072 [0x20000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:200 709 {*thumb2_movsi_insn}
     (nil))

(insn 29 28 30 5 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:200 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 30 29 31 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:200 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 31 30 32)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 137
;; live  kill	

;; Pred edge  4 [95.6%] 
(code_label 32 31 33 6 3 "" [1 uses])

(note 33 32 151 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 151 33 152 6 (set (reg:SI 137)
        (const_int 18432 [0x4800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 709 {*thumb2_movsi_insn}
     (nil))

(insn 152 151 36 6 (set (zero_extract:SI (reg:SI 137)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 342 {*arm_movtas_ze}
     (nil))

(insn 36 152 37 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 137))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073760256 [0x40004800]))
            (nil))))

(jump_insn 37 36 38 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:202 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 46)
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  7 [4.4%]  (fallthru)
;; Succ edge  8 [95.6%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  6 [4.4%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 (set (reg:SI 0 r0)
        (const_int 262144 [0x40000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:204 709 {*thumb2_movsi_insn}
     (nil))

(insn 40 39 41 7 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:204 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 41 40 42 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:204 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 42 41 43 7 (set (reg:SI 0 r0)
        (const_int 262144 [0x40000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:205 709 {*thumb2_movsi_insn}
     (nil))

(insn 43 42 44 7 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:205 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 44 43 45 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:205 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 45 44 46)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u55(7){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 138
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 138
;; live  kill	

;; Pred edge  6 [95.6%] 
(code_label 46 45 47 8 4 "" [1 uses])

(note 47 46 149 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 149 47 150 8 (set (reg:SI 138)
        (const_int 19456 [0x4c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 709 {*thumb2_movsi_insn}
     (nil))

(insn 150 149 50 8 (set (zero_extract:SI (reg:SI 138)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 342 {*arm_movtas_ze}
     (nil))

(insn 50 150 51 8 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 138))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073761280 [0x40004c00]))
            (nil))))

(jump_insn 51 50 52 8 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:207 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 60)
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  9 [4.4%]  (fallthru)
;; Succ edge  10 [95.6%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u63(7){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  8 [4.4%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 (set (reg:SI 0 r0)
        (const_int 524288 [0x80000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:209 709 {*thumb2_movsi_insn}
     (nil))

(insn 54 53 55 9 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:209 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 55 54 56 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:209 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 56 55 57 9 (set (reg:SI 0 r0)
        (const_int 524288 [0x80000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:210 709 {*thumb2_movsi_insn}
     (nil))

(insn 57 56 58 9 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:210 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 58 57 59 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:210 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 9 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 59 58 60)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u73(7){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 139
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  8 [95.6%] 
(code_label 60 59 61 10 5 "" [1 uses])

(note 61 60 147 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 147 61 148 10 (set (reg:SI 139)
        (const_int 20480 [0x5000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 709 {*thumb2_movsi_insn}
     (nil))

(insn 148 147 64 10 (set (zero_extract:SI (reg:SI 139)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 342 {*arm_movtas_ze}
     (nil))

(insn 64 148 65 10 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 139))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073762304 [0x40005000]))
            (nil))))

(jump_insn 65 64 66 10 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:212 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 74)
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  11 [4.4%]  (fallthru)
;; Succ edge  12 [95.6%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u81(7){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  10 [4.4%]  (fallthru)
(note 66 65 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 11 (set (reg:SI 0 r0)
        (const_int 1048576 [0x100000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:214 709 {*thumb2_movsi_insn}
     (nil))

(insn 68 67 69 11 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:214 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 69 68 70 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:214 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 70 69 71 11 (set (reg:SI 0 r0)
        (const_int 1048576 [0x100000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:215 709 {*thumb2_movsi_insn}
     (nil))

(insn 71 70 72 11 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:215 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 72 71 73 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:215 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 11 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 73 72 74)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u91(7){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  10 [95.6%] 
(code_label 74 73 75 12 6 "" [1 uses])

(note 75 74 145 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 145 75 146 12 (set (reg:SI 140)
        (const_int 5120 [0x1400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 709 {*thumb2_movsi_insn}
     (nil))

(insn 146 145 78 12 (set (zero_extract:SI (reg:SI 140)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16385 [0x4001])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 342 {*arm_movtas_ze}
     (nil))

(insn 78 146 79 12 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 140))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073812480 [0x40011400]))
            (nil))))

(jump_insn 79 78 80 12 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:217 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 88)
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  13 [4.4%]  (fallthru)
;; Succ edge  14 [95.6%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u99(7){ }u100(13){ }u101(25){ }u102(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  12 [4.4%]  (fallthru)
(note 80 79 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 13 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:219 709 {*thumb2_movsi_insn}
     (nil))

(insn 82 81 83 13 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:219 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 83 82 84 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:219 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 84 83 85 13 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:220 709 {*thumb2_movsi_insn}
     (nil))

(insn 85 84 86 13 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:220 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 86 85 87 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41]  <function_decl 0x55c2c000 RCC_APB2PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:220 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 87 86 88)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u109(7){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 141
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 141
;; live  kill	

;; Pred edge  12 [95.6%] 
(code_label 88 87 89 14 7 "" [1 uses])

(note 89 88 143 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 143 89 144 14 (set (reg:SI 141)
        (const_int 30720 [0x7800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 144 143 92 14 (set (zero_extract:SI (reg:SI 141)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 342 {*arm_movtas_ze}
     (nil))

(insn 92 144 93 14 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 141))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                (const_int 1073772544 [0x40007800]))
            (nil))))

(jump_insn 93 92 94 14 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:222 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
            (nil)))
 -> 102)
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  15 [4.4%]  (fallthru)
;; Succ edge  16 [95.6%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u117(7){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  14 [4.4%]  (fallthru)
(note 94 93 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 15 (set (reg:SI 0 r0)
        (const_int 1073741824 [0x40000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:224 709 {*thumb2_movsi_insn}
     (nil))

(insn 96 95 97 15 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:224 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 97 96 98 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:224 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 98 97 99 15 (set (reg:SI 0 r0)
        (const_int 1073741824 [0x40000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:225 709 {*thumb2_movsi_insn}
     (nil))

(insn 99 98 100 15 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:225 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 100 99 101 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:225 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 101 100 102)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u127(7){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  14 [95.6%] 
(code_label 102 101 103 16 8 "" [1 uses])

(note 103 102 141 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 141 103 142 16 (set (reg:SI 142)
        (const_int 31744 [0x7c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 709 {*thumb2_movsi_insn}
     (nil))

(insn 142 141 106 16 (set (zero_extract:SI (reg:SI 142)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16384 [0x4000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 342 {*arm_movtas_ze}
     (nil))

(insn 106 142 107 16 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ USARTx ])
            (reg:SI 142))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ USARTx ])
            (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 134 [ USARTx ])
                    (const_int 1073773568 [0x40007c00]))
                (nil)))))

(jump_insn 107 106 108 16 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 118)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:229 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
            (nil)))
 -> 118)
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  17 [10.1%]  (fallthru)
;; Succ edge  18 [89.9%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u135(7){ }u136(13){ }u137(25){ }u138(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  16 [10.1%]  (fallthru)
(note 108 107 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 17 (set (reg:SI 0 r0)
        (const_int -2147483648 [0xffffffff80000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 110 109 111 17 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:231 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 111 110 112 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:231 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 112 111 113 17 (set (reg:SI 0 r0)
        (const_int -2147483648 [0xffffffff80000000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 113 112 114 17 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:232 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 114 113 115 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c25f80 RCC_APB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:232 246 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 17 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 115 114 118)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u145(7){ }u146(13){ }u147(25){ }u148(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  16 [89.9%] 
(code_label 118 115 119 18 1 "" [1 uses])

(note 119 118 157 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 18 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 157 119 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_Init (USART_Init)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 14 count 12 (    1)


USART_Init

Dataflow summary:
def_info->table_size = 209, use_info->table_size = 172
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={2d} r3={2d} r7={1d,11u} r12={1d} r13={1d,12u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={6d,2u} r25={1d,14u} r26={1d,10u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={2d,1u} r135={2d,4u} r136={2d,2u,2e} r139={3d,3u} r143={1d,1u} r146={4d,4u} r154={1d,1u} r157={3d,3u} r161={1d,1u} r174={1d,2u} r177={1d,2u} r188={1d,1u} r219={1d,11u} r220={1d,7u} r221={1d,1u} r222={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r236={1d,1u} r237={1d,1u} r243={2d,2u} r245={1d,1u} r246={2d,2u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r254={1d,2u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r261={1d,2u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,2u} r267={1d,1u} r268={2d,4u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1e} r277={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u,1e} r283={1d,1u} r285={1d,1u} 
;;    total ref usage 345{198d,143u,4e} in 80{79 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d11(13){ }d13(14){ }d29(25){ }d30(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 143 146 154 157 161 219 220 221 222 225 227 228 229 231 232 233 236 237 243 245 246 249
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 143 146 154 157 161 219 220 221 222 225 227 228 229 231 232 233 236 237 243 245 246 249
;; live  kill	 14 [lr] 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219 220

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u61(7){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219 220
;; live  gen 	 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u66(7){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219 220
;; live  gen 	 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220

( 4 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u71(7){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219
;; lr  def 	 24 [cc] 250 251
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220
;; live  gen 	 24 [cc] 250 251
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u80(7){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 220
;; lr  def 	 136 254 256 257 258
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220
;; live  gen 	 136 254 256 257 258
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u96(7){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 220
;; lr  def 	 136 261 263 264 265
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220
;; live  gen 	 136 261 263 264 265
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219

( 7 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u112(7){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219
;; lr  def 	 24 [cc] 174 177 266 267 268 271 272 273
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219
;; live  gen 	 24 [cc] 174 177 266 267 268 271 272 273
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 174 177 219 268
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 219 268

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u133(7){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 174 177 219 268
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 268
;; lr  def 	 134 274 275 277 279
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 219 268
;; live  gen 	 134 274 275 277 279
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219

( 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u147(7){ }u148(13){ }u149(25){ }u150(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 174 177 219 268
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 268
;; lr  def 	 134 280 281 283 285
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 219 268
;; live  gen 	 134 280 281 283 285
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219

( 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u161(7){ }u162(13){ }u163(25){ }u164(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219
;; lr  def 	 188
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219
;; live  gen 	 188
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u168(7){ }u169(13){ }u170(14){ }u171(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 58 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 7 to worklist
  Adding insn 139 to worklist
  Adding insn 72 to worklist
  Adding insn 68 to worklist
  Adding insn 141 to worklist
  Adding insn 109 to worklist
  Adding insn 105 to worklist
  Adding insn 143 to worklist
  Adding insn 135 to worklist
Finished finding needed instructions:
processing block 11 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 138 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 115 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 127 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 174 177 219 268
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 88 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
  Adding insn 71 to worklist
  Adding insn 70 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
  Adding insn 60 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
  Adding insn 65 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 219 220
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 14 count 12 (    1)
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 12.
deleting insn with uid = 17.
deleting insn with uid = 19.
deleting insn with uid = 28.
deleting insn with uid = 33.
deleting insn with uid = 37.
deleting insn with uid = 41.
deleting insn with uid = 46.
deleting insn with uid = 47.
deleting insn with uid = 51.
deleting insn with uid = 54.
deleting insn with uid = 55.
deleting insn with uid = 57.
;;   ======================================================
;;   -- basic block 2 from 2 to 58 -- before reload
;;   ======================================================

;;	  0-->     2 r219=r0                           :cortex_m4_ex
;;	  1-->     3 r220=r1                           :cortex_m4_ex
;;	  2-->     7 r221=[r219+0x10]                  :cortex_m4_a,cortex_m4_b
;;	  3-->    11 r222=zxn([r220+0x6])              :cortex_m4_a,cortex_m4_b
;;	  4-->    21 r227=[r220+0x8]                   :cortex_m4_a,cortex_m4_b
;;	  5-->    22 r228=[r220+0x4]                   :cortex_m4_a,cortex_m4_b
;;	  6-->    25 r231=[r220+0xa]                   :cortex_m4_a,cortex_m4_b
;;	  7-->    36 r237=zxn([r220+0xc])              :cortex_m4_a,cortex_m4_b
;;	  9-->   148 r139=r221#0&0xffffcfff            :cortex_m4_ex
;;	 10-->   149 r139=r139<<0x10                   :cortex_m4_ex
;;	 11-->   150 r139=r139 0>>0x10                 :cortex_m4_ex
;;	 12-->    13 r143=r139|r222                    :cortex_m4_ex
;;	 13-->    15 [r219+0x10]=r143#0                :cortex_m4_a
;;	 14-->    16 r225=[r219+0xc]                   :cortex_m4_a,cortex_m4_b
;;	 16-->   151 r146=r225#0&0xffffffffffffe9ff    :cortex_m4_ex
;;	 17-->   152 r146=r146&0xfffffffffffffff3      :cortex_m4_ex
;;	 18-->    23 r229=r227#0|r228#0                :cortex_m4_ex
;;	 19-->   153 r146=r146<<0x10                   :cortex_m4_ex
;;	 20-->    26 r232=r229|r231#0                  :cortex_m4_ex
;;	 21-->   154 r146=r146 0>>0x10                 :cortex_m4_ex
;;	 22-->    27 r233=zxn(r232#0)                  :cortex_m4_ex
;;	 23-->    29 r154=r233|r146                    :cortex_m4_ex
;;	 24-->    31 [r219+0xc]=r154#0                 :cortex_m4_a
;;	 25-->    32 r236=[r219+0x14]                  :cortex_m4_a,cortex_m4_b
;;	 27-->   155 r157=r236#0&0xfffffcff            :cortex_m4_ex
;;	 28-->   156 r157=r157<<0x10                   :cortex_m4_ex
;;	 29-->   157 r157=r157 0>>0x10                 :cortex_m4_ex
;;	 30-->    38 r161=r157|r237                    :cortex_m4_ex
;;	 31-->    40 [r219+0x14]=r161#0                :cortex_m4_a
;;	 32-->    42 r0=sfp-0x10                       :cortex_m4_ex
;;	 33-->    43 call [`RCC_GetClocksFreq']        :cortex_m4_ex*3
;;	 36-->   160 r246=0x1000                       :cortex_m4_ex
;;	 37-->   158 r243=0x1400                       :cortex_m4_ex
;;	 38-->   161 zxt(r246,0x10,0x10)=0x4001        :cortex_m4_ex
;;	 39-->   159 zxt(r243,0x10,0x10)=0x4001        :cortex_m4_ex
;;	 40-->    52 {r245=r219==r246;clobber cc;}     :cortex_m4_ex
;;	 41-->    56 {r249=r219==r243|r245;clobber cc;}:cortex_m4_ex
;;	 42-->    58 {pc={(r249==0)?L63:pc};clobber cc;:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 42
;;   new head = 2
;;   new tail = 58

;;   ======================================================
;;   -- basic block 3 from 60 to 139 -- before reload
;;   ======================================================

;;	  0-->    60 r135=[sfp-0x4]                    :cortex_m4_a,cortex_m4_b
;;	  2-->   139 pc=L66                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 2
;;   new head = 60
;;   new tail = 139

;;   ======================================================
;;   -- basic block 4 from 65 to 65 -- before reload
;;   ======================================================

;;	  0-->    65 r135=[sfp-0x8]                    :cortex_m4_a,cortex_m4_b
;;	Ready list (final):  
;;   total time = 0
;;   new head = 65
;;   new tail = 65

deleting insn with uid = 69.
;;   ======================================================
;;   -- basic block 5 from 68 to 72 -- before reload
;;   ======================================================

;;	  0-->    68 r250=[r219+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  2-->    70 r251=sxn(r250)                    :cortex_m4_ex
;;	  3-->    71 cc=cmp(r251,0)                    :cortex_m4_ex
;;	  4-->    72 pc={(cc>=0)?L84:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 4
;;   new head = 68
;;   new tail = 72

deleting insn with uid = 77.
;;   ======================================================
;;   -- basic block 6 from 76 to 141 -- before reload
;;   ======================================================

;;	  1-->    79 r258=[r220]                       :cortex_m4_a,cortex_m4_b
;;	  3-->    76 r254=r135*0x4+r135                :cortex_m4_ex
;;	  4-->    78 r256=r254*0x4+r254                :cortex_m4_ex
;;	  5-->    80 r257=r258<<0x1                    :cortex_m4_ex
;;	  6-->    81 r136=udiv(r256,r257)              :cortex_m4_ex
;;	  7-->   141 pc=L94                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 7
;;   new head = 76
;;   new tail = 141

deleting insn with uid = 89.
;;   ======================================================
;;   -- basic block 7 from 88 to 93 -- before reload
;;   ======================================================

;;	  0-->    91 r265=[r220]                       :cortex_m4_a,cortex_m4_b
;;	  2-->    88 r261=r135*0x4+r135                :cortex_m4_ex
;;	  3-->    90 r263=r261*0x4+r261                :cortex_m4_ex
;;	  4-->    92 r264=r265<<0x2                    :cortex_m4_ex
;;	  5-->    93 r136=udiv(r263,r264)              :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 88
;;   new tail = 93

deleting insn with uid = 100.
deleting insn with uid = 103.
deleting insn with uid = 106.
;;   ======================================================
;;   -- basic block 8 from 145 to 109 -- before reload
;;   ======================================================

;;	  0-->   145 r268=0x851f                       :cortex_m4_ex
;;	  1-->   105 r272=[r219+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  3-->   146 zxt(r268,0x10,0x10)=0x51eb        :cortex_m4_ex
;;	  4-->    98 {r267=trn(zxn(r136)*zxn(r268) 0>>0:cortex_m4_ex
;;	  5-->    99 r266=r267 0>>0x5                  :cortex_m4_ex
;;	  6-->   102 r271=0x64                         :cortex_m4_ex
;;	  7-->   107 r273=sxn(r272)                    :cortex_m4_ex
;;	  8-->   101 r174=r266<<0x4                    :cortex_m4_ex
;;	  9-->   104 r177=r136-r266*r271               :cortex_m4_ex
;;	 10-->   108 cc=cmp(r273,0)                    :cortex_m4_ex
;;	 11-->   109 pc={(cc>=0)?L121:pc}              :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 11
;;   new head = 145
;;   new tail = 109

deleting insn with uid = 116.
;;   ======================================================
;;   -- basic block 9 from 111 to 143 -- before reload
;;   ======================================================

;;	  1-->   111 r274=r177<<0x3                    :cortex_m4_ex
;;	  2-->   112 r275=r274+0x32                    :cortex_m4_ex
;;	  3-->   115 {r277=trn(zxn(r275)*zxn(r268) 0>>0:cortex_m4_ex
;;	  4-->   117 r279=zxt(r277,0x3,0x5)            :cortex_m4_ex
;;	  5-->   118 r134=r279|r174                    :cortex_m4_ex
;;	  6-->   143 pc=L131                           :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 6
;;   new head = 111
;;   new tail = 143

deleting insn with uid = 128.
;;   ======================================================
;;   -- basic block 10 from 123 to 130 -- before reload
;;   ======================================================

;;	  0-->   123 r280=r177<<0x4                    :cortex_m4_ex
;;	  1-->   124 r281=r280+0x32                    :cortex_m4_ex
;;	  2-->   127 {r283=trn(zxn(r281)*zxn(r268) 0>>0:cortex_m4_ex
;;	  3-->   129 r285=zxt(r283,0x4,0x5)            :cortex_m4_ex
;;	  4-->   130 r134=r285|r174                    :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 4
;;   new head = 123
;;   new tail = 130

;;   ======================================================
;;   -- basic block 11 from 138 to 135 -- before reload
;;   ======================================================

;;	  0-->   138 r188=r134                         :cortex_m4_ex
;;	  1-->   135 [r219+0x8]=r188#0                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 1
;;   new head = 138
;;   new tail = 135





USART_Init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={2d} r3={2d} r7={1d,11u} r12={1d} r13={1d,12u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={6d,2u} r25={1d,14u} r26={1d,10u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={2d,1u} r135={2d,4u} r136={2d,2u,2e} r139={3d,3u} r143={1d,1u} r146={4d,4u} r154={1d,1u} r157={3d,3u} r161={1d,1u} r174={1d,2u} r177={1d,2u} r188={1d,1u} r219={1d,11u} r220={1d,7u} r221={1d,1u} r222={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r236={1d,1u} r237={1d,1u} r243={2d,2u} r245={1d,1u} r246={2d,2u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r254={1d,2u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r261={1d,2u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,2u} r267={1d,1u} r268={2d,4u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1e} r277={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u,1e} r283={1d,1u} r285={1d,1u} 
;;    total ref usage 345{198d,143u,4e} in 80{79 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 143 146 154 157 161 219 220 221 222 225 227 228 229 231 232 233 236 237 243 245 246 249
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 139 143 146 154 157 161 219 220 221 222 225 227 228 229 231 232 233 236 237 243 245 246 249
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 12 2 NOTE_INSN_DELETED)

(note 12 8 17 2 NOTE_INSN_DELETED)

(note 17 12 19 2 NOTE_INSN_DELETED)

(note 19 17 28 2 NOTE_INSN_DELETED)

(note 28 19 33 2 NOTE_INSN_DELETED)

(note 33 28 37 2 NOTE_INSN_DELETED)

(note 37 33 41 2 NOTE_INSN_DELETED)

(note 41 37 46 2 NOTE_INSN_DELETED)

(note 46 41 47 2 NOTE_INSN_DELETED)

(note 47 46 51 2 NOTE_INSN_DELETED)

(note 51 47 54 2 NOTE_INSN_DELETED)

(note 54 51 55 2 NOTE_INSN_DELETED)

(note 55 54 57 2 NOTE_INSN_DELETED)

(note 57 55 2 2 NOTE_INSN_DELETED)

(insn 2 57 3 2 (set (reg/v/f:SI 219 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:247 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 3 2 7 2 (set (reg/v/f:SI 220 [ USART_InitStruct ])
        (reg:SI 1 r1 [ USART_InitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:247 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_InitStruct ])
        (nil)))

(insn 7 3 11 2 (set (reg:HI 221 [ USARTx_10(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:269 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 7 21 2 (set (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 6 [0x6])) [5 USART_InitStruct_8(D)->USART_StopBits+0 S2 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:276 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 21 11 22 2 (set (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ])
        (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 8 [0x8])) [5 USART_InitStruct_8(D)->USART_Parity+0 S2 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 711 {*thumb2_movhi_insn}
     (nil))

(insn 22 21 25 2 (set (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ])
        (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 4 [0x4])) [5 USART_InitStruct_8(D)->USART_WordLength+0 S2 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 711 {*thumb2_movhi_insn}
     (nil))

(insn 25 22 36 2 (set (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ])
        (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                (const_int 10 [0xa])) [5 USART_InitStruct_8(D)->USART_Mode+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 711 {*thumb2_movhi_insn}
     (nil))

(insn 36 25 148 2 (set (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 220 [ USART_InitStruct ])
                    (const_int 12 [0xc])) [5 USART_InitStruct_8(D)->USART_HardwareFlowControl+0 S2 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:305 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 148 36 149 2 (set (reg/v:SI 139 [ tmpreg ])
        (and:SI (subreg:SI (reg:HI 221 [ USARTx_10(D)->CR2 ]) 0)
            (const_int 4294955007 [0xffffcfff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:272 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 221 [ USARTx_10(D)->CR2 ])
        (nil)))

(insn 149 148 150 2 (set (reg/v:SI 139 [ tmpreg ])
        (ashift:SI (reg/v:SI 139 [ tmpreg ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:272 119 {*arm_shiftsi3}
     (nil))

(insn 150 149 13 2 (set (reg/v:SI 139 [ tmpreg ])
        (lshiftrt:SI (reg/v:SI 139 [ tmpreg ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:272 119 {*arm_shiftsi3}
     (nil))

(insn 13 150 15 2 (set (reg:SI 143 [ D.7898 ])
        (ior:SI (reg/v:SI 139 [ tmpreg ])
            (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:279 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 222 [ USART_InitStruct_8(D)->USART_StopBits ])
        (expr_list:REG_DEAD (reg/v:SI 139 [ tmpreg ])
            (nil))))

(insn 15 13 16 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_10(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 143 [ D.7898 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:279 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ D.7898 ])
        (nil)))

(insn 16 15 151 2 (set (reg:HI 225 [ USARTx_10(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:282 711 {*thumb2_movhi_insn}
     (nil))

(insn 151 16 152 2 (set (reg/v:SI 146 [ tmpreg ])
        (and:SI (subreg:SI (reg:HI 225 [ USARTx_10(D)->CR1 ]) 0)
            (const_int -5633 [0xffffffffffffe9ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:285 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 225 [ USARTx_10(D)->CR1 ])
        (nil)))

(insn 152 151 23 2 (set (reg/v:SI 146 [ tmpreg ])
        (and:SI (reg/v:SI 146 [ tmpreg ])
            (const_int -13 [0xfffffffffffffff3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:285 69 {*arm_andsi3_insn}
     (nil))

(insn 23 152 153 2 (set (reg:SI 229)
        (ior:SI (subreg:SI (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ]) 0)
            (subreg:SI (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:HI 228 [ USART_InitStruct_8(D)->USART_WordLength ])
        (expr_list:REG_DEAD (reg:HI 227 [ USART_InitStruct_8(D)->USART_Parity ])
            (nil))))

(insn 153 23 26 2 (set (reg/v:SI 146 [ tmpreg ])
        (ashift:SI (reg/v:SI 146 [ tmpreg ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:285 119 {*arm_shiftsi3}
     (nil))

(insn 26 153 154 2 (set (reg:SI 232)
        (ior:SI (reg:SI 229)
            (subreg:SI (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:HI 231 [ USART_InitStruct_8(D)->USART_Mode ])
        (expr_list:REG_DEAD (reg:SI 229)
            (nil))))

(insn 154 26 27 2 (set (reg/v:SI 146 [ tmpreg ])
        (lshiftrt:SI (reg/v:SI 146 [ tmpreg ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:285 119 {*arm_shiftsi3}
     (nil))

(insn 27 154 29 2 (set (reg:SI 233)
        (zero_extend:SI (subreg:HI (reg:SI 232) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:291 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 29 27 31 2 (set (reg:SI 154 [ D.7898 ])
        (ior:SI (reg:SI 233)
            (reg/v:SI 146 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:295 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg/v:SI 146 [ tmpreg ])
            (nil))))

(insn 31 29 32 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 154 [ D.7898 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:295 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ D.7898 ])
        (nil)))

(insn 32 31 155 2 (set (reg:HI 236 [ USARTx_10(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:298 711 {*thumb2_movhi_insn}
     (nil))

(insn 155 32 156 2 (set (reg/v:SI 157 [ tmpreg ])
        (and:SI (subreg:SI (reg:HI 236 [ USARTx_10(D)->CR3 ]) 0)
            (const_int 4294966527 [0xfffffcff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:301 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 236 [ USARTx_10(D)->CR3 ])
        (nil)))

(insn 156 155 157 2 (set (reg/v:SI 157 [ tmpreg ])
        (ashift:SI (reg/v:SI 157 [ tmpreg ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:301 119 {*arm_shiftsi3}
     (nil))

(insn 157 156 38 2 (set (reg/v:SI 157 [ tmpreg ])
        (lshiftrt:SI (reg/v:SI 157 [ tmpreg ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:301 119 {*arm_shiftsi3}
     (nil))

(insn 38 157 40 2 (set (reg:SI 161 [ D.7898 ])
        (ior:SI (reg/v:SI 157 [ tmpreg ])
            (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:308 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 237 [ USART_InitStruct_8(D)->USART_HardwareFlowControl ])
        (expr_list:REG_DEAD (reg/v:SI 157 [ tmpreg ])
            (nil))))

(insn 40 38 42 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_10(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 161 [ D.7898 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:308 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ D.7898 ])
        (nil)))

(insn 42 40 43 2 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:312 4 {*arm_addsi3}
     (nil))

(call_insn 43 42 160 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_GetClocksFreq") [flags 0x41]  <function_decl 0x55c25600 RCC_GetClocksFreq>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:312 242 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 160 43 158 2 (set (reg:SI 246)
        (const_int 4096 [0x1000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 709 {*thumb2_movsi_insn}
     (nil))

(insn 158 160 161 2 (set (reg:SI 243)
        (const_int 5120 [0x1400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 709 {*thumb2_movsi_insn}
     (nil))

(insn 161 158 159 2 (set (zero_extract:SI (reg:SI 246)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16385 [0x4001])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 342 {*arm_movtas_ze}
     (nil))

(insn 159 161 52 2 (set (zero_extract:SI (reg:SI 243)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16385 [0x4001])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 342 {*arm_movtas_ze}
     (nil))

(insn 52 159 56 2 (parallel [
            (set (reg:SI 245)
                (eq:SI (reg/v/f:SI 219 [ USARTx ])
                    (reg:SI 246)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 270 {*compare_scc}
     (expr_list:REG_DEAD (reg:SI 246)
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 56 52 58 2 (parallel [
            (set (reg:SI 249)
                (ior:SI (eq:SI (reg/v/f:SI 219 [ USARTx ])
                        (reg:SI 243))
                    (reg:SI 245)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 724 {*thumb2_cond_arith}
     (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg:SI 243)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(jump_insn 58 56 59 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 249)
                        (const_int 0 [0]))
                    (label_ref 63)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:314 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
                (nil))))
 -> 63)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219 220


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u61(7){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219 220
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 59 58 60 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 139 3 (set (reg/v:SI 135 [ apbclock ])
        (mem/s/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [4 RCC_ClocksStatus.PCLK2_Frequency+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:316 709 {*thumb2_movsi_insn}
     (nil))

(jump_insn 139 60 140 3 (set (pc)
        (label_ref 66)) 230 {*arm_jump}
     (nil)
 -> 66)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220


;; Succ edge  5 [100.0%] 

(barrier 140 139 63)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u66(7){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219 220
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 63 140 64 4 20 "" [1 uses])

(note 64 63 65 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 4 (set (reg/v:SI 135 [ apbclock ])
        (mem/s/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [4 RCC_ClocksStatus.PCLK1_Frequency+0 S4 A64])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:320 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u71(7){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 219
;; lr  def 	 24 [cc] 250 251
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220
;; live  gen 	 24 [cc] 250 251
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 66 65 67 5 21 "" [1 uses])

(note 67 66 69 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 69 67 68 5 NOTE_INSN_DELETED)

(insn 68 69 70 5 (set (reg:HI 250 [ USARTx_10(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 711 {*thumb2_movhi_insn}
     (nil))

(insn 70 68 71 5 (set (reg:SI 251 [ D.7914 ])
        (sign_extend:SI (reg:HI 250 [ USARTx_10(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 165 {*arm_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 250 [ USARTx_10(D)->CR1 ])
        (nil)))

(insn 71 70 72 5 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 251 [ D.7914 ])
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 251 [ D.7914 ])
        (nil)))

(jump_insn 72 71 73 5 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 84)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:324 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil)))
 -> 84)
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220


;; Succ edge  6 [27.0%]  (fallthru)
;; Succ edge  7 [73.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u80(7){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 220
;; lr  def 	 136 254 256 257 258
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220
;; live  gen 	 136 254 256 257 258
;; live  kill	

;; Pred edge  5 [27.0%]  (fallthru)
(note 73 72 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 75 73 77 6 NOTE_INSN_DELETED)

(note 77 75 79 6 NOTE_INSN_DELETED)

(insn 79 77 76 6 (set (reg:SI 258 [ USART_InitStruct_8(D)->USART_BaudRate ])
        (mem/s:SI (reg/v/f:SI 220 [ USART_InitStruct ]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 220 [ USART_InitStruct ])
        (nil)))

(insn 76 79 78 6 (set (reg:SI 254)
        (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                (const_int 4 [0x4]))
            (reg/v:SI 135 [ apbclock ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 135 [ apbclock ])
        (nil)))

(insn 78 76 80 6 (set (reg:SI 256)
        (plus:SI (mult:SI (reg:SI 254)
                (const_int 4 [0x4]))
            (reg:SI 254))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 254)
        (nil)))

(insn 80 78 81 6 (set (reg:SI 257)
        (ashift:SI (reg:SI 258 [ USART_InitStruct_8(D)->USART_BaudRate ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 258 [ USART_InitStruct_8(D)->USART_BaudRate ])
        (nil)))

(insn 81 80 141 6 (set (reg/v:SI 136 [ integerdivider ])
        (udiv:SI (reg:SI 256)
            (reg:SI 257))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:327 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 257)
        (expr_list:REG_DEAD (reg:SI 256)
            (nil))))

(jump_insn 141 81 142 6 (set (pc)
        (label_ref 94)) 230 {*arm_jump}
     (nil)
 -> 94)
;; End of basic block 6 -> ( 8)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219


;; Succ edge  8 [100.0%] 

(barrier 142 141 84)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u96(7){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 219 220
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 220
;; lr  def 	 136 261 263 264 265
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 135 219 220
;; live  gen 	 136 261 263 264 265
;; live  kill	

;; Pred edge  5 [73.0%] 
(code_label 84 142 85 7 22 "" [1 uses])

(note 85 84 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 87 85 89 7 NOTE_INSN_DELETED)

(note 89 87 91 7 NOTE_INSN_DELETED)

(insn 91 89 88 7 (set (reg:SI 265 [ USART_InitStruct_8(D)->USART_BaudRate ])
        (mem/s:SI (reg/v/f:SI 220 [ USART_InitStruct ]) [4 USART_InitStruct_8(D)->USART_BaudRate+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 220 [ USART_InitStruct ])
        (nil)))

(insn 88 91 90 7 (set (reg:SI 261)
        (plus:SI (mult:SI (reg/v:SI 135 [ apbclock ])
                (const_int 4 [0x4]))
            (reg/v:SI 135 [ apbclock ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg/v:SI 135 [ apbclock ])
        (nil)))

(insn 90 88 92 7 (set (reg:SI 263)
        (plus:SI (mult:SI (reg:SI 261)
                (const_int 4 [0x4]))
            (reg:SI 261))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 261)
        (nil)))

(insn 92 90 93 7 (set (reg:SI 264)
        (ashift:SI (reg:SI 265 [ USART_InitStruct_8(D)->USART_BaudRate ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 265 [ USART_InitStruct_8(D)->USART_BaudRate ])
        (nil)))

(insn 93 92 94 7 (set (reg/v:SI 136 [ integerdivider ])
        (udiv:SI (reg:SI 263)
            (reg:SI 264))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:332 133 {udivsi3}
     (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_DEAD (reg:SI 263)
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u112(7){ }u113(13){ }u114(25){ }u115(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 219
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219
;; lr  def 	 24 [cc] 174 177 266 267 268 271 272 273
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 136 219
;; live  gen 	 24 [cc] 174 177 266 267 268 271 272 273
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
(code_label 94 93 95 8 23 "" [1 uses])

(note 95 94 100 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 100 95 103 8 NOTE_INSN_DELETED)

(note 103 100 106 8 NOTE_INSN_DELETED)

(note 106 103 145 8 NOTE_INSN_DELETED)

(insn 145 106 105 8 (set (reg:SI 268)
        (const_int 34079 [0x851f])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 709 {*thumb2_movsi_insn}
     (nil))

(insn 105 145 146 8 (set (reg:HI 272 [ USARTx_10(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_10(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 711 {*thumb2_movhi_insn}
     (nil))

(insn 146 105 98 8 (set (zero_extract:SI (reg:SI 268)
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 20971 [0x51eb])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 342 {*arm_movtas_ze}
     (nil))

(insn 98 146 99 8 (parallel [
            (set (reg:SI 267)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                            (zero_extend:DI (reg:SI 268)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 59 {*umulsi3_highpart_v6}
     (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/v:SI 136 [ integerdivider ]))
                    (const_int 1374389535 [0x51eb851f]))
                (const_int 32 [0x20])))
        (nil)))

(insn 99 98 102 8 (set (reg:SI 266)
        (lshiftrt:SI (reg:SI 267)
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:334 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 267)
        (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 136 [ integerdivider ])
                (const_int 100 [0x64]))
            (nil))))

(insn 102 99 107 8 (set (reg:SI 271)
        (const_int 100 [0x64])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:337 709 {*thumb2_movsi_insn}
     (nil))

(insn 107 102 101 8 (set (reg:SI 273 [ D.7926 ])
        (sign_extend:SI (reg:HI 272 [ USARTx_10(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 165 {*arm_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 272 [ USARTx_10(D)->CR1 ])
        (nil)))

(insn 101 107 104 8 (set (reg/v:SI 174 [ tmpreg ])
        (ashift:SI (reg:SI 266)
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:337 119 {*arm_shiftsi3}
     (nil))

(insn 104 101 108 8 (set (reg/v:SI 177 [ fractionaldivider ])
        (minus:SI (reg/v:SI 136 [ integerdivider ])
            (mult:SI (reg:SI 266)
                (reg:SI 271)))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:337 47 {*mulsi3subsi}
     (expr_list:REG_DEAD (reg:SI 271)
        (expr_list:REG_DEAD (reg:SI 266)
            (expr_list:REG_DEAD (reg/v:SI 136 [ integerdivider ])
                (nil)))))

(insn 108 104 109 8 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273 [ D.7926 ])
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 273 [ D.7926 ])
        (nil)))

(jump_insn 109 108 110 8 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:340 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8088 [0x1f98])
            (nil)))
 -> 121)
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 174 177 219 268
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 219 268


;; Succ edge  9 [19.1%]  (fallthru)
;; Succ edge  10 [80.9%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u133(7){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 174 177 219 268
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 268
;; lr  def 	 134 274 275 277 279
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 219 268
;; live  gen 	 134 274 275 277 279
;; live  kill	

;; Pred edge  8 [19.1%]  (fallthru)
(note 110 109 116 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 116 110 111 9 NOTE_INSN_DELETED)

(insn 111 116 112 9 (set (reg:SI 274)
        (ashift:SI (reg/v:SI 177 [ fractionaldivider ])
            (const_int 3 [0x3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 177 [ fractionaldivider ])
        (nil)))

(insn 112 111 115 9 (set (reg:SI 275)
        (plus:SI (reg:SI 274)
            (const_int 50 [0x32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 274)
        (nil)))

(insn 115 112 117 9 (parallel [
            (set (reg:SI 277)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 275))
                            (zero_extend:DI (reg:SI 268)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 59 {*umulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 275)
        (expr_list:REG_DEAD (reg:SI 268)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 275))
                            (const_int 1374389535 [0x51eb851f]))
                        (const_int 32 [0x20])))
                (nil)))))

(insn 117 115 118 9 (set (reg:SI 279)
        (zero_extract:SI (reg:SI 277)
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 277)
        (nil)))

(insn 118 117 143 9 (set (reg/v:SI 134 [ tmpreg ])
        (ior:SI (reg:SI 279)
            (reg/v:SI 174 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:342 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 279)
        (expr_list:REG_DEAD (reg/v:SI 174 [ tmpreg ])
            (nil))))

(jump_insn 143 118 144 9 (set (pc)
        (label_ref 131)) 230 {*arm_jump}
     (nil)
 -> 131)
;; End of basic block 9 -> ( 11)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219


;; Succ edge  11 [100.0%] 

(barrier 144 143 121)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u147(7){ }u148(13){ }u149(25){ }u150(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 174 177 219 268
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 268
;; lr  def 	 134 280 281 283 285
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 174 177 219 268
;; live  gen 	 134 280 281 283 285
;; live  kill	

;; Pred edge  8 [80.9%] 
(code_label 121 144 122 10 24 "" [1 uses])

(note 122 121 128 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 128 122 123 10 NOTE_INSN_DELETED)

(insn 123 128 124 10 (set (reg:SI 280)
        (ashift:SI (reg/v:SI 177 [ fractionaldivider ])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 177 [ fractionaldivider ])
        (nil)))

(insn 124 123 127 10 (set (reg:SI 281)
        (plus:SI (reg:SI 280)
            (const_int 50 [0x32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 280)
        (nil)))

(insn 127 124 129 10 (parallel [
            (set (reg:SI 283)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 281))
                            (zero_extend:DI (reg:SI 268)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 59 {*umulsi3_highpart_v6}
     (expr_list:REG_DEAD (reg:SI 281)
        (expr_list:REG_DEAD (reg:SI 268)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 281))
                            (const_int 1374389535 [0x51eb851f]))
                        (const_int 32 [0x20])))
                (nil)))))

(insn 129 127 130 10 (set (reg:SI 285)
        (zero_extract:SI (reg:SI 283)
            (const_int 4 [0x4])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 131 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 283)
        (nil)))

(insn 130 129 131 10 (set (reg/v:SI 134 [ tmpreg ])
        (ior:SI (reg:SI 285)
            (reg/v:SI 174 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:346 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 285)
        (expr_list:REG_DEAD (reg/v:SI 174 [ tmpreg ])
            (nil))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u161(7){ }u162(13){ }u163(25){ }u164(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 219
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219
;; lr  def 	 188
;; live  in  	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 219
;; live  gen 	 188
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 131 130 132 11 25 "" [1 uses])

(note 132 131 138 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 138 132 135 11 (set (reg:SI 188 [ D.7898 ])
        (reg/v:SI 134 [ tmpreg ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:350 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 134 [ tmpreg ])
        (nil)))

(insn 135 138 162 11 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 219 [ USARTx ])
                (const_int 8 [0x8])) [5 USARTx_10(D)->BRR+0 S2 A16])
        (subreg:HI (reg:SI 188 [ D.7898 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:350 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 219 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 188 [ D.7898 ])
            (nil))))
;; End of basic block 11 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 162 135 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_StructInit (USART_StructInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 3.
deleting insn with uid = 17.
;;   ======================================================
;;   -- basic block 2 from 2 to 22 -- before reload
;;   ======================================================

;;	  0-->     2 r134=r0                           :cortex_m4_ex
;;	  1-->     8 r137=0                            :cortex_m4_ex
;;	  2-->     6 r135=0x2580                       :cortex_m4_ex
;;	  3-->     7 [r134]=r135                       :cortex_m4_a
;;	  4-->    10 [r134+0x4]=r137#0                 :cortex_m4_a
;;	  5-->    13 [r134+0x6]=r137#0                 :cortex_m4_a
;;	  6-->    16 [r134+0x8]=r137#0                 :cortex_m4_a
;;	  7-->    19 [r134+0xa]=0xc                    :cortex_m4_ex
;;	  8-->    22 [r134+0xc]=r137#0                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 8
;;   new head = 2
;;   new tail = 22





USART_StructInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,6u} r135={1d,1u} r137={1d,4u} 
;;    total ref usage 32{12d,20u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 137
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 17 2 NOTE_INSN_FUNCTION_BEG)

(note 17 3 2 2 NOTE_INSN_DELETED)

(insn 2 17 8 2 (set (reg/v/f:SI 134 [ USART_InitStruct ])
        (reg:SI 0 r0 [ USART_InitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:360 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USART_InitStruct ])
        (nil)))

(insn 8 2 6 2 (set (reg:SI 137)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:363 709 {*thumb2_movsi_insn}
     (nil))

(insn 6 8 7 2 (set (reg:SI 135)
        (const_int 9600 [0x2580])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:362 709 {*thumb2_movsi_insn}
     (nil))

(insn 7 6 10 2 (set (mem/s:SI (reg/v/f:SI 134 [ USART_InitStruct ]) [4 USART_InitStruct_1(D)->USART_BaudRate+0 S4 A32])
        (reg:SI 135)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:362 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))

(insn 10 7 13 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                (const_int 4 [0x4])) [5 USART_InitStruct_1(D)->USART_WordLength+0 S2 A32])
        (subreg:HI (reg:SI 137) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:363 711 {*thumb2_movhi_insn}
     (nil))

(insn 13 10 16 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                (const_int 6 [0x6])) [5 USART_InitStruct_1(D)->USART_StopBits+0 S2 A16])
        (subreg:HI (reg:SI 137) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:364 711 {*thumb2_movhi_insn}
     (nil))

(insn 16 13 19 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                (const_int 8 [0x8])) [5 USART_InitStruct_1(D)->USART_Parity+0 S2 A32])
        (subreg:HI (reg:SI 137) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:365 711 {*thumb2_movhi_insn}
     (nil))

(insn 19 16 22 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                (const_int 10 [0xa])) [5 USART_InitStruct_1(D)->USART_Mode+0 S2 A16])
        (const_int 12 [0xc])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:366 711 {*thumb2_movhi_insn}
     (nil))

(insn 22 19 25 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_InitStruct ])
                (const_int 12 [0xc])) [5 USART_InitStruct_1(D)->USART_HardwareFlowControl+0 S2 A32])
        (subreg:HI (reg:SI 137) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:367 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ USART_InitStruct ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 25 22 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_ClockInit (USART_ClockInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


USART_ClockInit

Dataflow summary:
def_info->table_size = 24, use_info->table_size = 29
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r136={3d,3u} r146={1d,1u} r147={1d,2u} r148={1d,4u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} 
;;    total ref usage 53{24d,29u,0e} in 16{16 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136 146 147 148 149 150 151 152 154 155 157 158 159
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 136 146 147 148 149 150 151 152 154 155 157 158 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(7){ }u26(13){ }u27(14){ }u28(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 24 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 22 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 21.
;;   ======================================================
;;   -- basic block 2 from 2 to 24 -- before reload
;;   ======================================================

;;	  0-->     3 r148=r1                           :cortex_m4_ex
;;	  1-->     2 r147=r0                           :cortex_m4_ex
;;	  2-->    11 r150=[r148+0x2]                   :cortex_m4_a,cortex_m4_b
;;	  3-->    12 r151=[r148]                       :cortex_m4_a,cortex_m4_b
;;	  4-->     7 r149=[r147+0x10]                  :cortex_m4_a,cortex_m4_b
;;	  5-->    15 r154=[r148+0x4]                   :cortex_m4_a,cortex_m4_b
;;	  6-->    18 r157=[r148+0x6]                   :cortex_m4_a,cortex_m4_b
;;	  8-->    13 r152=r150#0|r151#0                :cortex_m4_ex
;;	  9-->    27 r136=r149#0&0xfffff0ff            :cortex_m4_ex
;;	 10-->    16 r155=r152|r154#0                  :cortex_m4_ex
;;	 11-->    28 r136=r136<<0x10                   :cortex_m4_ex
;;	 12-->    19 r158=r155|r157#0                  :cortex_m4_ex
;;	 13-->    29 r136=r136 0>>0x10                 :cortex_m4_ex
;;	 14-->    20 r159=zxn(r158#0)                  :cortex_m4_ex
;;	 15-->    22 r146=r159|r136                    :cortex_m4_ex
;;	 16-->    24 [r147+0x10]=r146#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 16
;;   new head = 2
;;   new tail = 24





USART_ClockInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r136={3d,3u} r146={1d,1u} r147={1d,2u} r148={1d,4u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} 
;;    total ref usage 53{24d,29u,0e} in 16{16 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136 146 147 148 149 150 151 152 154 155 157 158 159
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 136 146 147 148 149 150 151 152 154 155 157 158 159
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 21 2 NOTE_INSN_DELETED)

(note 21 8 3 2 NOTE_INSN_DELETED)

(insn 3 21 2 2 (set (reg/v/f:SI 148 [ USART_ClockInitStruct ])
        (reg:SI 1 r1 [ USART_ClockInitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:380 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_ClockInitStruct ])
        (nil)))

(insn 2 3 11 2 (set (reg/v/f:SI 147 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:380 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 11 2 12 2 (set (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ])
        (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 2 [0x2])) [5 USART_ClockInitStruct_6(D)->USART_CPOL+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 711 {*thumb2_movhi_insn}
     (nil))

(insn 12 11 7 2 (set (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ])
        (mem/s:HI (reg/v/f:SI 148 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_6(D)->USART_Clock+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 711 {*thumb2_movhi_insn}
     (nil))

(insn 7 12 15 2 (set (reg:HI 149 [ USARTx_2(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 147 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:390 711 {*thumb2_movhi_insn}
     (nil))

(insn 15 7 18 2 (set (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ])
        (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [5 USART_ClockInitStruct_6(D)->USART_CPHA+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 711 {*thumb2_movhi_insn}
     (nil))

(insn 18 15 13 2 (set (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ])
        (mem/s:HI (plus:SI (reg/v/f:SI 148 [ USART_ClockInitStruct ])
                (const_int 6 [0x6])) [5 USART_ClockInitStruct_6(D)->USART_LastBit+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 148 [ USART_ClockInitStruct ])
        (nil)))

(insn 13 18 27 2 (set (reg:SI 152)
        (ior:SI (subreg:SI (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ]) 0)
            (subreg:SI (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:HI 151 [ USART_ClockInitStruct_6(D)->USART_Clock ])
        (expr_list:REG_DEAD (reg:HI 150 [ USART_ClockInitStruct_6(D)->USART_CPOL ])
            (nil))))

(insn 27 13 16 2 (set (reg/v:SI 136 [ tmpreg ])
        (and:SI (subreg:SI (reg:HI 149 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 4294963455 [0xfffff0ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:392 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 149 [ USARTx_2(D)->CR2 ])
        (nil)))

(insn 16 27 28 2 (set (reg:SI 155)
        (ior:SI (reg:SI 152)
            (subreg:SI (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:HI 154 [ USART_ClockInitStruct_6(D)->USART_CPHA ])
        (expr_list:REG_DEAD (reg:SI 152)
            (nil))))

(insn 28 16 19 2 (set (reg/v:SI 136 [ tmpreg ])
        (ashift:SI (reg/v:SI 136 [ tmpreg ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:392 119 {*arm_shiftsi3}
     (nil))

(insn 19 28 29 2 (set (reg:SI 158)
        (ior:SI (reg:SI 155)
            (subreg:SI (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:HI 157 [ USART_ClockInitStruct_6(D)->USART_LastBit ])
        (expr_list:REG_DEAD (reg:SI 155)
            (nil))))

(insn 29 19 20 2 (set (reg/v:SI 136 [ tmpreg ])
        (lshiftrt:SI (reg/v:SI 136 [ tmpreg ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:392 119 {*arm_shiftsi3}
     (nil))

(insn 20 29 22 2 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg:SI 158) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:399 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(insn 22 20 24 2 (set (reg:SI 146 [ D.7891 ])
        (ior:SI (reg:SI 159)
            (reg/v:SI 136 [ tmpreg ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:401 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg/v:SI 136 [ tmpreg ])
            (nil))))

(insn 24 22 30 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 147 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 146 [ D.7891 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:401 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 147 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 146 [ D.7891 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 30 24 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_ClockStructInit (USART_ClockStructInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 3.
;;   ======================================================
;;   -- basic block 2 from 2 to 17 -- before reload
;;   ======================================================

;;	  0-->     2 r134=r0                           :cortex_m4_ex
;;	  1-->     6 r136=0                            :cortex_m4_ex
;;	  2-->     8 [r134]=r136#0                     :cortex_m4_a
;;	  3-->    11 [r134+0x2]=r136#0                 :cortex_m4_a
;;	  4-->    14 [r134+0x4]=r136#0                 :cortex_m4_a
;;	  5-->    17 [r134+0x6]=r136#0                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 2
;;   new tail = 17





USART_ClockStructInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,4u} r136={1d,4u} 
;;    total ref usage 28{11d,17u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 2 2 NOTE_INSN_FUNCTION_BEG)

(insn 2 3 6 2 (set (reg/v/f:SI 134 [ USART_ClockInitStruct ])
        (reg:SI 0 r0 [ USART_ClockInitStruct ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:411 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USART_ClockInitStruct ])
        (nil)))

(insn 6 2 8 2 (set (reg:SI 136)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:413 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 6 11 2 (set (mem/s:HI (reg/v/f:SI 134 [ USART_ClockInitStruct ]) [5 USART_ClockInitStruct_1(D)->USART_Clock+0 S2 A16])
        (subreg:HI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:413 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 8 14 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_ClockInitStruct ])
                (const_int 2 [0x2])) [5 USART_ClockInitStruct_1(D)->USART_CPOL+0 S2 A16])
        (subreg:HI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:414 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 11 17 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [5 USART_ClockInitStruct_1(D)->USART_CPHA+0 S2 A16])
        (subreg:HI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:415 711 {*thumb2_movhi_insn}
     (nil))

(insn 17 14 20 2 (set (mem/s:HI (plus:SI (reg/v/f:SI 134 [ USART_ClockInitStruct ])
                (const_int 6 [0x6])) [5 USART_ClockInitStruct_1(D)->USART_LastBit+0 S2 A16])
        (subreg:HI (reg:SI 136) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:416 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ USART_ClockInitStruct ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 20 17 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_Cmd (USART_Cmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


USART_Cmd

Dataflow summary:
def_info->table_size = 20, use_info->table_size = 36
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ }u33(13){ }u34(14){ }u35(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 30 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 11 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
;;   ======================================================
;;   -- basic block 2 from 2 to 8 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  1-->     8 {pc={(r1==0)?L18:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 1
;;   new head = 2
;;   new tail = 8

deleting insn with uid = 12.
;;   ======================================================
;;   -- basic block 3 from 10 to 30 -- before reload
;;   ======================================================

;;	  0-->    10 r140=[r138+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  2-->    11 r134=zxn(r140)                    :cortex_m4_ex
;;	  3-->    13 r135=r134|0x2000                  :cortex_m4_ex
;;	  4-->    15 [r138+0xc]=r135#0                 :cortex_m4_a
;;	  5-->    30 pc=L28                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 10
;;   new tail = 30

deleting insn with uid = 21.
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 4 from 20 to 25 -- before reload
;;   ======================================================

;;	  0-->    20 r143=[r138+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  2-->    32 r137=r143#0&0xffffdfff            :cortex_m4_ex
;;	  3-->    33 r137=r137<<0x10                   :cortex_m4_ex
;;	  4-->    34 r137=r137 0>>0x10                 :cortex_m4_ex
;;	  5-->    25 [r138+0xc]=r137#0                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 20
;;   new tail = 25





USART_Cmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 2 2 NOTE_INSN_DELETED)

(insn 2 7 8 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:428 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(jump_insn 8 2 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:433 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 10 3 NOTE_INSN_DELETED)

(insn 10 12 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 13 3 (set (reg:SI 134 [ D.7877 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (nil)))

(insn 13 11 15 3 (set (reg:SI 135 [ D.7878 ])
        (ior:SI (reg:SI 134 [ D.7877 ])
            (const_int 8192 [0x2000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7877 ])
        (nil)))

(insn 15 13 30 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7878 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:436 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7878 ])
            (nil))))

(jump_insn 30 15 31 3 (set (pc)
        (label_ref 28)) 230 {*arm_jump}
     (nil)
 -> 28)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 31 30 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 32 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 20 4 NOTE_INSN_DELETED)

(insn 20 22 32 4 (set (reg:HI 143 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 711 {*thumb2_movhi_insn}
     (nil))

(insn 32 20 33 4 (set (reg:SI 137 [ D.7881 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 4294959103 [0xffffdfff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR1 ])
        (nil)))

(insn 33 32 34 4 (set (reg:SI 137 [ D.7881 ])
        (ashift:SI (reg:SI 137 [ D.7881 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 119 {*arm_shiftsi3}
     (nil))

(insn 34 33 25 4 (set (reg:SI 137 [ D.7881 ])
        (lshiftrt:SI (reg:SI 137 [ D.7881 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 119 {*arm_shiftsi3}
     (nil))

(insn 25 34 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7881 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:441 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7881 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 28 25 29 5 31 "" [1 uses])

(note 29 28 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 35 29 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_SetPrescaler (USART_SetPrescaler)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
;;   ======================================================
;;   -- basic block 2 from 2 to 18 -- before reload
;;   ======================================================

;;	  0-->     2 r139=r0                           :cortex_m4_ex
;;	  2-->     7 r141=[r139+0x18]                  :cortex_m4_a,cortex_m4_b
;;	  4-->    10 r135=r141#0&0xff00                :cortex_m4_ex
;;	  5-->    12 [r139+0x18]=r135#0                :cortex_m4_a
;;	  6-->    13 r144=[r139+0x18]                  :cortex_m4_a,cortex_m4_b
;;	  8-->    14 r136=zxn(r144)                    :cortex_m4_ex
;;	  9-->    16 r138=r1|r136                      :cortex_m4_ex
;;	 10-->    18 [r139+0x18]=r138#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 10
;;   new head = 2
;;   new tail = 18





USART_SetPrescaler

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,4u} r141={1d,1u} r144={1d,1u} 
;;    total ref usage 34{15d,19u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 138 139 141 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 138 139 141 144
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 2 2 NOTE_INSN_DELETED)

(insn 2 15 7 2 (set (reg/v/f:SI 139 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:454 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 7 2 10 2 (set (reg:HI 141 [ USARTx_1(D)->GTPR ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:459 711 {*thumb2_movhi_insn}
     (nil))

(insn 10 7 12 2 (set (reg:SI 135 [ D.7871 ])
        (and:SI (subreg:SI (reg:HI 141 [ USARTx_1(D)->GTPR ]) 0)
            (const_int 65280 [0xff00]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:459 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 141 [ USARTx_1(D)->GTPR ])
        (nil)))

(insn 12 10 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7871 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:459 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7871 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 144 [ USARTx_1(D)->GTPR ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 16 2 (set (reg:SI 136 [ D.7872 ])
        (zero_extend:SI (reg:HI 144 [ USARTx_1(D)->GTPR ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 144 [ USARTx_1(D)->GTPR ])
        (nil)))

(insn 16 14 18 2 (set (reg:SI 138 [ D.7874 ])
        (ior:SI (reg:SI 1 r1 [ USART_Prescaler ])
            (reg:SI 136 [ D.7872 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7872 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_Prescaler ])
            (nil))))

(insn 18 16 21 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.7874 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:461 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 138 [ D.7874 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 21 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_OverSampling8Cmd (USART_OverSampling8Cmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


USART_OverSampling8Cmd

Dataflow summary:
def_info->table_size = 22, use_info->table_size = 40
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1e} r135={1d,1u} r137={2d,2u} r138={1d,4u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} 
;;    total ref usage 52{18d,33u,1e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 135 140 141 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 135 140 141 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u36(7){ }u37(13){ }u38(14){ }u39(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 33 to worklist
  Adding insn 16 to worklist
  Adding insn 10 to worklist
  Adding insn 27 to worklist
  Adding insn 21 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 32 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 36 to worklist
  Adding insn 35 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
;;   ======================================================
;;   -- basic block 2 from 2 to 8 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  1-->     8 {pc={(r1==0)?L19:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 1
;;   new head = 2
;;   new tail = 8

deleting insn with uid = 11.
;;   ======================================================
;;   -- basic block 3 from 10 to 33 -- before reload
;;   ======================================================

;;	  0-->    10 r140=[r138+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  2-->    12 r142=!r140#0<<0x11                :cortex_m4_ex
;;	  3-->    13 r141=!r142 0>>0x11                :cortex_m4_ex
;;	  4-->    32 r135=r141                         :cortex_m4_ex
;;	  5-->    16 [r138+0xc]=r135#0                 :cortex_m4_a
;;	  6-->    33 pc=L30                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 6
;;   new head = 10
;;   new tail = 33

deleting insn with uid = 22.
deleting insn with uid = 23.
deleting insn with uid = 24.
;;   ======================================================
;;   -- basic block 4 from 21 to 27 -- before reload
;;   ======================================================

;;	  0-->    21 r144=[r138+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  2-->    35 r137=r144#0<<0x11                 :cortex_m4_ex
;;	  3-->    36 r137=r137 0>>0x11                 :cortex_m4_ex
;;	  4-->    27 [r138+0xc]=r137#0                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 4
;;   new head = 21
;;   new tail = 27





USART_OverSampling8Cmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1e} r135={1d,1u} r137={2d,2u} r138={1d,4u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} 
;;    total ref usage 52{18d,33u,1e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 2 2 NOTE_INSN_DELETED)

(insn 2 7 8 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:475 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(jump_insn 8 2 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:480 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 135 140 141 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 135 140 141 142
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 11 9 10 3 NOTE_INSN_DELETED)

(insn 10 11 12 3 (set (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 711 {*thumb2_movhi_insn}
     (nil))

(insn 12 10 13 3 (set (reg:SI 142)
        (not:SI (ashift:SI (subreg:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]) 0)
                (const_int 17 [0x11])))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 122 {*not_shiftsi}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (nil)))

(insn 13 12 32 3 (set (reg:SI 141)
        (not:SI (lshiftrt:SI (reg:SI 142)
                (const_int 17 [0x11])))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 122 {*not_shiftsi}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (ior:SI (reg:SI 134 [ D.7865 ])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 32 13 16 3 (set (reg:SI 135 [ D.7866 ])
        (reg:SI 141)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 16 32 33 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg:HI (reg:SI 135 [ D.7866 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:483 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7866 ])
            (nil))))

(jump_insn 33 16 34 3 (set (pc)
        (label_ref 30)) 230 {*arm_jump}
     (nil)
 -> 30)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 34 33 19)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 144
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 144
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 34 20 4 37 "" [1 uses])

(note 20 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 22 20 23 4 NOTE_INSN_DELETED)

(note 23 22 24 4 NOTE_INSN_DELETED)

(note 24 23 21 4 NOTE_INSN_DELETED)

(insn 21 24 35 4 (set (reg:HI 144 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:488 711 {*thumb2_movhi_insn}
     (nil))

(insn 35 21 36 4 (set (reg:SI 137 [ D.7869 ])
        (ashift:SI (subreg:SI (reg:HI 144 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 17 [0x11]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:488 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:HI 144 [ USARTx_2(D)->CR1 ])
        (nil)))

(insn 36 35 27 4 (set (reg:SI 137 [ D.7869 ])
        (lshiftrt:SI (reg:SI 137 [ D.7869 ])
            (const_int 17 [0x11]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:488 119 {*arm_shiftsi3}
     (nil))

(insn 27 36 30 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7869 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:488 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7869 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 30 27 31 5 36 "" [1 uses])

(note 31 30 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 37 31 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_OneBitMethodCmd (USART_OneBitMethodCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


USART_OneBitMethodCmd

Dataflow summary:
def_info->table_size = 20, use_info->table_size = 36
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ }u33(13){ }u34(14){ }u35(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 30 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 11 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
;;   ======================================================
;;   -- basic block 2 from 2 to 8 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  1-->     8 {pc={(r1==0)?L18:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 1
;;   new head = 2
;;   new tail = 8

deleting insn with uid = 12.
;;   ======================================================
;;   -- basic block 3 from 10 to 30 -- before reload
;;   ======================================================

;;	  0-->    10 r140=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    11 r134=zxn(r140)                    :cortex_m4_ex
;;	  3-->    13 r135=r134|0x800                   :cortex_m4_ex
;;	  4-->    15 [r138+0x14]=r135#0                :cortex_m4_a
;;	  5-->    30 pc=L28                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 10
;;   new tail = 30

deleting insn with uid = 21.
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 4 from 20 to 25 -- before reload
;;   ======================================================

;;	  0-->    20 r143=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    32 r137=r143#0&0xfffff7ff            :cortex_m4_ex
;;	  3-->    33 r137=r137<<0x10                   :cortex_m4_ex
;;	  4-->    34 r137=r137 0>>0x10                 :cortex_m4_ex
;;	  5-->    25 [r138+0x14]=r137#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 20
;;   new tail = 25





USART_OneBitMethodCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 2 2 NOTE_INSN_DELETED)

(insn 2 7 8 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:501 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(jump_insn 8 2 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:506 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 10 3 NOTE_INSN_DELETED)

(insn 10 12 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 13 3 (set (reg:SI 134 [ D.7858 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 13 11 15 3 (set (reg:SI 135 [ D.7859 ])
        (ior:SI (reg:SI 134 [ D.7858 ])
            (const_int 2048 [0x800]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7858 ])
        (nil)))

(insn 15 13 30 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7859 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:509 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7859 ])
            (nil))))

(jump_insn 30 15 31 3 (set (pc)
        (label_ref 28)) 230 {*arm_jump}
     (nil)
 -> 28)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 31 30 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 41 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 20 4 NOTE_INSN_DELETED)

(insn 20 22 32 4 (set (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 711 {*thumb2_movhi_insn}
     (nil))

(insn 32 20 33 4 (set (reg:SI 137 [ D.7862 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 4294965247 [0xfffff7ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 33 32 34 4 (set (reg:SI 137 [ D.7862 ])
        (ashift:SI (reg:SI 137 [ D.7862 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 119 {*arm_shiftsi3}
     (nil))

(insn 34 33 25 4 (set (reg:SI 137 [ D.7862 ])
        (lshiftrt:SI (reg:SI 137 [ D.7862 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 119 {*arm_shiftsi3}
     (nil))

(insn 25 34 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7862 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:514 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7862 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 28 25 29 5 40 "" [1 uses])

(note 29 28 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 35 29 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_SendData (USART_SendData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


USART_SendData

Dataflow summary:
def_info->table_size = 14, use_info->table_size = 16
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={2d,2u} r135={1d,1u} 
;;    total ref usage 25{12d,13u,0e} in 4{4 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u12(7){ }u13(13){ }u14(14){ }u15(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
deleting insn with uid = 8.
;;   ======================================================
;;   -- basic block 2 from 2 to 11 -- before reload
;;   ======================================================

;;	  0-->     2 r135=r0                           :cortex_m4_ex
;;	  1-->    14 r134=r1<<0x17                     :cortex_m4_ex
;;	  2-->    15 r134=r134 0>>0x17                 :cortex_m4_ex
;;	  3-->    11 [r135+0x4]=r134#0                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 3
;;   new head = 2
;;   new tail = 11





USART_SendData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={2d,2u} r135={1d,1u} 
;;    total ref usage 25{12d,13u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(note 8 7 2 2 NOTE_INSN_DELETED)

(insn 2 8 14 2 (set (reg/v/f:SI 135 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:558 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 14 2 15 2 (set (reg:SI 134 [ D.7855 ])
        (ashift:SI (reg:SI 1 r1 [ Data ])
            (const_int 23 [0x17]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:564 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Data ])
        (nil)))

(insn 15 14 11 2 (set (reg:SI 134 [ D.7855 ])
        (lshiftrt:SI (reg:SI 134 [ D.7855 ])
            (const_int 23 [0x17]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:564 119 {*arm_shiftsi3}
     (nil))

(insn 11 15 16 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 135 [ USARTx ])
                (const_int 4 [0x4])) [5 USARTx_3(D)->DR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 134 [ D.7855 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:564 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7855 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 16 11 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_ReceiveData (USART_ReceiveData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


USART_ReceiveData

Dataflow summary:
def_info->table_size = 16, use_info->table_size = 18
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={3d,4u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 27{13d,14u,0e} in 5{5 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 137 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 137 138
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u13(0){ }u14(7){ }u15(13){ }u16(14){ }u17(25){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 6 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
deleting insn with uid = 3.
deleting insn with uid = 7.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 10.
;;   ======================================================
;;   -- basic block 2 from 2 to 18 -- before reload
;;   ======================================================

;;	  0-->     2 r137=r0                           :cortex_m4_ex
;;	  2-->     6 r138=[r137+0x4]                   :cortex_m4_a,cortex_m4_b
;;	  4-->    21 r0=r138#0<<0x17                   :cortex_m4_ex
;;	  5-->    22 r0=r0 0>>0x17                     :cortex_m4_ex
;;	  6-->    18 use r0                            :nothing
;;	Ready list (final):  
;;   total time = 6
;;   new head = 2
;;   new tail = 18





USART_ReceiveData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={3d,4u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 27{13d,14u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 137 138
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 3 8 2 NOTE_INSN_DELETED)

(note 8 7 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(note 10 9 2 2 NOTE_INSN_DELETED)

(insn 2 10 6 2 (set (reg/v/f:SI 137 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:574 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 6 2 21 2 (set (reg:HI 138 [ USARTx_1(D)->DR ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 137 [ USARTx ])
                (const_int 4 [0x4])) [5 USARTx_1(D)->DR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:579 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 137 [ USARTx ])
        (nil)))

(insn 21 6 22 2 (set (reg/i:SI 0 r0)
        (ashift:SI (subreg:SI (reg:HI 138 [ USARTx_1(D)->DR ]) 0)
            (const_int 23 [0x17]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:580 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:HI 138 [ USARTx_1(D)->DR ])
        (nil)))

(insn 22 21 18 2 (set (reg/i:SI 0 r0)
        (lshiftrt:SI (reg/i:SI 0 r0)
            (const_int 23 [0x17]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:580 119 {*arm_shiftsi3}
     (nil))

(insn 18 22 23 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:580 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 23 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_SetAddress (USART_SetAddress)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


USART_SetAddress

Dataflow summary:
def_info->table_size = 19, use_info->table_size = 23
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={3d,3u} r136={1d,1u} r138={1d,1u} r139={1d,4u} r141={1d,1u} r144={1d,1u} 
;;    total ref usage 38{17d,21u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 138 139 141 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 138 139 141 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u19(7){ }u20(13){ }u21(14){ }u22(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
;;   ======================================================
;;   -- basic block 2 from 2 to 18 -- before reload
;;   ======================================================

;;	  0-->     2 r139=r0                           :cortex_m4_ex
;;	  2-->     7 r141=[r139+0x10]                  :cortex_m4_a,cortex_m4_b
;;	  4-->    21 r135=r141#0&0xfffffff0            :cortex_m4_ex
;;	  5-->    22 r135=r135<<0x10                   :cortex_m4_ex
;;	  6-->    23 r135=r135 0>>0x10                 :cortex_m4_ex
;;	  7-->    12 [r139+0x10]=r135#0                :cortex_m4_a
;;	  8-->    13 r144=[r139+0x10]                  :cortex_m4_a,cortex_m4_b
;;	 10-->    14 r136=zxn(r144)                    :cortex_m4_ex
;;	 11-->    16 r138=r1|r136                      :cortex_m4_ex
;;	 12-->    18 [r139+0x10]=r138#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 12
;;   new head = 2
;;   new tail = 18





USART_SetAddress

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={3d,3u} r136={1d,1u} r138={1d,1u} r139={1d,4u} r141={1d,1u} r144={1d,1u} 
;;    total ref usage 38{17d,21u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 138 139 141 144
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 138 139 141 144
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 2 2 NOTE_INSN_DELETED)

(insn 2 15 7 2 (set (reg/v/f:SI 139 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:626 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 7 2 21 2 (set (reg:HI 141 [ USARTx_1(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 711 {*thumb2_movhi_insn}
     (nil))

(insn 21 7 22 2 (set (reg:SI 135 [ D.7848 ])
        (and:SI (subreg:SI (reg:HI 141 [ USARTx_1(D)->CR2 ]) 0)
            (const_int 4294967280 [0xfffffff0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 141 [ USARTx_1(D)->CR2 ])
        (nil)))

(insn 22 21 23 2 (set (reg:SI 135 [ D.7848 ])
        (ashift:SI (reg:SI 135 [ D.7848 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 119 {*arm_shiftsi3}
     (nil))

(insn 23 22 12 2 (set (reg:SI 135 [ D.7848 ])
        (lshiftrt:SI (reg:SI 135 [ D.7848 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 119 {*arm_shiftsi3}
     (nil))

(insn 12 23 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7848 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:632 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7848 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 144 [ USARTx_1(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 16 2 (set (reg:SI 136 [ D.7849 ])
        (zero_extend:SI (reg:HI 144 [ USARTx_1(D)->CR2 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 144 [ USARTx_1(D)->CR2 ])
        (nil)))

(insn 16 14 18 2 (set (reg:SI 138 [ D.7851 ])
        (ior:SI (reg:SI 1 r1 [ USART_Address ])
            (reg:SI 136 [ D.7849 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7849 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_Address ])
            (nil))))

(insn 18 16 24 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.7851 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:634 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 138 [ D.7851 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 24 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_ReceiverWakeUpCmd (USART_ReceiverWakeUpCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


USART_ReceiverWakeUpCmd

Dataflow summary:
def_info->table_size = 20, use_info->table_size = 36
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ }u33(13){ }u34(14){ }u35(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 30 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 11 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
;;   ======================================================
;;   -- basic block 2 from 2 to 8 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  1-->     8 {pc={(r1==0)?L18:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 1
;;   new head = 2
;;   new tail = 8

deleting insn with uid = 12.
;;   ======================================================
;;   -- basic block 3 from 10 to 30 -- before reload
;;   ======================================================

;;	  0-->    10 r140=[r138+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  2-->    11 r134=zxn(r140)                    :cortex_m4_ex
;;	  3-->    13 r135=r134|0x2                     :cortex_m4_ex
;;	  4-->    15 [r138+0xc]=r135#0                 :cortex_m4_a
;;	  5-->    30 pc=L28                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 10
;;   new tail = 30

deleting insn with uid = 21.
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 4 from 20 to 25 -- before reload
;;   ======================================================

;;	  0-->    20 r143=[r138+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  2-->    32 r137=r143#0&0xfffffffd            :cortex_m4_ex
;;	  3-->    33 r137=r137<<0x10                   :cortex_m4_ex
;;	  4-->    34 r137=r137 0>>0x10                 :cortex_m4_ex
;;	  5-->    25 [r138+0xc]=r137#0                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 20
;;   new tail = 25





USART_ReceiverWakeUpCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 2 2 NOTE_INSN_DELETED)

(insn 2 7 8 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:646 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(jump_insn 8 2 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:651 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 10 3 NOTE_INSN_DELETED)

(insn 10 12 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 13 3 (set (reg:SI 134 [ D.7842 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR1 ])
        (nil)))

(insn 13 11 15 3 (set (reg:SI 135 [ D.7843 ])
        (ior:SI (reg:SI 134 [ D.7842 ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7842 ])
        (nil)))

(insn 15 13 30 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7843 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:654 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7843 ])
            (nil))))

(jump_insn 30 15 31 3 (set (pc)
        (label_ref 28)) 230 {*arm_jump}
     (nil)
 -> 28)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 31 30 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 48 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 20 4 NOTE_INSN_DELETED)

(insn 20 22 32 4 (set (reg:HI 143 [ USARTx_2(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 711 {*thumb2_movhi_insn}
     (nil))

(insn 32 20 33 4 (set (reg:SI 137 [ D.7846 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR1 ]) 0)
            (const_int 4294967293 [0xfffffffd]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR1 ])
        (nil)))

(insn 33 32 34 4 (set (reg:SI 137 [ D.7846 ])
        (ashift:SI (reg:SI 137 [ D.7846 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 119 {*arm_shiftsi3}
     (nil))

(insn 34 33 25 4 (set (reg:SI 137 [ D.7846 ])
        (lshiftrt:SI (reg:SI 137 [ D.7846 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 119 {*arm_shiftsi3}
     (nil))

(insn 25 34 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_2(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7846 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:659 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7846 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 28 25 29 5 47 "" [1 uses])

(note 29 28 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 35 29 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_WakeUpConfig (USART_WakeUpConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


USART_WakeUpConfig

Dataflow summary:
def_info->table_size = 19, use_info->table_size = 23
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={3d,3u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 38{17d,21u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 140 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 140 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u19(7){ }u20(13){ }u21(14){ }u22(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
;;   ======================================================
;;   -- basic block 2 from 2 to 18 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  2-->     7 r140=[r138+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  4-->    21 r135=r140#0&0xfffff7ff            :cortex_m4_ex
;;	  5-->    22 r135=r135<<0x10                   :cortex_m4_ex
;;	  6-->    23 r135=r135 0>>0x10                 :cortex_m4_ex
;;	  7-->    12 [r138+0xc]=r135#0                 :cortex_m4_a
;;	  8-->    13 r143=[r138+0xc]                   :cortex_m4_a,cortex_m4_b
;;	 10-->    14 r136=zxn(r143)                    :cortex_m4_ex
;;	 11-->    16 r137=r1|r136                      :cortex_m4_ex
;;	 12-->    18 [r138+0xc]=r137#0                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 12
;;   new head = 2
;;   new tail = 18





USART_WakeUpConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={3d,3u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 38{17d,21u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 140 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 140 143
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 2 2 NOTE_INSN_DELETED)

(insn 2 15 7 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:673 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 7 2 21 2 (set (reg:HI 140 [ USARTx_1(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 711 {*thumb2_movhi_insn}
     (nil))

(insn 21 7 22 2 (set (reg:SI 135 [ D.7837 ])
        (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR1 ]) 0)
            (const_int 4294965247 [0xfffff7ff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_1(D)->CR1 ])
        (nil)))

(insn 22 21 23 2 (set (reg:SI 135 [ D.7837 ])
        (ashift:SI (reg:SI 135 [ D.7837 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 119 {*arm_shiftsi3}
     (nil))

(insn 23 22 12 2 (set (reg:SI 135 [ D.7837 ])
        (lshiftrt:SI (reg:SI 135 [ D.7837 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 119 {*arm_shiftsi3}
     (nil))

(insn 12 23 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7837 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:678 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7837 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 143 [ USARTx_1(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 16 2 (set (reg:SI 136 [ D.7838 ])
        (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_1(D)->CR1 ])
        (nil)))

(insn 16 14 18 2 (set (reg:SI 137 [ D.7839 ])
        (ior:SI (reg:SI 1 r1 [ USART_WakeUp ])
            (reg:SI 136 [ D.7838 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7838 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_WakeUp ])
            (nil))))

(insn 18 16 24 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7839 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:679 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7839 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 24 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_LINBreakDetectLengthConfig (USART_LINBreakDetectLengthConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


USART_LINBreakDetectLengthConfig

Dataflow summary:
def_info->table_size = 19, use_info->table_size = 23
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={3d,3u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 38{17d,21u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 140 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 140 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u19(7){ }u20(13){ }u21(14){ }u22(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
;;   ======================================================
;;   -- basic block 2 from 2 to 18 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  2-->     7 r140=[r138+0x10]                  :cortex_m4_a,cortex_m4_b
;;	  4-->    21 r135=r140#0&0xffffffdf            :cortex_m4_ex
;;	  5-->    22 r135=r135<<0x10                   :cortex_m4_ex
;;	  6-->    23 r135=r135 0>>0x10                 :cortex_m4_ex
;;	  7-->    12 [r138+0x10]=r135#0                :cortex_m4_a
;;	  8-->    13 r143=[r138+0x10]                  :cortex_m4_a,cortex_m4_b
;;	 10-->    14 r136=zxn(r143)                    :cortex_m4_ex
;;	 11-->    16 r137=r1|r136                      :cortex_m4_ex
;;	 12-->    18 [r138+0x10]=r137#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 12
;;   new head = 2
;;   new tail = 18





USART_LINBreakDetectLengthConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={3d,3u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 38{17d,21u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 140 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 140 143
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 2 2 NOTE_INSN_DELETED)

(insn 2 15 7 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:742 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 7 2 21 2 (set (reg:HI 140 [ USARTx_1(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 711 {*thumb2_movhi_insn}
     (nil))

(insn 21 7 22 2 (set (reg:SI 135 [ D.7833 ])
        (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR2 ]) 0)
            (const_int 4294967263 [0xffffffdf]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_1(D)->CR2 ])
        (nil)))

(insn 22 21 23 2 (set (reg:SI 135 [ D.7833 ])
        (ashift:SI (reg:SI 135 [ D.7833 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 119 {*arm_shiftsi3}
     (nil))

(insn 23 22 12 2 (set (reg:SI 135 [ D.7833 ])
        (lshiftrt:SI (reg:SI 135 [ D.7833 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 119 {*arm_shiftsi3}
     (nil))

(insn 12 23 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7833 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:747 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7833 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 143 [ USARTx_1(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 16 2 (set (reg:SI 136 [ D.7834 ])
        (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR2 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_1(D)->CR2 ])
        (nil)))

(insn 16 14 18 2 (set (reg:SI 137 [ D.7835 ])
        (ior:SI (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
            (reg:SI 136 [ D.7834 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7834 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_LINBreakDetectLength ])
            (nil))))

(insn 18 16 24 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_1(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7835 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:748 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7835 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 24 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_LINCmd (USART_LINCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


USART_LINCmd

Dataflow summary:
def_info->table_size = 20, use_info->table_size = 36
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ }u33(13){ }u34(14){ }u35(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 30 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 11 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
;;   ======================================================
;;   -- basic block 2 from 2 to 8 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  1-->     8 {pc={(r1==0)?L18:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 1
;;   new head = 2
;;   new tail = 8

deleting insn with uid = 12.
;;   ======================================================
;;   -- basic block 3 from 10 to 30 -- before reload
;;   ======================================================

;;	  0-->    10 r140=[r138+0x10]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    11 r134=zxn(r140)                    :cortex_m4_ex
;;	  3-->    13 r135=r134|0x4000                  :cortex_m4_ex
;;	  4-->    15 [r138+0x10]=r135#0                :cortex_m4_a
;;	  5-->    30 pc=L28                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 10
;;   new tail = 30

deleting insn with uid = 21.
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 4 from 20 to 25 -- before reload
;;   ======================================================

;;	  0-->    20 r143=[r138+0x10]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    32 r137=r143#0&0xffffbfff            :cortex_m4_ex
;;	  3-->    33 r137=r137<<0x10                   :cortex_m4_ex
;;	  4-->    34 r137=r137 0>>0x10                 :cortex_m4_ex
;;	  5-->    25 [r138+0x10]=r137#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 20
;;   new tail = 25





USART_LINCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 2 2 NOTE_INSN_DELETED)

(insn 2 7 8 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:760 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(jump_insn 8 2 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:765 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 10 3 NOTE_INSN_DELETED)

(insn 10 12 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 13 3 (set (reg:SI 134 [ D.7827 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR2 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR2 ])
        (nil)))

(insn 13 11 15 3 (set (reg:SI 135 [ D.7828 ])
        (ior:SI (reg:SI 134 [ D.7827 ])
            (const_int 16384 [0x4000]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7827 ])
        (nil)))

(insn 15 13 30 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7828 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:768 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7828 ])
            (nil))))

(jump_insn 30 15 31 3 (set (pc)
        (label_ref 28)) 230 {*arm_jump}
     (nil)
 -> 28)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 31 30 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 54 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 20 4 NOTE_INSN_DELETED)

(insn 20 22 32 4 (set (reg:HI 143 [ USARTx_2(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 711 {*thumb2_movhi_insn}
     (nil))

(insn 32 20 33 4 (set (reg:SI 137 [ D.7831 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR2 ]) 0)
            (const_int 4294950911 [0xffffbfff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR2 ])
        (nil)))

(insn 33 32 34 4 (set (reg:SI 137 [ D.7831 ])
        (ashift:SI (reg:SI 137 [ D.7831 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 119 {*arm_shiftsi3}
     (nil))

(insn 34 33 25 4 (set (reg:SI 137 [ D.7831 ])
        (lshiftrt:SI (reg:SI 137 [ D.7831 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 119 {*arm_shiftsi3}
     (nil))

(insn 25 34 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_2(D)->CR2+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7831 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:773 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7831 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 28 25 29 5 53 "" [1 uses])

(note 29 28 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 35 29 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_SendBreak (USART_SendBreak)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 3.
deleting insn with uid = 8.
;;   ======================================================
;;   -- basic block 2 from 2 to 11 -- before reload
;;   ======================================================

;;	  0-->     2 r136=r0                           :cortex_m4_ex
;;	  2-->     6 r137=[r136+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  4-->     7 r134=zxn(r137)                    :cortex_m4_ex
;;	  5-->     9 r135=r134|0x1                     :cortex_m4_ex
;;	  6-->    11 [r136+0xc]=r135#0                 :cortex_m4_a
;;	Ready list (final):  
;;   total time = 6
;;   new head = 2
;;   new tail = 11





USART_SendBreak

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,2u} r137={1d,1u} 
;;    total ref usage 27{13d,14u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 3 2 2 NOTE_INSN_DELETED)

(insn 2 8 6 2 (set (reg/v/f:SI 136 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:784 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 6 2 7 2 (set (reg:HI 137 [ USARTx_1(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 136 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 711 {*thumb2_movhi_insn}
     (nil))

(insn 7 6 9 2 (set (reg:SI 134 [ D.7823 ])
        (zero_extend:SI (reg:HI 137 [ USARTx_1(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 137 [ USARTx_1(D)->CR1 ])
        (nil)))

(insn 9 7 11 2 (set (reg:SI 135 [ D.7824 ])
        (ior:SI (reg:SI 134 [ D.7823 ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7823 ])
        (nil)))

(insn 11 9 14 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 136 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_1(D)->CR1+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7824 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:789 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 136 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7824 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 14 11 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_HalfDuplexCmd (USART_HalfDuplexCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


USART_HalfDuplexCmd

Dataflow summary:
def_info->table_size = 20, use_info->table_size = 36
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ }u33(13){ }u34(14){ }u35(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 30 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 11 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
;;   ======================================================
;;   -- basic block 2 from 2 to 8 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  1-->     8 {pc={(r1==0)?L18:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 1
;;   new head = 2
;;   new tail = 8

deleting insn with uid = 12.
;;   ======================================================
;;   -- basic block 3 from 10 to 30 -- before reload
;;   ======================================================

;;	  0-->    10 r140=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    11 r134=zxn(r140)                    :cortex_m4_ex
;;	  3-->    13 r135=r134|0x8                     :cortex_m4_ex
;;	  4-->    15 [r138+0x14]=r135#0                :cortex_m4_a
;;	  5-->    30 pc=L28                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 10
;;   new tail = 30

deleting insn with uid = 21.
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 4 from 20 to 25 -- before reload
;;   ======================================================

;;	  0-->    20 r143=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    32 r137=r143#0&0xfffffff7            :cortex_m4_ex
;;	  3-->    33 r137=r137<<0x10                   :cortex_m4_ex
;;	  4-->    34 r137=r137 0>>0x10                 :cortex_m4_ex
;;	  5-->    25 [r138+0x14]=r137#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 20
;;   new tail = 25





USART_HalfDuplexCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 2 2 NOTE_INSN_DELETED)

(insn 2 7 8 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:837 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(jump_insn 8 2 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:842 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 10 3 NOTE_INSN_DELETED)

(insn 10 12 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 13 3 (set (reg:SI 134 [ D.7818 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 13 11 15 3 (set (reg:SI 135 [ D.7819 ])
        (ior:SI (reg:SI 134 [ D.7818 ])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7818 ])
        (nil)))

(insn 15 13 30 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7819 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:845 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7819 ])
            (nil))))

(jump_insn 30 15 31 3 (set (pc)
        (label_ref 28)) 230 {*arm_jump}
     (nil)
 -> 28)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 31 30 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 59 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 20 4 NOTE_INSN_DELETED)

(insn 20 22 32 4 (set (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 711 {*thumb2_movhi_insn}
     (nil))

(insn 32 20 33 4 (set (reg:SI 137 [ D.7822 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 4294967287 [0xfffffff7]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 33 32 34 4 (set (reg:SI 137 [ D.7822 ])
        (ashift:SI (reg:SI 137 [ D.7822 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 119 {*arm_shiftsi3}
     (nil))

(insn 34 33 25 4 (set (reg:SI 137 [ D.7822 ])
        (lshiftrt:SI (reg:SI 137 [ D.7822 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 119 {*arm_shiftsi3}
     (nil))

(insn 25 34 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7822 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:850 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7822 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 28 25 29 5 58 "" [1 uses])

(note 29 28 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 35 29 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_SetGuardTime (USART_SetGuardTime)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
deleting insn with uid = 17.
;;   ======================================================
;;   -- basic block 2 from 2 to 20 -- before reload
;;   ======================================================

;;	  0-->     2 r140=r0                           :cortex_m4_ex
;;	  2-->     7 r142=[r140+0x18]                  :cortex_m4_a,cortex_m4_b
;;	  4-->    10 r135=zxn(r142#0)                  :cortex_m4_ex
;;	  5-->    12 [r140+0x18]=r135#0                :cortex_m4_a
;;	  6-->    13 r145=[r140+0x18]                  :cortex_m4_a,cortex_m4_b
;;	  8-->    14 r136=zxn(r145)                    :cortex_m4_ex
;;	  9-->    18 r139=r1<<0x8|r136                 :cortex_m4_ex
;;	 10-->    20 [r140+0x18]=r139#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 10
;;   new head = 2
;;   new tail = 20





USART_SetGuardTime

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} r140={1d,4u} r142={1d,1u} r145={1d,1u} 
;;    total ref usage 34{15d,19u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 139 140 142 145
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 139 140 142 145
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 17 2 NOTE_INSN_DELETED)

(note 17 15 2 2 NOTE_INSN_DELETED)

(insn 2 17 7 2 (set (reg/v/f:SI 140 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:921 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 7 2 10 2 (set (reg:HI 142 [ USARTx_1(D)->GTPR ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:926 711 {*thumb2_movhi_insn}
     (nil))

(insn 10 7 12 2 (set (reg:SI 135 [ D.7811 ])
        (zero_extend:SI (subreg:QI (reg:HI 142 [ USARTx_1(D)->GTPR ]) 0))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:926 730 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:HI 142 [ USARTx_1(D)->GTPR ])
        (nil)))

(insn 12 10 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7811 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:926 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7811 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 145 [ USARTx_1(D)->GTPR ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 18 2 (set (reg:SI 136 [ D.7812 ])
        (zero_extend:SI (reg:HI 145 [ USARTx_1(D)->GTPR ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 145 [ USARTx_1(D)->GTPR ])
        (nil)))

(insn 18 14 20 2 (set (reg:SI 139 [ D.7815 ])
        (ior:SI (ashift:SI (reg:SI 1 r1 [ USART_GuardTime ])
                (const_int 8 [0x8]))
            (reg:SI 136 [ D.7812 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 262 {*arith_shiftsi}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7812 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_GuardTime ])
            (nil))))

(insn 20 18 23 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 140 [ USARTx ])
                (const_int 24 [0x18])) [5 USARTx_1(D)->GTPR+0 S2 A16])
        (subreg/s/u:HI (reg:SI 139 [ D.7815 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:928 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 140 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 139 [ D.7815 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 23 20 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_SmartCardCmd (USART_SmartCardCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


USART_SmartCardCmd

Dataflow summary:
def_info->table_size = 20, use_info->table_size = 36
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ }u33(13){ }u34(14){ }u35(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 30 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 11 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
;;   ======================================================
;;   -- basic block 2 from 2 to 8 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  1-->     8 {pc={(r1==0)?L18:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 1
;;   new head = 2
;;   new tail = 8

deleting insn with uid = 12.
;;   ======================================================
;;   -- basic block 3 from 10 to 30 -- before reload
;;   ======================================================

;;	  0-->    10 r140=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    11 r134=zxn(r140)                    :cortex_m4_ex
;;	  3-->    13 r135=r134|0x20                    :cortex_m4_ex
;;	  4-->    15 [r138+0x14]=r135#0                :cortex_m4_a
;;	  5-->    30 pc=L28                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 10
;;   new tail = 30

deleting insn with uid = 21.
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 4 from 20 to 25 -- before reload
;;   ======================================================

;;	  0-->    20 r143=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    32 r137=r143#0&0xffffffdf            :cortex_m4_ex
;;	  3-->    33 r137=r137<<0x10                   :cortex_m4_ex
;;	  4-->    34 r137=r137 0>>0x10                 :cortex_m4_ex
;;	  5-->    25 [r138+0x14]=r137#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 20
;;   new tail = 25





USART_SmartCardCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 2 2 NOTE_INSN_DELETED)

(insn 2 7 8 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:940 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(jump_insn 8 2 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:944 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 10 3 NOTE_INSN_DELETED)

(insn 10 12 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 13 3 (set (reg:SI 134 [ D.7805 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 13 11 15 3 (set (reg:SI 135 [ D.7806 ])
        (ior:SI (reg:SI 134 [ D.7805 ])
            (const_int 32 [0x20]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7805 ])
        (nil)))

(insn 15 13 30 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7806 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:947 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7806 ])
            (nil))))

(jump_insn 30 15 31 3 (set (pc)
        (label_ref 28)) 230 {*arm_jump}
     (nil)
 -> 28)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 31 30 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 64 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 20 4 NOTE_INSN_DELETED)

(insn 20 22 32 4 (set (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 711 {*thumb2_movhi_insn}
     (nil))

(insn 32 20 33 4 (set (reg:SI 137 [ D.7809 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 4294967263 [0xffffffdf]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 33 32 34 4 (set (reg:SI 137 [ D.7809 ])
        (ashift:SI (reg:SI 137 [ D.7809 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 119 {*arm_shiftsi3}
     (nil))

(insn 34 33 25 4 (set (reg:SI 137 [ D.7809 ])
        (lshiftrt:SI (reg:SI 137 [ D.7809 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 119 {*arm_shiftsi3}
     (nil))

(insn 25 34 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7809 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:952 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7809 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 28 25 29 5 63 "" [1 uses])

(note 29 28 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 35 29 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_SmartCardNACKCmd (USART_SmartCardNACKCmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


USART_SmartCardNACKCmd

Dataflow summary:
def_info->table_size = 20, use_info->table_size = 36
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ }u33(13){ }u34(14){ }u35(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 30 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 11 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
;;   ======================================================
;;   -- basic block 2 from 2 to 8 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  1-->     8 {pc={(r1==0)?L18:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 1
;;   new head = 2
;;   new tail = 8

deleting insn with uid = 12.
;;   ======================================================
;;   -- basic block 3 from 10 to 30 -- before reload
;;   ======================================================

;;	  0-->    10 r140=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    11 r134=zxn(r140)                    :cortex_m4_ex
;;	  3-->    13 r135=r134|0x10                    :cortex_m4_ex
;;	  4-->    15 [r138+0x14]=r135#0                :cortex_m4_a
;;	  5-->    30 pc=L28                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 10
;;   new tail = 30

deleting insn with uid = 21.
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 4 from 20 to 25 -- before reload
;;   ======================================================

;;	  0-->    20 r143=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    32 r137=r143#0&0xffffffef            :cortex_m4_ex
;;	  3-->    33 r137=r137<<0x10                   :cortex_m4_ex
;;	  4-->    34 r137=r137 0>>0x10                 :cortex_m4_ex
;;	  5-->    25 [r138+0x14]=r137#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 20
;;   new tail = 25





USART_SmartCardNACKCmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 2 2 NOTE_INSN_DELETED)

(insn 2 7 8 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:965 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(jump_insn 8 2 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:969 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 10 3 NOTE_INSN_DELETED)

(insn 10 12 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 13 3 (set (reg:SI 134 [ D.7798 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 13 11 15 3 (set (reg:SI 135 [ D.7799 ])
        (ior:SI (reg:SI 134 [ D.7798 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7798 ])
        (nil)))

(insn 15 13 30 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7799 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:972 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7799 ])
            (nil))))

(jump_insn 30 15 31 3 (set (pc)
        (label_ref 28)) 230 {*arm_jump}
     (nil)
 -> 28)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 31 30 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 68 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 20 4 NOTE_INSN_DELETED)

(insn 20 22 32 4 (set (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 711 {*thumb2_movhi_insn}
     (nil))

(insn 32 20 33 4 (set (reg:SI 137 [ D.7802 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 4294967279 [0xffffffef]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 33 32 34 4 (set (reg:SI 137 [ D.7802 ])
        (ashift:SI (reg:SI 137 [ D.7802 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 119 {*arm_shiftsi3}
     (nil))

(insn 34 33 25 4 (set (reg:SI 137 [ D.7802 ])
        (lshiftrt:SI (reg:SI 137 [ D.7802 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 119 {*arm_shiftsi3}
     (nil))

(insn 25 34 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7802 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:977 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7802 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 28 25 29 5 67 "" [1 uses])

(note 29 28 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 35 29 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_IrDAConfig (USART_IrDAConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


USART_IrDAConfig

Dataflow summary:
def_info->table_size = 19, use_info->table_size = 23
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={3d,3u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 38{17d,21u,0e} in 10{10 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(25){ }d8(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 140 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 140 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u19(7){ }u20(13){ }u21(14){ }u22(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 15.
;;   ======================================================
;;   -- basic block 2 from 2 to 18 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  2-->     7 r140=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  4-->    21 r135=r140#0&0xfffffffb            :cortex_m4_ex
;;	  5-->    22 r135=r135<<0x10                   :cortex_m4_ex
;;	  6-->    23 r135=r135 0>>0x10                 :cortex_m4_ex
;;	  7-->    12 [r138+0x14]=r135#0                :cortex_m4_a
;;	  8-->    13 r143=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	 10-->    14 r136=zxn(r143)                    :cortex_m4_ex
;;	 11-->    16 r137=r1|r136                      :cortex_m4_ex
;;	 12-->    18 [r138+0x14]=r137#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 12
;;   new head = 2
;;   new tail = 18





USART_IrDAConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r135={3d,3u} r136={1d,1u} r137={1d,1u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 38{17d,21u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 140 143
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136 137 138 140 143
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 15 2 NOTE_INSN_DELETED)

(note 15 9 2 2 NOTE_INSN_DELETED)

(insn 2 15 7 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1036 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 7 2 21 2 (set (reg:HI 140 [ USARTx_1(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 711 {*thumb2_movhi_insn}
     (nil))

(insn 21 7 22 2 (set (reg:SI 135 [ D.7793 ])
        (and:SI (subreg:SI (reg:HI 140 [ USARTx_1(D)->CR3 ]) 0)
            (const_int 4294967291 [0xfffffffb]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_1(D)->CR3 ])
        (nil)))

(insn 22 21 23 2 (set (reg:SI 135 [ D.7793 ])
        (ashift:SI (reg:SI 135 [ D.7793 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 119 {*arm_shiftsi3}
     (nil))

(insn 23 22 12 2 (set (reg:SI 135 [ D.7793 ])
        (lshiftrt:SI (reg:SI 135 [ D.7793 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 119 {*arm_shiftsi3}
     (nil))

(insn 12 23 13 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7793 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1041 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ D.7793 ])
        (nil)))

(insn 13 12 14 2 (set (reg:HI 143 [ USARTx_1(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 711 {*thumb2_movhi_insn}
     (nil))

(insn 14 13 16 2 (set (reg:SI 136 [ D.7794 ])
        (zero_extend:SI (reg:HI 143 [ USARTx_1(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_1(D)->CR3 ])
        (nil)))

(insn 16 14 18 2 (set (reg:SI 137 [ D.7795 ])
        (ior:SI (reg:SI 1 r1 [ USART_IrDAMode ])
            (reg:SI 136 [ D.7794 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ D.7794 ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_IrDAMode ])
            (nil))))

(insn 18 16 24 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_1(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7795 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1042 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7795 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 24 18 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_IrDACmd (USART_IrDACmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


USART_IrDACmd

Dataflow summary:
def_info->table_size = 20, use_info->table_size = 36
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ }u33(13){ }u34(14){ }u35(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 30 to worklist
  Adding insn 15 to worklist
  Adding insn 10 to worklist
  Adding insn 25 to worklist
  Adding insn 20 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 11 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
;;   ======================================================
;;   -- basic block 2 from 2 to 8 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  1-->     8 {pc={(r1==0)?L18:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 1
;;   new head = 2
;;   new tail = 8

deleting insn with uid = 12.
;;   ======================================================
;;   -- basic block 3 from 10 to 30 -- before reload
;;   ======================================================

;;	  0-->    10 r140=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    11 r134=zxn(r140)                    :cortex_m4_ex
;;	  3-->    13 r135=r134|0x2                     :cortex_m4_ex
;;	  4-->    15 [r138+0x14]=r135#0                :cortex_m4_a
;;	  5-->    30 pc=L28                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 10
;;   new tail = 30

deleting insn with uid = 21.
deleting insn with uid = 22.
;;   ======================================================
;;   -- basic block 4 from 20 to 25 -- before reload
;;   ======================================================

;;	  0-->    20 r143=[r138+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    32 r137=r143#0&0xfffffffd            :cortex_m4_ex
;;	  3-->    33 r137=r137<<0x10                   :cortex_m4_ex
;;	  4-->    34 r137=r137 0>>0x10                 :cortex_m4_ex
;;	  5-->    25 [r138+0x14]=r137#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 5
;;   new head = 20
;;   new tail = 25





USART_IrDACmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r137={3d,3u} r138={1d,4u} r140={1d,1u} r143={1d,1u} 
;;    total ref usage 51{18d,33u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 2 2 NOTE_INSN_DELETED)

(insn 2 7 8 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1054 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(jump_insn 8 2 9 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 1 r1 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 18)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1059 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 134 135 140
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 134 135 140
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 12 9 10 3 NOTE_INSN_DELETED)

(insn 10 12 11 3 (set (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 711 {*thumb2_movhi_insn}
     (nil))

(insn 11 10 13 3 (set (reg:SI 134 [ D.7787 ])
        (zero_extend:SI (reg:HI 140 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 13 11 15 3 (set (reg:SI 135 [ D.7788 ])
        (ior:SI (reg:SI 134 [ D.7787 ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ D.7787 ])
        (nil)))

(insn 15 13 30 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7788 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1062 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7788 ])
            (nil))))

(jump_insn 30 15 31 3 (set (pc)
        (label_ref 28)) 230 {*arm_jump}
     (nil)
 -> 28)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 31 30 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 137 143
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 137 143
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 18 31 19 4 73 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 21 19 22 4 NOTE_INSN_DELETED)

(note 22 21 20 4 NOTE_INSN_DELETED)

(insn 20 22 32 4 (set (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 711 {*thumb2_movhi_insn}
     (nil))

(insn 32 20 33 4 (set (reg:SI 137 [ D.7791 ])
        (and:SI (subreg:SI (reg:HI 143 [ USARTx_2(D)->CR3 ]) 0)
            (const_int 4294967293 [0xfffffffd]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:HI 143 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 33 32 34 4 (set (reg:SI 137 [ D.7791 ])
        (ashift:SI (reg:SI 137 [ D.7791 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 119 {*arm_shiftsi3}
     (nil))

(insn 34 33 25 4 (set (reg:SI 137 [ D.7791 ])
        (lshiftrt:SI (reg:SI 137 [ D.7791 ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 119 {*arm_shiftsi3}
     (nil))

(insn 25 34 28 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 138 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 137 [ D.7791 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1067 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 137 [ D.7791 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 28 25 29 5 72 "" [1 uses])

(note 29 28 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 35 29 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_DMACmd (USART_DMACmd)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


USART_DMACmd

Dataflow summary:
def_info->table_size = 22, use_info->table_size = 40
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,4u} r140={1d,2u} r142={1d,1u} r145={1d,1u} 
;;    total ref usage 53{18d,35u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d8(25){ }d9(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 139 140
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 134 135 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 134 135 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 136 138 145
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 136 138 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u36(7){ }u37(13){ }u38(14){ }u39(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 33 to worklist
  Adding insn 16 to worklist
  Adding insn 11 to worklist
  Adding insn 28 to worklist
  Adding insn 21 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 14 to worklist
  Adding insn 12 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 26 to worklist
  Adding insn 22 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
deleting insn with uid = 4.
deleting insn with uid = 5.
deleting insn with uid = 8.
;;   ======================================================
;;   -- basic block 2 from 2 to 9 -- before reload
;;   ======================================================

;;	  0-->     2 r139=r0                           :cortex_m4_ex
;;	  1-->     3 r140=r1                           :cortex_m4_ex
;;	  2-->     9 {pc={(r2==0)?L19:pc};clobber cc;} :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 2
;;   new head = 2
;;   new tail = 9

deleting insn with uid = 13.
;;   ======================================================
;;   -- basic block 3 from 11 to 33 -- before reload
;;   ======================================================

;;	  0-->    11 r142=[r139+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    12 r134=zxn(r142)                    :cortex_m4_ex
;;	  3-->    14 r135=r140|r134                    :cortex_m4_ex
;;	  4-->    16 [r139+0x14]=r135#0                :cortex_m4_a
;;	  5-->    33 pc=L31                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 11
;;   new tail = 33

deleting insn with uid = 23.
deleting insn with uid = 25.
;;   ======================================================
;;   -- basic block 4 from 21 to 28 -- before reload
;;   ======================================================

;;	  0-->    21 r145=[r139+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    22 r136=zxn(r145)                    :cortex_m4_ex
;;	  3-->    26 r138=!r140&r136                   :cortex_m4_ex
;;	  4-->    28 [r139+0x14]=r138#0                :cortex_m4_a
;;	Ready list (final):  
;;   total time = 4
;;   new head = 21
;;   new tail = 28





USART_DMACmd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d,1u} r24={1d} r25={1d,5u} r26={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,4u} r140={1d,2u} r142={1d,1u} r145={1d,1u} 
;;    total ref usage 53{18d,35u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 139 140
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 6 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 2 2 NOTE_INSN_DELETED)

(insn 2 8 3 2 (set (reg/v/f:SI 139 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1100 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 3 2 9 2 (set (reg/v:SI 140 [ USART_DMAReq ])
        (reg:SI 1 r1 [ USART_DMAReq ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1100 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_DMAReq ])
        (nil)))

(jump_insn 9 3 10 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1106 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 19)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 134 135 142
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 134 135 142
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 10 9 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 13 10 11 3 NOTE_INSN_DELETED)

(insn 11 13 12 3 (set (reg:HI 142 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 711 {*thumb2_movhi_insn}
     (nil))

(insn 12 11 14 3 (set (reg:SI 134 [ D.7779 ])
        (zero_extend:SI (reg:HI 142 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 142 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 14 12 16 3 (set (reg:SI 135 [ D.7780 ])
        (ior:SI (reg/v:SI 140 [ USART_DMAReq ])
            (reg:SI 134 [ D.7779 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ USART_DMAReq ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7779 ])
            (nil))))

(insn 16 14 33 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.7780 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1110 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.7780 ])
            (nil))))

(jump_insn 33 16 34 3 (set (pc)
        (label_ref 31)) 230 {*arm_jump}
     (nil)
 -> 31)
;; End of basic block 3 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 34 33 19)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 136 138 145
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 136 138 145
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 19 34 20 4 77 "" [1 uses])

(note 20 19 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 23 20 25 4 NOTE_INSN_DELETED)

(note 25 23 21 4 NOTE_INSN_DELETED)

(insn 21 25 22 4 (set (reg:HI 145 [ USARTx_2(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1116 711 {*thumb2_movhi_insn}
     (nil))

(insn 22 21 26 4 (set (reg:SI 136 [ D.7782 ])
        (zero_extend:SI (reg:HI 145 [ USARTx_2(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1116 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 145 [ USARTx_2(D)->CR3 ])
        (nil)))

(insn 26 22 28 4 (set (reg:SI 138 [ D.7784 ])
        (and:SI (not:SI (reg/v:SI 140 [ USART_DMAReq ]))
            (reg:SI 136 [ D.7782 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1116 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 140 [ USART_DMAReq ])
        (expr_list:REG_DEAD (reg:SI 136 [ D.7782 ])
            (nil))))

(insn 28 26 31 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 139 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_2(D)->CR3+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.7784 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1116 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 138 [ D.7784 ])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(7){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 31 28 32 5 76 "" [1 uses])

(note 32 31 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 35 32 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_ITConfig (USART_ITConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 11 (    1)


USART_ITConfig

Dataflow summary:
def_info->table_size = 29, use_info->table_size = 70
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d,1u} r24={3d,2u} r25={1d,10u} r26={1d,9u} r134={3d,4u} r138={1d,2u} r142={1d,2u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,3u} r151={1d,2u} r152={1d,1u} r155={1d,1u,1e} r156={1d,1u} 
;;    total ref usage 92{26d,65u,1e} in 24{24 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d10(25){ }d11(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 142 150 151 152 155 156
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 142 150 151 152 155 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(7){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152

( 6 3 5 )->[7]->( 8 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  gen 	
;; live  kill	 24 [cc]
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 142
;; lr  def 	 144 145
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; live  gen 	 144 145
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u52(7){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 142
;; lr  def 	 147 149
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; live  gen 	 147 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u62(7){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u66(7){ }u67(13){ }u68(14){ }u69(25){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 54 to worklist
  Adding insn 24 to worklist
  Adding insn 56 to worklist
  Adding insn 35 to worklist
  Adding insn 58 to worklist
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 49 to worklist
  Adding insn 46 to worklist
Finished finding needed instructions:
processing block 10 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 8 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 39 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 48 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
  Adding insn 18 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
  Adding insn 26 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
  Adding insn 31 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
  Adding insn 23 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 11 (    1)
deleting insn with uid = 5.
deleting insn with uid = 9.
deleting insn with uid = 10.
;;   ======================================================
;;   -- basic block 2 from 2 to 16 -- before reload
;;   ======================================================

;;	  0-->     3 r151=r1                           :cortex_m4_ex
;;	  1-->    12 r155=r151&0x1f                    :cortex_m4_ex
;;	  2-->    13 r156=0x1                          :cortex_m4_ex
;;	  3-->    11 r138=zxt(r151,0x3,0x5)            :cortex_m4_ex
;;	  4-->     2 r150=r0                           :cortex_m4_ex
;;	  5-->     4 r152=r2                           :cortex_m4_ex
;;	  6-->    14 r142=r156<<r155                   :cortex_m4_ex
;;	  7-->    15 cc=cmp(r138,0x1)                  :cortex_m4_ex
;;	  8-->    16 pc={(cc!=0)?L21:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 8
;;   new head = 2
;;   new tail = 16

;;   ======================================================
;;   -- basic block 3 from 18 to 54 -- before reload
;;   ======================================================

;;	  1-->    18 r134=r150+0xc                     :cortex_m4_ex
;;	  2-->    54 pc=L32                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 2
;;   new head = 18
;;   new tail = 54

;;   ======================================================
;;   -- basic block 4 from 23 to 24 -- before reload
;;   ======================================================

;;	  0-->    23 cc=cmp(r138,0x2)                  :cortex_m4_ex
;;	  1-->    24 pc={(cc!=0)?L29:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 23
;;   new tail = 24

;;   ======================================================
;;   -- basic block 5 from 26 to 56 -- before reload
;;   ======================================================

;;	  1-->    26 r134=r150+0x10                    :cortex_m4_ex
;;	  2-->    56 pc=L32                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 2
;;   new head = 26
;;   new tail = 56

;;   ======================================================
;;   -- basic block 6 from 31 to 31 -- before reload
;;   ======================================================

;;	  0-->    31 r134=r150+0x14                    :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 0
;;   new head = 31
;;   new tail = 31

;;   ======================================================
;;   -- basic block 7 from 35 to 35 -- before reload
;;   ======================================================

;;	  0-->    35 {pc={(r152==0)?L43:pc};clobber cc;:cortex_m4_ex
;;	Ready list (final):  
;;   total time = 0
;;   new head = 35
;;   new tail = 35

;;   ======================================================
;;   -- basic block 8 from 38 to 58 -- before reload
;;   ======================================================

;;	  0-->    38 r144=[r134]                       :cortex_m4_a,cortex_m4_b
;;	  2-->    39 r145=r144|r142                    :cortex_m4_ex
;;	  3-->    40 [r134]=r145                       :cortex_m4_a
;;	  4-->    58 pc=L52                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 4
;;   new head = 38
;;   new tail = 58

deleting insn with uid = 47.
;;   ======================================================
;;   -- basic block 9 from 46 to 49 -- before reload
;;   ======================================================

;;	  0-->    46 r147=[r134]                       :cortex_m4_a,cortex_m4_b
;;	  2-->    48 r149=!r142&r147                   :cortex_m4_ex
;;	  3-->    49 [r134]=r149                       :cortex_m4_a
;;	Ready list (final):  
;;   total time = 3
;;   new head = 46
;;   new tail = 49





USART_ITConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d,1u} r24={3d,2u} r25={1d,10u} r26={1d,9u} r134={3d,4u} r138={1d,2u} r142={1d,2u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,3u} r151={1d,2u} r152={1d,1u} r155={1d,1u,1e} r156={1d,1u} 
;;    total ref usage 92{26d,65u,1e} in 24{24 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 142 150 151 152 155 156
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 142 150 151 152 155 156
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 5 10 2 NOTE_INSN_DELETED)

(note 10 9 3 2 NOTE_INSN_DELETED)

(insn 3 10 12 2 (set (reg/v:SI 151 [ USART_IT ])
        (reg:SI 1 r1 [ USART_IT ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_IT ])
        (nil)))

(insn 12 3 13 2 (set (reg:SI 155)
        (and:SI (reg/v:SI 151 [ USART_IT ])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1252 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 151 [ USART_IT ])
        (nil)))

(insn 13 12 11 2 (set (reg:SI 156)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1253 709 {*thumb2_movsi_insn}
     (nil))

(insn 11 13 2 2 (set (reg/v:SI 138 [ usartreg ])
        (zero_extract:SI (reg/v:SI 151 [ USART_IT ])
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1249 131 {extzv_t2}
     (nil))

(insn 2 11 4 2 (set (reg/v/f:SI 150 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 4 2 14 2 (set (reg/v:SI 152 [ NewState ])
        (reg:SI 2 r2 [ NewState ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1232 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ NewState ])
        (nil)))

(insn 14 4 15 2 (set (reg/v:SI 142 [ itmask ])
        (ashift:SI (reg:SI 156)
            (reg:SI 155))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1253 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 155))
                (nil)))))

(insn 15 14 16 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ usartreg ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1255 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1255 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 21)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(7){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 54 3 (set (reg/v:SI 134 [ usartxbase ])
        (plus:SI (reg/v/f:SI 150 [ USARTx ])
            (const_int 12 [0xc]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1257 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 150 [ USARTx ])
        (nil)))

(jump_insn 54 18 55 3 (set (pc)
        (label_ref 32)) 230 {*arm_jump}
     (nil)
 -> 32)
;; End of basic block 3 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152


;; Succ edge  7 [100.0%] 

(barrier 55 54 21)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 142 150 152
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 21 55 22 4 81 "" [1 uses])

(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ usartreg ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1259 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 138 [ usartreg ])
        (nil)))

(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1259 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 29)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 56 5 (set (reg/v:SI 134 [ usartxbase ])
        (plus:SI (reg/v/f:SI 150 [ USARTx ])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1261 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 150 [ USARTx ])
        (nil)))

(jump_insn 56 26 57 5 (set (pc)
        (label_ref 32)) 230 {*arm_jump}
     (nil)
 -> 32)
;; End of basic block 5 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152


;; Succ edge  7 [100.0%] 

(barrier 57 56 29)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 29 57 30 6 83 "" [1 uses])

(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 6 (set (reg/v:SI 134 [ usartxbase ])
        (plus:SI (reg/v/f:SI 150 [ USARTx ])
            (const_int 20 [0x14]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1265 4 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v/f:SI 150 [ USARTx ])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 3 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142 152
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
;; Pred edge  5 [100.0%] 
(code_label 32 31 33 7 82 "" [2 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 34 33 35 7 NOTE_INSN_DELETED)

(jump_insn 35 34 36 7 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 152 [ NewState ])
                        (const_int 0 [0]))
                    (label_ref 43)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1267 748 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/v:SI 152 [ NewState ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
                (nil))))
 -> 43)
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142


;; Succ edge  8 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 142
;; lr  def 	 144 145
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; live  gen 	 144 145
;; live  kill	

;; Pred edge  7 [39.0%]  (fallthru)
(note 36 35 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 38 36 39 8 (set (reg:SI 144 [ D.7771 ])
        (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_21+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1269 709 {*thumb2_movsi_insn}
     (nil))

(insn 39 38 40 8 (set (reg:SI 145 [ D.7772 ])
        (ior:SI (reg:SI 144 [ D.7771 ])
            (reg/v:SI 142 [ itmask ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1269 91 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ D.7771 ])
        (expr_list:REG_DEAD (reg/v:SI 142 [ itmask ])
            (nil))))

(insn 40 39 58 8 (set (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_21+0 S4 A32])
        (reg:SI 145 [ D.7772 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1269 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ D.7772 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ usartxbase ])
            (nil))))

(jump_insn 58 40 59 8 (set (pc)
        (label_ref 52)) 230 {*arm_jump}
     (nil)
 -> 52)
;; End of basic block 8 -> ( 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%] 

(barrier 59 58 43)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u52(7){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 142
;; lr  def 	 147 149
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 142
;; live  gen 	 147 149
;; live  kill	

;; Pred edge  7 [61.0%] 
(code_label 43 59 44 9 84 "" [1 uses])

(note 44 43 47 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 47 44 46 9 NOTE_INSN_DELETED)

(insn 46 47 48 9 (set (reg:SI 147 [ D.7774 ])
        (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1273 709 {*thumb2_movsi_insn}
     (nil))

(insn 48 46 49 9 (set (reg:SI 149 [ D.7776 ])
        (and:SI (not:SI (reg/v:SI 142 [ itmask ]))
            (reg:SI 147 [ D.7774 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1273 83 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 147 [ D.7774 ])
        (expr_list:REG_DEAD (reg/v:SI 142 [ itmask ])
            (nil))))

(insn 49 48 52 9 (set (mem/v:SI (reg/v:SI 134 [ usartxbase ]) [4 *usartxbase.3_25+0 S4 A32])
        (reg:SI 149 [ D.7776 ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1273 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ D.7776 ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ usartxbase ])
            (nil))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u62(7){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%] 
(code_label 52 49 53 10 80 "" [1 uses])

(note 53 52 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 60 53 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_GetFlagStatus (USART_GetFlagStatus)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 8.
deleting insn with uid = 9.
deleting insn with uid = 10.
deleting insn with uid = 12.
deleting insn with uid = 13.
deleting insn with uid = 14.
;;   ======================================================
;;   -- basic block 2 from 2 to 22 -- before reload
;;   ======================================================

;;	  0-->     2 r138=r0                           :cortex_m4_ex
;;	  2-->     7 r140=[r138]                       :cortex_m4_a,cortex_m4_b
;;	  4-->    11 {cc=cmp(r1&r140#0,0);clobber scrat:cortex_m4_ex
;;	  5-->    19 r0=cc!=0                          :cortex_m4_ex
;;	  6-->    22 use r0                            :nothing
;;	Ready list (final):  
;;   total time = 6
;;   new head = 2
;;   new tail = 22





USART_GetFlagStatus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r24={1d,1u} r25={1d,2u} r26={1d,1u} r138={1d,1u} r140={1d,1u} 
;;    total ref usage 28{13d,15u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 24 [cc] 138 140
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 138 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 9 2 NOTE_INSN_DELETED)

(note 9 8 10 2 NOTE_INSN_DELETED)

(note 10 9 12 2 NOTE_INSN_DELETED)

(note 12 10 13 2 NOTE_INSN_DELETED)

(note 13 12 14 2 NOTE_INSN_DELETED)

(note 14 13 2 2 NOTE_INSN_DELETED)

(insn 2 14 7 2 (set (reg/v/f:SI 138 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1296 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 7 2 11 2 (set (reg:HI 140 [ USARTx_3(D)->SR ])
        (mem/s/v:HI (reg/v/f:SI 138 [ USARTx ]) [5 USARTx_3(D)->SR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1308 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 138 [ USARTx ])
        (nil)))

(insn 11 7 19 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 1 r1 [ USART_FLAG ])
                        (subreg:SI (reg:HI 140 [ USARTx_3(D)->SR ]) 0))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1310 72 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:HI 140 [ USARTx_3(D)->SR ])
        (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_FLAG ])
            (nil))))

(insn 19 11 22 2 (set (reg/i:SI 0 r0)
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1317 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 22 19 25 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1317 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 25 22 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_ClearFlag (USART_ClearFlag)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 3.
deleting insn with uid = 4.
;;   ======================================================
;;   -- basic block 2 from 2 to 10 -- before reload
;;   ======================================================

;;	  0-->     2 r135=r0                           :cortex_m4_ex
;;	  1-->     7 r137=!r1                          :cortex_m4_ex
;;	  2-->    13 r134=r137                         :cortex_m4_ex
;;	  3-->    10 [r135]=r134#0                     :cortex_m4_a
;;	Ready list (final):  
;;   total time = 3
;;   new head = 2
;;   new tail = 10





USART_ClearFlag

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} 
;;    total ref usage 25{12d,13u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 137
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 2 2 NOTE_INSN_FUNCTION_BEG)

(insn 2 4 7 2 (set (reg/v/f:SI 135 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1345 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 7 2 13 2 (set (reg:SI 137)
        (not:SI (reg:SI 1 r1 [ USART_FLAG ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1356 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_FLAG ])
        (nil)))

(insn 13 7 10 2 (set (reg:SI 134 [ D.7746 ])
        (reg:SI 137)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1356 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(insn 10 13 14 2 (set (mem/s/v:HI (reg/v/f:SI 135 [ USARTx ]) [5 USARTx_5(D)->SR+0 S2 A16])
        (subreg:HI (reg:SI 134 [ D.7746 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1356 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 134 [ D.7746 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 14 10 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_GetITStatus (USART_GetITStatus)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 8 (    1)


USART_GetITStatus

Dataflow summary:
def_info->table_size = 42, use_info->table_size = 72
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d,1u} r24={4d,3u} r25={1d,7u} r26={1d,6u} r134={3d,1u} r137={1d,2u} r140={1d,1u,1e} r141={1d,3u} r142={1d,1u} r144={1d,1u} r146={1d,1u} r150={1d,1u,1e} r151={1d,1u} r152={1d,1u} r160={1d,4u} r161={1d,3u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r176={1d,1u} 
;;    total ref usage 99{35d,62u,2e} in 30{30 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d12(25){ }d13(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 140 141 160 161 164
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 140 141 160 161 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 160
;; lr  def 	 134 142 165
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  gen 	 134 142 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161
;; live  gen 	 24 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 160
;; lr  def 	 134 144 166
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  gen 	 134 144 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 160
;; lr  def 	 134 146 167
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  gen 	 134 146 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161

( 6 3 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 160 161
;; lr  def 	 0 [r0] 24 [cc] 150 151 152 169 170 176
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  gen 	 0 [r0] 24 [cc] 150 151 152 169 170 176
;; live  kill	 24 [cc]
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u67(0){ }u68(7){ }u69(13){ }u70(14){ }u71(25){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 63 to worklist
  Adding insn 16 to worklist
  Adding insn 24 to worklist
  Adding insn 65 to worklist
  Adding insn 26 to worklist
  Adding insn 33 to worklist
  Adding insn 60 to worklist
  Adding insn 42 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 57 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
  Adding insn 28 to worklist
  Adding insn 27 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
  Adding insn 23 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 8 (    1)
deleting insn with uid = 4.
deleting insn with uid = 7.
deleting insn with uid = 8.
;;   ======================================================
;;   -- basic block 2 from 2 to 14 -- before reload
;;   ======================================================

;;	  0-->     3 r161=r1                           :cortex_m4_ex
;;	  1-->    10 r140=r161&0x1f                    :cortex_m4_ex
;;	  2-->    11 r164=0x1                          :cortex_m4_ex
;;	  3-->     9 r137=zxt(r161,0x3,0x5)            :cortex_m4_ex
;;	  4-->     2 r160=r0                           :cortex_m4_ex
;;	  5-->    12 r141=r164<<r140                   :cortex_m4_ex
;;	  6-->    13 cc=cmp(r137,0x1)                  :cortex_m4_ex
;;	  7-->    14 pc={(cc!=0)?L21:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 7
;;   new head = 2
;;   new tail = 14

;;   ======================================================
;;   -- basic block 3 from 16 to 63 -- before reload
;;   ======================================================

;;	  1-->    16 r165=[r160+0xc]                   :cortex_m4_a,cortex_m4_b
;;	  3-->    17 r142=zxn(r165)                    :cortex_m4_ex
;;	  4-->    18 r134=r141&r142                    :cortex_m4_ex
;;	  5-->    63 pc=L36                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 16
;;   new tail = 63

;;   ======================================================
;;   -- basic block 4 from 23 to 24 -- before reload
;;   ======================================================

;;	  0-->    23 cc=cmp(r137,0x2)                  :cortex_m4_ex
;;	  1-->    24 pc={(cc!=0)?L31:pc}               :cortex_m4_ex*3
;;	Ready list (final):  
;;   total time = 1
;;   new head = 23
;;   new tail = 24

;;   ======================================================
;;   -- basic block 5 from 26 to 65 -- before reload
;;   ======================================================

;;	  1-->    26 r166=[r160+0x10]                  :cortex_m4_a,cortex_m4_b
;;	  3-->    27 r144=zxn(r166)                    :cortex_m4_ex
;;	  4-->    28 r134=r141&r144                    :cortex_m4_ex
;;	  5-->    65 pc=L36                            :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 5
;;   new head = 26
;;   new tail = 65

;;   ======================================================
;;   -- basic block 6 from 33 to 35 -- before reload
;;   ======================================================

;;	  0-->    33 r167=[r160+0x14]                  :cortex_m4_a,cortex_m4_b
;;	  2-->    34 r146=zxn(r167)                    :cortex_m4_ex
;;	  3-->    35 r134=r141&r146                    :cortex_m4_ex
;;	Ready list (final):  
;;   total time = 3
;;   new head = 33
;;   new tail = 35

deleting insn with uid = 44.
deleting insn with uid = 45.
deleting insn with uid = 47.
deleting insn with uid = 51.
deleting insn with uid = 52.
;;   ======================================================
;;   -- basic block 7 from 39 to 60 -- before reload
;;   ======================================================

;;	  0-->    42 r170=[r160]                       :cortex_m4_a,cortex_m4_b
;;	  2-->    39 r150=r161 0>>0x8                  :cortex_m4_ex
;;	  3-->    40 r169=0x1                          :cortex_m4_ex
;;	  4-->    41 r151=r169<<r150                   :cortex_m4_ex
;;	  5-->    43 r152=zxn(r170)                    :cortex_m4_ex
;;	  6-->    48 {cc=cmp(r151&r152,0);clobber scrat:cortex_m4_ex
;;	  7-->    49 r176=cc!=0                        :cortex_m4_ex
;;	  8-->    57 {r0=r134!=0&r176;clobber cc;}     :cortex_m4_ex
;;	  9-->    60 use r0                            :nothing
;;	Ready list (final):  
;;   total time = 9
;;   new head = 39
;;   new tail = 60





USART_GetITStatus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d,1u} r24={4d,3u} r25={1d,7u} r26={1d,6u} r134={3d,1u} r137={1d,2u} r140={1d,1u,1e} r141={1d,3u} r142={1d,1u} r144={1d,1u} r146={1d,1u} r150={1d,1u,1e} r151={1d,1u} r152={1d,1u} r160={1d,4u} r161={1d,3u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r176={1d,1u} 
;;    total ref usage 99{35d,62u,2e} in 30{30 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 140 141 160 161 164
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 140 141 160 161 164
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(note 8 7 3 2 NOTE_INSN_DELETED)

(insn 3 8 10 2 (set (reg/v:SI 161 [ USART_IT ])
        (reg:SI 1 r1 [ USART_IT ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1379 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_IT ])
        (nil)))

(insn 10 3 11 2 (set (reg:SI 140 [ itmask.0 ])
        (and:SI (reg/v:SI 161 [ USART_IT ])
            (const_int 31 [0x1f]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1395 69 {*arm_andsi3_insn}
     (nil))

(insn 11 10 9 2 (set (reg:SI 164)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1396 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 11 2 2 (set (reg/v:SI 137 [ usartreg ])
        (zero_extract:SI (reg/v:SI 161 [ USART_IT ])
            (const_int 3 [0x3])
            (const_int 5 [0x5]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1393 131 {extzv_t2}
     (nil))

(insn 2 9 12 2 (set (reg/v/f:SI 160 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1379 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 12 2 13 2 (set (reg/v:SI 141 [ itmask ])
        (ashift:SI (reg:SI 164)
            (reg:SI 140 [ itmask.0 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1396 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg:SI 140 [ itmask.0 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 140 [ itmask.0 ]))
                (nil)))))

(insn 13 12 14 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ usartreg ])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1398 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1398 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 21)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 160
;; lr  def 	 134 142 165
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  gen 	 134 142 165
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 3 (set (reg:HI 165 [ USARTx_15(D)->CR1 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 12 [0xc])) [5 USARTx_15(D)->CR1+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1400 711 {*thumb2_movhi_insn}
     (nil))

(insn 17 16 18 3 (set (reg:SI 142 [ D.7720 ])
        (zero_extend:SI (reg:HI 165 [ USARTx_15(D)->CR1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1400 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 165 [ USARTx_15(D)->CR1 ])
        (nil)))

(insn 18 17 63 3 (set (reg/v:SI 134 [ itmask ])
        (and:SI (reg/v:SI 141 [ itmask ])
            (reg:SI 142 [ D.7720 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1400 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ D.7720 ])
        (expr_list:REG_DEAD (reg/v:SI 141 [ itmask ])
            (nil))))

(jump_insn 63 18 64 3 (set (pc)
        (label_ref 36)) 230 {*arm_jump}
     (nil)
 -> 36)
;; End of basic block 3 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161


;; Succ edge  7 [100.0%] 

(barrier 64 63 21)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 141 160 161
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 21 64 22 4 92 "" [1 uses])

(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ usartreg ])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1402 206 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 137 [ usartreg ])
        (nil)))

(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1402 218 {*arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil)))
 -> 31)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 160
;; lr  def 	 134 144 166
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  gen 	 134 144 166
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 (set (reg:HI 166 [ USARTx_15(D)->CR2 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 16 [0x10])) [5 USARTx_15(D)->CR2+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1404 711 {*thumb2_movhi_insn}
     (nil))

(insn 27 26 28 5 (set (reg:SI 144 [ D.7725 ])
        (zero_extend:SI (reg:HI 166 [ USARTx_15(D)->CR2 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1404 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 166 [ USARTx_15(D)->CR2 ])
        (nil)))

(insn 28 27 65 5 (set (reg/v:SI 134 [ itmask ])
        (and:SI (reg/v:SI 141 [ itmask ])
            (reg:SI 144 [ D.7725 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1404 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ D.7725 ])
        (expr_list:REG_DEAD (reg/v:SI 141 [ itmask ])
            (nil))))

(jump_insn 65 28 66 5 (set (pc)
        (label_ref 36)) 230 {*arm_jump}
     (nil)
 -> 36)
;; End of basic block 5 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161


;; Succ edge  7 [100.0%] 

(barrier 66 65 31)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(7){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 141 160
;; lr  def 	 134 146 167
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 160 161
;; live  gen 	 134 146 167
;; live  kill	

;; Pred edge  4 [72.0%] 
(code_label 31 66 32 6 94 "" [1 uses])

(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 6 (set (reg:HI 167 [ USARTx_15(D)->CR3 ])
        (mem/s/v:HI (plus:SI (reg/v/f:SI 160 [ USARTx ])
                (const_int 20 [0x14])) [5 USARTx_15(D)->CR3+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1408 711 {*thumb2_movhi_insn}
     (nil))

(insn 34 33 35 6 (set (reg:SI 146 [ D.7728 ])
        (zero_extend:SI (reg:HI 167 [ USARTx_15(D)->CR3 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1408 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 167 [ USARTx_15(D)->CR3 ])
        (nil)))

(insn 35 34 36 6 (set (reg/v:SI 134 [ itmask ])
        (and:SI (reg/v:SI 141 [ itmask ])
            (reg:SI 146 [ D.7728 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1408 69 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ D.7728 ])
        (expr_list:REG_DEAD (reg/v:SI 141 [ itmask ])
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 3 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; lr  use 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp] 134 160 161
;; lr  def 	 0 [r0] 24 [cc] 150 151 152 169 170 176
;; live  in  	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 160 161
;; live  gen 	 0 [r0] 24 [cc] 150 151 152 169 170 176
;; live  kill	 24 [cc]

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
;; Pred edge  5 [100.0%] 
(code_label 36 35 37 7 93 "" [2 uses])

(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 38 37 44 7 NOTE_INSN_DELETED)

(note 44 38 45 7 NOTE_INSN_DELETED)

(note 45 44 47 7 NOTE_INSN_DELETED)

(note 47 45 51 7 NOTE_INSN_DELETED)

(note 51 47 52 7 NOTE_INSN_DELETED)

(note 52 51 42 7 NOTE_INSN_DELETED)

(insn 42 52 39 7 (set (reg:HI 170 [ USARTx_15(D)->SR ])
        (mem/s/v:HI (reg/v/f:SI 160 [ USARTx ]) [5 USARTx_15(D)->SR+0 S2 A16])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1413 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 160 [ USARTx ])
        (nil)))

(insn 39 42 40 7 (set (reg:SI 150 [ bitpos.1 ])
        (lshiftrt:SI (reg/v:SI 161 [ USART_IT ])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1411 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg/v:SI 161 [ USART_IT ])
        (nil)))

(insn 40 39 41 7 (set (reg:SI 169)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1412 709 {*thumb2_movsi_insn}
     (nil))

(insn 41 40 43 7 (set (reg/v:SI 151 [ bitpos ])
        (ashift:SI (reg:SI 169)
            (reg:SI 150 [ bitpos.1 ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1412 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg:SI 150 [ bitpos.1 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 150 [ bitpos.1 ]))
                (nil)))))

(insn 43 41 48 7 (set (reg:SI 152 [ D.7732 ])
        (zero_extend:SI (reg:HI 170 [ USARTx_15(D)->SR ]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1413 729 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 170 [ USARTx_15(D)->SR ])
        (nil)))

(insn 48 43 49 7 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 151 [ bitpos ])
                        (reg:SI 152 [ D.7732 ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1414 72 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 152 [ D.7732 ])
        (expr_list:REG_DEAD (reg/v:SI 151 [ bitpos ])
            (nil))))

(insn 49 48 57 7 (set (reg:SI 176)
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1414 713 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 57 49 60 7 (parallel [
            (set (reg/i:SI 0 r0)
                (and:SI (ne:SI (reg/v:SI 134 [ itmask ])
                        (const_int 0 [0]))
                    (reg:SI 176)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1424 724 {*thumb2_cond_arith}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg/v:SI 134 [ itmask ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 60 57 67 7 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1424 -1
     (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 67 60 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function USART_ClearITPendingBit (USART_ClearITPendingBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
deleting insn with uid = 3.
deleting insn with uid = 4.
deleting insn with uid = 7.
;;   ======================================================
;;   -- basic block 2 from 2 to 15 -- before reload
;;   ======================================================

;;	  0-->     8 r142=r1 0>>0x8                    :cortex_m4_ex
;;	  1-->     9 r144=0x1                          :cortex_m4_ex
;;	  2-->    10 r143=r144<<r142                   :cortex_m4_ex
;;	  3-->     2 r139=r0                           :cortex_m4_ex
;;	  4-->    12 r146=!r143                        :cortex_m4_ex
;;	  5-->    18 r138=r146                         :cortex_m4_ex
;;	  6-->    15 [r139]=r138#0                     :cortex_m4_a
;;	Ready list (final):  
;;   total time = 6
;;   new head = 2
;;   new tail = 15





USART_ClearITPendingBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r138={1d,1u} r139={1d,1u} r142={1d,1u,1e} r143={1d,1u} r144={1d,1u} r146={1d,1u} 
;;    total ref usage 32{15d,16u,1e} in 7{7 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 139 142 143 144 146
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 138 139 142 143 144 146
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 8 2 NOTE_INSN_DELETED)

(insn 8 7 9 2 (set (reg:SI 142)
        (lshiftrt:SI (reg:SI 1 r1 [ USART_IT ])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1466 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ USART_IT ])
        (nil)))

(insn 9 8 10 2 (set (reg:SI 144)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1466 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 9 2 2 (set (reg:SI 143)
        (ashift:SI (reg:SI 144)
            (reg:SI 142))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1466 119 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg:SI 142)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 142))
                (nil)))))

(insn 2 10 12 2 (set (reg/v/f:SI 139 [ USARTx ])
        (reg:SI 0 r0 [ USARTx ])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1453 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ USARTx ])
        (nil)))

(insn 12 2 18 2 (set (reg:SI 146)
        (not:SI (reg:SI 143))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1467 143 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 18 12 15 2 (set (reg:SI 138 [ D.7711 ])
        (reg:SI 146)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1467 709 {*thumb2_movsi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 15 18 19 2 (set (mem/s/v:HI (reg/v/f:SI 139 [ USARTx ]) [5 USARTx_9(D)->SR+0 S2 A16])
        (subreg:HI (reg:SI 138 [ D.7711 ]) 0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c:1467 711 {*thumb2_movhi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ USARTx ])
        (expr_list:REG_DEAD (reg:SI 138 [ D.7711 ])
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 7 [r7] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 19 15 0 NOTE_INSN_DELETED)

starting the processing of deferred insns
ending the processing of deferred insns
