!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	0.0.0	/95975bd1/
ALLOW_0CYCL_RSP	general\\sirv_gnrl_icbs.v	/^  parameter ALLOW_0CYCL_RSP = 1,$/;"	c	module:sirv_gnrl_icb_arbt
ALLOW_0CYCL_RSP	general\\sirv_gnrl_icbs.v	/^  parameter ALLOW_0CYCL_RSP = 1,$/;"	c	module:sirv_gnrl_icb_splt
ALLOW_DIFF	general\\sirv_gnrl_icbs.v	/^  parameter ALLOW_DIFF = 1,$/;"	c	module:sirv_gnrl_icb_splt
ARBT_NUM	general\\sirv_gnrl_icbs.v	/^  parameter ARBT_NUM = 4,$/;"	c	module:sirv_gnrl_icb_arbt
ARBT_PTR_W	general\\sirv_gnrl_icbs.v	/^  parameter ARBT_PTR_W = 2$/;"	c	module:sirv_gnrl_icb_arbt
ARBT_SCHEME	general\\sirv_gnrl_icbs.v	/^  parameter ARBT_SCHEME = 0,\/\/0: priority based; 1: rrobin$/;"	c	module:sirv_gnrl_icb_arbt
AR_CHNL_W	general\\sirv_gnrl_icbs.v	/^localparam AR_CHNL_W = 4+3+2+4+3+2+AW;$/;"	c	module:sirv_gnrl_axi_buffer
AW	general\\sirv_1cyc_sram_ctrl.v	/^    parameter AW = 32,$/;"	c	module:sirv_1cyc_sram_ctrl
AW	general\\sirv_gnrl_icbs.v	/^    parameter AW = 32,$/;"	c	module:sirv_gnrl_axi_buffer
AW	general\\sirv_gnrl_icbs.v	/^  parameter AW = 32 $/;"	c	module:sirv_gnrl_icb32towishb8
AW	general\\sirv_gnrl_icbs.v	/^  parameter AW = 32,$/;"	c	module:sirv_gnrl_icb2apb
AW	general\\sirv_gnrl_icbs.v	/^  parameter AW = 32,$/;"	c	module:sirv_gnrl_icb2axi
AW	general\\sirv_gnrl_icbs.v	/^  parameter AW = 32,$/;"	c	module:sirv_gnrl_icb_arbt
AW	general\\sirv_gnrl_icbs.v	/^  parameter AW = 32,$/;"	c	module:sirv_gnrl_icb_buffer
AW	general\\sirv_gnrl_icbs.v	/^  parameter AW = 32,$/;"	c	module:sirv_gnrl_icb_n2w
AW	general\\sirv_gnrl_icbs.v	/^  parameter AW = 32,$/;"	c	module:sirv_gnrl_icb_splt
AW	general\\sirv_gnrl_ram.v	/^  parameter AW = 15 $/;"	c	module:sirv_gnrl_ram
AW	general\\sirv_sim_ram.v	/^  parameter AW = 32 $/;"	c	module:sirv_sim_ram
AW	general\\sirv_sram_icb_ctrl.v	/^    parameter AW = 32,$/;"	c	module:sirv_sram_icb_ctrl
AW	glb_ctrl\\data_path.sv	/^	AW = 32,$/;"	c	module:data_path
AW	glb_ctrl\\glb_ctrl.sv	/^	AW = 32,$/;"	r	module:glb_ctrl
AW	glb_ctrl\\nosyn\\axi_if.sv	/^	parameter AW = 32$/;"	c	interface:axi_bus_if
AW	glb_ctrl\\nosyn\\data_path_tb.sv	/^parameter DW = 32, AW = 32,$/;"	c	module:data_path_tb
AW	glb_ctrl\\nosyn\\data_path_test.sv	/^	AW = 32,$/;"	r	program:data_path_test
AW	glb_ctrl\\nosyn\\data_pool.sv	/^	AW = 32$/;"	c	module:sdram_sim
AW	input_buffer\\addr_gen.sv	/^	AW = 32,$/;"	c	module:addr_gen
AW	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
AW	input_buffer\\axi_bus_sim.sv	/^	parameter AW = 32,$/;"	c	module:axi_bus_sim
AW	input_buffer\\input_buffer.sv	/^	AW = 32,$/;"	c	module:input_buffer
AW	input_buffer\\input_buffer_tb.sv	/^	AW = 32,$/;"	c	module:input_buffer_tb
AW	weight_buffer\\axi_bus_sim.sv	/^	parameter AW = 32$/;"	c	module:axi_bus_sim
AW	weight_buffer\\dwaddr_gen.sv	/^	parameter AW = 32,$/;"	c	module:dwaddr_gen
AW	weight_buffer\\weight_buffer.sv	/^	parameter AW = 32,$/;"	c	module:weight_buffer
AW	weight_buffer\\weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
AW_CHNL_W	general\\sirv_gnrl_icbs.v	/^localparam AW_CHNL_W = AR_CHNL_W;$/;"	c	module:sirv_gnrl_axi_buffer
AW_LSB	general\\sirv_1cyc_sram_ctrl.v	/^    parameter AW_LSB = 3,$/;"	c	module:sirv_1cyc_sram_ctrl
AW_LSB	general\\sirv_sram_icb_ctrl.v	/^    parameter AW_LSB = 3,$/;"	c	module:sirv_sram_icb_ctrl
AXI_FIFO_CUT_READY	general\\sirv_gnrl_icbs.v	/^  parameter AXI_FIFO_CUT_READY = 1, \/\/ This is to cut the back-pressure signal if you set as 1$/;"	c	module:sirv_gnrl_icb2axi
AXI_FIFO_DP	general\\sirv_gnrl_icbs.v	/^  parameter AXI_FIFO_DP = 0, \/\/ This is to optionally add the pipeline stage for AXI bus$/;"	c	module:sirv_gnrl_icb2axi
BLK_IN_ROW	input_buffer\\addr_gen.sv	/^localparam BLK_IN_ROW = IW \/ BUFW;$/;"	c	module:addr_gen
BLK_ROW_IN_MAP	input_buffer\\addr_gen.sv	/^localparam BLK_ROW_IN_MAP = IH \/ LM;$/;"	c	module:addr_gen
BR	data_router/buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
BR	data_router\\buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
BR	data_router\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
BR	input_buffer\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
BUFH	data_router/data_router_tb.sv	/^parameter BUFH = STRIDE+1;$/;"	c	module:data_router_tb
BUFH	data_router\\data_router_if_sim.sv	/^	parameter BUFH = 3,$/;"	c	module:data_router_if_sim
BUFH	data_router\\data_router_tb.sv	/^parameter BUFH = STRIDE+1;$/;"	c	module:data_router_tb
BUFH	glb_ctrl\\glb_ctrl.sv	/^	BUFH = 4$/;"	r	module:glb_ctrl
BUFH	glb_ctrl\\nosyn\\data_path_test.sv	/^	BUFH = 4$/;"	r	program:data_path_test
BUFH	input_buffer\\addr_gen.sv	/^localparam BUFH = STRIDE+1;$/;"	c	module:addr_gen
BUFH	input_buffer\\data_router_if_sim.sv	/^BUFH = 2*STRIDE,$/;"	c	module:data_router_if_sim
BUFH	input_buffer\\input_buffer_tb.sv	/^const int BUFH = 4, LM = (STRIDE + 1) * POY - STRIDE;$/;"	r	module:input_buffer_tb
BUFH	input_buffer\\sender.sv	/^BUFH = 2*STRIDE,$/;"	c	module:sender
BUFW	data_router/data_router_tb.sv	/^	BUFW = 48,$/;"	c	module:data_router_tb
BUFW	data_router\\data_router.sv	/^	parameter BUFW = 32,$/;"	c	module:data_router
BUFW	data_router\\data_router_if_sim.sv	/^	parameter BUFW = 32,$/;"	c	module:data_router_if_sim
BUFW	data_router\\data_router_tb.sv	/^	BUFW = 48,$/;"	c	module:data_router_tb
BUFW	data_router\\mux.sv	/^	parameter BUFW = 32$/;"	c	module:mux
BUFW	data_router\\reg_array.sv	/^	parameter BUFW = 32,$/;"	c	module:reg_array
BUFW	data_router\\syn_fifo.sv	/^	parameter BUFW = 32$/;"	c	module:syn_fifo
BUFW	glb_ctrl\\data_path.sv	/^	BUFW = BURST$/;"	c	module:data_path
BUFW	glb_ctrl\\glb_ctrl.sv	/^	BUFW = 32,$/;"	r	module:glb_ctrl
BUFW	glb_ctrl\\nosyn\\data_path_tb.sv	/^	BURST = 32, BUFW = BURST;$/;"	c	module:data_path_tb
BUFW	glb_ctrl\\nosyn\\data_path_test.sv	/^	BUFW = 32,$/;"	r	program:data_path_test
BUFW	input_buffer\\addr_gen.sv	/^localparam BUFW = BURST;$/;"	c	module:addr_gen
BUFW	input_buffer\\data_router_if_sim.sv	/^	BUFW = 32\/\/ bufw = burst$/;"	c	module:data_router_if_sim
BUFW	input_buffer\\input_buffer.sv	/^	BUFW = BURST$/;"	c	module:input_buffer
BUFW	input_buffer\\input_buffer_tb.sv	/^	BUFW = BURST;$/;"	c	module:input_buffer_tb
BUFW_EQ_BURST	input_buffer\\addr_gen.sv	/^localparam BUFW_EQ_BURST = (BUFW == BURST);$/;"	c	module:addr_gen
BUF_CMD_PACK_W	general\\sirv_sram_icb_ctrl.v	/^  localparam BUF_CMD_PACK_W = (AW+DW+MW+USR_W+1);$/;"	c	module:sirv_sram_icb_ctrl
BURST	glb_ctrl\\data_path.sv	/^	BURST = 32,$/;"	c	module:data_path
BURST	glb_ctrl\\nosyn\\data_path_tb.sv	/^	BURST = 32, BUFW = BURST;$/;"	c	module:data_path_tb
BURST	input_buffer\\addr_gen.sv	/^	BURST = 32$/;"	c	module:addr_gen
BURST	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
BURST	input_buffer\\input_buffer.sv	/^	BURST = 32,$/;"	c	module:input_buffer
BURST	input_buffer\\input_buffer_tb.sv	/^	BURST = 32,$/;"	c	module:input_buffer_tb
BURST	input_buffer\\sender.sv	/^	parameter BURST = 32,$/;"	c	module:sender
BURST	input_buffer\\sender_tb.sv	/^parameter BURST = 32;$/;"	c	module:sender_tb
BURST	weight_buffer\\dwaddr_gen.sv	/^	parameter BURST = 16$/;"	c	module:dwaddr_gen
BURST	weight_buffer\\weight_buffer.sv	/^	parameter BURST = 16$/;"	c	module:weight_buffer
BURST	weight_buffer\\weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
B_CHNL_W	general\\sirv_gnrl_icbs.v	/^localparam B_CHNL_W = 2;$/;"	c	module:sirv_gnrl_axi_buffer
CHNL_FIFO_CUT_READY	general\\sirv_gnrl_icbs.v	/^    parameter CHNL_FIFO_CUT_READY = 2,$/;"	c	module:sirv_gnrl_axi_buffer
CHNL_FIFO_DP	general\\sirv_gnrl_icbs.v	/^    parameter CHNL_FIFO_DP = 2,$/;"	c	module:sirv_gnrl_axi_buffer
CMD_CUT_READY	general\\sirv_gnrl_icbs.v	/^  parameter CMD_CUT_READY = 0,$/;"	c	module:sirv_gnrl_icb_buffer
CMD_DP	general\\sirv_gnrl_icbs.v	/^  parameter CMD_DP = 0,$/;"	c	module:sirv_gnrl_icb_buffer
CMD_PACK_W	general\\sirv_gnrl_icbs.v	/^  localparam CMD_PACK_W = (1+AW+DW+(DW\/8)+1+1+2+2+2+USR_W);$/;"	c	module:sirv_gnrl_icb_buffer
CNN Accelerator	README.md	/^# CNN Accelerator$/;"	c
CUT_READY	general\\sirv_gnrl_bufs.v	/^  parameter CUT_READY = 0,$/;"	c	module:sirv_gnrl_fifo
CUT_READY	general\\sirv_gnrl_bufs.v	/^  parameter CUT_READY = 0,$/;"	c	module:sirv_gnrl_pipe_stage
DEPTH	weight_buffer\\cyc_fifo.sv	/^	parameter DEPTH = 9$/;"	c	module:cyc_fifo
DEPTH	weight_buffer\\cyc_fifo_tb.sv	/^parameter DW = 32, DEPTH = 9;$/;"	c	module:cyc_fifo_tb
DFFLRS_PROC	general\\sirv_gnrl_dffs.v	/^begin : DFFLRS_PROC$/;"	b	module:sirv_gnrl_dfflrs
DFFLR_PROC	general\\sirv_gnrl_dffs.v	/^begin : DFFLR_PROC$/;"	b	module:sirv_gnrl_dfflr
DFFL_PROC	general\\sirv_gnrl_dffs.v	/^begin : DFFL_PROC$/;"	b	module:sirv_gnrl_dffl
DFFRS_PROC	general\\sirv_gnrl_dffs.v	/^begin : DFFRS_PROC$/;"	b	module:sirv_gnrl_dffrs
DFFR_PROC	general\\sirv_gnrl_dffs.v	/^begin : DFFR_PROC$/;"	b	module:sirv_gnrl_dffr
DP	general\\sirv_gnrl_bufs.v	/^  parameter DP   = 8,\/\/ FIFO depth$/;"	c	module:sirv_gnrl_fifo
DP	general\\sirv_gnrl_bufs.v	/^  parameter DP = 1,$/;"	c	module:sirv_gnrl_pipe_stage
DP	general\\sirv_gnrl_bufs.v	/^  parameter DP = 2,$/;"	c	module:sirv_gnrl_sync
DP	general\\sirv_gnrl_bufs.v	/^  parameter DP = 8,$/;"	c	module:sirv_gnrl_bypbuf
DP	general\\sirv_gnrl_ram.v	/^#(parameter DP = 32,$/;"	c	module:sirv_gnrl_ram
DP	general\\sirv_sim_ram.v	/^#(parameter DP = 512,$/;"	c	module:sirv_sim_ram
DP	glb_ctrl\\nosyn\\data_pool.sv	/^	DP = 32*32,$/;"	c	module:sdram_sim
DW	data_router/data_router_tb.sv	/^parameter DW = 32,$/;"	c	module:data_router_tb
DW	data_router\\data_router.sv	/^	parameter DW = 32,$/;"	c	module:data_router
DW	data_router\\data_router_if_sim.sv	/^	parameter DW = 32,$/;"	c	module:data_router_if_sim
DW	data_router\\data_router_tb.sv	/^parameter DW = 32,$/;"	c	module:data_router_tb
DW	data_router\\mux.sv	/^	parameter DW = 1,$/;"	c	module:mux
DW	data_router\\reg_array.sv	/^	parameter DW = 32,$/;"	c	module:reg_array
DW	data_router\\syn_fifo.sv	/^	parameter DW = 32,$/;"	c	module:syn_fifo
DW	general\\sirv_1cyc_sram_ctrl.v	/^    parameter DW = 32,$/;"	c	module:sirv_1cyc_sram_ctrl
DW	general\\sirv_gnrl_bufs.v	/^  parameter DW   = 32\/\/ FIFO width$/;"	c	module:sirv_gnrl_fifo
DW	general\\sirv_gnrl_bufs.v	/^  parameter DW = 32$/;"	c	module:sirv_gnrl_bypbuf
DW	general\\sirv_gnrl_bufs.v	/^  parameter DW = 32$/;"	c	module:sirv_gnrl_pipe_stage
DW	general\\sirv_gnrl_bufs.v	/^  parameter DW = 32$/;"	c	module:sirv_gnrl_sync
DW	general\\sirv_gnrl_bufs.v	/^  parameter DW = 32,$/;"	c	module:sirv_gnrl_cdc_rx
DW	general\\sirv_gnrl_bufs.v	/^  parameter DW = 32,$/;"	c	module:sirv_gnrl_cdc_tx
DW	general\\sirv_gnrl_dffs.v	/^  parameter DW = 32$/;"	c	module:sirv_gnrl_dffl
DW	general\\sirv_gnrl_dffs.v	/^  parameter DW = 32$/;"	c	module:sirv_gnrl_dfflr
DW	general\\sirv_gnrl_dffs.v	/^  parameter DW = 32$/;"	c	module:sirv_gnrl_dfflrs
DW	general\\sirv_gnrl_dffs.v	/^  parameter DW = 32$/;"	c	module:sirv_gnrl_dffr
DW	general\\sirv_gnrl_dffs.v	/^  parameter DW = 32$/;"	c	module:sirv_gnrl_dffrs
DW	general\\sirv_gnrl_dffs.v	/^  parameter DW = 32$/;"	c	module:sirv_gnrl_ltch
DW	general\\sirv_gnrl_icbs.v	/^    parameter DW = 32 $/;"	c	module:sirv_gnrl_axi_buffer
DW	general\\sirv_gnrl_icbs.v	/^  parameter DW = 32,$/;"	c	module:sirv_gnrl_icb_buffer
DW	general\\sirv_gnrl_icbs.v	/^  parameter DW = 64 \/\/ 64 or 32 bits$/;"	c	module:sirv_gnrl_icb2apb
DW	general\\sirv_gnrl_icbs.v	/^  parameter DW = 64 \/\/ 64 or 32 bits$/;"	c	module:sirv_gnrl_icb2axi
DW	general\\sirv_gnrl_icbs.v	/^  parameter DW = 64,$/;"	c	module:sirv_gnrl_icb_arbt
DW	general\\sirv_gnrl_icbs.v	/^  parameter DW = 64,$/;"	c	module:sirv_gnrl_icb_splt
DW	general\\sirv_gnrl_ram.v	/^  parameter DW = 32,$/;"	c	module:sirv_gnrl_ram
DW	general\\sirv_gnrl_xchecker.v	/^  parameter DW = 32$/;"	c	module:sirv_gnrl_xchecker
DW	general\\sirv_sim_ram.v	/^  parameter DW = 32,$/;"	c	module:sirv_sim_ram
DW	general\\sirv_sram_icb_ctrl.v	/^    parameter DW = 32,\/\/ Can only support 32 or 64bits, no others supported$/;"	c	module:sirv_sram_icb_ctrl
DW	glb_ctrl\\data_path.sv	/^	DW = 32,$/;"	c	module:data_path
DW	glb_ctrl\\nosyn\\axi_if.sv	/^	parameter DW = 32,$/;"	c	interface:axi_bus_if
DW	glb_ctrl\\nosyn\\data_path_tb.sv	/^parameter DW = 32, AW = 32,$/;"	c	module:data_path_tb
DW	glb_ctrl\\nosyn\\data_pool.sv	/^	DW = 32,$/;"	c	module:sdram_sim
DW	input_buffer\\axi_bus_sim.sv	/^	parameter DW = 32,$/;"	c	module:axi_bus_sim
DW	input_buffer\\data_router_if_sim.sv	/^	parameter DW = 32,$/;"	c	module:data_router_if_sim
DW	input_buffer\\input_buffer.sv	/^	DW = 32,$/;"	c	module:input_buffer
DW	input_buffer\\input_buffer_tb.sv	/^	DW = 32,$/;"	c	module:input_buffer_tb
DW	input_buffer\\sender.sv	/^	parameter DW = 32,$/;"	c	module:sender
DW	input_buffer\\sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
DW	pe\\dwpe.sv	/^	parameter DW = 32,$/;"	c	module:dwpe
DW	pe\\dwpe_array.sv	/^	parameter DW = 32,$/;"	c	module:dwpe_array
DW	pe\\dwpe_tb.sv	/^parameter POX = 6, DW = 32, KSIZE = 3;$/;"	c	module:dwpe_tb
DW	pe\\mac.sv	/^	parameter DW = 32,$/;"	c	module:mac
DW	pe\\mac_bank.sv	/^	parameter DW = 32,$/;"	c	module:mac_bank
DW	pe\\relu.sv	/^	parameter DW = 32,$/;"	c	module:relu
DW	pe\\svtb\\dwpe_if.sv	/^	parameter DW = 32,$/;"	c
DW	pe\\svtb\\dwpe_test.sv	/^parameter POX = 6, DW = 32, KSIZE = 2;$/;"	c	program:dwpe_test
DW	weight_buffer\\axi_bus_sim.sv	/^	parameter DW = 32,$/;"	c	module:axi_bus_sim
DW	weight_buffer\\cyc_fifo.sv	/^	parameter DW = 32,$/;"	c	module:cyc_fifo
DW	weight_buffer\\cyc_fifo_tb.sv	/^parameter DW = 32, DEPTH = 9;$/;"	c	module:cyc_fifo_tb
DW	weight_buffer\\weight_buffer.sv	/^	parameter DW = 32,$/;"	c	module:weight_buffer
DW	weight_buffer\\weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
FIFO_CUT_READY	general\\sirv_gnrl_icbs.v	/^  parameter FIFO_CUT_READY = 0,$/;"	c	module:sirv_gnrl_icb2apb
FIFO_CUT_READY	general\\sirv_gnrl_icbs.v	/^  parameter FIFO_CUT_READY = 0,$/;"	c	module:sirv_gnrl_icb2axi
FIFO_CUT_READY	general\\sirv_gnrl_icbs.v	/^  parameter FIFO_CUT_READY = 0,$/;"	c	module:sirv_gnrl_icb_arbt
FIFO_CUT_READY	general\\sirv_gnrl_icbs.v	/^  parameter FIFO_CUT_READY = 0,$/;"	c	module:sirv_gnrl_icb_n2w
FIFO_CUT_READY	general\\sirv_gnrl_icbs.v	/^  parameter FIFO_CUT_READY = 0,$/;"	c	module:sirv_gnrl_icb_splt
FIFO_OUTS_NUM	general\\sirv_gnrl_icbs.v	/^  parameter FIFO_OUTS_NUM = 1,$/;"	c	module:sirv_gnrl_icb_arbt
FIFO_OUTS_NUM	general\\sirv_gnrl_icbs.v	/^  parameter FIFO_OUTS_NUM = 8,$/;"	c	module:sirv_gnrl_icb2apb
FIFO_OUTS_NUM	general\\sirv_gnrl_icbs.v	/^  parameter FIFO_OUTS_NUM = 8,$/;"	c	module:sirv_gnrl_icb2axi
FIFO_OUTS_NUM	general\\sirv_gnrl_icbs.v	/^  parameter FIFO_OUTS_NUM = 8,$/;"	c	module:sirv_gnrl_icb_n2w
FIFO_OUTS_NUM	general\\sirv_gnrl_icbs.v	/^  parameter FIFO_OUTS_NUM = 8,$/;"	c	module:sirv_gnrl_icb_splt
FORCE_X2ZERO	general\\sirv_gnrl_ram.v	/^  parameter FORCE_X2ZERO = 1,$/;"	c	module:sirv_gnrl_ram
FORCE_X2ZERO	general\\sirv_sim_ram.v	/^  parameter FORCE_X2ZERO = 0,$/;"	c	module:sirv_sim_ram
IB	data_router/buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
IB	data_router\\buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
IB	data_router\\reg_array.sv	/^localparam IB = 2'b00,$/;"	c	module:reg_array
IC	glb_ctrl\\nosyn\\data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
IC	glb_ctrl\\nosyn\\data_path_test.sv	/^	IC = 3,$/;"	r	program:data_path_test
IDLE	data_router/buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
IDLE	data_router\\buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
IF	data_router/buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
IF	data_router\\buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
IF	data_router\\reg_array.sv	/^					 IF = 2'b10,$/;"	c	module:reg_array
IH	glb_ctrl\\data_path.sv	/^	IH = 224,$/;"	c	module:data_path
IH	glb_ctrl\\glb_ctrl.sv	/^	IH = 32,$/;"	r	module:glb_ctrl
IH	glb_ctrl\\nosyn\\data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
IH	glb_ctrl\\nosyn\\data_path_test.sv	/^	IH = 32,$/;"	r	program:data_path_test
IH	input_buffer\\addr_gen.sv	/^	IH = 224,$/;"	c	module:addr_gen
IH	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
IH	input_buffer\\axi_bus_sim.sv	/^	IH = 224,$/;"	c	module:axi_bus_sim
IH	input_buffer\\input_buffer.sv	/^	IH = 224,$/;"	c	module:input_buffer
IH	input_buffer\\input_buffer_tb.sv	/^	IH = 224,$/;"	c	module:input_buffer_tb
IN	input_buffer\\axi_bus_sim.sv	/^	IN = 10$/;"	c	module:axi_bus_sim
IN	input_buffer\\input_buffer_tb.sv	/^	IN = 10, \/\/ Number of image$/;"	c	module:input_buffer_tb
INITTRAN_1	data_router/buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
INITTRAN_1	data_router\\buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
INITTRAN_2	data_router/buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
INITTRAN_2	data_router\\buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
IW	glb_ctrl\\data_path.sv	/^	IW = 224,$/;"	c	module:data_path
IW	glb_ctrl\\glb_ctrl.sv	/^	IW = 32,$/;"	r	module:glb_ctrl
IW	glb_ctrl\\nosyn\\data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
IW	glb_ctrl\\nosyn\\data_path_test.sv	/^	IW = 32,$/;"	r	program:data_path_test
IW	input_buffer\\addr_gen.sv	/^	IW = 224,$/;"	c	module:addr_gen
IW	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
IW	input_buffer\\axi_bus_sim.sv	/^	IW = 224,$/;"	c	module:axi_bus_sim
IW	input_buffer\\input_buffer.sv	/^	IW = 224,$/;"	c	module:input_buffer
IW	input_buffer\\input_buffer_tb.sv	/^	IW = 224,$/;"	c	module:input_buffer_tb
KSIZE	data_router/buffer_if.sv	/^	parameter KSIZE = 3,$/;"	c	module:buffer_if
KSIZE	data_router/data_router_tb.sv	/^	KSIZE = 5,$/;"	c	module:data_router_tb
KSIZE	data_router\\buffer_if.sv	/^	parameter KSIZE = 3,$/;"	c	module:buffer_if
KSIZE	data_router\\data_router.sv	/^	parameter KSIZE = 3,$/;"	c	module:data_router
KSIZE	data_router\\data_router_if_sim.sv	/^	parameter KSIZE = 3,$/;"	c	module:data_router_if_sim
KSIZE	data_router\\data_router_tb.sv	/^	KSIZE = 3,$/;"	c	module:data_router_tb
KSIZE	data_router\\reg_array.sv	/^	parameter KSIZE = 3,$/;"	c	module:reg_array
KSIZE	glb_ctrl\\data_path.sv	/^	KSIZE=3,$/;"	c	module:data_path
KSIZE	glb_ctrl\\glb_ctrl.sv	/^	KSIZE = 3,$/;"	r	module:glb_ctrl
KSIZE	glb_ctrl\\nosyn\\data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
KSIZE	glb_ctrl\\nosyn\\data_path_test.sv	/^	KSIZE = 3,$/;"	r	program:data_path_test
KSIZE	input_buffer\\addr_gen.sv	/^	KSIZE = 3,$/;"	c	module:addr_gen
KSIZE	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
KSIZE	input_buffer\\data_router_if_sim.sv	/^	KSIZE = 3,$/;"	c	module:data_router_if_sim
KSIZE	input_buffer\\input_buffer.sv	/^	KSIZE = 3,$/;"	c	module:input_buffer
KSIZE	input_buffer\\input_buffer_tb.sv	/^	KSIZE = 3,$/;"	c	module:input_buffer_tb
KSIZE	input_buffer\\sender.sv	/^	parameter KSIZE = 3,$/;"	c	module:sender
KSIZE	input_buffer\\sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
KSIZE	pe\\dwpe.sv	/^	parameter KSIZE = 3$/;"	c	module:dwpe
KSIZE	pe\\dwpe_tb.sv	/^parameter POX = 6, DW = 32, KSIZE = 3;$/;"	c	module:dwpe_tb
KSIZE	pe\\svtb\\dwpe_if.sv	/^	KSIZE = 3$/;"	c
KSIZE	pe\\svtb\\dwpe_test.sv	/^parameter POX = 6, DW = 32, KSIZE = 2;$/;"	c	program:dwpe_test
KSIZE	weight_buffer\\dwaddr_gen.sv	/^	parameter KSIZE = 3,$/;"	c	module:dwaddr_gen
KSIZE	weight_buffer\\weight_buffer.sv	/^	parameter KSIZE = 3,$/;"	c	module:weight_buffer
KSIZE	weight_buffer\\weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
LASTONE	data_router\\reg_array.sv	/^	parameter LASTONE = 0$/;"	c	module:reg_array
LM	input_buffer\\addr_gen.sv	/^localparam LM = ((STRIDE+1)*POY-STRIDE);$/;"	c	module:addr_gen
LM	input_buffer\\input_buffer_tb.sv	/^const int BUFH = 4, LM = (STRIDE + 1) * POY - STRIDE;$/;"	r	module:input_buffer_tb
LTCH_PROC	general\\sirv_gnrl_dffs.v	/^begin : LTCH_PROC$/;"	b	module:sirv_gnrl_ltch
MS	input_buffer\\axi_bus_sim.sv	/^localparam MS = IW*IH*IN;$/;"	c	module:axi_bus_sim
MSKO	general\\sirv_gnrl_bufs.v	/^  parameter MSKO = 0,\/\/ Mask out the data with valid or not$/;"	c	module:sirv_gnrl_fifo
MW	general\\sirv_1cyc_sram_ctrl.v	/^    parameter MW = 4,$/;"	c	module:sirv_1cyc_sram_ctrl
MW	general\\sirv_gnrl_ram.v	/^  parameter MW = 4,$/;"	c	module:sirv_gnrl_ram
MW	general\\sirv_sim_ram.v	/^  parameter MW = 4,$/;"	c	module:sirv_sim_ram
MW	general\\sirv_sram_icb_ctrl.v	/^    parameter MW = 4,$/;"	c	module:sirv_sram_icb_ctrl
NE	data_router/buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
NE	data_router\\buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
NE	data_router\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
NE	data_router\\reg_array.sv	/^					 NE = 2'b11;$/;"	c	module:reg_array
NE	input_buffer\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
NMAX	pe\\dwpe_tb.sv	/^parameter NMAX = KSIZE**2;$/;"	c	module:dwpe_tb
NMAX	pe\\mac.sv	/^	parameter NMAX = 64$/;"	c	module:mac
NMAX	pe\\mac_bank.sv	/^	parameter NMAX= 9$/;"	c	module:mac_bank
NMAX	pe\\svtb\\dwpe_test.sv	/^parameter NMAX = KSIZE**2;$/;"	c	program:dwpe_test
NTRAN_1	data_router/buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
NTRAN_1	data_router\\buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
NTRAN_2	data_router/buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
NTRAN_2	data_router\\buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
N_cnt	input_buffer\\addr_gen.sv	/^reg [7:0] N_cnt;$/;"	r	module:addr_gen
N_cnt_c	input_buffer\\addr_gen.sv	/^wire N_cnt_c = 1;$/;"	n	module:addr_gen
N_cnt_c_1	input_buffer\\addr_gen.sv	/^reg N_cnt_c_1;$/;"	r	module:addr_gen
N_cnt_ff	input_buffer\\addr_gen.sv	/^wire N_cnt_ff = ~N_cnt_c & N_cnt_c_1;$/;"	n	module:addr_gen
OUTS_CNT_W	general\\sirv_gnrl_icbs.v	/^  parameter OUTS_CNT_W = 1,$/;"	c	module:sirv_gnrl_icb_buffer
POX	data_router/data_router_tb.sv	/^	POX = 16,$/;"	c	module:data_router_tb
POX	data_router\\data_router.sv	/^	parameter POX = 16,$/;"	c	module:data_router
POX	data_router\\data_router_if_sim.sv	/^	parameter POX = 16,$/;"	c	module:data_router_if_sim
POX	data_router\\data_router_tb.sv	/^	POX = 16,$/;"	c	module:data_router_tb
POX	data_router\\reg_array.sv	/^	parameter POX = 16,$/;"	c	module:reg_array
POX	glb_ctrl\\data_path.sv	/^	POX = 15,$/;"	c	module:data_path
POX	glb_ctrl\\nosyn\\data_path_tb.sv	/^	POX = 15, POY = 3, STRIDE = 2,$/;"	c	module:data_path_tb
POX	input_buffer\\addr_gen.sv	/^	POX = 16,$/;"	c	module:addr_gen
POX	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
POX	input_buffer\\data_router_if_sim.sv	/^	POX = 16,$/;"	c	module:data_router_if_sim
POX	input_buffer\\input_buffer.sv	/^	POX = 16,$/;"	c	module:input_buffer
POX	input_buffer\\input_buffer_tb.sv	/^	POX = 15,$/;"	c	module:input_buffer_tb
POX	input_buffer\\sender.sv	/^	parameter POX = 16,$/;"	c	module:sender
POX	input_buffer\\sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
POX	pe\\dwpe.sv	/^	parameter POX = 16,$/;"	c	module:dwpe
POX	pe\\dwpe_array.sv	/^	parameter POX= 16,$/;"	c	module:dwpe_array
POX	pe\\dwpe_tb.sv	/^parameter POX = 6, DW = 32, KSIZE = 3;$/;"	c	module:dwpe_tb
POX	pe\\mac_bank.sv	/^	parameter POX= 3,$/;"	c	module:mac_bank
POX	pe\\relu.sv	/^	parameter POX=3$/;"	c	module:relu
POX	pe\\svtb\\dwpe_if.sv	/^	POX = 16,$/;"	c
POX	pe\\svtb\\dwpe_test.sv	/^parameter POX = 6, DW = 32, KSIZE = 2;$/;"	c	program:dwpe_test
POY	data_router/buffer_if.sv	/^	parameter POY = 3,$/;"	c	module:buffer_if
POY	data_router/data_router_tb.sv	/^	POY = 3,$/;"	c	module:data_router_tb
POY	data_router\\buffer_if.sv	/^	parameter POY = 3,$/;"	c	module:buffer_if
POY	data_router\\data_router.sv	/^	parameter POY = 3,$/;"	c	module:data_router
POY	data_router\\data_router_if_sim.sv	/^	parameter POY = 3,$/;"	c	module:data_router_if_sim
POY	data_router\\data_router_tb.sv	/^	POY = 3,$/;"	c	module:data_router_tb
POY	data_router\\mux.sv	/^	parameter POY = 3,$/;"	c	module:mux
POY	glb_ctrl\\data_path.sv	/^	POY = 3,$/;"	c	module:data_path
POY	glb_ctrl\\nosyn\\data_path_tb.sv	/^	POX = 15, POY = 3, STRIDE = 2,$/;"	c	module:data_path_tb
POY	input_buffer\\addr_gen.sv	/^	POY = 3,$/;"	c	module:addr_gen
POY	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
POY	input_buffer\\data_router_if_sim.sv	/^	POY = 3,$/;"	c	module:data_router_if_sim
POY	input_buffer\\input_buffer.sv	/^	POY = 3,$/;"	c	module:input_buffer
POY	input_buffer\\input_buffer_tb.sv	/^	POY = 3,$/;"	c	module:input_buffer_tb
POY	input_buffer\\sender.sv	/^	parameter POY = 3$/;"	c	module:sender
POY	input_buffer\\sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
POY	pe\\dwpe_array.sv	/^	parameter POY= 3$/;"	c	module:dwpe_array
RAL	input_buffer\\addr_gen.sv	/^localparam RAL = ((POX-1)*STRIDE+KSIZE);$/;"	c	module:addr_gen
RAL	input_buffer\\data_router_if_sim.sv	/^RAL = ((POX-1)*STRIDE+KSIZE),$/;"	c	module:data_router_if_sim
RAL	input_buffer\\input_buffer_tb.sv	/^	const int RAL = (POX-1)*STRIDE+KSIZE;$/;"	r	module:input_buffer_tb
RAL	input_buffer\\sender.sv	/^RAL = ((POX-1)*STRIDE+KSIZE),$/;"	c	module:sender
RP	data_router/buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
RP	data_router\\buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
RP	data_router\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RP	input_buffer\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RR	data_router/buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
RR	data_router\\buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
RR	data_router\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RR	input_buffer\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RSP_CUT_READY	general\\sirv_gnrl_icbs.v	/^  parameter RSP_CUT_READY = 0,$/;"	c	module:sirv_gnrl_icb_buffer
RSP_DP	general\\sirv_gnrl_icbs.v	/^  parameter RSP_DP = 0,$/;"	c	module:sirv_gnrl_icb_buffer
RSP_PACK_W	general\\sirv_gnrl_icbs.v	/^  localparam RSP_PACK_W = (2+DW+USR_W);$/;"	c	module:sirv_gnrl_icb_buffer
R_CHNL_W	general\\sirv_gnrl_icbs.v	/^localparam R_CHNL_W = DW+2+1;$/;"	c	module:sirv_gnrl_axi_buffer
SF	data_router/buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
SF	data_router\\buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
SF	data_router\\reg_array.sv	/^					 SF = 2'b01,$/;"	c	module:reg_array
SHIFT	data_router/buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
SHIFT	data_router\\buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
SPLT_NUM	general\\sirv_gnrl_icbs.v	/^  parameter SPLT_NUM = 4,$/;"	c	module:sirv_gnrl_icb_splt
SPLT_PTR_1HOT	general\\sirv_gnrl_icbs.v	/^  parameter SPLT_PTR_1HOT = 1,\/\/ Currently we always use 1HOT (i.e., this is configured as 1)$/;"	c	module:sirv_gnrl_icb_splt
SPLT_PTR_W	general\\sirv_gnrl_icbs.v	/^  parameter SPLT_PTR_W = 4,$/;"	c	module:sirv_gnrl_icb_splt
STRIDE	data_router/buffer_if.sv	/^	parameter STRIDE = 1$/;"	c	module:buffer_if
STRIDE	data_router/data_router_tb.sv	/^	STRIDE = 2;$/;"	c	module:data_router_tb
STRIDE	data_router\\buffer_if.sv	/^	parameter STRIDE = 1$/;"	c	module:buffer_if
STRIDE	data_router\\data_router.sv	/^	parameter STRIDE = 1$/;"	c	module:data_router
STRIDE	data_router\\data_router_if_sim.sv	/^	parameter STRIDE = 1$/;"	c	module:data_router_if_sim
STRIDE	data_router\\data_router_tb.sv	/^	STRIDE = 2;$/;"	c	module:data_router_tb
STRIDE	data_router\\reg_array.sv	/^	parameter STRIDE = 1,$/;"	c	module:reg_array
STRIDE	data_router\\syn_fifo.sv	/^	parameter STRIDE = 2,$/;"	c	module:syn_fifo
STRIDE	glb_ctrl\\data_path.sv	/^	STRIDE=2,$/;"	c	module:data_path
STRIDE	glb_ctrl\\nosyn\\data_path_tb.sv	/^	POX = 15, POY = 3, STRIDE = 2,$/;"	c	module:data_path_tb
STRIDE	input_buffer\\addr_gen.sv	/^	STRIDE = 2,$/;"	c	module:addr_gen
STRIDE	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
STRIDE	input_buffer\\data_router_if_sim.sv	/^	STRIDE = 1,$/;"	c	module:data_router_if_sim
STRIDE	input_buffer\\input_buffer.sv	/^	STRIDE = 2,$/;"	c	module:input_buffer
STRIDE	input_buffer\\input_buffer_tb.sv	/^	STRIDE = 2, \/\/BUFH = 2*2=4$/;"	c	module:input_buffer_tb
STRIDE	input_buffer\\sender.sv	/^	parameter STRIDE = 1,$/;"	c	module:sender
STRIDE	input_buffer\\sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
SYNC_DP	general\\sirv_gnrl_bufs.v	/^  parameter SYNC_DP = 2$/;"	c	module:sirv_gnrl_cdc_rx
SYNC_DP	general\\sirv_gnrl_bufs.v	/^  parameter SYNC_DP = 2$/;"	c	module:sirv_gnrl_cdc_tx
USR_W	general\\sirv_1cyc_sram_ctrl.v	/^    parameter USR_W = 3 $/;"	c	module:sirv_1cyc_sram_ctrl
USR_W	general\\sirv_gnrl_icbs.v	/^  parameter USR_W = 1 $/;"	c	module:sirv_gnrl_icb_splt
USR_W	general\\sirv_gnrl_icbs.v	/^  parameter USR_W = 1$/;"	c	module:sirv_gnrl_icb_buffer
USR_W	general\\sirv_gnrl_icbs.v	/^  parameter USR_W = 1,$/;"	c	module:sirv_gnrl_icb_arbt
USR_W	general\\sirv_gnrl_icbs.v	/^  parameter USR_W = 1,$/;"	c	module:sirv_gnrl_icb_n2w
USR_W	general\\sirv_sram_icb_ctrl.v	/^    parameter USR_W = 3 $/;"	c	module:sirv_sram_icb_ctrl
VLD_MSK_PAYLOAD	general\\sirv_gnrl_icbs.v	/^  parameter VLD_MSK_PAYLOAD = 0,$/;"	c	module:sirv_gnrl_icb_splt
W_CHNL_W	general\\sirv_gnrl_icbs.v	/^localparam W_CHNL_W = DW+(DW\/8)+1;$/;"	c	module:sirv_gnrl_axi_buffer
X_W	general\\sirv_gnrl_icbs.v	/^  parameter X_W = 32,$/;"	c	module:sirv_gnrl_icb_n2w
Y_W	general\\sirv_gnrl_icbs.v	/^  parameter Y_W = 64$/;"	c	module:sirv_gnrl_icb_n2w
addr	general\\sirv_gnrl_ram.v	/^  input [AW-1:0]   addr,$/;"	p	module:sirv_gnrl_ram
addr	general\\sirv_sim_ram.v	/^  input  [AW-1  :0] addr,$/;"	p	module:sirv_sim_ram
addr	input_buffer\\axi_bus_sim.sv	/^wire [AW-1:0] addr = araddr;$/;"	n	module:axi_bus_sim
addr	weight_buffer\\axi_bus_sim.sv	/^wire [9:0] addr = araddr[9:0];$/;"	n	module:axi_bus_sim
addr	weight_buffer\\dwaddr_gen.sv	/^reg [AW-1:0] addr;$/;"	r	module:dwaddr_gen
addr_blk_nxt	input_buffer\\addr_gen.sv	/^wire [AW-1:0] addr_blk_nxt = blk_paddr_r + RAL;$/;"	n	module:addr_gen
addr_gen	input_buffer\\addr_gen.sv	/^module addr_gen#($/;"	m
addr_gen_tb	input_buffer\\addr_gen_tb.sv	/^module addr_gen_tb;$/;"	m
addr_nxt	input_buffer\\addr_gen.sv	/^wire [AW-1:0] addr_nxt = init_addr_en ? init_addr$/;"	n	module:addr_gen
addr_nxt	weight_buffer\\dwaddr_gen.sv	/^wire [AW-1:0] addr_nxt = addr + KSIZE**2;$/;"	n	module:dwaddr_gen
addr_r	general\\sirv_sim_ram.v	/^    reg [AW-1:0] addr_r;$/;"	r	module:sirv_sim_ram
addr_r	input_buffer\\addr_gen.sv	/^reg [AW-1:0] addr_r;$/;"	r	module:addr_gen
addr_r	input_buffer\\axi_bus_sim.sv	/^reg [AW-1:0] addr_r;$/;"	r	module:axi_bus_sim
addr_r	weight_buffer\\axi_bus_sim.sv	/^reg [9:0] addr_r;$/;"	r	module:axi_bus_sim
allow_0rsp	general\\sirv_gnrl_icbs.v	/^    if(ALLOW_0CYCL_RSP == 1) begin: allow_0rsp$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen
allow_0rsp	general\\sirv_gnrl_icbs.v	/^    if(ALLOW_0CYCL_RSP == 1) begin: allow_0rsp$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
allow_diff	general\\sirv_gnrl_icbs.v	/^    if(ALLOW_DIFF == 1) begin:allow_diff\/\/ {$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
apb_enable_clr	general\\sirv_gnrl_icbs.v	/^  wire apb_enable_clr = apb_enable_r;$/;"	n	module:sirv_gnrl_icb2apb
apb_enable_ena	general\\sirv_gnrl_icbs.v	/^  wire apb_enable_ena = apb_enable_set | apb_enable_clr;$/;"	n	module:sirv_gnrl_icb2apb
apb_enable_nxt	general\\sirv_gnrl_icbs.v	/^  wire apb_enable_nxt = apb_enable_set & (~apb_enable_clr);$/;"	n	module:sirv_gnrl_icb2apb
apb_enable_r	general\\sirv_gnrl_icbs.v	/^  wire apb_enable_r;$/;"	n	module:sirv_gnrl_icb2apb
apb_enable_set	general\\sirv_gnrl_icbs.v	/^  wire apb_enable_set = (~apb_enable_r) & i_icb_cmd_valid & (~i_icb_rsp_valid);$/;"	n	module:sirv_gnrl_icb2apb
apb_paddr	general\\sirv_gnrl_icbs.v	/^  output [AW-1:0] apb_paddr,$/;"	p	module:sirv_gnrl_icb2apb
apb_penable	general\\sirv_gnrl_icbs.v	/^  output          apb_penable,$/;"	p	module:sirv_gnrl_icb2apb
apb_prdata	general\\sirv_gnrl_icbs.v	/^  input  [DW-1:0] apb_prdata,$/;"	p	module:sirv_gnrl_icb2apb
apb_pselx	general\\sirv_gnrl_icbs.v	/^  output          apb_pselx,$/;"	p	module:sirv_gnrl_icb2apb
apb_pwdata	general\\sirv_gnrl_icbs.v	/^  output [DW-1:0] apb_pwdata,$/;"	p	module:sirv_gnrl_icb2apb
apb_pwrite	general\\sirv_gnrl_icbs.v	/^  output          apb_pwrite,$/;"	p	module:sirv_gnrl_icb2apb
araddr	glb_ctrl\\nosyn\\axi_if.sv	/^	input araddr, arburst, arvalid;$/;"	p	interface:axi_bus_if
araddr	glb_ctrl\\nosyn\\axi_if.sv	/^logic [AW-1:0] 	araddr;$/;"	r	interface:axi_bus_if
araddr	input_buffer\\addr_gen.sv	/^	output[AW-1:0] 	araddr,$/;"	p	module:addr_gen
araddr	input_buffer\\addr_gen_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:addr_gen_tb
araddr	input_buffer\\axi_bus_sim.sv	/^	input [AW-1:0]	araddr,$/;"	p	module:axi_bus_sim
araddr	input_buffer\\input_buffer.sv	/^	output[AW-1:0]  araddr,$/;"	p	module:input_buffer
araddr	input_buffer\\input_buffer_tb.sv	/^logic [AW-1:0] araddr, init_addr;$/;"	r	module:input_buffer_tb
araddr	weight_buffer\\axi_bus_sim.sv	/^	input [AW-1:0]	araddr,$/;"	p	module:axi_bus_sim
araddr	weight_buffer\\dwaddr_gen.sv	/^	output[AW-1:0]	araddr,$/;"	p	module:dwaddr_gen
araddr	weight_buffer\\weight_buffer.sv	/^	output[AW-1:0]	araddr,$/;"	p	module:weight_buffer
araddr	weight_buffer\\weight_buffer_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:weight_buffer_tb
araddr_0	glb_ctrl\\data_path.sv	/^	output[AW-1:0]	araddr_0,$/;"	p	module:data_path
araddr_1	glb_ctrl\\data_path.sv	/^	output[AW-1:0]	araddr_1,$/;"	p	module:data_path
arbt_ena	general\\sirv_gnrl_icbs.v	/^      wire arbt_ena = 1'b0;\/\/No use$/;"	n	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen.priorty_arbt
arbt_ena	general\\sirv_gnrl_icbs.v	/^wire arbt_ena;$/;"	n	module:sirv_gnrl_icb_arbt
arbt_num_eq_1_gen	general\\sirv_gnrl_icbs.v	/^  if(ARBT_NUM == 1) begin:arbt_num_eq_1_gen\/\/ {$/;"	b	module:sirv_gnrl_icb_arbt
arbt_num_gt_1_gen	general\\sirv_gnrl_icbs.v	/^  else begin:arbt_num_gt_1_gen\/\/{$/;"	b	module:sirv_gnrl_icb_arbt
arburst	glb_ctrl\\nosyn\\axi_if.sv	/^	input araddr, arburst, arvalid;$/;"	p	interface:axi_bus_if
arburst	glb_ctrl\\nosyn\\axi_if.sv	/^logic [3:0]		 	arburst;$/;"	r	interface:axi_bus_if
arburst	input_buffer\\addr_gen.sv	/^	output[3:0]		 	arburst$/;"	p	module:addr_gen
arburst	input_buffer\\addr_gen_tb.sv	/^logic [3:0] arburst;$/;"	r	module:addr_gen_tb
arburst	input_buffer\\axi_bus_sim.sv	/^	input [3:0] 		arburst,$/;"	p	module:axi_bus_sim
arburst	input_buffer\\input_buffer.sv	/^	output[3:0] 		arburst,$/;"	p	module:input_buffer
arburst	input_buffer\\input_buffer_tb.sv	/^logic [3:0] arburst;$/;"	r	module:input_buffer_tb
arburst	weight_buffer\\axi_bus_sim.sv	/^	input [3:0] 		arburst,$/;"	p	module:axi_bus_sim
arburst	weight_buffer\\dwaddr_gen.sv	/^	output[3:0]			arburst,$/;"	p	module:dwaddr_gen
arburst	weight_buffer\\weight_buffer.sv	/^	output[3:0] 		arburst,$/;"	p	module:weight_buffer
arburst	weight_buffer\\weight_buffer_tb.sv	/^logic [3:0] arburst;$/;"	r	module:weight_buffer_tb
arburst_0	glb_ctrl\\data_path.sv	/^	output[3:0]			arburst_0,$/;"	p	module:data_path
arburst_1	glb_ctrl\\data_path.sv	/^	output[3:0]			arburst_1,$/;"	p	module:data_path
arready	glb_ctrl\\nosyn\\axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
arready	glb_ctrl\\nosyn\\axi_if.sv	/^logic 					arready;$/;"	r	interface:axi_bus_if
arready	input_buffer\\axi_bus_sim.sv	/^	output 					arready,$/;"	p	module:axi_bus_sim
arready	input_buffer\\input_buffer.sv	/^	input 					arready,$/;"	p	module:input_buffer
arready	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
arready	weight_buffer\\axi_bus_sim.sv	/^	output 					arready,$/;"	p	module:axi_bus_sim
arready	weight_buffer\\dwaddr_gen.sv	/^	input 					arready$/;"	p	module:dwaddr_gen
arready	weight_buffer\\weight_buffer.sv	/^	input 					arready,$/;"	p	module:weight_buffer
arready	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
arready_0	glb_ctrl\\data_path.sv	/^	input 					arready_0,$/;"	p	module:data_path
arready_1	glb_ctrl\\data_path.sv	/^	input 					arready_1,$/;"	p	module:data_path
arready_r	input_buffer\\axi_bus_sim.sv	/^reg arready_r;$/;"	r	module:axi_bus_sim
arready_r	weight_buffer\\axi_bus_sim.sv	/^reg arready_r;$/;"	r	module:axi_bus_sim
arvalid	glb_ctrl\\nosyn\\axi_if.sv	/^	input araddr, arburst, arvalid;$/;"	p	interface:axi_bus_if
arvalid	glb_ctrl\\nosyn\\axi_if.sv	/^logic 					arvalid;$/;"	r	interface:axi_bus_if
arvalid	input_buffer\\addr_gen.sv	/^	output 				 	arvalid,$/;"	p	module:addr_gen
arvalid	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
arvalid	input_buffer\\axi_bus_sim.sv	/^	input 					arvalid,$/;"	p	module:axi_bus_sim
arvalid	input_buffer\\input_buffer.sv	/^	output 					arvalid,$/;"	p	module:input_buffer
arvalid	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
arvalid	weight_buffer\\axi_bus_sim.sv	/^	input 					arvalid,$/;"	p	module:axi_bus_sim
arvalid	weight_buffer\\dwaddr_gen.sv	/^	output 					arvalid,$/;"	p	module:dwaddr_gen
arvalid	weight_buffer\\weight_buffer.sv	/^	output 					arvalid,$/;"	p	module:weight_buffer
arvalid	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
arvalid_0	glb_ctrl\\data_path.sv	/^	output 					arvalid_0,$/;"	p	module:data_path
arvalid_1	glb_ctrl\\data_path.sv	/^	output 					arvalid_1,$/;"	p	module:data_path
arvalid_cnt	input_buffer\\addr_gen.sv	/^reg [2:0] arvalid_cnt;$/;"	r	module:addr_gen
arvalid_cnt_c	input_buffer\\addr_gen.sv	/^wire arvalid_cnt_c = (arvalid_cnt == 5);$/;"	n	module:addr_gen
arvalid_r	input_buffer\\addr_gen.sv	/^reg arvalid_r;$/;"	r	module:addr_gen
arvalid_r	weight_buffer\\dwaddr_gen.sv	/^reg arvalid_r;$/;"	r	module:dwaddr_gen
arvalid_state	input_buffer\\addr_gen.sv	/^reg [1:0] arvalid_state;$/;"	r	module:addr_gen
axi_bus_if	glb_ctrl\\nosyn\\axi_if.sv	/^interface axi_bus_if#($/;"	I
axi_bus_sim	input_buffer\\axi_bus_sim.sv	/^module axi_bus_sim#($/;"	m
axi_bus_sim	weight_buffer\\axi_bus_sim.sv	/^module axi_bus_sim#($/;"	m
bank	data_router/buffer_if.sv	/^	output[7:0]			bank,$/;"	p	module:buffer_if
bank	data_router/data_router_tb.sv	/^logic [7:0] bank, row;$/;"	r	module:data_router_tb
bank	data_router\\buffer_if.sv	/^	output[7:0]			bank,$/;"	p	module:buffer_if
bank	data_router\\data_router.sv	/^	output[7:0]			bank,$/;"	p	module:data_router
bank	data_router\\data_router_if_sim.sv	/^	input [7:0]				bank,$/;"	p	module:data_router_if_sim
bank	data_router\\data_router_tb.sv	/^logic [7:0] bank, row;$/;"	r	module:data_router_tb
bank	data_router\\mux.sv	/^	input [7:0]			bank, $/;"	p	module:mux
bank_r	data_router/buffer_if.sv	/^reg [7:0] bank_r;$/;"	r	module:buffer_if
bank_r	data_router\\buffer_if.sv	/^reg [7:0] bank_r;$/;"	r	module:buffer_if
bank_r_f	data_router/buffer_if.sv	/^wire bank_r_f = (bank_r == POY-1);$/;"	n	module:buffer_if
bank_r_f	data_router\\buffer_if.sv	/^wire bank_r_f = (bank_r == POY-1);$/;"	n	module:buffer_if
bank_r_f_r	data_router/buffer_if.sv	/^reg bank_r_f_r;$/;"	r	module:buffer_if
bank_r_f_r	data_router\\buffer_if.sv	/^reg bank_r_f_r;$/;"	r	module:buffer_if
base	weight_buffer\\cyc_fifo_tb.sv	/^int base = 0;$/;"	r	module:cyc_fifo_tb
blk_cnt	input_buffer\\addr_gen.sv	/^reg [7:0] blk_cnt;\/\/count blk in a row!$/;"	r	module:addr_gen
blk_cnt_c	input_buffer\\addr_gen.sv	/^wire blk_cnt_c = (blk_cnt == BLK_IN_ROW);$/;"	n	module:addr_gen
blk_cnt_c_1	input_buffer\\addr_gen.sv	/^reg blk_cnt_c_1;$/;"	r	module:addr_gen
blk_cnt_f	input_buffer\\addr_gen.sv	/^wire blk_cnt_f = blk_cnt_c & ~blk_cnt_c_1;$/;"	n	module:addr_gen
blk_paddr_r	input_buffer\\addr_gen.sv	/^reg [AW-1:0] blk_paddr_r;$/;"	r	module:addr_gen
blk_raddr_r	input_buffer\\addr_gen.sv	/^reg [AW-1:0] blk_raddr_r;$/;"	r	module:addr_gen
blkend	data_router/buffer_if.sv	/^	input 					blkend,$/;"	p	module:buffer_if
blkend	data_router/data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
blkend	data_router\\buffer_if.sv	/^	input 					blkend,$/;"	p	module:buffer_if
blkend	data_router\\data_router.sv	/^	input 					blkend,$/;"	p	module:data_router
blkend	data_router\\data_router_if_sim.sv	/^	output reg				blkend,$/;"	p	module:data_router_if_sim
blkend	data_router\\data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
blkend	glb_ctrl\\data_path.sv	/^	output 					blkend,$/;"	p	module:data_path
blkend	glb_ctrl\\glb_ctrl.sv	/^	input 					blkend,$/;"	p	module:glb_ctrl
blkend	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
blkend	glb_ctrl\\nosyn\\data_path_test.sv	/^	input 								blkend,$/;"	p	program:data_path_test
blkend	input_buffer\\addr_gen.sv	/^	output 					blkend,$/;"	p	module:addr_gen
blkend	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
blkend	input_buffer\\input_buffer.sv	/^	output 					blkend,$/;"	p	module:input_buffer
blkend	input_buffer\\input_buffer_tb.sv	/^logic init_addr_en, blkend, mapend;$/;"	r	module:input_buffer_tb
blkr_cnt	input_buffer\\addr_gen.sv	/^reg [7:0] blkr_cnt;\/\/count row number $/;"	r	module:addr_gen
blkr_cnt_c	input_buffer\\addr_gen.sv	/^wire blkr_cnt_c = (blkr_cnt == BLK_ROW_IN_MAP);$/;"	n	module:addr_gen
blkr_cnt_c_1	input_buffer\\addr_gen.sv	/^reg blkr_cnt_c_1;$/;"	r	module:addr_gen
blkr_cnt_f	input_buffer\\addr_gen.sv	/^wire blkr_cnt_f = blkr_cnt_c & ~blkr_cnt_c_1;$/;"	n	module:addr_gen
br	data_router\\data_router_if_sim.sv	/^task br;$/;"	t	module:data_router_if_sim
br	input_buffer\\data_router_if_sim.sv	/^task br;$/;"	t	module:data_router_if_sim
buf_dat_ena	general\\sirv_gnrl_bufs.v	/^wire buf_dat_ena = i_rdy_set;$/;"	n	module:sirv_gnrl_cdc_rx
buf_dat_r	general\\sirv_gnrl_bufs.v	/^wire [DW-1:0] buf_dat_r;$/;"	n	module:sirv_gnrl_cdc_rx
buf_rdy	general\\sirv_gnrl_bufs.v	/^wire buf_rdy;$/;"	n	module:sirv_gnrl_cdc_rx
buf_vld_clr	general\\sirv_gnrl_bufs.v	/^wire buf_vld_clr = o_vld & o_rdy;$/;"	n	module:sirv_gnrl_cdc_rx
buf_vld_ena	general\\sirv_gnrl_bufs.v	/^wire buf_vld_ena = buf_vld_set | buf_vld_clr;$/;"	n	module:sirv_gnrl_cdc_rx
buf_vld_nxt	general\\sirv_gnrl_bufs.v	/^wire buf_vld_nxt = buf_vld_set | (~buf_vld_clr);$/;"	n	module:sirv_gnrl_cdc_rx
buf_vld_r	general\\sirv_gnrl_bufs.v	/^wire buf_vld_r;$/;"	n	module:sirv_gnrl_cdc_rx
buf_vld_set	general\\sirv_gnrl_bufs.v	/^wire buf_vld_set = buf_dat_ena;$/;"	n	module:sirv_gnrl_cdc_rx
buffer_if	data_router/buffer_if.sv	/^module buffer_if#($/;"	m
buffer_if	data_router\\buffer_if.sv	/^module buffer_if#($/;"	m
burst_cnt	input_buffer\\axi_bus_sim.sv	/^reg [13:0] burst_cnt;$/;"	r	module:axi_bus_sim
burst_cnt	weight_buffer\\axi_bus_sim.sv	/^reg [13:0] burst_cnt;$/;"	r	module:axi_bus_sim
burst_cnt_f	input_buffer\\axi_bus_sim.sv	/^wire burst_cnt_f = (burst_cnt != 0)$/;"	n	module:axi_bus_sim
burst_cnt_f	weight_buffer\\axi_bus_sim.sv	/^wire burst_cnt_f = (burst_cnt == burst_r);$/;"	n	module:axi_bus_sim
burst_max	glb_ctrl\\nosyn\\data_pool.sv	/^int burst_max;$/;"	r	module:sdram_sim
burst_r	input_buffer\\axi_bus_sim.sv	/^reg [13:0] burst_r;$/;"	r	module:axi_bus_sim
burst_r	weight_buffer\\axi_bus_sim.sv	/^reg [13:0] burst_r;$/;"	r	module:axi_bus_sim
byp	general\\sirv_gnrl_bufs.v	/^  wire byp = i_vld & o_rdy & (~fifo_o_vld);$/;"	n	module:sirv_gnrl_bypbuf
byp_icb_cmd_addr	general\\sirv_sram_icb_ctrl.v	/^  wire  [AW-1:0] byp_icb_cmd_addr; $/;"	n	module:sirv_sram_icb_ctrl
byp_icb_cmd_i_pack	general\\sirv_sram_icb_ctrl.v	/^  wire [BUF_CMD_PACK_W-1:0] byp_icb_cmd_i_pack =  {$/;"	n	module:sirv_sram_icb_ctrl
byp_icb_cmd_o_pack	general\\sirv_sram_icb_ctrl.v	/^  wire [BUF_CMD_PACK_W-1:0] byp_icb_cmd_o_pack;$/;"	n	module:sirv_sram_icb_ctrl
byp_icb_cmd_read	general\\sirv_sram_icb_ctrl.v	/^  wire  byp_icb_cmd_read;$/;"	n	module:sirv_sram_icb_ctrl
byp_icb_cmd_ready	general\\sirv_sram_icb_ctrl.v	/^  wire  byp_icb_cmd_ready;$/;"	n	module:sirv_sram_icb_ctrl
byp_icb_cmd_usr	general\\sirv_sram_icb_ctrl.v	/^  wire  [USR_W-1:0] byp_icb_cmd_usr; $/;"	n	module:sirv_sram_icb_ctrl
byp_icb_cmd_valid	general\\sirv_sram_icb_ctrl.v	/^  wire  byp_icb_cmd_valid;$/;"	n	module:sirv_sram_icb_ctrl
byp_icb_cmd_wdata	general\\sirv_sram_icb_ctrl.v	/^  wire  [DW-1:0] byp_icb_cmd_wdata; $/;"	n	module:sirv_sram_icb_ctrl
byp_icb_cmd_wmask	general\\sirv_sram_icb_ctrl.v	/^  wire  [MW-1:0] byp_icb_cmd_wmask; $/;"	n	module:sirv_sram_icb_ctrl
clk	data_router/buffer_if.sv	/^	input 					clk,$/;"	p	module:buffer_if
clk	data_router/data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
clk	data_router\\buffer_if.sv	/^	input 					clk,$/;"	p	module:buffer_if
clk	data_router\\data_router.sv	/^	input 					clk,$/;"	p	module:data_router
clk	data_router\\data_router_if_sim.sv	/^	input 						clk,$/;"	p	module:data_router_if_sim
clk	data_router\\data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
clk	data_router\\reg_array.sv	/^	input 					clk,$/;"	p	module:reg_array
clk	data_router\\syn_fifo.sv	/^	input 				 	clk,$/;"	p	module:syn_fifo
clk	general\\sirv_1cyc_sram_ctrl.v	/^  input  clk,$/;"	p	module:sirv_1cyc_sram_ctrl
clk	general\\sirv_gnrl_bufs.v	/^  input           clk $/;"	p	module:sirv_gnrl_sync
clk	general\\sirv_gnrl_bufs.v	/^  input           clk,$/;"	p	module:sirv_gnrl_bypbuf
clk	general\\sirv_gnrl_bufs.v	/^  input           clk,$/;"	p	module:sirv_gnrl_fifo
clk	general\\sirv_gnrl_bufs.v	/^  input           clk,$/;"	p	module:sirv_gnrl_pipe_stage
clk	general\\sirv_gnrl_bufs.v	/^  input  clk,$/;"	p	module:sirv_gnrl_cdc_rx
clk	general\\sirv_gnrl_bufs.v	/^  input  clk,$/;"	p	module:sirv_gnrl_cdc_tx
clk	general\\sirv_gnrl_dffs.v	/^  input               clk $/;"	p	module:sirv_gnrl_dffl
clk	general\\sirv_gnrl_dffs.v	/^  input               clk,$/;"	p	module:sirv_gnrl_dfflr
clk	general\\sirv_gnrl_dffs.v	/^  input               clk,$/;"	p	module:sirv_gnrl_dfflrs
clk	general\\sirv_gnrl_dffs.v	/^  input               clk,$/;"	p	module:sirv_gnrl_dffr
clk	general\\sirv_gnrl_dffs.v	/^  input               clk,$/;"	p	module:sirv_gnrl_dffrs
clk	general\\sirv_gnrl_icbs.v	/^  input  clk,  $/;"	p	module:sirv_gnrl_axi_buffer
clk	general\\sirv_gnrl_icbs.v	/^  input  clk,  $/;"	p	module:sirv_gnrl_icb2apb
clk	general\\sirv_gnrl_icbs.v	/^  input  clk,  $/;"	p	module:sirv_gnrl_icb2axi
clk	general\\sirv_gnrl_icbs.v	/^  input  clk,  $/;"	p	module:sirv_gnrl_icb32towishb8
clk	general\\sirv_gnrl_icbs.v	/^  input  clk,  $/;"	p	module:sirv_gnrl_icb_arbt
clk	general\\sirv_gnrl_icbs.v	/^  input  clk,  $/;"	p	module:sirv_gnrl_icb_buffer
clk	general\\sirv_gnrl_icbs.v	/^  input  clk,  $/;"	p	module:sirv_gnrl_icb_n2w
clk	general\\sirv_gnrl_icbs.v	/^  input  clk,  $/;"	p	module:sirv_gnrl_icb_splt
clk	general\\sirv_gnrl_ram.v	/^  input            clk,$/;"	p	module:sirv_gnrl_ram
clk	general\\sirv_gnrl_xchecker.v	/^  input clk$/;"	p	module:sirv_gnrl_xchecker
clk	general\\sirv_sim_ram.v	/^  input             clk, $/;"	p	module:sirv_sim_ram
clk	general\\sirv_sram_icb_ctrl.v	/^  input  clk,$/;"	p	module:sirv_sram_icb_ctrl
clk	glb_ctrl\\data_path.sv	/^	input 					clk,$/;"	p	module:data_path
clk	glb_ctrl\\glb_ctrl.sv	/^	input 					clk,$/;"	p	module:glb_ctrl
clk	glb_ctrl\\nosyn\\axi_if.sv	/^	input logic clk$/;"	p	interface:axi_bus_if
clk	glb_ctrl\\nosyn\\data_path_tb.sv	/^bit clk = 0;$/;"	r	module:data_path_tb
clk	glb_ctrl\\nosyn\\data_path_test.sv	/^	input 								clk, $/;"	p	program:data_path_test
clk	input_buffer\\addr_gen.sv	/^	input 					clk,$/;"	p	module:addr_gen
clk	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
clk	input_buffer\\axi_bus_sim.sv	/^	input 					clk,$/;"	p	module:axi_bus_sim
clk	input_buffer\\data_router_if_sim.sv	/^	input 						clk,$/;"	p	module:data_router_if_sim
clk	input_buffer\\input_buffer.sv	/^	input 					clk, $/;"	p	module:input_buffer
clk	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
clk	input_buffer\\sender.sv	/^	input 					clk,$/;"	p	module:sender
clk	input_buffer\\sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
clk	pe\\dwpe.sv	/^	input 					clk,$/;"	p	module:dwpe
clk	pe\\dwpe_array.sv	/^	input 				 clk,$/;"	p	module:dwpe_array
clk	pe\\dwpe_tb.sv	/^logic clk, rst_n, dwpe_ena;$/;"	r	module:dwpe_tb
clk	pe\\mac.sv	/^	input 					clk,$/;"	p	module:mac
clk	pe\\mac_bank.sv	/^	input 					clk,$/;"	p	module:mac_bank
clk	pe\\svtb\\dwpe_if.sv	/^	input 					clk,$/;"	p
clk	pe\\svtb\\dwpe_if.sv	/^	input bit clk$/;"	p
clk	weight_buffer\\axi_bus_sim.sv	/^	input 					clk,$/;"	p	module:axi_bus_sim
clk	weight_buffer\\cyc_fifo.sv	/^	input clk,$/;"	p	module:cyc_fifo
clk	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
clk	weight_buffer\\dwaddr_gen.sv	/^	input 					clk,$/;"	p	module:dwaddr_gen
clk	weight_buffer\\weight_buffer.sv	/^	input 					clk,$/;"	p	module:weight_buffer
clk	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
clk_ram	general\\sirv_1cyc_sram_ctrl.v	/^  output          clk_ram,$/;"	p	module:sirv_1cyc_sram_ctrl
clk_ram	general\\sirv_sram_icb_ctrl.v	/^  output          clk_ram,$/;"	p	module:sirv_sram_icb_ctrl
cmd_diff_branch	general\\sirv_gnrl_icbs.v	/^       wire cmd_diff_branch = (~rspid_fifo_empty) & (~(rspid_fifo_wdat == rspid_fifo_rdat));$/;"	n	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.not_allow_diff
cmd_fifo_i_dat	general\\sirv_gnrl_icbs.v	/^  wire [CMD_PACK_W-1:0] cmd_fifo_i_dat = {$/;"	n	module:sirv_gnrl_icb_buffer
cmd_fifo_o_dat	general\\sirv_gnrl_icbs.v	/^  wire [CMD_PACK_W-1:0] cmd_fifo_o_dat;$/;"	n	module:sirv_gnrl_icb_buffer
cmd_y_lo_hi	general\\sirv_gnrl_icbs.v	/^    wire cmd_y_lo_hi;$/;"	n	module:sirv_gnrl_icb_n2w
cnt	pe\\mac.sv	/^reg [5:0]			cnt;$/;"	r	module:mac
cnt_c	pe\\mac.sv	/^	output 					cnt_c,$/;"	p	module:mac
cnt_c	pe\\mac_bank.sv	/^	output 					cnt_c[POX],$/;"	p	module:mac_bank
col	data_router/buffer_if.sv	/^	output[27:0]  	col,$/;"	p	module:buffer_if
col	data_router/data_router_tb.sv	/^logic [27:0] col;$/;"	r	module:data_router_tb
col	data_router\\buffer_if.sv	/^	output[27:0]  	col,$/;"	p	module:buffer_if
col	data_router\\data_router.sv	/^	output[27:0]		col,$/;"	p	module:data_router
col	data_router\\data_router_if_sim.sv	/^	input [27:0]			col,$/;"	p	module:data_router_if_sim
col	data_router\\data_router_tb.sv	/^logic [27:0] col;$/;"	r	module:data_router_tb
col_r	data_router/buffer_if.sv	/^reg [27:0] col_r;$/;"	r	module:buffer_if
col_r	data_router\\buffer_if.sv	/^reg [27:0] col_r;$/;"	r	module:buffer_if
comp_cmd	glb_ctrl\\glb_ctrl.sv	/^	input [31:0] 		comp_cmd,$/;"	p	module:glb_ctrl
cs	general\\sirv_gnrl_ram.v	/^  input            cs,$/;"	p	module:sirv_gnrl_ram
cs	general\\sirv_sim_ram.v	/^  input             cs,$/;"	p	module:sirv_sim_ram
cut_dp_eq1	general\\sirv_gnrl_bufs.v	/^    if(DP == 1) begin:cut_dp_eq1\/\/{$/;"	b	block:sirv_gnrl_fifo.dp_gt0
cut_ready	general\\sirv_gnrl_bufs.v	/^        if(CUT_READY == 1) begin:cut_ready\/\/{$/;"	b	block:sirv_gnrl_fifo.dp_gt0.cut_dp_eq1
cut_ready	general\\sirv_gnrl_bufs.v	/^      if(CUT_READY == 1) begin:cut_ready\/\/{$/;"	b	block:sirv_gnrl_pipe_stage.dp_gt_0
cyc_fifo	weight_buffer\\cyc_fifo.sv	/^module cyc_fifo#($/;"	m
cyc_fifo_tb	weight_buffer\\cyc_fifo_tb.sv	/^module cyc_fifo_tb;$/;"	m
dat_r	general\\sirv_gnrl_bufs.v	/^wire [DW-1:0] dat_r;$/;"	n	module:sirv_gnrl_cdc_tx
data	data_router/data_router_tb.sv	/^logic [DW-1:0] data[POY][BUFW], $/;"	r	module:data_router_tb
data	data_router\\data_router.sv	/^	input [DW-1:0]  data[POY][BUFW],$/;"	p	module:data_router
data	data_router\\data_router_if_sim.sv	/^	output [DW-1:0]		data[POY][BUFW],$/;"	p	module:data_router_if_sim
data	data_router\\data_router_tb.sv	/^logic [DW-1:0] data[POY][BUFW], $/;"	r	module:data_router_tb
data	input_buffer\\sender_tb.sv	/^int data[1024];$/;"	r	module:sender_tb
data	pe\\mac.sv	/^	input [DW-1:0]	data,$/;"	p	module:mac
data	pe\\mac_bank.sv	/^	input [DW-1:0] 	data[POX],$/;"	p	module:mac_bank
data	pe\\relu.sv	/^	input [DW-1:0] data[POX],$/;"	p	module:relu
data	weight_buffer\\cyc_fifo_tb.sv	/^bit [DW-1:0] data[DEPTH];$/;"	r	module:cyc_fifo_tb
data_gen	input_buffer\\sender_tb.sv	/^task data_gen;$/;"	t	module:sender_tb
data_gen_done	input_buffer\\sender_tb.sv	/^event data_gen_done;$/;"	e	module:sender_tb
data_generate	pe\\dwpe_tb.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	t	module:dwpe_tb
data_generate	pe\\svtb\\dwpe_test.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	t	program:dwpe_test
data_generate_done	pe\\dwpe_tb.sv	/^event data_generate_done;$/;"	e	module:dwpe_tb
data_generate_done	pe\\svtb\\dwpe_test.sv	/^event data_generate_done;$/;"	e	program:dwpe_test
data_generate_done	weight_buffer\\cyc_fifo_tb.sv	/^event data_generate_done, next_one;$/;"	e	module:cyc_fifo_tb
data_init_addr	glb_ctrl\\data_path.sv	/^	input [AW-1:0]	data_init_addr,$/;"	p	module:data_path
data_init_addr	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic [AW-1:0] data_init_addr, weight_init_addr;$/;"	r	module:data_path_tb
data_init_addr	glb_ctrl\\nosyn\\data_path_test.sv	/^	output logic [AW-1:0] data_init_addr,$/;"	p	program:data_path_test
data_init_addr_en	glb_ctrl\\data_path.sv	/^	input 					data_init_addr_en,$/;"	p	module:data_path
data_init_addr_en	glb_ctrl\\glb_ctrl.sv	/^	output 					data_init_addr_en$/;"	p	module:glb_ctrl
data_init_addr_en	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
data_init_addr_en	glb_ctrl\\nosyn\\data_path_test.sv	/^	output logic 					data_init_addr_en$/;"	p	program:data_path_test
data_init_addr_in	glb_ctrl\\glb_ctrl.sv	/^	input [AW-1:0] 	data_init_addr_in,$/;"	p	module:glb_ctrl
data_init_addr_out	glb_ctrl\\glb_ctrl.sv	/^	output[AW-1:0]	data_init_addr_out,$/;"	p	module:glb_ctrl
data_load	glb_ctrl\\data_path.sv	/^	input 					data_load,$/;"	p	module:data_path
data_load	glb_ctrl\\glb_ctrl.sv	/^	output 					data_load,$/;"	p	module:glb_ctrl
data_load	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
data_load	glb_ctrl\\nosyn\\data_path_test.sv	/^	output logic 					data_load,$/;"	p	program:data_path_test
data_load	input_buffer\\addr_gen.sv	/^	input 					data_load,$/;"	p	module:addr_gen
data_load	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
data_load	input_buffer\\input_buffer.sv	/^	input 					data_load,$/;"	p	module:input_buffer
data_load	input_buffer\\input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
data_load	input_buffer\\sender.sv	/^	input 					data_load,$/;"	p	module:sender
data_load	input_buffer\\sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
data_path	glb_ctrl\\data_path.sv	/^module data_path#($/;"	m
data_path_tb	glb_ctrl\\nosyn\\data_path_tb.sv	/^module data_path_tb;$/;"	m
data_path_test	glb_ctrl\\nosyn\\data_path_test.sv	/^program data_path_test#($/;"	P
data_r	data_router\\data_router_if_sim.sv	/^reg [DW-1:0] data_r[POY][BUFW];$/;"	r	module:data_router_if_sim
data_r	input_buffer\\data_router_if_sim.sv	/^reg [DW-1:0] data_r[POY][BUFW];$/;"	r	module:data_router_if_sim
data_router	data_router\\data_router.sv	/^module data_router#($/;"	m
data_router_if_sim	data_router\\data_router_if_sim.sv	/^module data_router_if_sim#($/;"	m
data_router_if_sim	input_buffer\\data_router_if_sim.sv	/^module data_router_if_sim#($/;"	m
data_router_tb	data_router/data_router_tb.sv	/^module data_router_tb;$/;"	m
data_router_tb	data_router\\data_router_tb.sv	/^module data_router_tb;$/;"	m
din	general\\sirv_gnrl_ram.v	/^  input [DW-1:0]   din,$/;"	p	module:sirv_gnrl_ram
din	general\\sirv_sim_ram.v	/^  input  [DW-1  :0] din, $/;"	p	module:sirv_sim_ram
din_a	general\\sirv_gnrl_bufs.v	/^  input  [DW-1:0] din_a,$/;"	p	module:sirv_gnrl_sync
dj	glb_ctrl\\glb_ctrl.sv	/^wire dj$/;"	n	module:glb_ctrl
dnxt	general\\sirv_gnrl_dffs.v	/^  input      [DW-1:0] dnxt,$/;"	p	module:sirv_gnrl_dffl
dnxt	general\\sirv_gnrl_dffs.v	/^  input      [DW-1:0] dnxt,$/;"	p	module:sirv_gnrl_dfflr
dnxt	general\\sirv_gnrl_dffs.v	/^  input      [DW-1:0] dnxt,$/;"	p	module:sirv_gnrl_dfflrs
dnxt	general\\sirv_gnrl_dffs.v	/^  input      [DW-1:0] dnxt,$/;"	p	module:sirv_gnrl_dffr
dnxt	general\\sirv_gnrl_dffs.v	/^  input      [DW-1:0] dnxt,$/;"	p	module:sirv_gnrl_dffrs
dnxt	general\\sirv_gnrl_dffs.v	/^  input      [DW-1:0] dnxt,$/;"	p	module:sirv_gnrl_ltch
done	glb_ctrl\\glb_ctrl.sv	/^	output 					done,$/;"	p	module:glb_ctrl
dout	general\\sirv_gnrl_bufs.v	/^  output [DW-1:0] dout,$/;"	p	module:sirv_gnrl_sync
dout	general\\sirv_gnrl_ram.v	/^  output[DW-1:0]   dout$/;"	p	module:sirv_gnrl_ram
dout	general\\sirv_sim_ram.v	/^  output [DW-1:0]   dout$/;"	p	module:sirv_sim_ram
dout_pre	general\\sirv_sim_ram.v	/^  wire [DW-1:0] dout_pre;$/;"	n	module:sirv_sim_ram
dp_1	general\\sirv_gnrl_icbs.v	/^    if(FIFO_OUTS_NUM == 1) begin:dp_1\/\/{$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen
dp_eq1	general\\sirv_gnrl_bufs.v	/^  if(DP == 0) begin: dp_eq1\/\/{ pass through when it is 0 entries$/;"	b	module:sirv_gnrl_fifo
dp_eq_0	general\\sirv_gnrl_bufs.v	/^  if(DP == 0) begin: dp_eq_0\/\/{ pass through$/;"	b	module:sirv_gnrl_pipe_stage
dp_gt0	general\\sirv_gnrl_bufs.v	/^  else begin: dp_gt0\/\/{$/;"	b	module:sirv_gnrl_fifo
dp_gt1	general\\sirv_gnrl_bufs.v	/^    if(DP > 1) begin:dp_gt1$/;"	b	block:sirv_gnrl_fifo.dp_gt0
dp_gt1	general\\sirv_gnrl_icbs.v	/^    else begin: dp_gt1\/\/{$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen
dp_gt_0	general\\sirv_gnrl_bufs.v	/^  else begin: dp_gt_0\/\/{$/;"	b	module:sirv_gnrl_pipe_stage
dram	glb_ctrl\\nosyn\\axi_if.sv	/^modport dram$/;"	M	interface:axi_bus_if
ds	general\\sirv_gnrl_ram.v	/^  input            ds,$/;"	p	module:sirv_gnrl_ram
dut	pe\\svtb\\dwpe_if.sv	/^modport dut($/;"	M
dw_32	general\\sirv_gnrl_icbs.v	/^    if(DW==32) begin:dw_32$/;"	b	module:sirv_gnrl_icb2axi
dw_64	general\\sirv_gnrl_icbs.v	/^    if(DW==64) begin:dw_64$/;"	b	module:sirv_gnrl_icb2axi
dw_comp	data_router/buffer_if.sv	/^	input [1:0]			dw_comp, $/;"	p	module:buffer_if
dw_comp	data_router\\buffer_if.sv	/^	input [1:0]			dw_comp, $/;"	p	module:buffer_if
dw_comp	data_router\\data_router.sv	/^	input [1:0]			dw_comp,$/;"	p	module:data_router
dw_comp	glb_ctrl\\data_path.sv	/^	input [1:0]			dw_comp,\/\/unused$/;"	p	module:data_path
dw_comp	glb_ctrl\\glb_ctrl.sv	/^	output 					dw_comp,$/;"	p	module:glb_ctrl
dw_comp	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
dw_comp	glb_ctrl\\nosyn\\data_path_test.sv	/^	output logic 					dw_comp,$/;"	p	program:data_path_test
dw_comp	input_buffer\\addr_gen.sv	/^	input 					dw_comp,$/;"	p	module:addr_gen
dw_comp	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
dw_comp	input_buffer\\input_buffer.sv	/^	input 					dw_comp,\/\/unused$/;"	p	module:input_buffer
dw_comp	input_buffer\\input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
dw_comp	weight_buffer\\weight_buffer.sv	/^	input 					dw_comp,$/;"	p	module:weight_buffer
dw_comp	weight_buffer\\weight_buffer_tb.sv	/^	dw_ready, dw_comp, rlast;$/;"	r	module:weight_buffer_tb
dw_out	glb_ctrl\\data_path.sv	/^wire [DW-1:0] dw_out;$/;"	n	module:data_path
dw_out	weight_buffer\\weight_buffer.sv	/^	output[DW-1:0] 	dw_out$/;"	p	module:weight_buffer
dw_out	weight_buffer\\weight_buffer_tb.sv	/^logic [DW-1:0] rdata, dw_out;$/;"	r	module:weight_buffer_tb
dw_ready	weight_buffer\\weight_buffer.sv	/^	input 					dw_ready,$/;"	p	module:weight_buffer
dw_ready	weight_buffer\\weight_buffer_tb.sv	/^	dw_ready, dw_comp, rlast;$/;"	r	module:weight_buffer_tb
dwaddr_gen	weight_buffer\\dwaddr_gen.sv	/^module dwaddr_gen#($/;"	m
dwpe	pe\\dwpe.sv	/^module dwpe #($/;"	m
dwpe_array	pe\\dwpe_array.sv	/^module dwpe_array#($/;"	m
dwpe_done	data_router/data_router_tb.sv	/^event dwpe_done;$/;"	e	module:data_router_tb
dwpe_done	data_router\\data_router_tb.sv	/^event dwpe_done;$/;"	e	module:data_router_tb
dwpe_ena	data_router/buffer_if.sv	/^	output 					dwpe_ena\/\/ to dwpe$/;"	p	module:buffer_if
dwpe_ena	data_router/data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
dwpe_ena	data_router\\buffer_if.sv	/^	output 					dwpe_ena\/\/ to dwpe$/;"	p	module:buffer_if
dwpe_ena	data_router\\data_router.sv	/^	output 					dwpe_ena,$/;"	p	module:data_router
dwpe_ena	data_router\\data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
dwpe_ena	glb_ctrl\\data_path.sv	/^wire dwpe_ena, weight_load;$/;"	n	module:data_path
dwpe_ena	input_buffer\\input_buffer_tb.sv	/^logic fifo_read, dwpe_ena;$/;"	r	module:input_buffer_tb
dwpe_ena	pe\\dwpe.sv	/^	input 					dwpe_ena,$/;"	p	module:dwpe
dwpe_ena	pe\\dwpe_array.sv	/^	input 				 dwpe_ena$/;"	p	module:dwpe_array
dwpe_ena	pe\\dwpe_tb.sv	/^logic clk, rst_n, dwpe_ena;$/;"	r	module:dwpe_tb
dwpe_ena	pe\\svtb\\dwpe_if.sv	/^	input 					dwpe_ena,$/;"	p
dwpe_ena	pe\\svtb\\dwpe_if.sv	/^	output dwpe_ena;$/;"	p
dwpe_ena	pe\\svtb\\dwpe_if.sv	/^logic rst_n, dwpe_ena, result_valid[POX]$/;"	r
dwpe_ena_r	data_router/buffer_if.sv	/^reg dwpe_ena_r;$/;"	r	module:buffer_if
dwpe_ena_r	data_router\\buffer_if.sv	/^reg dwpe_ena_r;$/;"	r	module:buffer_if
dwpe_ena_r_1	data_router/buffer_if.sv	/^reg dwpe_ena_r_1;$/;"	r	module:buffer_if
dwpe_ena_r_1	data_router\\buffer_if.sv	/^reg dwpe_ena_r_1;$/;"	r	module:buffer_if
dwpe_if	pe\\svtb\\dwpe_test.sv	/^	dwpe_if.test if_t$/;"	p	program:dwpe_test
dwpe_tb	pe\\dwpe_tb.sv	/^module dwpe_tb;$/;"	m
dwpe_test	pe\\svtb\\dwpe_test.sv	/^program dwpe_test($/;"	P
dwpixel_array	data_router\\data_router.sv	/^	output[DW-1:0]	dwpixel_array[POY][POX],$/;"	p	module:data_router
dwpixel_array	glb_ctrl\\data_path.sv	/^wire [DW-1:0] dwpixel_array[POY][POX];$/;"	n	module:data_path
empty	weight_buffer\\cyc_fifo.sv	/^	output 					empty$/;"	p	module:cyc_fifo
empty	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
ena	pe\\mac.sv	/^	input 					ena,$/;"	p	module:mac
ena	pe\\mac_bank.sv	/^	input 					ena$/;"	p	module:mac_bank
fifo_dp_1	general\\sirv_gnrl_icbs.v	/^    if(FIFO_OUTS_NUM == 1) begin:fifo_dp_1\/\/{$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
fifo_dp_1	general\\sirv_gnrl_icbs.v	/^    if(FIFO_OUTS_NUM == 1) begin:fifo_dp_1\/\/{$/;"	b	module:sirv_gnrl_icb_n2w
fifo_dp_gt_1	general\\sirv_gnrl_icbs.v	/^    else begin: fifo_dp_gt_1\/\/{$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
fifo_dp_gt_1	general\\sirv_gnrl_icbs.v	/^    else begin: fifo_dp_gt_1\/\/{$/;"	b	module:sirv_gnrl_icb_n2w
fifo_i_dat	general\\sirv_gnrl_bufs.v	/^  wire [DW-1:0] fifo_i_dat;$/;"	n	module:sirv_gnrl_bypbuf
fifo_i_data	data_router\\data_router.sv	/^wire [DW-1:0] fifo_i_data[POY-1][BUFW], fifo_o_data[POY-1][BUFW];$/;"	n	module:data_router
fifo_i_rdy	general\\sirv_gnrl_bufs.v	/^  wire          fifo_i_rdy;$/;"	n	module:sirv_gnrl_bypbuf
fifo_i_vld	general\\sirv_gnrl_bufs.v	/^  wire          fifo_i_vld;$/;"	n	module:sirv_gnrl_bypbuf
fifo_o_dat	general\\sirv_gnrl_bufs.v	/^  wire [DW-1:0] fifo_o_dat;$/;"	n	module:sirv_gnrl_bypbuf
fifo_o_rdy	general\\sirv_gnrl_bufs.v	/^  wire          fifo_o_rdy;$/;"	n	module:sirv_gnrl_bypbuf
fifo_o_vld	general\\sirv_gnrl_bufs.v	/^  wire          fifo_o_vld;$/;"	n	module:sirv_gnrl_bypbuf
fifo_read	data_router/buffer_if.sv	/^	output 					fifo_read,$/;"	p	module:buffer_if
fifo_read	data_router\\buffer_if.sv	/^	output 					fifo_read,$/;"	p	module:buffer_if
fifo_read	data_router\\data_router.sv	/^wire 			 fifo_read;$/;"	n	module:data_router
fifo_read	data_router\\syn_fifo.sv	/^	input 					fifo_read,$/;"	p	module:syn_fifo
fifo_read	input_buffer\\input_buffer_tb.sv	/^logic fifo_read, dwpe_ena;$/;"	r	module:input_buffer_tb
fifo_rf	general\\sirv_gnrl_bufs.v	/^    for (i=0; i<DP; i=i+1) begin:fifo_rf\/\/{$/;"	b	block:sirv_gnrl_fifo.dp_gt0
fifo_rf_en	general\\sirv_gnrl_bufs.v	/^    wire [DP-1:0] fifo_rf_en;$/;"	n	block:sirv_gnrl_fifo.dp_gt0
fifo_rf_r	general\\sirv_gnrl_bufs.v	/^    wire [DW-1:0] fifo_rf_r [DP-1:0];$/;"	n	block:sirv_gnrl_fifo.dp_gt0
force_x_gen	general\\sirv_sim_ram.v	/^      for (i = 0; i < DW; i = i+1) begin:force_x_gen $/;"	b	block:sirv_sim_ram.force_x_to_zero
force_x_to_zero	general\\sirv_sim_ram.v	/^   if(FORCE_X2ZERO == 1) begin: force_x_to_zero$/;"	b	module:sirv_sim_ram
full	weight_buffer\\cyc_fifo.sv	/^	output 					full,$/;"	p	module:cyc_fifo
full	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
gen_data	weight_buffer\\cyc_fifo_tb.sv	/^task gen_data;$/;"	t	module:cyc_fifo_tb
glb_ctrl	glb_ctrl\\glb_ctrl.sv	/^module glb_ctrl#($/;"	m
i	data_router\\data_router.sv	/^genvar i;$/;"	r	module:data_router
i	data_router\\data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	module:data_router_if_sim
i	data_router\\data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rp
i	data_router\\data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rr
i	data_router\\mux.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	module:mux
i	data_router\\reg_array.sv	/^			for(int i = 0; i < (BUFW-KSIZE+1); i++) $/;"	r	module:reg_array
i	data_router\\reg_array.sv	/^genvar i;$/;"	r	module:reg_array
i	data_router\\syn_fifo.sv	/^genvar i, j;$/;"	r	module:syn_fifo
i	general\\sirv_gnrl_bufs.v	/^  genvar i;$/;"	r	module:sirv_gnrl_pipe_stage
i	general\\sirv_gnrl_bufs.v	/^  genvar i;$/;"	r	module:sirv_gnrl_sync
i	general\\sirv_gnrl_bufs.v	/^genvar i;$/;"	r	module:sirv_gnrl_fifo
i	general\\sirv_gnrl_icbs.v	/^genvar i;$/;"	r	module:sirv_gnrl_icb_arbt
i	general\\sirv_gnrl_icbs.v	/^genvar i;$/;"	r	module:sirv_gnrl_icb_splt
i	general\\sirv_sim_ram.v	/^    genvar i;$/;"	r	module:sirv_sim_ram
i	glb_ctrl\\nosyn\\data_path_test.sv	/^			for(int i = 0; i < IH\/BUFH; i++) begin$/;"	r	program:data_path_test
i	glb_ctrl\\nosyn\\data_pool.sv	/^		for(int i = 0; i < burst_max; i++) begin$/;"	r	module:sdram_sim
i	input_buffer\\axi_bus_sim.sv	/^	for(int i = 0; i < MS; i++)$/;"	r	module:axi_bus_sim
i	input_buffer\\data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rp
i	input_buffer\\data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rr
i	input_buffer\\input_buffer_tb.sv	/^		for(int i = 0; i < IH\/LM; i++) begin$/;"	r	module:input_buffer_tb
i	pe\\dwpe_array.sv	/^genvar i, j;$/;"	r	module:dwpe_array
i	pe\\dwpe_tb.sv	/^	for(int i = 0; i < NMAX-1; i++) begin \/\/ shift 8 times$/;"	r	module:dwpe_tb
i	pe\\dwpe_tb.sv	/^genvar i;$/;"	r	module:dwpe_tb
i	pe\\mac_bank.sv	/^genvar i;$/;"	r	module:mac_bank
i	pe\\relu.sv	/^genvar i;$/;"	r	module:relu
i	pe\\svtb\\dwpe_test.sv	/^		for(int i = 0; i < NMAX-1; i++) begin$/;"	r	program:dwpe_test
i	pe\\svtb\\dwpe_test.sv	/^genvar i;$/;"	r	program:dwpe_test
i	weight_buffer\\axi_bus_sim.sv	/^	for(int i = 0; i < 1024; i++)$/;"	r	module:axi_bus_sim
i	weight_buffer\\weight_buffer_tb.sv	/^	for(int i = 0; i < 10; i++) begin$/;"	r	module:weight_buffer_tb
i_arbt_indic_id	general\\sirv_gnrl_icbs.v	/^reg [ARBT_PTR_W-1:0] i_arbt_indic_id;$/;"	r	module:sirv_gnrl_icb_arbt
i_arbt_indic_id_PROC	general\\sirv_gnrl_icbs.v	/^    always @ (*) begin : i_arbt_indic_id_PROC$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen
i_axi_ar_chnl	general\\sirv_gnrl_icbs.v	/^wire [AR_CHNL_W -1:0] i_axi_ar_chnl = $/;"	n	module:sirv_gnrl_axi_buffer
i_axi_araddr	general\\sirv_gnrl_icbs.v	/^  input  [AW-1:0] i_axi_araddr,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_araddr	general\\sirv_gnrl_icbs.v	/^  wire [AW-1:0] i_axi_araddr;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_arburst	general\\sirv_gnrl_icbs.v	/^  input  [1:0] i_axi_arburst,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_arburst	general\\sirv_gnrl_icbs.v	/^  wire [1:0] i_axi_arburst;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_arcache	general\\sirv_gnrl_icbs.v	/^  input  [3:0] i_axi_arcache,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_arcache	general\\sirv_gnrl_icbs.v	/^  wire [3:0] i_axi_arcache;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_arlen	general\\sirv_gnrl_icbs.v	/^  input  [3:0] i_axi_arlen,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_arlen	general\\sirv_gnrl_icbs.v	/^  wire [3:0] i_axi_arlen;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_arlock	general\\sirv_gnrl_icbs.v	/^  input  [1:0] i_axi_arlock,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_arlock	general\\sirv_gnrl_icbs.v	/^  wire [1:0] i_axi_arlock;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_arprot	general\\sirv_gnrl_icbs.v	/^  input  [2:0] i_axi_arprot,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_arprot	general\\sirv_gnrl_icbs.v	/^  wire [2:0] i_axi_arprot;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_arready	general\\sirv_gnrl_icbs.v	/^  output i_axi_arready,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_arready	general\\sirv_gnrl_icbs.v	/^  wire i_axi_arready;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_arsize	general\\sirv_gnrl_icbs.v	/^  input  [2:0] i_axi_arsize,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_arsize	general\\sirv_gnrl_icbs.v	/^  wire [2:0] i_axi_arsize;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_arvalid	general\\sirv_gnrl_icbs.v	/^  input  i_axi_arvalid,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_arvalid	general\\sirv_gnrl_icbs.v	/^  wire i_axi_arvalid;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_aw_chnl	general\\sirv_gnrl_icbs.v	/^wire [AW_CHNL_W-1:0] i_axi_aw_chnl = $/;"	n	module:sirv_gnrl_axi_buffer
i_axi_awaddr	general\\sirv_gnrl_icbs.v	/^  input  [AW-1:0] i_axi_awaddr,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_awaddr	general\\sirv_gnrl_icbs.v	/^  wire [AW-1:0] i_axi_awaddr;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_awburst	general\\sirv_gnrl_icbs.v	/^  input  [1:0] i_axi_awburst,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_awburst	general\\sirv_gnrl_icbs.v	/^  wire [1:0] i_axi_awburst;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_awcache	general\\sirv_gnrl_icbs.v	/^  input  [3:0] i_axi_awcache,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_awcache	general\\sirv_gnrl_icbs.v	/^  wire [3:0] i_axi_awcache;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_awlen	general\\sirv_gnrl_icbs.v	/^  input  [3:0] i_axi_awlen,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_awlen	general\\sirv_gnrl_icbs.v	/^  wire [3:0] i_axi_awlen;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_awlock	general\\sirv_gnrl_icbs.v	/^  input  [1:0] i_axi_awlock,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_awlock	general\\sirv_gnrl_icbs.v	/^  wire [1:0] i_axi_awlock;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_awprot	general\\sirv_gnrl_icbs.v	/^  input  [2:0] i_axi_awprot,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_awprot	general\\sirv_gnrl_icbs.v	/^  wire [2:0] i_axi_awprot;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_awready	general\\sirv_gnrl_icbs.v	/^  output i_axi_awready,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_awready	general\\sirv_gnrl_icbs.v	/^  wire i_axi_awready;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_awsize	general\\sirv_gnrl_icbs.v	/^  input  [2:0] i_axi_awsize,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_awsize	general\\sirv_gnrl_icbs.v	/^  wire [2:0] i_axi_awsize;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_awvalid	general\\sirv_gnrl_icbs.v	/^  input  i_axi_awvalid,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_awvalid	general\\sirv_gnrl_icbs.v	/^  wire i_axi_awvalid;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_b_chnl	general\\sirv_gnrl_icbs.v	/^wire [B_CHNL_W -1:0] i_axi_b_chnl;$/;"	n	module:sirv_gnrl_axi_buffer
i_axi_bready	general\\sirv_gnrl_icbs.v	/^  input  i_axi_bready,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_bready	general\\sirv_gnrl_icbs.v	/^  wire i_axi_bready;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_bresp	general\\sirv_gnrl_icbs.v	/^  output [1:0] i_axi_bresp,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_bresp	general\\sirv_gnrl_icbs.v	/^  wire [1:0] i_axi_bresp;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_bvalid	general\\sirv_gnrl_icbs.v	/^  output i_axi_bvalid,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_bvalid	general\\sirv_gnrl_icbs.v	/^  wire i_axi_bvalid;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_r_chnl	general\\sirv_gnrl_icbs.v	/^wire [R_CHNL_W-1:0] i_axi_r_chnl;$/;"	n	module:sirv_gnrl_axi_buffer
i_axi_rdata	general\\sirv_gnrl_icbs.v	/^  output [DW-1:0] i_axi_rdata,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_rdata	general\\sirv_gnrl_icbs.v	/^  wire [DW-1:0] i_axi_rdata;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_rlast	general\\sirv_gnrl_icbs.v	/^  output i_axi_rlast,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_rlast	general\\sirv_gnrl_icbs.v	/^  wire i_axi_rlast;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_rready	general\\sirv_gnrl_icbs.v	/^  input  i_axi_rready,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_rready	general\\sirv_gnrl_icbs.v	/^  wire i_axi_rready;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_rresp	general\\sirv_gnrl_icbs.v	/^  output [1:0] i_axi_rresp,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_rresp	general\\sirv_gnrl_icbs.v	/^  wire [1:0] i_axi_rresp;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_rvalid	general\\sirv_gnrl_icbs.v	/^  output i_axi_rvalid,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_rvalid	general\\sirv_gnrl_icbs.v	/^  wire i_axi_rvalid;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_w_chnl	general\\sirv_gnrl_icbs.v	/^wire [W_CHNL_W-1:0] i_axi_w_chnl = {$/;"	n	module:sirv_gnrl_axi_buffer
i_axi_wdata	general\\sirv_gnrl_icbs.v	/^  input  [DW-1:0] i_axi_wdata,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_wdata	general\\sirv_gnrl_icbs.v	/^  wire [DW-1:0] i_axi_wdata;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_wlast	general\\sirv_gnrl_icbs.v	/^  input  i_axi_wlast,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_wlast	general\\sirv_gnrl_icbs.v	/^  wire i_axi_wlast;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_wready	general\\sirv_gnrl_icbs.v	/^  output i_axi_wready,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_wready	general\\sirv_gnrl_icbs.v	/^  wire i_axi_wready;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_wstrb	general\\sirv_gnrl_icbs.v	/^  input  [(DW\/8)-1:0] i_axi_wstrb,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_wstrb	general\\sirv_gnrl_icbs.v	/^  wire [(DW\/8)-1:0] i_axi_wstrb;$/;"	n	module:sirv_gnrl_icb2axi
i_axi_wvalid	general\\sirv_gnrl_icbs.v	/^  input  i_axi_wvalid,$/;"	p	module:sirv_gnrl_axi_buffer
i_axi_wvalid	general\\sirv_gnrl_icbs.v	/^  wire i_axi_wvalid;$/;"	n	module:sirv_gnrl_icb2axi
i_buf_data	data_router\\reg_array.sv	/^	input [DW-1:0] 	i_buf_data[BUFW],$/;"	p	module:reg_array
i_bus_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*AW-1:0]    i_bus_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*2-1:0]     i_bus_icb_cmd_beat ,$/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*2-1:0]     i_bus_icb_cmd_burst,$/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*1-1:0]     i_bus_icb_cmd_excl ,$/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_grt_vec	general\\sirv_gnrl_icbs.v	/^wire [ARBT_NUM-1:0] i_bus_icb_cmd_grt_vec; $/;"	n	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*1-1:0]     i_bus_icb_cmd_lock ,$/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*1-1:0]     i_bus_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  output [ARBT_NUM*1-1:0]     i_bus_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_sel	general\\sirv_gnrl_icbs.v	/^wire [ARBT_NUM-1:0] i_bus_icb_cmd_sel; $/;"	n	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*2-1:0]     i_bus_icb_cmd_size ,$/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*USR_W-1:0] i_bus_icb_cmd_usr  ,$/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*1-1:0]     i_bus_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*DW-1:0]    i_bus_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*DW\/8-1:0]  i_bus_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  output [ARBT_NUM*1-1:0]     i_bus_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_rsp_excl_ok	general\\sirv_gnrl_icbs.v	/^  output [ARBT_NUM*1-1:0]     i_bus_icb_rsp_excl_ok,$/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  output [ARBT_NUM*DW-1:0]    i_bus_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  input  [ARBT_NUM*1-1:0]     i_bus_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_rsp_usr	general\\sirv_gnrl_icbs.v	/^  output [ARBT_NUM*USR_W-1:0] i_bus_icb_rsp_usr, $/;"	p	module:sirv_gnrl_icb_arbt
i_bus_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  output [ARBT_NUM*1-1:0]     i_bus_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb_arbt
i_dat	general\\sirv_gnrl_bufs.v	/^  input  [DW-1:0] i_dat,$/;"	p	module:sirv_gnrl_bypbuf
i_dat	general\\sirv_gnrl_bufs.v	/^  input  [DW-1:0] i_dat,$/;"	p	module:sirv_gnrl_cdc_rx
i_dat	general\\sirv_gnrl_bufs.v	/^  input  [DW-1:0] i_dat,$/;"	p	module:sirv_gnrl_cdc_tx
i_dat	general\\sirv_gnrl_bufs.v	/^  input  [DW-1:0] i_dat,$/;"	p	module:sirv_gnrl_fifo
i_dat	general\\sirv_gnrl_bufs.v	/^  input  [DW-1:0] i_dat,$/;"	p	module:sirv_gnrl_pipe_stage
i_dat	general\\sirv_gnrl_xchecker.v	/^  input  [DW-1:0] i_dat,$/;"	p	module:sirv_gnrl_xchecker
i_data	data_router\\syn_fifo.sv	/^	input [DW-1:0] 	i_data[BUFW],$/;"	p	module:syn_fifo
i_data	weight_buffer\\cyc_fifo.sv	/^	input [DW-1:0] 	i_data,$/;"	p	module:cyc_fifo
i_data	weight_buffer\\cyc_fifo_tb.sv	/^logic [DW-1:0] i_data, o_data;$/;"	r	module:cyc_fifo_tb
i_fifo_data	data_router\\reg_array.sv	/^	input [DW-1:0] 	i_fifo_data[BUFW],$/;"	p	module:reg_array
i_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  input  [AW-1:0]    i_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb2apb
i_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  input  [AW-1:0]    i_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb2axi
i_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  input  [AW-1:0]    i_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  input  [AW-1:0]    i_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  input  [AW-1:0]    i_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  input  [AW-1:0]   i_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^wire [AW-1:0]   i_icb_cmd_addr [ARBT_NUM-1:0]; $/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_addr	general\\sirv_sram_icb_ctrl.v	/^  input  [AW-1:0] i_icb_cmd_addr, $/;"	p	module:sirv_sram_icb_ctrl
i_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^  input  [1:0]       i_icb_cmd_beat,$/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^  input  [1:0]       i_icb_cmd_beat,$/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^  input  [1:0]      i_icb_cmd_beat,$/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^wire [2-1:0]    i_icb_cmd_beat [ARBT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^  input  [1:0]       i_icb_cmd_burst,$/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^  input  [1:0]       i_icb_cmd_burst,$/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^  input  [1:0]      i_icb_cmd_burst,$/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^wire [2-1:0]    i_icb_cmd_burst[ARBT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^  input              i_icb_cmd_excl,$/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^  input              i_icb_cmd_excl,$/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^  input             i_icb_cmd_excl,$/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^wire [1-1:0]    i_icb_cmd_excl [ARBT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^  input              i_icb_cmd_lock,$/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^  input              i_icb_cmd_lock,$/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^  input             i_icb_cmd_lock,$/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^wire [1-1:0]    i_icb_cmd_lock [ARBT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  input  [1-1:0]     i_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb2apb
i_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  input  [1-1:0]     i_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb2axi
i_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  input  [1-1:0]     i_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  input  [1-1:0]     i_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  input  [1-1:0]     i_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  input  [1-1:0]    i_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^wire [1-1:0]    i_icb_cmd_read [ARBT_NUM-1:0]; $/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_read	general\\sirv_sram_icb_ctrl.v	/^  input  i_icb_cmd_read,  \/\/ Read or write$/;"	p	module:sirv_sram_icb_ctrl
i_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  output             i_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb2apb
i_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  output             i_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb2axi
i_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  output             i_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  output             i_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  output             i_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  output i_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_ready	general\\sirv_sram_icb_ctrl.v	/^  output i_icb_cmd_ready, \/\/ Handshake ready$/;"	p	module:sirv_sram_icb_ctrl
i_icb_cmd_ready_pre	general\\sirv_gnrl_icbs.v	/^wire i_icb_cmd_ready_pre;$/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_ready_pre	general\\sirv_gnrl_icbs.v	/^wire i_icb_cmd_ready_pre;$/;"	n	module:sirv_gnrl_icb_splt
i_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  input  [1:0]       i_icb_cmd_size,$/;"	p	module:sirv_gnrl_icb2apb
i_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  input  [1:0]       i_icb_cmd_size,$/;"	p	module:sirv_gnrl_icb2axi
i_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  input  [1:0]       i_icb_cmd_size,$/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  input  [1:0]       i_icb_cmd_size,$/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  input  [1:0]       i_icb_cmd_size,$/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  input  [1:0]      i_icb_cmd_size,$/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^wire [2-1:0]    i_icb_cmd_size [ARBT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^  input  [USR_W-1:0] i_icb_cmd_usr,$/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^  input  [USR_W-1:0] i_icb_cmd_usr,$/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^  input  [USR_W-1:0]i_icb_cmd_usr,$/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^wire [USR_W-1:0]i_icb_cmd_usr  [ARBT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_usr	general\\sirv_sram_icb_ctrl.v	/^  input  [USR_W-1:0] i_icb_cmd_usr, $/;"	p	module:sirv_sram_icb_ctrl
i_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  input              i_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb2apb
i_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  input              i_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb2axi
i_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  input              i_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  input              i_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  input              i_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  input  i_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_valid	general\\sirv_sram_icb_ctrl.v	/^  input  i_icb_cmd_valid, \/\/ Handshake valid$/;"	p	module:sirv_sram_icb_ctrl
i_icb_cmd_valid_pre	general\\sirv_gnrl_icbs.v	/^wire i_icb_cmd_valid_pre;$/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_valid_pre	general\\sirv_gnrl_icbs.v	/^wire i_icb_cmd_valid_pre;$/;"	n	module:sirv_gnrl_icb_splt
i_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  input  [32-1:0]    i_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  input  [DW-1:0]    i_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb2apb
i_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  input  [DW-1:0]    i_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb2axi
i_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  input  [DW-1:0]    i_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  input  [DW-1:0]   i_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  input  [X_W-1:0]   i_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^wire [DW-1:0]   i_icb_cmd_wdata[ARBT_NUM-1:0]; $/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_wdata	general\\sirv_sram_icb_ctrl.v	/^  input  [DW-1:0] i_icb_cmd_wdata, $/;"	p	module:sirv_sram_icb_ctrl
i_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  input  [32\/8-1:0]  i_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  input  [DW\/8-1:0]  i_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb2apb
i_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  input  [DW\/8-1:0]  i_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb2axi
i_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  input  [DW\/8-1:0]  i_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb_buffer
i_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  input  [DW\/8-1:0] i_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb_splt
i_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  input  [X_W\/8-1:0] i_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb_n2w
i_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^wire [DW\/8-1:0] i_icb_cmd_wmask[ARBT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_arbt
i_icb_cmd_wmask	general\\sirv_sram_icb_ctrl.v	/^  input  [MW-1:0] i_icb_cmd_wmask, $/;"	p	module:sirv_sram_icb_ctrl
i_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb2apb
i_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb2axi
i_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb_buffer
i_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb_n2w
i_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  output i_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb_splt
i_icb_rsp_excl_ok	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_excl_ok,$/;"	p	module:sirv_gnrl_icb_buffer
i_icb_rsp_excl_ok	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_excl_ok,$/;"	p	module:sirv_gnrl_icb_n2w
i_icb_rsp_excl_ok	general\\sirv_gnrl_icbs.v	/^  output i_icb_rsp_excl_ok,$/;"	p	module:sirv_gnrl_icb_splt
i_icb_rsp_port_id	general\\sirv_gnrl_icbs.v	/^wire [ARBT_PTR_W-1:0] i_icb_rsp_port_id;$/;"	n	module:sirv_gnrl_icb_arbt
i_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  output [32-1:0]    i_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  output [DW-1:0]    i_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb2apb
i_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  output [DW-1:0]    i_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb2axi
i_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  output [DW-1:0]    i_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb_buffer
i_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  output [DW-1:0] i_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb_splt
i_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  output [X_W-1:0]   i_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb_n2w
i_icb_rsp_rdata	general\\sirv_sram_icb_ctrl.v	/^  output [DW-1:0] i_icb_rsp_rdata, $/;"	p	module:sirv_sram_icb_ctrl
i_icb_rsp_read	general\\sirv_gnrl_icbs.v	/^  wire i_icb_rsp_read;$/;"	n	module:sirv_gnrl_icb2axi
i_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  input              i_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb2apb
i_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  input              i_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb2axi
i_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  input              i_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  input              i_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb_buffer
i_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  input              i_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb_n2w
i_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  input  i_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb_splt
i_icb_rsp_ready	general\\sirv_sram_icb_ctrl.v	/^  input  i_icb_rsp_ready, \/\/ Response ready$/;"	p	module:sirv_sram_icb_ctrl
i_icb_rsp_ready_pre	general\\sirv_gnrl_icbs.v	/^wire i_icb_rsp_ready_pre; $/;"	n	module:sirv_gnrl_icb_splt
i_icb_rsp_usr	general\\sirv_gnrl_icbs.v	/^  output [USR_W-1:0] i_icb_rsp_usr, $/;"	p	module:sirv_gnrl_icb_splt
i_icb_rsp_usr	general\\sirv_gnrl_icbs.v	/^  output [USR_W-1:0] i_icb_rsp_usr,$/;"	p	module:sirv_gnrl_icb_buffer
i_icb_rsp_usr	general\\sirv_gnrl_icbs.v	/^  output [USR_W-1:0] i_icb_rsp_usr,$/;"	p	module:sirv_gnrl_icb_n2w
i_icb_rsp_usr	general\\sirv_sram_icb_ctrl.v	/^  output [USR_W-1:0] i_icb_rsp_usr, $/;"	p	module:sirv_sram_icb_ctrl
i_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb2apb
i_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb2axi
i_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb32towishb8
i_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb_buffer
i_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  output             i_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb_n2w
i_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  output i_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb_splt
i_icb_rsp_valid	general\\sirv_sram_icb_ctrl.v	/^  output i_icb_rsp_valid, \/\/ Response valid $/;"	p	module:sirv_sram_icb_ctrl
i_icb_rsp_valid_pre	general\\sirv_gnrl_icbs.v	/^wire i_icb_rsp_valid_pre;$/;"	n	module:sirv_gnrl_icb_splt
i_icb_splt_indic	general\\sirv_gnrl_icbs.v	/^  input  [SPLT_NUM-1:0] i_icb_splt_indic,        $/;"	p	module:sirv_gnrl_icb_splt
i_is_0	general\\sirv_gnrl_bufs.v	/^      if(i==0) begin:i_is_0$/;"	b	block:sirv_gnrl_sync.sync_gen
i_is_0	general\\sirv_gnrl_icbs.v	/^        if(i==0) begin: i_is_0$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen.priorty_arbt.priroty_grt_vec_gen
i_is_not_0	general\\sirv_gnrl_bufs.v	/^      else begin:i_is_not_0$/;"	b	block:sirv_gnrl_sync.sync_gen
i_is_not_0	general\\sirv_gnrl_icbs.v	/^        else begin:i_is_not_0$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen.priorty_arbt.priroty_grt_vec_gen
i_rdy	general\\sirv_gnrl_bufs.v	/^  output          i_rdy, $/;"	p	module:sirv_gnrl_fifo
i_rdy	general\\sirv_gnrl_bufs.v	/^  output          i_rdy, $/;"	p	module:sirv_gnrl_pipe_stage
i_rdy	general\\sirv_gnrl_bufs.v	/^  output          i_rdy,$/;"	p	module:sirv_gnrl_bypbuf
i_rdy	general\\sirv_gnrl_bufs.v	/^  output i_rdy, $/;"	p	module:sirv_gnrl_cdc_rx
i_rdy	general\\sirv_gnrl_bufs.v	/^  output i_rdy, $/;"	p	module:sirv_gnrl_cdc_tx
i_rdy_clr	general\\sirv_gnrl_bufs.v	/^wire i_rdy_clr = i_vld_sync_nedge;$/;"	n	module:sirv_gnrl_cdc_rx
i_rdy_ena	general\\sirv_gnrl_bufs.v	/^wire i_rdy_ena = i_rdy_set |   i_rdy_clr;$/;"	n	module:sirv_gnrl_cdc_rx
i_rdy_nxt	general\\sirv_gnrl_bufs.v	/^wire i_rdy_nxt = i_rdy_set | (~i_rdy_clr);$/;"	n	module:sirv_gnrl_cdc_rx
i_rdy_r	general\\sirv_gnrl_bufs.v	/^wire i_rdy_r;$/;"	n	module:sirv_gnrl_cdc_rx
i_rdy_set	general\\sirv_gnrl_bufs.v	/^wire i_rdy_set = buf_rdy & i_vld_sync & (~i_rdy_r);$/;"	n	module:sirv_gnrl_cdc_rx
i_splt_indic_id	general\\sirv_gnrl_icbs.v	/^reg [SPLT_PTR_W-1:0] i_splt_indic_id;$/;"	r	module:sirv_gnrl_icb_splt
i_splt_indic_id_PROC	general\\sirv_gnrl_icbs.v	/^       always @ (*) begin : i_splt_indic_id_PROC$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.ptr_1hot
i_splt_indic_id_PROC	general\\sirv_gnrl_icbs.v	/^       always @ (*) begin : i_splt_indic_id_PROC$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.ptr_not_1hot
i_valid	weight_buffer\\cyc_fifo.sv	/^	input 					i_valid,$/;"	p	module:cyc_fifo
i_valid	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
i_valid	weight_buffer\\weight_buffer.sv	/^wire i_valid = rvalid & ivld_mask;$/;"	n	module:weight_buffer
i_vec	general\\sirv_gnrl_bufs.v	/^    wire [DP:0] i_vec;$/;"	n	block:sirv_gnrl_fifo.dp_gt0
i_vld	general\\sirv_gnrl_bufs.v	/^  input           i_vld, $/;"	p	module:sirv_gnrl_fifo
i_vld	general\\sirv_gnrl_bufs.v	/^  input           i_vld, $/;"	p	module:sirv_gnrl_pipe_stage
i_vld	general\\sirv_gnrl_bufs.v	/^  input           i_vld,$/;"	p	module:sirv_gnrl_bypbuf
i_vld	general\\sirv_gnrl_bufs.v	/^  input  i_vld, $/;"	p	module:sirv_gnrl_cdc_tx
i_vld_a	general\\sirv_gnrl_bufs.v	/^  input  i_vld_a, $/;"	p	module:sirv_gnrl_cdc_rx
i_vld_sync	general\\sirv_gnrl_bufs.v	/^wire i_vld_sync;$/;"	n	module:sirv_gnrl_cdc_rx
i_vld_sync_nedge	general\\sirv_gnrl_bufs.v	/^wire i_vld_sync_nedge = (~i_vld_sync) & i_vld_sync_r;$/;"	n	module:sirv_gnrl_cdc_rx
i_vld_sync_r	general\\sirv_gnrl_bufs.v	/^wire i_vld_sync_r;$/;"	n	module:sirv_gnrl_cdc_rx
icb_buffer_active	general\\sirv_gnrl_icbs.v	/^  output             icb_buffer_active,$/;"	p	module:sirv_gnrl_icb_buffer
icb_distract_gen	general\\sirv_gnrl_icbs.v	/^    begin:icb_distract_gen$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen
icb_distract_gen	general\\sirv_gnrl_icbs.v	/^    begin:icb_distract_gen$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
idata	data_router\\mux.sv	/^	input [DW-1:0] 	idata[POY][BUFW],$/;"	p	module:mux
idle	data_router/buffer_if.sv	/^task idle;$/;"	t	module:buffer_if
idle	data_router\\buffer_if.sv	/^task idle;$/;"	t	module:buffer_if
if_t	pe\\svtb\\dwpe_test.sv	/^	dwpe_if.test if_t$/;"	p	program:dwpe_test
indata	data_router\\data_router_if_sim.sv	/^reg [DW-1:0] indata[POY][BUFH][BUFW];$/;"	r	module:data_router_if_sim
indata	input_buffer\\data_router_if_sim.sv	/^reg [DW-1:0] indata[POY][BUFH][BUFW];$/;"	r	module:data_router_if_sim
init_addr	input_buffer\\addr_gen.sv	/^	input [AW-1:0] 	init_addr,$/;"	p	module:addr_gen
init_addr	input_buffer\\addr_gen_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:addr_gen_tb
init_addr	input_buffer\\input_buffer.sv	/^	input[AW-1:0]  	init_addr,$/;"	p	module:input_buffer
init_addr	input_buffer\\input_buffer_tb.sv	/^logic [AW-1:0] araddr, init_addr;$/;"	r	module:input_buffer_tb
init_addr	weight_buffer\\dwaddr_gen.sv	/^	input [AW-1:0] 	init_addr,$/;"	p	module:dwaddr_gen
init_addr	weight_buffer\\weight_buffer.sv	/^	input [AW-1:0] 	init_addr,$/;"	p	module:weight_buffer
init_addr	weight_buffer\\weight_buffer_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:weight_buffer_tb
init_addr_cnt	input_buffer\\input_buffer_tb.sv	/^logic [AW-1:0] init_addr_cnt = 0;$/;"	r	module:input_buffer_tb
init_addr_en	glb_ctrl\\glb_ctrl.sv	/^wire init_addr_en = comp_cmd[31];$/;"	n	module:glb_ctrl
init_addr_en	input_buffer\\addr_gen.sv	/^	input 					init_addr_en,$/;"	p	module:addr_gen
init_addr_en	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
init_addr_en	input_buffer\\input_buffer.sv	/^	input 					init_addr_en,$/;"	p	module:input_buffer
init_addr_en	input_buffer\\input_buffer_tb.sv	/^logic init_addr_en, blkend, mapend;$/;"	r	module:input_buffer_tb
init_addr_en	weight_buffer\\dwaddr_gen.sv	/^	input 					init_addr_en,$/;"	p	module:dwaddr_gen
init_addr_en	weight_buffer\\weight_buffer.sv	/^	input 					init_addr_en,$/;"	p	module:weight_buffer
init_addr_en	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
init_trans_cnt	data_router/buffer_if.sv	/^reg [1:0] init_trans_cnt; \/\/stride maxium is 2$/;"	r	module:buffer_if
init_trans_cnt	data_router\\buffer_if.sv	/^reg [1:0] init_trans_cnt; \/\/stride maxium is 2$/;"	r	module:buffer_if
init_trans_cnt_f	data_router/buffer_if.sv	/^wire init_trans_cnt_f = (init_trans_cnt == STRIDE);$/;"	n	module:buffer_if
init_trans_cnt_f	data_router\\buffer_if.sv	/^wire init_trans_cnt_f = (init_trans_cnt == STRIDE);$/;"	n	module:buffer_if
init_trans_read	data_router/buffer_if.sv	/^task init_trans_read; \/\/ 3 cycles to response$/;"	t	module:buffer_if
init_trans_read	data_router\\buffer_if.sv	/^task init_trans_read; \/\/ 3 cycles to response$/;"	t	module:buffer_if
init_trans_reci	data_router/buffer_if.sv	/^task init_trans_reci;$/;"	t	module:buffer_if
init_trans_reci	data_router\\buffer_if.sv	/^task init_trans_reci;$/;"	t	module:buffer_if
input_buffer	input_buffer\\input_buffer.sv	/^module input_buffer#($/;"	m
input_buffer_tb	input_buffer\\input_buffer_tb.sv	/^module input_buffer_tb;$/;"	m
ivld_cnt	weight_buffer\\weight_buffer.sv	/^reg [7:0] ivld_cnt;$/;"	r	module:weight_buffer
ivld_cnt_f	weight_buffer\\weight_buffer.sv	/^wire ivld_cnt_f = (ivld_cnt == KSIZE**2);$/;"	n	module:weight_buffer
ivld_mask	weight_buffer\\weight_buffer.sv	/^wire ivld_mask = (ivld_cnt < KSIZE**2);$/;"	n	module:weight_buffer
j	data_router\\data_router_if_sim.sv	/^		for(int j = 0; j < BUFH; j++) begin$/;"	r	module:data_router_if_sim
j	data_router\\syn_fifo.sv	/^genvar i, j;$/;"	r	module:syn_fifo
j	general\\sirv_gnrl_bufs.v	/^    integer j;$/;"	r	block:sirv_gnrl_fifo.dp_gt0
j	general\\sirv_gnrl_icbs.v	/^integer j;$/;"	r	module:sirv_gnrl_icb_arbt
j	general\\sirv_gnrl_icbs.v	/^integer j;$/;"	r	module:sirv_gnrl_icb_splt
j	glb_ctrl\\nosyn\\data_path_test.sv	/^		for(int j = 0; j < IC; j++) begin$/;"	r	program:data_path_test
j	input_buffer\\input_buffer_tb.sv	/^			for(int j = 0; j < IW\/BUFW; j++) begin$/;"	r	module:input_buffer_tb
j	input_buffer\\sender_tb.sv	/^		for(int j = 0; j < 32; j++) begin$/;"	r	module:sender_tb
j	pe\\dwpe_array.sv	/^genvar i, j;$/;"	r	module:dwpe_array
j	pe\\dwpe_tb.sv	/^		for(int j = 0; j < NMAX; j++) $/;"	r	task:dwpe_tb.true_result
j	pe\\svtb\\dwpe_test.sv	/^		for(int j = 0; j < NMAX; j++) $/;"	r	task:dwpe_test.true_result
k	data_router\\data_router_if_sim.sv	/^			for(int k = 0; k < BUFW; k++) begin$/;"	r	module:data_router_if_sim
last	general\\sirv_sim_ram.v	/^        if((8*i+8) > DW ) begin: last$/;"	b	block:sirv_sim_ram.mem
lden	general\\sirv_gnrl_dffs.v	/^  input               lden, $/;"	p	module:sirv_gnrl_dffl
lden	general\\sirv_gnrl_dffs.v	/^  input               lden, $/;"	p	module:sirv_gnrl_dfflr
lden	general\\sirv_gnrl_dffs.v	/^  input               lden, $/;"	p	module:sirv_gnrl_dfflrs
lden	general\\sirv_gnrl_dffs.v	/^  input               lden, $/;"	p	module:sirv_gnrl_ltch
lm_cnt	input_buffer\\addr_gen.sv	/^reg [7:0] lm_cnt;$/;"	r	module:addr_gen
lm_cnt_c	input_buffer\\addr_gen.sv	/^wire lm_cnt_c = (lm_cnt == LM);$/;"	n	module:addr_gen
lm_cnt_c_1	input_buffer\\addr_gen.sv	/^reg lm_cnt_c_1;$/;"	r	module:addr_gen
lm_cnt_c_len_cnt	input_buffer\\addr_gen.sv	/^reg [15:0] lm_cnt_c_len_cnt;$/;"	r	module:addr_gen
lm_cnt_f	input_buffer\\addr_gen.sv	/^wire lm_cnt_f = lm_cnt_c & ~lm_cnt_c_1;$/;"	n	module:addr_gen
load_init_addr	weight_buffer\\dwaddr_gen.sv	/^wire load_init_addr = weight_load & init_addr_en; $/;"	n	module:dwaddr_gen
load_next_addr	weight_buffer\\dwaddr_gen.sv	/^wire load_next_addr = weight_load & ~init_addr_en;$/;"	n	module:dwaddr_gen
ls	general\\sirv_gnrl_ram.v	/^  input            ls,$/;"	p	module:sirv_gnrl_ram
mac	pe\\mac.sv	/^module mac #($/;"	m
mac_bank	pe\\mac_bank.sv	/^module mac_bank#($/;"	m
mac_result	pe\\dwpe.sv	/^wire [DW-1:0] mac_result[POX];$/;"	n	module:dwpe
macs	pe\\mac_bank.sv	/^	for (i = 0; i < POX; i++) begin : macs$/;"	b	module:mac_bank
mapend	glb_ctrl\\data_path.sv	/^	output 					mapend,$/;"	p	module:data_path
mapend	glb_ctrl\\glb_ctrl.sv	/^	input 					mapend,$/;"	p	module:glb_ctrl
mapend	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
mapend	glb_ctrl\\nosyn\\data_path_test.sv	/^	input 								mapend,$/;"	p	program:data_path_test
mapend	input_buffer\\addr_gen.sv	/^	output 					mapend,$/;"	p	module:addr_gen
mapend	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
mapend	input_buffer\\input_buffer.sv	/^	output  				mapend,$/;"	p	module:input_buffer
mapend	input_buffer\\input_buffer_tb.sv	/^logic init_addr_en, blkend, mapend;$/;"	r	module:input_buffer_tb
mask_output	general\\sirv_gnrl_bufs.v	/^    if(MSKO == 1) begin:mask_output\/\/{$/;"	b	block:sirv_gnrl_fifo.dp_gt0
mem	data_router\\reg_array.sv	/^reg [DW-1:0] mem[BUFW];$/;"	r	module:reg_array
mem	data_router\\syn_fifo.sv	/^reg [DW-1:0] mem[STRIDE][BUFW];$/;"	r	module:syn_fifo
mem	general\\sirv_sim_ram.v	/^      for (i = 0; i < MW; i = i+1) begin :mem$/;"	b	module:sirv_sim_ram
mem	glb_ctrl\\nosyn\\data_pool.sv	/^bit [DW-1:0] mem[DP];$/;"	r	module:sdram_sim
mem	input_buffer\\axi_bus_sim.sv	/^reg [DW-1:0] mem[MS];\/\/addr width=10$/;"	r	module:axi_bus_sim
mem	weight_buffer\\axi_bus_sim.sv	/^reg [DW-1:0] mem[1024];\/\/addr width=10$/;"	r	module:axi_bus_sim
mem	weight_buffer\\cyc_fifo.sv	/^reg [DW-1:0] mem[DEPTH];$/;"	r	module:cyc_fifo
mem_r	general\\sirv_sim_ram.v	/^    reg [DW-1:0] mem_r [0:DP-1];$/;"	r	module:sirv_sim_ram
mux	data_router\\mux.sv	/^module mux#($/;"	m
mux_rdat	general\\sirv_gnrl_bufs.v	/^    reg [DW-1:0] mux_rdat;$/;"	r	block:sirv_gnrl_fifo.dp_gt0
n2w_fifo_empty	general\\sirv_gnrl_icbs.v	/^    wire n2w_fifo_empty   = (~n2w_fifo_o_valid);$/;"	n	module:sirv_gnrl_icb_n2w
n2w_fifo_full	general\\sirv_gnrl_icbs.v	/^    wire n2w_fifo_full    = (~n2w_fifo_i_ready);$/;"	n	module:sirv_gnrl_icb_n2w
n2w_fifo_i_ready	general\\sirv_gnrl_icbs.v	/^    wire n2w_fifo_i_ready;$/;"	n	module:sirv_gnrl_icb_n2w
n2w_fifo_i_valid	general\\sirv_gnrl_icbs.v	/^    wire n2w_fifo_i_valid = n2w_fifo_wen;$/;"	n	module:sirv_gnrl_icb_n2w
n2w_fifo_o_ready	general\\sirv_gnrl_icbs.v	/^    wire n2w_fifo_o_ready = n2w_fifo_ren;$/;"	n	module:sirv_gnrl_icb_n2w
n2w_fifo_o_valid	general\\sirv_gnrl_icbs.v	/^    wire n2w_fifo_o_valid ;$/;"	n	module:sirv_gnrl_icb_n2w
n2w_fifo_ren	general\\sirv_gnrl_icbs.v	/^    wire n2w_fifo_ren = i_icb_rsp_valid & i_icb_rsp_ready;$/;"	n	module:sirv_gnrl_icb_n2w
n2w_fifo_wen	general\\sirv_gnrl_icbs.v	/^    wire n2w_fifo_wen = i_icb_cmd_valid & i_icb_cmd_ready;$/;"	n	module:sirv_gnrl_icb_n2w
ne	data_router\\data_router_if_sim.sv	/^task ne;$/;"	t	module:data_router_if_sim
ne	input_buffer\\data_router_if_sim.sv	/^task ne;$/;"	t	module:data_router_if_sim
next_one	weight_buffer\\cyc_fifo_tb.sv	/^event data_generate_done, next_one;$/;"	e	module:cyc_fifo_tb
no_allow_0rsp	general\\sirv_gnrl_icbs.v	/^    else begin: no_allow_0rsp$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen
no_allow_0rsp	general\\sirv_gnrl_icbs.v	/^    else begin: no_allow_0rsp$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
no_cut_dp_gt1	general\\sirv_gnrl_bufs.v	/^    else begin : no_cut_dp_gt1\/\/}{$/;"	b	block:sirv_gnrl_fifo.dp_gt0
no_cut_ready	general\\sirv_gnrl_bufs.v	/^        else begin:no_cut_ready\/\/{$/;"	b	block:sirv_gnrl_fifo.dp_gt0.cut_dp_eq1
no_cut_ready	general\\sirv_gnrl_bufs.v	/^      else begin:no_cut_ready\/\/{$/;"	b	block:sirv_gnrl_pipe_stage.dp_gt_0
no_force_x_to_zero	general\\sirv_sim_ram.v	/^   else begin:no_force_x_to_zero$/;"	b	module:sirv_sim_ram
no_mask_output	general\\sirv_gnrl_bufs.v	/^    else begin:no_mask_output\/\/{$/;"	b	block:sirv_gnrl_fifo.dp_gt0
no_vld_msk_payload	general\\sirv_gnrl_icbs.v	/^      if(VLD_MSK_PAYLOAD == 0) begin: no_vld_msk_payload$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.o_icb_cmd_valid_gen
non_last	general\\sirv_sim_ram.v	/^        else begin: non_last$/;"	b	block:sirv_sim_ram.mem
norm_trans_read	data_router/buffer_if.sv	/^task norm_trans_read;$/;"	t	module:buffer_if
norm_trans_read	data_router\\buffer_if.sv	/^task norm_trans_read;$/;"	t	module:buffer_if
not_allow_diff	general\\sirv_gnrl_icbs.v	/^    else begin:not_allow_diff$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
nrdy_clr	general\\sirv_gnrl_bufs.v	/^wire nrdy_clr = o_rdy_nedge;$/;"	n	module:sirv_gnrl_cdc_tx
nrdy_ena	general\\sirv_gnrl_bufs.v	/^wire nrdy_ena = nrdy_set | nrdy_clr;$/;"	n	module:sirv_gnrl_cdc_tx
nrdy_nxt	general\\sirv_gnrl_bufs.v	/^wire nrdy_nxt = nrdy_set | (~nrdy_clr);$/;"	n	module:sirv_gnrl_cdc_tx
nrdy_r	general\\sirv_gnrl_bufs.v	/^wire nrdy_r;$/;"	n	module:sirv_gnrl_cdc_tx
nrdy_set	general\\sirv_gnrl_bufs.v	/^wire nrdy_set = vld_set;$/;"	n	module:sirv_gnrl_cdc_tx
nstate	data_router/buffer_if.sv	/^reg [2:0] state, nstate;$/;"	r	module:buffer_if
nstate	data_router\\buffer_if.sv	/^reg [2:0] state, nstate;$/;"	r	module:buffer_if
ntrans_cnt	data_router/buffer_if.sv	/^reg [3:0] ntrans_cnt; \/\/poy=3,stride=1,2$/;"	r	module:buffer_if
ntrans_cnt	data_router\\buffer_if.sv	/^reg [1:0] ntrans_cnt; \/\/poy=3,stride=1,2$/;"	r	module:buffer_if
ntrans_cnt_f	data_router/buffer_if.sv	/^wire ntrans_cnt_f = (ntrans_cnt == (KSIZE-STRIDE)); $/;"	n	module:buffer_if
ntrans_cnt_f	data_router\\buffer_if.sv	/^wire ntrans_cnt_f = (ntrans_cnt == (POY - STRIDE)); $/;"	n	module:buffer_if
o_axi_ar_chnl	general\\sirv_gnrl_icbs.v	/^wire [AR_CHNL_W -1:0] o_axi_ar_chnl;$/;"	n	module:sirv_gnrl_axi_buffer
o_axi_araddr	general\\sirv_gnrl_icbs.v	/^  output [AW-1:0] o_axi_araddr,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_araddr	general\\sirv_gnrl_icbs.v	/^  output [AW-1:0] o_axi_araddr,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_arburst	general\\sirv_gnrl_icbs.v	/^  output [1:0] o_axi_arburst,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_arburst	general\\sirv_gnrl_icbs.v	/^  output [1:0] o_axi_arburst,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_arcache	general\\sirv_gnrl_icbs.v	/^  output [3:0] o_axi_arcache,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_arcache	general\\sirv_gnrl_icbs.v	/^  output [3:0] o_axi_arcache,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_arlen	general\\sirv_gnrl_icbs.v	/^  output [3:0] o_axi_arlen,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_arlen	general\\sirv_gnrl_icbs.v	/^  output [3:0] o_axi_arlen,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_arlock	general\\sirv_gnrl_icbs.v	/^  output [1:0] o_axi_arlock,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_arlock	general\\sirv_gnrl_icbs.v	/^  output [1:0] o_axi_arlock,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_arprot	general\\sirv_gnrl_icbs.v	/^  output [2:0] o_axi_arprot,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_arprot	general\\sirv_gnrl_icbs.v	/^  output [2:0] o_axi_arprot,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_arready	general\\sirv_gnrl_icbs.v	/^  input  o_axi_arready,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_arready	general\\sirv_gnrl_icbs.v	/^  input  o_axi_arready,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_arsize	general\\sirv_gnrl_icbs.v	/^  output [2:0] o_axi_arsize,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_arsize	general\\sirv_gnrl_icbs.v	/^  output [2:0] o_axi_arsize,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_arvalid	general\\sirv_gnrl_icbs.v	/^  output o_axi_arvalid,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_arvalid	general\\sirv_gnrl_icbs.v	/^  output o_axi_arvalid,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_aw_chnl	general\\sirv_gnrl_icbs.v	/^wire [AW_CHNL_W-1:0] o_axi_aw_chnl;$/;"	n	module:sirv_gnrl_axi_buffer
o_axi_awaddr	general\\sirv_gnrl_icbs.v	/^  output [AW-1:0] o_axi_awaddr,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_awaddr	general\\sirv_gnrl_icbs.v	/^  output [AW-1:0] o_axi_awaddr,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_awburst	general\\sirv_gnrl_icbs.v	/^  output [1:0] o_axi_awburst,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_awburst	general\\sirv_gnrl_icbs.v	/^  output [1:0] o_axi_awburst,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_awcache	general\\sirv_gnrl_icbs.v	/^  output [3:0] o_axi_awcache,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_awcache	general\\sirv_gnrl_icbs.v	/^  output [3:0] o_axi_awcache,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_awlen	general\\sirv_gnrl_icbs.v	/^  output [3:0] o_axi_awlen,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_awlen	general\\sirv_gnrl_icbs.v	/^  output [3:0] o_axi_awlen,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_awlock	general\\sirv_gnrl_icbs.v	/^  output [1:0] o_axi_awlock,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_awlock	general\\sirv_gnrl_icbs.v	/^  output [1:0] o_axi_awlock,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_awprot	general\\sirv_gnrl_icbs.v	/^  output [2:0] o_axi_awprot,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_awprot	general\\sirv_gnrl_icbs.v	/^  output [2:0] o_axi_awprot,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_awready	general\\sirv_gnrl_icbs.v	/^  input  o_axi_awready,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_awready	general\\sirv_gnrl_icbs.v	/^  input  o_axi_awready,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_awsize	general\\sirv_gnrl_icbs.v	/^  output [2:0] o_axi_awsize,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_awsize	general\\sirv_gnrl_icbs.v	/^  output [2:0] o_axi_awsize,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_awvalid	general\\sirv_gnrl_icbs.v	/^  output o_axi_awvalid,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_awvalid	general\\sirv_gnrl_icbs.v	/^  output o_axi_awvalid,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_b_chnl	general\\sirv_gnrl_icbs.v	/^wire [B_CHNL_W -1:0] o_axi_b_chnl = {$/;"	n	module:sirv_gnrl_axi_buffer
o_axi_bready	general\\sirv_gnrl_icbs.v	/^  output o_axi_bready,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_bready	general\\sirv_gnrl_icbs.v	/^  output o_axi_bready,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_bresp	general\\sirv_gnrl_icbs.v	/^  input  [1:0] o_axi_bresp,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_bresp	general\\sirv_gnrl_icbs.v	/^  input  [1:0] o_axi_bresp,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_bvalid	general\\sirv_gnrl_icbs.v	/^  input  o_axi_bvalid,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_bvalid	general\\sirv_gnrl_icbs.v	/^  input  o_axi_bvalid,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_r_chnl	general\\sirv_gnrl_icbs.v	/^wire [R_CHNL_W-1:0] o_axi_r_chnl = {$/;"	n	module:sirv_gnrl_axi_buffer
o_axi_rdata	general\\sirv_gnrl_icbs.v	/^  input  [DW-1:0] o_axi_rdata,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_rdata	general\\sirv_gnrl_icbs.v	/^  input  [DW-1:0] o_axi_rdata,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_rlast	general\\sirv_gnrl_icbs.v	/^  input  o_axi_rlast,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_rlast	general\\sirv_gnrl_icbs.v	/^  input  o_axi_rlast,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_rready	general\\sirv_gnrl_icbs.v	/^  output o_axi_rready,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_rready	general\\sirv_gnrl_icbs.v	/^  output o_axi_rready,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_rresp	general\\sirv_gnrl_icbs.v	/^  input  [1:0] o_axi_rresp,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_rresp	general\\sirv_gnrl_icbs.v	/^  input  [1:0] o_axi_rresp,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_rvalid	general\\sirv_gnrl_icbs.v	/^  input  o_axi_rvalid,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_rvalid	general\\sirv_gnrl_icbs.v	/^  input  o_axi_rvalid,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_w_chnl	general\\sirv_gnrl_icbs.v	/^wire [W_CHNL_W-1:0] o_axi_w_chnl;$/;"	n	module:sirv_gnrl_axi_buffer
o_axi_wdata	general\\sirv_gnrl_icbs.v	/^  output [DW-1:0] o_axi_wdata,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_wdata	general\\sirv_gnrl_icbs.v	/^  output [DW-1:0] o_axi_wdata,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_wlast	general\\sirv_gnrl_icbs.v	/^  output o_axi_wlast,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_wlast	general\\sirv_gnrl_icbs.v	/^  output o_axi_wlast,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_wready	general\\sirv_gnrl_icbs.v	/^  input  o_axi_wready,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_wready	general\\sirv_gnrl_icbs.v	/^  input  o_axi_wready,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_wstrb	general\\sirv_gnrl_icbs.v	/^  output [(DW\/8)-1:0] o_axi_wstrb,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_wstrb	general\\sirv_gnrl_icbs.v	/^  output [(DW\/8)-1:0] o_axi_wstrb,$/;"	p	module:sirv_gnrl_icb2axi
o_axi_wvalid	general\\sirv_gnrl_icbs.v	/^  output o_axi_wvalid,$/;"	p	module:sirv_gnrl_axi_buffer
o_axi_wvalid	general\\sirv_gnrl_icbs.v	/^  output o_axi_wvalid,$/;"	p	module:sirv_gnrl_icb2axi
o_bus_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*AW-1:0]   o_bus_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*2-1:0]    o_bus_icb_cmd_beat,$/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*2-1:0]    o_bus_icb_cmd_burst,$/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*1-1:0]    o_bus_icb_cmd_excl,$/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*1-1:0]    o_bus_icb_cmd_lock,$/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*1-1:0]    o_bus_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  input  [SPLT_NUM*1-1:0]    o_bus_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*2-1:0]    o_bus_icb_cmd_size,$/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*USR_W-1:0]o_bus_icb_cmd_usr,$/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*1-1:0]    o_bus_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*DW-1:0]   o_bus_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*DW\/8-1:0] o_bus_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  input  [SPLT_NUM*1-1:0]  o_bus_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_rsp_excl_ok	general\\sirv_gnrl_icbs.v	/^  input  [SPLT_NUM*1-1:0]  o_bus_icb_rsp_excl_ok,$/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  input  [SPLT_NUM*DW-1:0] o_bus_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  output [SPLT_NUM*1-1:0]  o_bus_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_rsp_usr	general\\sirv_gnrl_icbs.v	/^  input  [SPLT_NUM*USR_W-1:0] o_bus_icb_rsp_usr, $/;"	p	module:sirv_gnrl_icb_splt
o_bus_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  input  [SPLT_NUM*1-1:0]  o_bus_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb_splt
o_dat	general\\sirv_gnrl_bufs.v	/^  output [DW-1:0] o_dat,$/;"	p	module:sirv_gnrl_bypbuf
o_dat	general\\sirv_gnrl_bufs.v	/^  output [DW-1:0] o_dat,$/;"	p	module:sirv_gnrl_cdc_rx
o_dat	general\\sirv_gnrl_bufs.v	/^  output [DW-1:0] o_dat,$/;"	p	module:sirv_gnrl_cdc_tx
o_dat	general\\sirv_gnrl_bufs.v	/^  output [DW-1:0] o_dat,$/;"	p	module:sirv_gnrl_fifo
o_dat	general\\sirv_gnrl_bufs.v	/^  output [DW-1:0] o_dat,$/;"	p	module:sirv_gnrl_pipe_stage
o_data	data_router\\syn_fifo.sv	/^	output[DW-1:0] 	o_data[BUFW]$/;"	p	module:syn_fifo
o_data	weight_buffer\\cyc_fifo.sv	/^	output[DW-1:0]	o_data,$/;"	p	module:cyc_fifo
o_data	weight_buffer\\cyc_fifo_tb.sv	/^logic [DW-1:0] i_data, o_data;$/;"	r	module:cyc_fifo_tb
o_data_r	weight_buffer\\cyc_fifo.sv	/^reg [DW-1:0] o_data_r;$/;"	r	module:cyc_fifo
o_fifo_data	data_router\\reg_array.sv	/^	output[DW-1:0] 	o_fifo_data[BUFW],$/;"	p	module:reg_array
o_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  output [AW-1:0]    o_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  output [AW-1:0]    o_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^  output [AW-1:0]    o_icb_cmd_addr, $/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^wire [AW-1:0]   o_icb_cmd_addr [SPLT_NUM-1:0]; $/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^  output [1:0]       o_icb_cmd_beat,$/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^  output [1:0]       o_icb_cmd_beat,$/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^  output [2-1:0]     o_icb_cmd_beat, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^wire [1:0]      o_icb_cmd_beat [SPLT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^  output [1:0]       o_icb_cmd_burst,$/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^  output [1:0]       o_icb_cmd_burst,$/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^  output [2-1:0]     o_icb_cmd_burst, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^wire [1:0]      o_icb_cmd_burst[SPLT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^  output             o_icb_cmd_excl,$/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^  output             o_icb_cmd_excl,$/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^  output             o_icb_cmd_excl,$/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^wire            o_icb_cmd_excl [SPLT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^  output             o_icb_cmd_lock,$/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^  output             o_icb_cmd_lock,$/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^  output             o_icb_cmd_lock,$/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^wire            o_icb_cmd_lock [SPLT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  output [1-1:0]     o_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  output [1-1:0]     o_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^  output [1-1:0]     o_icb_cmd_read, $/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^wire [1-1:0]    o_icb_cmd_read [SPLT_NUM-1:0]; $/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  input              o_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  input              o_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^  input              o_icb_cmd_ready, $/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_ready	general\\sirv_gnrl_icbs.v	/^wire [SPLT_NUM-1:0] o_icb_cmd_ready; $/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_ready_real	general\\sirv_gnrl_icbs.v	/^wire o_icb_cmd_ready_real; $/;"	n	module:sirv_gnrl_icb_arbt
o_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  output [1:0]       o_icb_cmd_size,$/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  output [1:0]       o_icb_cmd_size,$/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^  output [1:0]       o_icb_cmd_size,$/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^wire [1:0]      o_icb_cmd_size [SPLT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^  output [USR_W-1:0] o_icb_cmd_usr,$/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^  output [USR_W-1:0] o_icb_cmd_usr,$/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^  output [USR_W-1:0] o_icb_cmd_usr,$/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^wire [USR_W-1:0]o_icb_cmd_usr  [SPLT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  output             o_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  output             o_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^  output             o_icb_cmd_valid, $/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_valid	general\\sirv_gnrl_icbs.v	/^wire [SPLT_NUM-1:0] o_icb_cmd_valid; $/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_valid_gen	general\\sirv_gnrl_icbs.v	/^    begin:o_icb_cmd_valid_gen$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
o_icb_cmd_valid_real	general\\sirv_gnrl_icbs.v	/^wire o_icb_cmd_valid_real; $/;"	n	module:sirv_gnrl_icb_arbt
o_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  output [DW-1:0]    o_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  output [DW-1:0]    o_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^  output [Y_W-1:0]   o_icb_cmd_wdata, $/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^wire [DW-1:0]   o_icb_cmd_wdata[SPLT_NUM-1:0]; $/;"	n	module:sirv_gnrl_icb_splt
o_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  output [DW\/8-1:0]  o_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb_arbt
o_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  output [DW\/8-1:0]  o_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb_buffer
o_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^  output [Y_W\/8-1:0] o_icb_cmd_wmask,$/;"	p	module:sirv_gnrl_icb_n2w
o_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^wire [DW\/8-1:0] o_icb_cmd_wmask[SPLT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_splt
o_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  input              o_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb_arbt
o_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  input              o_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb_buffer
o_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^  input              o_icb_rsp_err,$/;"	p	module:sirv_gnrl_icb_n2w
o_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^wire [SPLT_NUM-1:0] o_icb_rsp_err  ;$/;"	n	module:sirv_gnrl_icb_splt
o_icb_rsp_excl_ok	general\\sirv_gnrl_icbs.v	/^  input              o_icb_rsp_excl_ok,$/;"	p	module:sirv_gnrl_icb_arbt
o_icb_rsp_excl_ok	general\\sirv_gnrl_icbs.v	/^  input              o_icb_rsp_excl_ok,$/;"	p	module:sirv_gnrl_icb_buffer
o_icb_rsp_excl_ok	general\\sirv_gnrl_icbs.v	/^  input              o_icb_rsp_excl_ok,$/;"	p	module:sirv_gnrl_icb_n2w
o_icb_rsp_excl_ok	general\\sirv_gnrl_icbs.v	/^wire [SPLT_NUM-1:0] o_icb_rsp_excl_ok  ;$/;"	n	module:sirv_gnrl_icb_splt
o_icb_rsp_port_id	general\\sirv_gnrl_icbs.v	/^wire [ARBT_PTR_W-1:0] o_icb_rsp_port_id;$/;"	n	module:sirv_gnrl_icb_arbt
o_icb_rsp_port_id	general\\sirv_gnrl_icbs.v	/^wire [SPLT_PTR_W-1:0] o_icb_rsp_port_id;$/;"	n	module:sirv_gnrl_icb_splt
o_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  input  [DW-1:0]    o_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  input  [DW-1:0]    o_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb_buffer
o_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^  input  [Y_W-1:0]   o_icb_rsp_rdata, $/;"	p	module:sirv_gnrl_icb_n2w
o_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^wire [DW-1:0] o_icb_rsp_rdata  [SPLT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_splt
o_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  output             o_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  output             o_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb_buffer
o_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^  output             o_icb_rsp_ready, $/;"	p	module:sirv_gnrl_icb_n2w
o_icb_rsp_ready	general\\sirv_gnrl_icbs.v	/^wire [SPLT_NUM-1:0] o_icb_rsp_ready; $/;"	n	module:sirv_gnrl_icb_splt
o_icb_rsp_ready_gen	general\\sirv_gnrl_icbs.v	/^        begin:o_icb_rsp_ready_gen$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.ptr_1hot_rsp
o_icb_rsp_ready_gen	general\\sirv_gnrl_icbs.v	/^        begin:o_icb_rsp_ready_gen$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.ptr_not_1hot_rsp
o_icb_rsp_ready_pre	general\\sirv_gnrl_icbs.v	/^wire o_icb_rsp_ready_pre; $/;"	n	module:sirv_gnrl_icb_arbt
o_icb_rsp_usr	general\\sirv_gnrl_icbs.v	/^  input  [USR_W-1:0] o_icb_rsp_usr, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_rsp_usr	general\\sirv_gnrl_icbs.v	/^  input  [USR_W-1:0] o_icb_rsp_usr,$/;"	p	module:sirv_gnrl_icb_buffer
o_icb_rsp_usr	general\\sirv_gnrl_icbs.v	/^  input  [USR_W-1:0] o_icb_rsp_usr,$/;"	p	module:sirv_gnrl_icb_n2w
o_icb_rsp_usr	general\\sirv_gnrl_icbs.v	/^wire [USR_W-1:0] o_icb_rsp_usr [SPLT_NUM-1:0];$/;"	n	module:sirv_gnrl_icb_splt
o_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  input              o_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb_arbt
o_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  input              o_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb_buffer
o_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^  input              o_icb_rsp_valid, $/;"	p	module:sirv_gnrl_icb_n2w
o_icb_rsp_valid	general\\sirv_gnrl_icbs.v	/^wire [SPLT_NUM-1:0] o_icb_rsp_valid; $/;"	n	module:sirv_gnrl_icb_splt
o_icb_rsp_valid_pre	general\\sirv_gnrl_icbs.v	/^wire o_icb_rsp_valid_pre;$/;"	n	module:sirv_gnrl_icb_arbt
o_pe_data	data_router\\reg_array.sv	/^	output[DW-1:0] 	o_pe_data[POX],$/;"	p	module:reg_array
o_rdy	general\\sirv_gnrl_bufs.v	/^  input           o_rdy, $/;"	p	module:sirv_gnrl_fifo
o_rdy	general\\sirv_gnrl_bufs.v	/^  input           o_rdy, $/;"	p	module:sirv_gnrl_pipe_stage
o_rdy	general\\sirv_gnrl_bufs.v	/^  input           o_rdy,$/;"	p	module:sirv_gnrl_bypbuf
o_rdy	general\\sirv_gnrl_bufs.v	/^  input  o_rdy, $/;"	p	module:sirv_gnrl_cdc_rx
o_rdy_a	general\\sirv_gnrl_bufs.v	/^  input  o_rdy_a, $/;"	p	module:sirv_gnrl_cdc_tx
o_rdy_nedge	general\\sirv_gnrl_bufs.v	/^wire o_rdy_nedge = (~o_rdy_sync) & o_rdy_sync_r;$/;"	n	module:sirv_gnrl_cdc_tx
o_rdy_sync	general\\sirv_gnrl_bufs.v	/^wire o_rdy_sync;$/;"	n	module:sirv_gnrl_cdc_tx
o_rdy_sync_r	general\\sirv_gnrl_bufs.v	/^wire o_rdy_sync_r;$/;"	n	module:sirv_gnrl_cdc_tx
o_ready	weight_buffer\\cyc_fifo.sv	/^	input 					o_ready,$/;"	p	module:cyc_fifo
o_ready	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
o_vec	general\\sirv_gnrl_bufs.v	/^    wire [DP:0] o_vec;$/;"	n	block:sirv_gnrl_fifo.dp_gt0
o_vld	general\\sirv_gnrl_bufs.v	/^  output          o_vld, $/;"	p	module:sirv_gnrl_fifo
o_vld	general\\sirv_gnrl_bufs.v	/^  output          o_vld, $/;"	p	module:sirv_gnrl_pipe_stage
o_vld	general\\sirv_gnrl_bufs.v	/^  output          o_vld,$/;"	p	module:sirv_gnrl_bypbuf
o_vld	general\\sirv_gnrl_bufs.v	/^  output o_vld, $/;"	p	module:sirv_gnrl_cdc_rx
o_vld	general\\sirv_gnrl_bufs.v	/^  output o_vld, $/;"	p	module:sirv_gnrl_cdc_tx
odata	data_router\\mux.sv	/^	output reg [DW-1:0]	odata[BUFW]$/;"	p	module:mux
odata	glb_ctrl\\data_path.sv	/^wire [DW-1:0] odata[POY][BUFW];$/;"	n	module:data_path
odata	input_buffer\\input_buffer.sv	/^	output[DW-1:0]	odata[POY][BUFW],$/;"	p	module:input_buffer
odata	input_buffer\\input_buffer_tb.sv	/^logic [DW-1:0] rdata, odata[POY][BUFW];$/;"	r	module:input_buffer_tb
outs_cnt_dec	general\\sirv_gnrl_icbs.v	/^  wire outs_cnt_dec = i_icb_rsp_valid & i_icb_rsp_ready;$/;"	n	module:sirv_gnrl_icb_buffer
outs_cnt_ena	general\\sirv_gnrl_icbs.v	/^  wire outs_cnt_ena = outs_cnt_inc ^ outs_cnt_dec;$/;"	n	module:sirv_gnrl_icb_buffer
outs_cnt_inc	general\\sirv_gnrl_icbs.v	/^  wire outs_cnt_inc = i_icb_cmd_valid & i_icb_cmd_ready;$/;"	n	module:sirv_gnrl_icb_buffer
outs_cnt_nxt	general\\sirv_gnrl_icbs.v	/^  wire outs_cnt_nxt = outs_cnt_inc ? (outs_cnt_r + 1'b1) : (outs_cnt_r - 1'b1);$/;"	n	module:sirv_gnrl_icb_buffer
outs_cnt_r	general\\sirv_gnrl_icbs.v	/^  wire outs_cnt_r;$/;"	n	module:sirv_gnrl_icb_buffer
ovld	input_buffer\\axi_bus_sim.sv	/^reg ovld;$/;"	r	module:axi_bus_sim
ovld	weight_buffer\\axi_bus_sim.sv	/^reg ovld;$/;"	r	module:axi_bus_sim
partial_sum	pe\\mac.sv	/^reg [DW-1:0]	partial_sum;$/;"	r	module:mac
partial_sum_nxt	pe\\mac.sv	/^wire [2*DW-1:0] partial_sum_nxt = partial_sum + product;$/;"	n	module:mac
pe_col	pe\\dwpe_array.sv	/^	for (i = 0; i < POY; i++) begin:pe_col$/;"	b	module:dwpe_array
pixel_array	pe\\dwpe.sv	/^	input [DW-1:0] 	pixel_array[POX-1:0],$/;"	p	module:dwpe
pixel_array	pe\\dwpe_array.sv	/^	input [DW-1:0] pixel_array[POY][POX],$/;"	p	module:dwpe_array
pixel_array	pe\\dwpe_tb.sv	/^logic [DW-1:0] pixel_array[POX], $/;"	r	module:dwpe_tb
pixel_array	pe\\svtb\\dwpe_if.sv	/^	input  	pixel_array,$/;"	p
pixel_array	pe\\svtb\\dwpe_if.sv	/^	output [DW-1:0] pixel_array[POX];$/;"	p
pixel_array	pe\\svtb\\dwpe_if.sv	/^logic [DW-1:0] pixel_array[POX], result[POX], weight;$/;"	r
pixel_input	pe\\dwpe_tb.sv	/^int pixel_input[32];$/;"	r	module:dwpe_tb
pixel_input	pe\\dwpe_tb.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	p	task:dwpe_tb.data_generate
pixel_input	pe\\svtb\\dwpe_test.sv	/^int pixel_input[32];$/;"	r	program:dwpe_test
pixel_input	pe\\svtb\\dwpe_test.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	p	task:dwpe_test.data_generate
priorty_arbt	general\\sirv_gnrl_icbs.v	/^    if(ARBT_SCHEME == 0) begin:priorty_arbt\/\/{$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen
priroty_grt_vec_gen	general\\sirv_gnrl_icbs.v	/^      begin:priroty_grt_vec_gen$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen.priorty_arbt
product	pe\\mac.sv	/^wire [2*DW-1:0] product = data * weight;$/;"	n	module:mac
ptr_1hot	general\\sirv_gnrl_icbs.v	/^    if(SPLT_PTR_1HOT == 1) begin:ptr_1hot\/\/ {$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
ptr_1hot_rsp	general\\sirv_gnrl_icbs.v	/^    if(SPLT_PTR_1HOT == 1) begin:ptr_1hot_rsp\/\/ {$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
ptr_not_1hot	general\\sirv_gnrl_icbs.v	/^    else begin:ptr_not_1hot\/\/}{$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
ptr_not_1hot_rsp	general\\sirv_gnrl_icbs.v	/^    else begin:ptr_not_1hot_rsp\/\/}{$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
pwpixel_array	data_router\\data_router.sv	/^	output[DW-1:0]	pwpixel_array[POY]$/;"	p	module:data_router
qout	general\\sirv_gnrl_dffs.v	/^  output     [DW-1:0] qout$/;"	p	module:sirv_gnrl_ltch
qout	general\\sirv_gnrl_dffs.v	/^  output     [DW-1:0] qout,$/;"	p	module:sirv_gnrl_dffl
qout	general\\sirv_gnrl_dffs.v	/^  output     [DW-1:0] qout,$/;"	p	module:sirv_gnrl_dfflr
qout	general\\sirv_gnrl_dffs.v	/^  output     [DW-1:0] qout,$/;"	p	module:sirv_gnrl_dfflrs
qout	general\\sirv_gnrl_dffs.v	/^  output     [DW-1:0] qout,$/;"	p	module:sirv_gnrl_dffr
qout	general\\sirv_gnrl_dffs.v	/^  output     [DW-1:0] qout,$/;"	p	module:sirv_gnrl_dffrs
qout_r	general\\sirv_gnrl_dffs.v	/^reg [DW-1:0] qout_r;$/;"	r	module:sirv_gnrl_dffl
qout_r	general\\sirv_gnrl_dffs.v	/^reg [DW-1:0] qout_r;$/;"	r	module:sirv_gnrl_dfflr
qout_r	general\\sirv_gnrl_dffs.v	/^reg [DW-1:0] qout_r;$/;"	r	module:sirv_gnrl_dfflrs
qout_r	general\\sirv_gnrl_dffs.v	/^reg [DW-1:0] qout_r;$/;"	r	module:sirv_gnrl_dffr
qout_r	general\\sirv_gnrl_dffs.v	/^reg [DW-1:0] qout_r;$/;"	r	module:sirv_gnrl_dffrs
qout_r	general\\sirv_gnrl_dffs.v	/^reg [DW-1:0] qout_r;$/;"	r	module:sirv_gnrl_ltch
ram_addr	general\\sirv_1cyc_sram_ctrl.v	/^  output [AW-AW_LSB-1:0] ram_addr, $/;"	p	module:sirv_1cyc_sram_ctrl
ram_addr	general\\sirv_sram_icb_ctrl.v	/^  output [AW-AW_LSB-1:0] ram_addr, $/;"	p	module:sirv_sram_icb_ctrl
ram_clk_en	general\\sirv_1cyc_sram_ctrl.v	/^   wire ram_clk_en = ram_cs | tcm_cgstop;$/;"	n	module:sirv_1cyc_sram_ctrl
ram_cs	general\\sirv_1cyc_sram_ctrl.v	/^  output          ram_cs,  $/;"	p	module:sirv_1cyc_sram_ctrl
ram_cs	general\\sirv_sram_icb_ctrl.v	/^  output          ram_cs,  $/;"	p	module:sirv_sram_icb_ctrl
ram_din	general\\sirv_1cyc_sram_ctrl.v	/^  output [DW-1:0] ram_din,          $/;"	p	module:sirv_1cyc_sram_ctrl
ram_din	general\\sirv_sram_icb_ctrl.v	/^  output [DW-1:0] ram_din,          $/;"	p	module:sirv_sram_icb_ctrl
ram_dout	general\\sirv_1cyc_sram_ctrl.v	/^  input  [DW-1:0] ram_dout,$/;"	p	module:sirv_1cyc_sram_ctrl
ram_dout	general\\sirv_sram_icb_ctrl.v	/^  input  [DW-1:0] ram_dout,$/;"	p	module:sirv_sram_icb_ctrl
ram_we	general\\sirv_1cyc_sram_ctrl.v	/^  output          ram_we,  $/;"	p	module:sirv_1cyc_sram_ctrl
ram_we	general\\sirv_sram_icb_ctrl.v	/^  output          ram_we,  $/;"	p	module:sirv_sram_icb_ctrl
ram_wem	general\\sirv_1cyc_sram_ctrl.v	/^  output [MW-1:0] ram_wem,$/;"	p	module:sirv_1cyc_sram_ctrl
ram_wem	general\\sirv_sram_icb_ctrl.v	/^  output [MW-1:0] ram_wem,$/;"	p	module:sirv_sram_icb_ctrl
rbank	glb_ctrl\\data_path.sv	/^wire [7:0] rbank, rrow;$/;"	n	module:data_path
rbank	input_buffer\\data_router_if_sim.sv	/^	input [7:0]				rbank,$/;"	p	module:data_router_if_sim
rbank	input_buffer\\input_buffer.sv	/^	input [7:0]  		rbank,$/;"	p	module:input_buffer
rbank	input_buffer\\input_buffer_tb.sv	/^logic [7:0] rbank, rrow;$/;"	r	module:input_buffer_tb
rcol	glb_ctrl\\data_path.sv	/^wire [27:0] rcol;$/;"	n	module:data_path
rcol	input_buffer\\data_router_if_sim.sv	/^	input [27:0]			rcol,$/;"	p	module:data_router_if_sim
rcol	input_buffer\\input_buffer.sv	/^	input [27:0]		rcol$/;"	p	module:input_buffer
rcol	input_buffer\\input_buffer_tb.sv	/^logic [27:0] rcol;$/;"	r	module:input_buffer_tb
rd_port_PROC	general\\sirv_gnrl_bufs.v	/^    begin : rd_port_PROC\/\/{$/;"	b	block:sirv_gnrl_fifo.dp_gt0
rdata	glb_ctrl\\nosyn\\axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
rdata	glb_ctrl\\nosyn\\axi_if.sv	/^logic [DW-1:0]	rdata;$/;"	r	interface:axi_bus_if
rdata	input_buffer\\axi_bus_sim.sv	/^	output[DW-1:0]	rdata,$/;"	p	module:axi_bus_sim
rdata	input_buffer\\data_router_if_sim.sv	/^	output [DW-1:0] 	rdata[POY][BUFW],$/;"	p	module:data_router_if_sim
rdata	input_buffer\\input_buffer.sv	/^	input [DW-1:0] 	rdata,$/;"	p	module:input_buffer
rdata	input_buffer\\input_buffer_tb.sv	/^logic [DW-1:0] rdata, odata[POY][BUFW];$/;"	r	module:input_buffer_tb
rdata	input_buffer\\sender.sv	/^	input [DW-1:0] 	rdata,$/;"	p	module:sender
rdata	input_buffer\\sender_tb.sv	/^logic [DW-1:0] rdata, wdata;$/;"	r	module:sender_tb
rdata	weight_buffer\\axi_bus_sim.sv	/^	output[DW-1:0]	rdata,$/;"	p	module:axi_bus_sim
rdata	weight_buffer\\weight_buffer.sv	/^	input [DW-1:0] 	rdata,$/;"	p	module:weight_buffer
rdata	weight_buffer\\weight_buffer_tb.sv	/^logic [DW-1:0] rdata, dw_out;$/;"	r	module:weight_buffer_tb
rdata_0	glb_ctrl\\data_path.sv	/^	input [DW-1:0] 	rdata_0,$/;"	p	module:data_path
rdata_1	glb_ctrl\\data_path.sv	/^	input [DW-1:0] 	rdata_1,$/;"	p	module:data_path
rdata_r	input_buffer\\axi_bus_sim.sv	/^reg [DW-1:0] rdata_r;$/;"	r	module:axi_bus_sim
rdata_r	weight_buffer\\axi_bus_sim.sv	/^reg [DW-1:0] rdata_r;$/;"	r	module:axi_bus_sim
reg_array	data_router\\reg_array.sv	/^module reg_array#($/;"	m
reg_array_cmd	data_router/buffer_if.sv	/^	output[1:0]			reg_array_cmd[POY],$/;"	p	module:buffer_if
reg_array_cmd	data_router\\buffer_if.sv	/^	output[1:0]			reg_array_cmd[POY],$/;"	p	module:buffer_if
reg_array_cmd	data_router\\data_router.sv	/^wire [1:0] reg_array_cmd[POY];$/;"	n	module:data_router
reg_array_cmd	data_router\\reg_array.sv	/^	input [1:0] 		reg_array_cmd$/;"	p	module:reg_array
reg_array_cmd	input_buffer\\input_buffer_tb.sv	/^logic [1:0] rpsel, reg_array_cmd[POY];$/;"	r	module:input_buffer_tb
reg_array_cmd_r	data_router/buffer_if.sv	/^reg [1:0] reg_array_cmd_r[POY];$/;"	r	module:buffer_if
reg_array_cmd_r	data_router\\buffer_if.sv	/^reg [1:0] reg_array_cmd_r[POY];$/;"	r	module:buffer_if
reg_array_dat	data_router\\data_router.sv	/^wire [DW-1:0] reg_array_dat[POY][BUFW];$/;"	n	module:data_router
reg_array_o_fifo_dat	data_router\\data_router.sv	/^wire [DW-1:0] reg_array_o_fifo_dat[POY-1][BUFW];$/;"	n	module:data_router
reg_arrays	data_router\\data_router.sv	/^for(i = 0;i < POY;i++) begin:reg_arrays$/;"	b	module:data_router
relu	pe\\relu.sv	/^module relu#($/;"	m
ren	general\\sirv_gnrl_bufs.v	/^    wire ren = o_vld & o_rdy;$/;"	n	block:sirv_gnrl_fifo.dp_gt0
ren	general\\sirv_sim_ram.v	/^    wire ren;$/;"	n	module:sirv_sim_ram
result	glb_ctrl\\data_path.sv	/^	output[DW-1:0]	result[POY][POX],$/;"	p	module:data_path
result	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic [DW-1:0] result[POY][POX];$/;"	r	module:data_path_tb
result	pe\\dwpe.sv	/^	output[DW-1:0]	result[POX-1:0],$/;"	p	module:dwpe
result	pe\\dwpe_array.sv	/^	output[DW-1:0] result[POY][POX],$/;"	p	module:dwpe_array
result	pe\\dwpe_tb.sv	/^							 result[POX];$/;"	r	module:dwpe_tb
result	pe\\mac.sv	/^	output[DW-1:0]	result,$/;"	p	module:mac
result	pe\\mac_bank.sv	/^	output [DW-1:0]	result[POX],$/;"	p	module:mac_bank
result	pe\\relu.sv	/^	output[DW-1:0] result[POX]$/;"	p	module:relu
result	pe\\svtb\\dwpe_if.sv	/^	input [DW-1:0]	result[POX];$/;"	p
result	pe\\svtb\\dwpe_if.sv	/^	output	result,$/;"	p
result	pe\\svtb\\dwpe_if.sv	/^logic [DW-1:0] pixel_array[POX], result[POX], weight;$/;"	r
result_valid	glb_ctrl\\data_path.sv	/^	output 					result_valid[POY][POX]$/;"	p	module:data_path
result_valid	glb_ctrl\\glb_ctrl.sv	/^	input 					result_valid,$/;"	p	module:glb_ctrl
result_valid	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
result_valid	glb_ctrl\\nosyn\\data_path_test.sv	/^	input 								result_valid,$/;"	p	program:data_path_test
result_valid	input_buffer\\addr_gen.sv	/^	input 					result_valid,$/;"	p	module:addr_gen
result_valid	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
result_valid	input_buffer\\input_buffer.sv	/^	input 					result_valid,$/;"	p	module:input_buffer
result_valid	input_buffer\\input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
result_valid	pe\\dwpe.sv	/^	output 					result_valid[POX]$/;"	p	module:dwpe
result_valid	pe\\dwpe_array.sv	/^	output 				 result_valid[POY][POX],$/;"	p	module:dwpe_array
result_valid	pe\\dwpe_tb.sv	/^logic result_valid[POX];$/;"	r	module:dwpe_tb
result_valid	pe\\svtb\\dwpe_if.sv	/^	output					result_valid[POX];$/;"	p
result_valid	pe\\svtb\\dwpe_if.sv	/^	output 					result_valid$/;"	p
result_valid	pe\\svtb\\dwpe_if.sv	/^logic rst_n, dwpe_ena, result_valid[POX]$/;"	r
result_valid_bit	pe\\dwpe_tb.sv	/^bit result_valid_bit; $/;"	r	module:dwpe_tb
result_valid_bit	pe\\svtb\\dwpe_test.sv	/^bit result_valid_bit; $/;"	r	program:dwpe_test
rlast	glb_ctrl\\nosyn\\axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
rlast	glb_ctrl\\nosyn\\axi_if.sv	/^logic 					rlast;$/;"	r	interface:axi_bus_if
rlast	input_buffer\\addr_gen.sv	/^	input 					rlast,$/;"	p	module:addr_gen
rlast	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
rlast	input_buffer\\axi_bus_sim.sv	/^	output 					rlast,$/;"	p	module:axi_bus_sim
rlast	input_buffer\\input_buffer.sv	/^	input 					rlast,$/;"	p	module:input_buffer
rlast	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
rlast	weight_buffer\\axi_bus_sim.sv	/^	output 					rlast,$/;"	p	module:axi_bus_sim
rlast	weight_buffer\\weight_buffer.sv	/^	input 					rlast,$/;"	p	module:weight_buffer
rlast	weight_buffer\\weight_buffer_tb.sv	/^	dw_ready, dw_comp, rlast;$/;"	r	module:weight_buffer_tb
rlast_0	glb_ctrl\\data_path.sv	/^	input 					rlast_0,$/;"	p	module:data_path
rlast_1	glb_ctrl\\data_path.sv	/^	input 					rlast_1,$/;"	p	module:data_path
row	data_router/buffer_if.sv	/^	output[7:0]			row,$/;"	p	module:buffer_if
row	data_router/data_router_tb.sv	/^logic [7:0] bank, row;$/;"	r	module:data_router_tb
row	data_router\\buffer_if.sv	/^	output[7:0]			row,$/;"	p	module:buffer_if
row	data_router\\data_router.sv	/^	output[7:0]			row,$/;"	p	module:data_router
row	data_router\\data_router_if_sim.sv	/^	input [7:0]				row,$/;"	p	module:data_router_if_sim
row	data_router\\data_router_tb.sv	/^logic [7:0] bank, row;$/;"	r	module:data_router_tb
row_base_c	input_buffer\\sender.sv	/^wire row_base_c = (row_base_r == BUFH-STRIDE);$/;"	n	module:sender
row_base_r	input_buffer\\sender.sv	/^reg [7:0] row_base_r;$/;"	r	module:sender
row_bias_cnt_c	input_buffer\\sender.sv	/^wire row_bias_cnt_c = (row_bias_cnt_r == STRIDE-1);$/;"	n	module:sender
row_bias_cnt_c_1	input_buffer\\sender.sv	/^reg row_bias_cnt_c_1;$/;"	r	module:sender
row_bias_cnt_ff	input_buffer\\sender.sv	/^wire row_bias_cnt_ff = ~row_bias_cnt_c & row_bias_cnt_c_1;$/;"	n	module:sender
row_bias_cnt_r	input_buffer\\sender.sv	/^reg [7:0] row_bias_cnt_r;$/;"	r	module:sender
row_r	data_router/buffer_if.sv	/^reg [7:0] row_r;$/;"	r	module:buffer_if
row_r	data_router\\buffer_if.sv	/^reg [7:0] row_r;$/;"	r	module:buffer_if
rp	data_router\\data_router_if_sim.sv	/^task rp;$/;"	t	module:data_router_if_sim
rp	input_buffer\\data_router_if_sim.sv	/^task rp;$/;"	t	module:data_router_if_sim
rpsel	data_router/buffer_if.sv	/^	output[1:0]			rpsel,$/;"	p	module:buffer_if
rpsel	data_router/data_router_tb.sv	/^logic [1:0] rpsel;$/;"	r	module:data_router_tb
rpsel	data_router\\buffer_if.sv	/^	output[1:0]			rpsel,$/;"	p	module:buffer_if
rpsel	data_router\\data_router.sv	/^	output[1:0]			rpsel,$/;"	p	module:data_router
rpsel	data_router\\data_router_if_sim.sv	/^	input [1:0]				rpsel$/;"	p	module:data_router_if_sim
rpsel	data_router\\data_router_tb.sv	/^logic [1:0] rpsel;$/;"	r	module:data_router_tb
rpsel	glb_ctrl\\data_path.sv	/^wire [1:0] rpsel;$/;"	n	module:data_path
rpsel	input_buffer\\data_router_if_sim.sv	/^	input [1:0]				rpsel,$/;"	p	module:data_router_if_sim
rpsel	input_buffer\\input_buffer.sv	/^	input [1:0] 		rpsel,$/;"	p	module:input_buffer
rpsel	input_buffer\\input_buffer_tb.sv	/^logic [1:0] rpsel, reg_array_cmd[POY];$/;"	r	module:input_buffer_tb
rpsel_r	data_router/buffer_if.sv	/^reg [1:0] rpsel_r;$/;"	r	module:buffer_if
rpsel_r	data_router\\buffer_if.sv	/^reg [1:0] rpsel_r;$/;"	r	module:buffer_if
rptr_dp_1	general\\sirv_gnrl_bufs.v	/^    if(DP == 1) begin:rptr_dp_1$/;"	b	block:sirv_gnrl_fifo.dp_gt0
rptr_dp_not_1	general\\sirv_gnrl_bufs.v	/^    else begin:rptr_dp_not_1$/;"	b	block:sirv_gnrl_fifo.dp_gt0
rptr_r	weight_buffer\\cyc_fifo.sv	/^reg [15:0] rptr_r;$/;"	r	module:cyc_fifo
rptr_r_e	weight_buffer\\cyc_fifo.sv	/^wire rptr_r_e = (rptr_r == 0);$/;"	n	module:cyc_fifo
rptr_r_f	weight_buffer\\cyc_fifo.sv	/^wire rptr_r_f = (rptr_r == DEPTH-1);$/;"	n	module:cyc_fifo
rptr_vec_nxt	general\\sirv_gnrl_bufs.v	/^    wire [DP-1:0] rptr_vec_nxt; $/;"	n	block:sirv_gnrl_fifo.dp_gt0
rptr_vec_r	general\\sirv_gnrl_bufs.v	/^    wire [DP-1:0] rptr_vec_r;$/;"	n	block:sirv_gnrl_fifo.dp_gt0
rr	data_router\\data_router_if_sim.sv	/^task rr;$/;"	t	module:data_router_if_sim
rr	input_buffer\\data_router_if_sim.sv	/^task rr;$/;"	t	module:data_router_if_sim
rrobin_arbt	general\\sirv_gnrl_icbs.v	/^    if(ARBT_SCHEME == 1) begin:rrobin_arbt\/\/{$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen
rrow	glb_ctrl\\data_path.sv	/^wire [7:0] rbank, rrow;$/;"	n	module:data_path
rrow	input_buffer\\data_router_if_sim.sv	/^	input [7:0]				rrow,$/;"	p	module:data_router_if_sim
rrow	input_buffer\\input_buffer.sv	/^	input [7:0] 		rrow,$/;"	p	module:input_buffer
rrow	input_buffer\\input_buffer_tb.sv	/^logic [7:0] rbank, rrow;$/;"	r	module:input_buffer_tb
rsp_fifo_i_dat	general\\sirv_gnrl_icbs.v	/^  wire [RSP_PACK_W-1:0] rsp_fifo_i_dat = {$/;"	n	module:sirv_gnrl_icb_buffer
rsp_fifo_o_dat	general\\sirv_gnrl_icbs.v	/^  wire [RSP_PACK_W-1:0] rsp_fifo_o_dat;$/;"	n	module:sirv_gnrl_icb_buffer
rsp_y_lo_hi	general\\sirv_gnrl_icbs.v	/^    wire rsp_y_lo_hi;$/;"	n	module:sirv_gnrl_icb_n2w
rspid_fifo_bypass	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_bypass;$/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_bypass	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_bypass;$/;"	n	module:sirv_gnrl_icb_splt
rspid_fifo_empty	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_empty;       $/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_empty	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_empty;       $/;"	n	module:sirv_gnrl_icb_splt
rspid_fifo_full	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_full;       $/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_full	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_full;       $/;"	n	module:sirv_gnrl_icb_splt
rspid_fifo_i_ready	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_i_ready;$/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_i_ready	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_i_ready;$/;"	n	module:sirv_gnrl_icb_splt
rspid_fifo_i_valid	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_i_valid;$/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_i_valid	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_i_valid;$/;"	n	module:sirv_gnrl_icb_splt
rspid_fifo_o_ready	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_o_ready;$/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_o_ready	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_o_ready;$/;"	n	module:sirv_gnrl_icb_splt
rspid_fifo_o_valid	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_o_valid;$/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_o_valid	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_o_valid;$/;"	n	module:sirv_gnrl_icb_splt
rspid_fifo_rdat	general\\sirv_gnrl_icbs.v	/^wire [ARBT_PTR_W-1:0] rspid_fifo_rdat;$/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_rdat	general\\sirv_gnrl_icbs.v	/^wire [SPLT_PTR_W-1:0] rspid_fifo_rdat;$/;"	n	module:sirv_gnrl_icb_splt
rspid_fifo_ren	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_ren;$/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_ren	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_ren;$/;"	n	module:sirv_gnrl_icb_splt
rspid_fifo_wdat	general\\sirv_gnrl_icbs.v	/^wire [ARBT_PTR_W-1:0] rspid_fifo_wdat;$/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_wdat	general\\sirv_gnrl_icbs.v	/^wire [SPLT_PTR_W-1:0] rspid_fifo_wdat;$/;"	n	module:sirv_gnrl_icb_splt
rspid_fifo_wen	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_wen;$/;"	n	module:sirv_gnrl_icb_arbt
rspid_fifo_wen	general\\sirv_gnrl_icbs.v	/^wire rspid_fifo_wen;$/;"	n	module:sirv_gnrl_icb_splt
rst_n	data_router/buffer_if.sv	/^	input 					rst_n,$/;"	p	module:buffer_if
rst_n	data_router/data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
rst_n	data_router\\buffer_if.sv	/^	input 					rst_n,$/;"	p	module:buffer_if
rst_n	data_router\\data_router.sv	/^	input 					rst_n,$/;"	p	module:data_router
rst_n	data_router\\data_router_if_sim.sv	/^	input 						rst_n,$/;"	p	module:data_router_if_sim
rst_n	data_router\\data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
rst_n	data_router\\reg_array.sv	/^	input 					rst_n,$/;"	p	module:reg_array
rst_n	general\\sirv_1cyc_sram_ctrl.v	/^  input  rst_n$/;"	p	module:sirv_1cyc_sram_ctrl
rst_n	general\\sirv_gnrl_bufs.v	/^  input           rst_n$/;"	p	module:sirv_gnrl_bypbuf
rst_n	general\\sirv_gnrl_bufs.v	/^  input           rst_n$/;"	p	module:sirv_gnrl_fifo
rst_n	general\\sirv_gnrl_bufs.v	/^  input           rst_n$/;"	p	module:sirv_gnrl_pipe_stage
rst_n	general\\sirv_gnrl_bufs.v	/^  input           rst_n, $/;"	p	module:sirv_gnrl_sync
rst_n	general\\sirv_gnrl_bufs.v	/^  input  rst_n $/;"	p	module:sirv_gnrl_cdc_rx
rst_n	general\\sirv_gnrl_bufs.v	/^  input  rst_n $/;"	p	module:sirv_gnrl_cdc_tx
rst_n	general\\sirv_gnrl_dffs.v	/^  input               rst_n$/;"	p	module:sirv_gnrl_dfflr
rst_n	general\\sirv_gnrl_dffs.v	/^  input               rst_n$/;"	p	module:sirv_gnrl_dfflrs
rst_n	general\\sirv_gnrl_dffs.v	/^  input               rst_n$/;"	p	module:sirv_gnrl_dffr
rst_n	general\\sirv_gnrl_dffs.v	/^  input               rst_n$/;"	p	module:sirv_gnrl_dffrs
rst_n	general\\sirv_gnrl_icbs.v	/^  input  rst_n $/;"	p	module:sirv_gnrl_axi_buffer
rst_n	general\\sirv_gnrl_icbs.v	/^  input  rst_n$/;"	p	module:sirv_gnrl_icb2apb
rst_n	general\\sirv_gnrl_icbs.v	/^  input  rst_n$/;"	p	module:sirv_gnrl_icb2axi
rst_n	general\\sirv_gnrl_icbs.v	/^  input  rst_n$/;"	p	module:sirv_gnrl_icb32towishb8
rst_n	general\\sirv_gnrl_icbs.v	/^  input  rst_n$/;"	p	module:sirv_gnrl_icb_arbt
rst_n	general\\sirv_gnrl_icbs.v	/^  input  rst_n$/;"	p	module:sirv_gnrl_icb_buffer
rst_n	general\\sirv_gnrl_icbs.v	/^  input  rst_n$/;"	p	module:sirv_gnrl_icb_n2w
rst_n	general\\sirv_gnrl_icbs.v	/^  input  rst_n$/;"	p	module:sirv_gnrl_icb_splt
rst_n	general\\sirv_gnrl_ram.v	/^  input            rst_n,$/;"	p	module:sirv_gnrl_ram
rst_n	general\\sirv_sram_icb_ctrl.v	/^  input  rst_n$/;"	p	module:sirv_sram_icb_ctrl
rst_n	glb_ctrl\\data_path.sv	/^	input 					rst_n,$/;"	p	module:data_path
rst_n	glb_ctrl\\glb_ctrl.sv	/^	input 					rst_n,$/;"	p	module:glb_ctrl
rst_n	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic rst_n;$/;"	r	module:data_path_tb
rst_n	glb_ctrl\\nosyn\\data_path_test.sv	/^	input 								rst_n,$/;"	p	program:data_path_test
rst_n	input_buffer\\addr_gen.sv	/^	input 					rst_n,$/;"	p	module:addr_gen
rst_n	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
rst_n	input_buffer\\axi_bus_sim.sv	/^	input 					rst_n,$/;"	p	module:axi_bus_sim
rst_n	input_buffer\\data_router_if_sim.sv	/^	input 						rst_n,$/;"	p	module:data_router_if_sim
rst_n	input_buffer\\input_buffer.sv	/^	input 					rst_n, $/;"	p	module:input_buffer
rst_n	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
rst_n	input_buffer\\sender.sv	/^	input 					rst_n,$/;"	p	module:sender
rst_n	input_buffer\\sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
rst_n	pe\\dwpe.sv	/^	input 					rst_n,$/;"	p	module:dwpe
rst_n	pe\\dwpe_array.sv	/^	input 				 rst_n,$/;"	p	module:dwpe_array
rst_n	pe\\dwpe_tb.sv	/^logic clk, rst_n, dwpe_ena;$/;"	r	module:dwpe_tb
rst_n	pe\\mac.sv	/^	input 					rst_n$/;"	p	module:mac
rst_n	pe\\mac_bank.sv	/^	input 					rst_n,$/;"	p	module:mac_bank
rst_n	pe\\svtb\\dwpe_if.sv	/^	input 					rst_n,$/;"	p
rst_n	pe\\svtb\\dwpe_if.sv	/^	output   rst_n$/;"	p
rst_n	pe\\svtb\\dwpe_if.sv	/^logic rst_n, dwpe_ena, result_valid[POX]$/;"	r
rst_n	weight_buffer\\axi_bus_sim.sv	/^	input 					rst_n,$/;"	p	module:axi_bus_sim
rst_n	weight_buffer\\cyc_fifo.sv	/^	input rst_n,$/;"	p	module:cyc_fifo
rst_n	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
rst_n	weight_buffer\\dwaddr_gen.sv	/^	input 					rst_n,$/;"	p	module:dwaddr_gen
rst_n	weight_buffer\\weight_buffer.sv	/^	input 					rst_n,$/;"	p	module:weight_buffer
rst_n	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
rvalid	glb_ctrl\\nosyn\\axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
rvalid	glb_ctrl\\nosyn\\axi_if.sv	/^logic 					rvalid;$/;"	r	interface:axi_bus_if
rvalid	input_buffer\\axi_bus_sim.sv	/^	output 					rvalid$/;"	p	module:axi_bus_sim
rvalid	input_buffer\\input_buffer.sv	/^	input 					rvalid,$/;"	p	module:input_buffer
rvalid	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
rvalid	input_buffer\\sender.sv	/^	input 					rvalid,$/;"	p	module:sender
rvalid	input_buffer\\sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
rvalid	weight_buffer\\axi_bus_sim.sv	/^	output 					rvalid$/;"	p	module:axi_bus_sim
rvalid	weight_buffer\\weight_buffer.sv	/^	input 					rvalid,$/;"	p	module:weight_buffer
rvalid	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
rvalid_0	glb_ctrl\\data_path.sv	/^	input 					rvalid_0,$/;"	p	module:data_path
rvalid_1	glb_ctrl\\data_path.sv	/^	input 					rvalid_1,$/;"	p	module:data_path
rvalid_r	input_buffer\\axi_bus_sim.sv	/^reg rvalid_r;$/;"	r	module:axi_bus_sim
rvalid_r	weight_buffer\\axi_bus_sim.sv	/^reg rvalid_r;$/;"	r	module:axi_bus_sim
rw_fifo_empty	general\\sirv_gnrl_icbs.v	/^  wire rw_fifo_empty   = (~rw_fifo_o_valid);$/;"	n	module:sirv_gnrl_icb2axi
rw_fifo_full	general\\sirv_gnrl_icbs.v	/^  wire rw_fifo_full;$/;"	n	module:sirv_gnrl_icb2axi
rw_fifo_i_ready	general\\sirv_gnrl_icbs.v	/^  wire rw_fifo_i_ready;$/;"	n	module:sirv_gnrl_icb2axi
rw_fifo_i_valid	general\\sirv_gnrl_icbs.v	/^  wire rw_fifo_i_valid = rw_fifo_wen;$/;"	n	module:sirv_gnrl_icb2axi
rw_fifo_o_ready	general\\sirv_gnrl_icbs.v	/^  wire rw_fifo_o_ready = rw_fifo_ren;$/;"	n	module:sirv_gnrl_icb2axi
rw_fifo_o_valid	general\\sirv_gnrl_icbs.v	/^  wire rw_fifo_o_valid ;$/;"	n	module:sirv_gnrl_icb2axi
rw_fifo_ren	general\\sirv_gnrl_icbs.v	/^  wire rw_fifo_ren = i_icb_rsp_valid & i_icb_rsp_ready;$/;"	n	module:sirv_gnrl_icb2axi
rw_fifo_wen	general\\sirv_gnrl_icbs.v	/^  wire rw_fifo_wen = i_icb_cmd_valid & i_icb_cmd_ready;$/;"	n	module:sirv_gnrl_icb2axi
sd	general\\sirv_gnrl_ram.v	/^  input            sd,$/;"	p	module:sirv_gnrl_ram
sdram_sim	glb_ctrl\\nosyn\\data_pool.sv	/^module sdram_sim #($/;"	m
sel_i_icb_rsp_err	general\\sirv_gnrl_icbs.v	/^        reg sel_i_icb_rsp_err;$/;"	r	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.ptr_1hot_rsp
sel_i_icb_rsp_excl_ok	general\\sirv_gnrl_icbs.v	/^        reg sel_i_icb_rsp_excl_ok;$/;"	r	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.ptr_1hot_rsp
sel_i_icb_rsp_rdata	general\\sirv_gnrl_icbs.v	/^        reg [DW-1:0] sel_i_icb_rsp_rdata; $/;"	r	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.ptr_1hot_rsp
sel_i_icb_rsp_usr	general\\sirv_gnrl_icbs.v	/^        reg [USR_W-1:0] sel_i_icb_rsp_usr; $/;"	r	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.ptr_1hot_rsp
sel_icb_rsp_PROC	general\\sirv_gnrl_icbs.v	/^        always @ (*) begin : sel_icb_rsp_PROC$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.ptr_1hot_rsp
sel_o_apb_cmd_ready	general\\sirv_gnrl_icbs.v	/^reg sel_o_apb_cmd_ready;$/;"	r	module:sirv_gnrl_icb_splt
sel_o_apb_cmd_ready_PROC	general\\sirv_gnrl_icbs.v	/^    always @ (*) begin : sel_o_apb_cmd_ready_PROC$/;"	b	block:sirv_gnrl_icb_arbt.arbt_num_gt_1_gen
sel_o_apb_cmd_ready_PROC	general\\sirv_gnrl_icbs.v	/^    always @ (*) begin : sel_o_apb_cmd_ready_PROC$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen
sel_o_icb_cmd_addr	general\\sirv_gnrl_icbs.v	/^reg [AW-1:0]   sel_o_icb_cmd_addr; $/;"	r	module:sirv_gnrl_icb_arbt
sel_o_icb_cmd_beat	general\\sirv_gnrl_icbs.v	/^reg [2-1:0]    sel_o_icb_cmd_beat ;$/;"	r	module:sirv_gnrl_icb_arbt
sel_o_icb_cmd_burst	general\\sirv_gnrl_icbs.v	/^reg [2-1:0]    sel_o_icb_cmd_burst;$/;"	r	module:sirv_gnrl_icb_arbt
sel_o_icb_cmd_excl	general\\sirv_gnrl_icbs.v	/^reg [1-1:0]    sel_o_icb_cmd_excl ;$/;"	r	module:sirv_gnrl_icb_arbt
sel_o_icb_cmd_lock	general\\sirv_gnrl_icbs.v	/^reg [1-1:0]    sel_o_icb_cmd_lock ;$/;"	r	module:sirv_gnrl_icb_arbt
sel_o_icb_cmd_read	general\\sirv_gnrl_icbs.v	/^reg [1-1:0]    sel_o_icb_cmd_read; $/;"	r	module:sirv_gnrl_icb_arbt
sel_o_icb_cmd_size	general\\sirv_gnrl_icbs.v	/^reg [2-1:0]    sel_o_icb_cmd_size ;$/;"	r	module:sirv_gnrl_icb_arbt
sel_o_icb_cmd_usr	general\\sirv_gnrl_icbs.v	/^reg [USR_W-1:0]sel_o_icb_cmd_usr  ;$/;"	r	module:sirv_gnrl_icb_arbt
sel_o_icb_cmd_wdata	general\\sirv_gnrl_icbs.v	/^reg [DW-1:0]   sel_o_icb_cmd_wdata; $/;"	r	module:sirv_gnrl_icb_arbt
sel_o_icb_cmd_wmask	general\\sirv_gnrl_icbs.v	/^reg [DW\/8-1:0] sel_o_icb_cmd_wmask;$/;"	r	module:sirv_gnrl_icb_arbt
sender	input_buffer\\sender.sv	/^module sender#($/;"	m
sender_tb	input_buffer\\sender_tb.sv	/^module sender_tb;$/;"	m
shift	data_router/buffer_if.sv	/^task shift;$/;"	t	module:buffer_if
shift	data_router\\buffer_if.sv	/^task shift;$/;"	t	module:buffer_if
shift_cnt	data_router/buffer_if.sv	/^reg [3:0] shift_cnt; \/\/shift maxium smaller than 9$/;"	r	module:buffer_if
shift_cnt	data_router\\buffer_if.sv	/^reg [3:0] shift_cnt; \/\/shift maxium smaller than 9$/;"	r	module:buffer_if
shift_cnt_f	data_router/buffer_if.sv	/^wire shift_cnt_f = (shift_cnt == (KSIZE - 2));$/;"	n	module:buffer_if
shift_cnt_f	data_router\\buffer_if.sv	/^wire shift_cnt_f = (shift_cnt == (KSIZE - 2));$/;"	n	module:buffer_if
shift_state_detect	data_router/buffer_if.sv	/^wire shift_state_detect = (state == SHIFT);$/;"	n	module:buffer_if
shift_state_detect	data_router\\buffer_if.sv	/^wire shift_state_detect = (state == SHIFT);$/;"	n	module:buffer_if
sirv_1cyc_sram_ctrl	general\\sirv_1cyc_sram_ctrl.v	/^module sirv_1cyc_sram_ctrl #($/;"	m
sirv_gnrl_axi_buffer	general\\sirv_gnrl_icbs.v	/^module sirv_gnrl_axi_buffer$/;"	m
sirv_gnrl_bypbuf	general\\sirv_gnrl_bufs.v	/^module sirv_gnrl_bypbuf # ($/;"	m
sirv_gnrl_cdc_rx	general\\sirv_gnrl_bufs.v	/^module sirv_gnrl_cdc_rx$/;"	m
sirv_gnrl_cdc_tx	general\\sirv_gnrl_bufs.v	/^module sirv_gnrl_cdc_tx$/;"	m
sirv_gnrl_dffl	general\\sirv_gnrl_dffs.v	/^module sirv_gnrl_dffl # ($/;"	m
sirv_gnrl_dfflr	general\\sirv_gnrl_dffs.v	/^module sirv_gnrl_dfflr # ($/;"	m
sirv_gnrl_dfflrs	general\\sirv_gnrl_dffs.v	/^module sirv_gnrl_dfflrs # ($/;"	m
sirv_gnrl_dffr	general\\sirv_gnrl_dffs.v	/^module sirv_gnrl_dffr # ($/;"	m
sirv_gnrl_dffrs	general\\sirv_gnrl_dffs.v	/^module sirv_gnrl_dffrs # ($/;"	m
sirv_gnrl_fifo	general\\sirv_gnrl_bufs.v	/^module sirv_gnrl_fifo # ($/;"	m
sirv_gnrl_icb2apb	general\\sirv_gnrl_icbs.v	/^module sirv_gnrl_icb2apb # ($/;"	m
sirv_gnrl_icb2axi	general\\sirv_gnrl_icbs.v	/^module sirv_gnrl_icb2axi # ($/;"	m
sirv_gnrl_icb32towishb8	general\\sirv_gnrl_icbs.v	/^module sirv_gnrl_icb32towishb8 # ($/;"	m
sirv_gnrl_icb_arbt	general\\sirv_gnrl_icbs.v	/^module sirv_gnrl_icb_arbt # ($/;"	m
sirv_gnrl_icb_buffer	general\\sirv_gnrl_icbs.v	/^module sirv_gnrl_icb_buffer # ($/;"	m
sirv_gnrl_icb_n2w	general\\sirv_gnrl_icbs.v	/^module sirv_gnrl_icb_n2w # ($/;"	m
sirv_gnrl_icb_splt	general\\sirv_gnrl_icbs.v	/^module sirv_gnrl_icb_splt # ($/;"	m
sirv_gnrl_ltch	general\\sirv_gnrl_dffs.v	/^module sirv_gnrl_ltch # ($/;"	m
sirv_gnrl_pipe_stage	general\\sirv_gnrl_bufs.v	/^module sirv_gnrl_pipe_stage # ($/;"	m
sirv_gnrl_ram	general\\sirv_gnrl_ram.v	/^module sirv_gnrl_ram$/;"	m
sirv_gnrl_sync	general\\sirv_gnrl_bufs.v	/^module sirv_gnrl_sync # ($/;"	m
sirv_gnrl_xchecker	general\\sirv_gnrl_xchecker.v	/^module sirv_gnrl_xchecker # ($/;"	m
sirv_sim_ram	general\\sirv_sim_ram.v	/^module sirv_sim_ram $/;"	m
sirv_sram_icb_ctrl	general\\sirv_sram_icb_ctrl.v	/^module sirv_sram_icb_ctrl #($/;"	m
splt_num_eq_1_gen	general\\sirv_gnrl_icbs.v	/^  if(SPLT_NUM == 1) begin:splt_num_eq_1_gen\/\/ {$/;"	b	module:sirv_gnrl_icb_splt
splt_num_gt_1_gen	general\\sirv_gnrl_icbs.v	/^  else begin:splt_num_gt_1_gen\/\/{$/;"	b	module:sirv_gnrl_icb_splt
sram_active	general\\sirv_sram_icb_ctrl.v	/^  wire sram_active;$/;"	n	module:sirv_sram_icb_ctrl
sram_ctrl_active	general\\sirv_1cyc_sram_ctrl.v	/^  output sram_ctrl_active,$/;"	p	module:sirv_1cyc_sram_ctrl
sram_ctrl_active	general\\sirv_sram_icb_ctrl.v	/^  output sram_ctrl_active,$/;"	p	module:sirv_sram_icb_ctrl
ssd_r_1	data_router/buffer_if.sv	/^reg ssd_r_1, ssd_r_2;$/;"	r	module:buffer_if
ssd_r_1	data_router\\buffer_if.sv	/^reg ssd_r_1, ssd_r_2;$/;"	r	module:buffer_if
ssd_r_2	data_router/buffer_if.sv	/^reg ssd_r_1, ssd_r_2;$/;"	r	module:buffer_if
ssd_r_2	data_router\\buffer_if.sv	/^reg ssd_r_1, ssd_r_2;$/;"	r	module:buffer_if
state	data_router/buffer_if.sv	/^reg [2:0] state, nstate;$/;"	r	module:buffer_if
state	data_router\\buffer_if.sv	/^reg [2:0] state, nstate;$/;"	r	module:buffer_if
syn_fifo	data_router\\syn_fifo.sv	/^module syn_fifo#($/;"	m
sync_dat	general\\sirv_gnrl_bufs.v	/^  wire [DW-1:0] sync_dat [DP-1:0];$/;"	n	module:sirv_gnrl_sync
sync_gen	general\\sirv_gnrl_bufs.v	/^    for(i=0;i<DP;i=i+1) begin:sync_gen$/;"	b	module:sirv_gnrl_sync
sys_ena	glb_ctrl\\glb_ctrl.sv	/^	input 					sys_ena,$/;"	p	module:glb_ctrl
tcm_cgstop	general\\sirv_1cyc_sram_ctrl.v	/^  input  tcm_cgstop,$/;"	p	module:sirv_1cyc_sram_ctrl
tcm_cgstop	general\\sirv_sram_icb_ctrl.v	/^  input  tcm_cgstop,$/;"	p	module:sirv_sram_icb_ctrl
test	pe\\svtb\\dwpe_if.sv	/^modport test($/;"	M
test_mode	general\\sirv_1cyc_sram_ctrl.v	/^  input  test_mode,$/;"	p	module:sirv_1cyc_sram_ctrl
test_mode	general\\sirv_sram_icb_ctrl.v	/^  input  test_mode,$/;"	p	module:sirv_sram_icb_ctrl
tresult	pe\\dwpe_tb.sv	/^int tresult[POX];$/;"	r	module:dwpe_tb
tresult	pe\\svtb\\dwpe_test.sv	/^int tresult[POX];$/;"	r	program:dwpe_test
true_result	pe\\dwpe_tb.sv	/^task true_result;$/;"	t	module:dwpe_tb
true_result	pe\\svtb\\dwpe_test.sv	/^task true_result;$/;"	t	program:dwpe_test
uop_cmd_addr	general\\sirv_1cyc_sram_ctrl.v	/^  input  [AW-1:0] uop_cmd_addr, $/;"	p	module:sirv_1cyc_sram_ctrl
uop_cmd_read	general\\sirv_1cyc_sram_ctrl.v	/^  input  uop_cmd_read,  \/\/ Read or write$/;"	p	module:sirv_1cyc_sram_ctrl
uop_cmd_ready	general\\sirv_1cyc_sram_ctrl.v	/^  output uop_cmd_ready, \/\/ Handshake ready$/;"	p	module:sirv_1cyc_sram_ctrl
uop_cmd_usr	general\\sirv_1cyc_sram_ctrl.v	/^  input  [USR_W-1:0] uop_cmd_usr, $/;"	p	module:sirv_1cyc_sram_ctrl
uop_cmd_valid	general\\sirv_1cyc_sram_ctrl.v	/^  input  uop_cmd_valid, \/\/ Handshake valid$/;"	p	module:sirv_1cyc_sram_ctrl
uop_cmd_wdata	general\\sirv_1cyc_sram_ctrl.v	/^  input  [DW-1:0] uop_cmd_wdata, $/;"	p	module:sirv_1cyc_sram_ctrl
uop_cmd_wmask	general\\sirv_1cyc_sram_ctrl.v	/^  input  [MW-1:0] uop_cmd_wmask, $/;"	p	module:sirv_1cyc_sram_ctrl
uop_rsp_rdata	general\\sirv_1cyc_sram_ctrl.v	/^  output [DW-1:0] uop_rsp_rdata, $/;"	p	module:sirv_1cyc_sram_ctrl
uop_rsp_ready	general\\sirv_1cyc_sram_ctrl.v	/^  input  uop_rsp_ready, \/\/ Response ready$/;"	p	module:sirv_1cyc_sram_ctrl
uop_rsp_usr	general\\sirv_1cyc_sram_ctrl.v	/^  output [USR_W-1:0] uop_rsp_usr, $/;"	p	module:sirv_1cyc_sram_ctrl
uop_rsp_valid	general\\sirv_1cyc_sram_ctrl.v	/^  output uop_rsp_valid, \/\/ Response valid $/;"	p	module:sirv_1cyc_sram_ctrl
vec_en	general\\sirv_gnrl_bufs.v	/^    wire vec_en = (ren ^ wen );$/;"	n	block:sirv_gnrl_fifo.dp_gt0
vec_nxt	general\\sirv_gnrl_bufs.v	/^    wire [DP:0] vec_nxt; $/;"	n	block:sirv_gnrl_fifo.dp_gt0
vec_r	general\\sirv_gnrl_bufs.v	/^    wire [DP:0] vec_r;$/;"	n	block:sirv_gnrl_fifo.dp_gt0
vld_clr	general\\sirv_gnrl_bufs.v	/^      wire vld_clr;$/;"	n	block:sirv_gnrl_pipe_stage.dp_gt_0
vld_clr	general\\sirv_gnrl_bufs.v	/^wire vld_clr = o_vld & o_rdy_sync;$/;"	n	module:sirv_gnrl_cdc_tx
vld_ena	general\\sirv_gnrl_bufs.v	/^      wire vld_ena;$/;"	n	block:sirv_gnrl_pipe_stage.dp_gt_0
vld_ena	general\\sirv_gnrl_bufs.v	/^wire vld_ena = vld_set | vld_clr;$/;"	n	module:sirv_gnrl_cdc_tx
vld_msk_payload	general\\sirv_gnrl_icbs.v	/^      else begin: vld_msk_payload$/;"	b	block:sirv_gnrl_icb_splt.splt_num_gt_1_gen.o_icb_cmd_valid_gen
vld_nxt	general\\sirv_gnrl_bufs.v	/^      wire vld_nxt;$/;"	n	block:sirv_gnrl_pipe_stage.dp_gt_0
vld_nxt	general\\sirv_gnrl_bufs.v	/^wire vld_nxt = vld_set | (~vld_clr);$/;"	n	module:sirv_gnrl_cdc_tx
vld_r	general\\sirv_gnrl_bufs.v	/^      wire vld_r;$/;"	n	block:sirv_gnrl_pipe_stage.dp_gt_0
vld_r	general\\sirv_gnrl_bufs.v	/^wire vld_r;$/;"	n	module:sirv_gnrl_cdc_tx
vld_set	general\\sirv_gnrl_bufs.v	/^      wire vld_set;$/;"	n	block:sirv_gnrl_pipe_stage.dp_gt_0
vld_set	general\\sirv_gnrl_bufs.v	/^wire vld_set = i_vld & i_rdy;$/;"	n	module:sirv_gnrl_cdc_tx
wb_ack	general\\sirv_gnrl_icbs.v	/^  input            wb_ack,     \/\/ bus cycle acknowledge output$/;"	p	module:sirv_gnrl_icb32towishb8
wb_adr	general\\sirv_gnrl_icbs.v	/^  output  [AW-1:0] wb_adr,     \/\/ lower address bits$/;"	p	module:sirv_gnrl_icb32towishb8
wb_cyc	general\\sirv_gnrl_icbs.v	/^  output           wb_cyc,     \/\/ valid bus cycle input$/;"	p	module:sirv_gnrl_icb32towishb8
wb_dat_r	general\\sirv_gnrl_icbs.v	/^  input   [8-1:0]  wb_dat_r,   \/\/ databus output$/;"	p	module:sirv_gnrl_icb32towishb8
wb_dat_r_remap	general\\sirv_gnrl_icbs.v	/^  wire  [32-1:0]  wb_dat_r_remap = $/;"	n	module:sirv_gnrl_icb32towishb8
wb_dat_w	general\\sirv_gnrl_icbs.v	/^  output  [8-1:0]  wb_dat_w,   \/\/ databus input$/;"	p	module:sirv_gnrl_icb32towishb8
wb_stb	general\\sirv_gnrl_icbs.v	/^  output           wb_stb,     \/\/ stobe\/core select signal$/;"	p	module:sirv_gnrl_icb32towishb8
wb_we	general\\sirv_gnrl_icbs.v	/^  output           wb_we,      \/\/ write enable input$/;"	p	module:sirv_gnrl_icb32towishb8
wbank	input_buffer\\data_router_if_sim.sv	/^	input [7:0] 			wbank,$/;"	p	module:data_router_if_sim
wbank	input_buffer\\input_buffer.sv	/^wire [7:0] wbank, wrow;$/;"	n	module:input_buffer
wbank	input_buffer\\sender.sv	/^	output[7:0]			wbank,$/;"	p	module:sender
wbank	input_buffer\\sender_tb.sv	/^logic [7:0] wbank, wrow;$/;"	r	module:sender_tb
wbank_c	input_buffer\\sender.sv	/^wire wbank_c = (wbank_r == POY-1);$/;"	n	module:sender
wbank_c_1	input_buffer\\sender.sv	/^reg wbank_c_1;$/;"	r	module:sender
wbank_ff	input_buffer\\sender.sv	/^wire wbank_ff = ~wbank_c & wbank_c_1;$/;"	n	module:sender
wbank_r	input_buffer\\sender.sv	/^reg [1:0] wbank_r;$/;"	r	module:sender
wcol	input_buffer\\data_router_if_sim.sv	/^	input [27:0] 			wcol$/;"	p	module:data_router_if_sim
wcol	input_buffer\\input_buffer.sv	/^wire [27:0] wcol;$/;"	n	module:input_buffer
wcol	input_buffer\\sender.sv	/^	output[27:0]		wcol$/;"	p	module:sender
wcol	input_buffer\\sender_tb.sv	/^logic [27:0] wcol;$/;"	r	module:sender_tb
wcol_c	input_buffer\\sender.sv	/^wire wcol_c = (wcol_r == BUFW-1);$/;"	n	module:sender
wcol_c_1	input_buffer\\sender.sv	/^reg wcol_c_1;$/;"	r	module:sender
wcol_ff	input_buffer\\sender.sv	/^wire wcol_ff = ~wcol_c & wcol_c_1;$/;"	n	module:sender
wcol_r	input_buffer\\sender.sv	/^reg [27:0] wcol_r;$/;"	r	module:sender
wdata	input_buffer\\data_router_if_sim.sv	/^	input [DW-1:0]		wdata,$/;"	p	module:data_router_if_sim
wdata	input_buffer\\input_buffer.sv	/^wire [DW-1:0] wdata;$/;"	n	module:input_buffer
wdata	input_buffer\\sender.sv	/^	output[DW-1:0] 	wdata,$/;"	p	module:sender
wdata	input_buffer\\sender_tb.sv	/^logic [DW-1:0] rdata, wdata;$/;"	r	module:sender_tb
we	general\\sirv_gnrl_ram.v	/^  input            we,$/;"	p	module:sirv_gnrl_ram
we	general\\sirv_sim_ram.v	/^  input             we,$/;"	p	module:sirv_sim_ram
weight	pe\\dwpe.sv	/^	input [DW-1:0]	weight,$/;"	p	module:dwpe
weight	pe\\dwpe_array.sv	/^	input [DW-1:0] weight,$/;"	p	module:dwpe_array
weight	pe\\dwpe_tb.sv	/^							 weight,$/;"	r	module:dwpe_tb
weight	pe\\mac.sv	/^	input [DW-1:0] 	weight,$/;"	p	module:mac
weight	pe\\mac_bank.sv	/^	input [DW-1:0]	weight,$/;"	p	module:mac_bank
weight	pe\\svtb\\dwpe_if.sv	/^	input 	weight,$/;"	p
weight	pe\\svtb\\dwpe_if.sv	/^	output [DW-1:0] weight;$/;"	p
weight	pe\\svtb\\dwpe_if.sv	/^logic [DW-1:0] pixel_array[POX], result[POX], weight;$/;"	r
weight_buffer	weight_buffer\\weight_buffer.sv	/^module weight_buffer#($/;"	m
weight_buffer_tb	weight_buffer\\weight_buffer_tb.sv	/^module weight_buffer_tb;$/;"	m
weight_init_addr	glb_ctrl\\data_path.sv	/^	input [AW-1:0]	weight_init_addr,$/;"	p	module:data_path
weight_init_addr	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic [AW-1:0] data_init_addr, weight_init_addr;$/;"	r	module:data_path_tb
weight_init_addr	glb_ctrl\\nosyn\\data_path_test.sv	/^	output logic [AW-1:0] weight_init_addr,$/;"	p	program:data_path_test
weight_init_addr_in	glb_ctrl\\glb_ctrl.sv	/^	input [AW-1:0]	weight_init_addr_in,$/;"	p	module:glb_ctrl
weight_init_addr_out	glb_ctrl\\glb_ctrl.sv	/^	output[AW-1:0]	weight_init_addr_out,$/;"	p	module:glb_ctrl
weight_load	glb_ctrl\\data_path.sv	/^wire dwpe_ena, weight_load;$/;"	n	module:data_path
weight_load	input_buffer\\addr_gen.sv	/^	output 					weight_load,$/;"	p	module:addr_gen
weight_load	input_buffer\\input_buffer.sv	/^	output 					weight_load,$/;"	p	module:input_buffer
weight_load	input_buffer\\input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
weight_load	weight_buffer\\cyc_fifo.sv	/^	input 					weight_load,$/;"	p	module:cyc_fifo
weight_load	weight_buffer\\dwaddr_gen.sv	/^	input 					weight_load,$/;"	p	module:dwaddr_gen
weight_load	weight_buffer\\weight_buffer.sv	/^	input 					weight_load,$/;"	p	module:weight_buffer
weight_load	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
wem	general\\sirv_gnrl_ram.v	/^  input [MW-1:0]   wem,$/;"	p	module:sirv_gnrl_ram
wem	general\\sirv_sim_ram.v	/^  input  [MW-1:0]   wem,$/;"	p	module:sirv_sim_ram
wen	general\\sirv_gnrl_bufs.v	/^    wire wen = i_vld & i_rdy;$/;"	n	block:sirv_gnrl_fifo.dp_gt0
wen	general\\sirv_sim_ram.v	/^    wire [MW-1:0] wen;$/;"	n	module:sirv_sim_ram
wptr_dp_1	general\\sirv_gnrl_bufs.v	/^    if(DP == 1) begin:wptr_dp_1$/;"	b	block:sirv_gnrl_fifo.dp_gt0
wptr_dp_not_1	general\\sirv_gnrl_bufs.v	/^    else begin:wptr_dp_not_1$/;"	b	block:sirv_gnrl_fifo.dp_gt0
wptr_r	weight_buffer\\cyc_fifo.sv	/^reg [15:0] wptr_r;$/;"	r	module:cyc_fifo
wptr_r_e	weight_buffer\\cyc_fifo.sv	/^wire wptr_r_e = (wptr_r == 0);$/;"	n	module:cyc_fifo
wptr_r_f	weight_buffer\\cyc_fifo.sv	/^wire wptr_r_f = (wptr_r == DEPTH-1);$/;"	n	module:cyc_fifo
wptr_vec_nxt	general\\sirv_gnrl_bufs.v	/^    wire [DP-1:0] wptr_vec_nxt; $/;"	n	block:sirv_gnrl_fifo.dp_gt0
wptr_vec_r	general\\sirv_gnrl_bufs.v	/^    wire [DP-1:0] wptr_vec_r;$/;"	n	block:sirv_gnrl_fifo.dp_gt0
wrow	input_buffer\\data_router_if_sim.sv	/^	input [7:0]				wrow,$/;"	p	module:data_router_if_sim
wrow	input_buffer\\input_buffer.sv	/^wire [7:0] wbank, wrow;$/;"	n	module:input_buffer
wrow	input_buffer\\sender.sv	/^	output[7:0]			wrow,$/;"	p	module:sender
wrow	input_buffer\\sender_tb.sv	/^logic [7:0] wbank, wrow;$/;"	r	module:sender_tb
wvalid	input_buffer\\data_router_if_sim.sv	/^	input 						wvalid,$/;"	p	module:data_router_if_sim
wvalid	input_buffer\\input_buffer.sv	/^wire wvalid;$/;"	n	module:input_buffer
wvalid	input_buffer\\sender.sv	/^	output 					wvalid,$/;"	p	module:sender
x_w_32	general\\sirv_gnrl_icbs.v	/^    if(X_W == 32) begin: x_w_32\/\/{$/;"	b	module:sirv_gnrl_icb_n2w
y_w_64	general\\sirv_gnrl_icbs.v	/^      if(Y_W == 64) begin: y_w_64\/\/{$/;"	b	block:sirv_gnrl_icb_n2w.x_w_32
