(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : SSD1332.brd                                   )
(    Software Version : 16.6P004                                      )
(    Date/Time        : Wed Aug 08 00:23:22 2018                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'E:\ORCAD_16.5_STUDY\SSD1332_OLED_MODULE\allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'E:/ORCAD_16.5_STUDY/SSD1332_OLED_MODULE/allegro/SSD1332.brd';
NEW_BOARD_NAME 'E:/ORCAD_16.5_STUDY/SSD1332_OLED_MODULE/allegro/SSD1332.brd';

CmdLine: netrev.exe -y 1 -n -i E:\ORCAD_16.5_STUDY\SSD1332_OLED_MODULE\allegro E:\ORCAD_16.5_STUDY\SSD1332_OLED_MODULE\allegro\SSD1332.brd E:\ORCAD_16.5_STUDY\SSD1332_OLED_MODULE\allegro\SSD1332.brd

------ Preparing to read pst files ------

Starting to read E:/ORCAD_16.5_STUDY/SSD1332_OLED_MODULE/allegro/pstchip.dat 
   Finished reading E:/ORCAD_16.5_STUDY/SSD1332_OLED_MODULE/allegro/pstchip.dat (00:00:00.05)
Starting to read E:/ORCAD_16.5_STUDY/SSD1332_OLED_MODULE/allegro/pstxprt.dat 
   Finished reading E:/ORCAD_16.5_STUDY/SSD1332_OLED_MODULE/allegro/pstxprt.dat (00:00:00.00)
Starting to read E:/ORCAD_16.5_STUDY/SSD1332_OLED_MODULE/allegro/pstxnet.dat 
   Finished reading E:/ORCAD_16.5_STUDY/SSD1332_OLED_MODULE/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_16.6/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/symbols 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 
           C:/USERS/RIYENAS0925/APPDATA/ROAMING/SPB_DATA/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Aug 8 0:23:22 2018
   DESIGN NAME : 'SSD1332'
   PACKAGING ON Sep 10 2012 04:46:09

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:12
elapsed time  0:00:00

