// Seed: 3509280388
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    output wire id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wor id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10,
    input supply1 id_11,
    output uwire id_12
);
  wire id_14;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply1 id_1
);
  assign id_1 = 1;
  reg id_3;
  module_0(
      id_0, id_0, id_0, id_1, id_0, id_0, id_0, id_1, id_0, id_0, id_0, id_0, id_1
  );
  always force id_1 = id_3;
endmodule
