#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 19 08:10:00 2019
# Process ID: 12604
# Current directory: C:/POC/POC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent932 C:\POC\POC\POC.xpr
# Log file: C:/POC/POC/vivado.log
# Journal file: C:/POC/POC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/POC/POC/POC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 798.859 ; gain = 71.414
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 903.336 ; gain = 75.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:44]
INFO: [Synth 8-3491] module 'processor' declared at 'C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:35' bound to instance 'u1' of component 'processor' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:96]
INFO: [Synth 8-638] synthesizing module 'processor' [C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'processor' (1#1) [C:/POC/POC/POC.srcs/sources_1/new/processor.vhd:48]
INFO: [Synth 8-3491] module 'POC' declared at 'C:/POC/POC/POC.srcs/sources_1/new/POC.vhd:35' bound to instance 'u2' of component 'POC' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:97]
INFO: [Synth 8-638] synthesizing module 'POC' [C:/POC/POC/POC.srcs/sources_1/new/POC.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'POC' (2#1) [C:/POC/POC/POC.srcs/sources_1/new/POC.vhd:52]
INFO: [Synth 8-3491] module 'Printer' declared at 'C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:35' bound to instance 'u3r' of component 'printer' [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:98]
INFO: [Synth 8-638] synthesizing module 'Printer' [C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element RDY_reg was removed.  [C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:51]
WARNING: [Synth 8-5787] Register DATA_reg in module Printer is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Printer' (3#1) [C:/POC/POC/POC.srcs/sources_1/new/printer.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'TOP' (4#1) [C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd:44]
WARNING: [Synth 8-3331] design processor has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 956.633 ; gain = 128.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 956.633 ; gain = 128.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 956.633 ; gain = 128.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1322.660 ; gain = 494.902
15 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1322.660 ; gain = 494.902
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Mar 19 08:15:27 2019] Launched synth_1...
Run output will be captured here: C:/POC/POC/POC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Mar 19 08:17:43 2019] Launched impl_1...
Run output will be captured here: C:/POC/POC/POC.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1327.281 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1327.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1799.313 ; gain = 3.527
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1806.660 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1806.949 ; gain = 0.000
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Printer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1811.945 ; gain = 0.000
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1811.945 ; gain = 0.000
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1811.945 ; gain = 0.000
run 5 us
run all
run all
step
Stopped at time : 19430600 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 19430600 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 57
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 69
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 70
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 71
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 75
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 61
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 69
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 70
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 71
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 78
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 79
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 80
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 82
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 85
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 93
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 96
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 97
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 52
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 56
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 60
step
Stopped at time : 19430610 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 19430620 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 19430620 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 56
step
Stopped at time : 19430620 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 19430620 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 19430620 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 57
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 69
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 70
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 71
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 83
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 84
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 85
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 61
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 69
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 70
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 71
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 72
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 82
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 85
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 86
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 87
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 88
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 89
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 90
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 93
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 96
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 52
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 56
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 60
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 19430630 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 19430640 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 19430640 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 56
step
Stopped at time : 19430640 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 19430640 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 19430640 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 57
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 69
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 70
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 71
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 75
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 61
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 69
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 70
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 71
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 78
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 79
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 80
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 82
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 85
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 93
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 96
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 97
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 52
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 56
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 57
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 58
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 19430650 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 19430660 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
run 5 us
run 5 us
run 5 us
run 5 us
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/DATA}} 
step
Stopped at time : 19450670 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 57
step
Stopped at time : 19450670 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 19450670 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/choose}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/RW}} 
step
Stopped at time : 19450670 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
step
Stopped at time : 19450670 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/top_sim/uut/u1/data}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.051 ; gain = 1.117
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 65
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 66
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 67
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 75
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 69
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 70
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 71
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 72
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 85
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/ADDR}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/Dout}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/Din}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/RW}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/IRQ}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/RDY}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/top_sim/uut/u2/BR}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 93
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 96
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 52
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 56
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 60
step
Stopped at time : 1020 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 1020 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 56
step
Stopped at time : 1020 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 1020 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 1020 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 57
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 58
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
run 5 us
run 1 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1835.965 ; gain = 0.750
add_bp {C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd} 56
remove_bps -file {C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd} -line 56
add_bp {C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd} 56
remove_bps -file {C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd} -line 56
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1837.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1837.891 ; gain = 0.496
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1838.309 ; gain = 0.418
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 83
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 84
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 85
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 61
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 69
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 70
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 71
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 72
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 82
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 85
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 86
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 87
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 88
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 89
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 90
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 93
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 96
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 107638850 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 52
run 1 ns
run 1 ns
run 1 ns
run 1 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1841.289 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.559 ; gain = 4.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1845.559 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.559 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/top_sim/uut/u1/data}} 
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.559 ; gain = 0.000
run 1 us
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 60
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 61
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/top_sim/uut/u1/data}} 
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 69
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 70
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 71
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 83
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 84
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 85
step
Stopped at time : 2010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/top_sim/uut/u2/BR}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1851.703 ; gain = 0.000
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/top_sim/uut/u1/RW}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 59
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 65
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 66
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 67
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 83
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 84
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 85
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/top_sim/uut/u2/BR}} 
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.414 ; gain = 0.516
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u1/RW}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 65
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 66
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 67
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 83
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 84
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 85
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u2/RDY}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_sim/uut/u2/TR}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1857.172 ; gain = 0.383
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/top_sim/uut/u1/RW}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 65
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 66
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 67
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 83
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 84
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 85
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/top_sim/uut/u2/RDY}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 69
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 70
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 71
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 72
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 85
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 86
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 87
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 88
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 89
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 90
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 93
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 96
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 52
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 56
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 1020 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 62
step
Stopped at time : 1020 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 59
step
Stopped at time : 1020 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 1020 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 1020 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 60
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 61
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 65
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 66
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 67
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 75
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 61
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 69
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 70
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 71
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 78
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 79
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 80
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 82
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 85
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 93
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 96
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 97
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 52
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 56
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 57
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 58
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" Line 51
step
Stopped at time : 1030 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 1040 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 69
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1866.484 ; gain = 0.000
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u1/ADDR}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u1/IRQ}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 65
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 66
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 67
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 83
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 84
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 85
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 61
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/top_sim/uut/u2/RDY}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 69
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 70
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 71
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 72
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 77
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 82
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 85
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 86
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 87
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 88
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 89
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 90
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 93
run 1 us
run 1 us
run 1 us
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity POC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Printer
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1877.344 ; gain = 1.699
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 56
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u1/RW}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u1/ADDR}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 57
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 58
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 64
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 65
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u1/IRQ}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 66
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 67
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 74
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 75
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u2/PD}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/top_sim/uut/u2/RDY}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 70
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 79
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 80
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 81
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Printer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89fd3d0d0ec842ddae8db4746fcf9883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.POC [poc_default]
Compiling architecture behavioral of entity xil_defaultlib.Printer [printer_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/POC/POC/POC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1890.188 ; gain = 0.000
update_compile_order -fileset sources_1
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sim_1/new/top_sim.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 55
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 60
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u1/Din}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u1/Dout}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u1/data}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u1/IRQ}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u1/RW}} 
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 61
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 62
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 69
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 70
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 71
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 72
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 79
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 87
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 88
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 89
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/processor.vhd" Line 90
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 60
step
Stopped at time : 1010 ns : File "C:/POC/POC/POC.srcs/sources_1/new/POC.vhd" Line 70
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u2/TR}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u2/RDY}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u2/ADDR}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u2/SR}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u2/BR}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/top_sim/uut/u2/PD}} 
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 19 11:15:04 2019...
