---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/sdep
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SDep` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

Scheduling dependency. <a href="#details">More...</a>

## Declaration

<CodeBlock>class llvm::SDep</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/CodeGen/ScheduleDAG.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h"
  isLocal="true" />
</IncludesList>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a07333f8ba53e0454b7ec6365860c0732">...</a> &#125;</>}>
These are the different kinds of scheduling dependencies. <a href="#a07333f8ba53e0454b7ec6365860c0732">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a551060cb0333d9d0cfdacd2576d817b9">...</a> &#125;</>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a98b446ad86ee3581e0273ef2200d2585">SDep</a> ()</>}>
Constructs a null <a href="/docs/api/classes/llvm/sdep">SDep</a>. <a href="#a98b446ad86ee3581e0273ef2200d2585">More...</a>
</MembersIndexItem>

<MembersIndexItem
  name={<><a href="#afdd24e7642b757dd8b2ec8345bd9bda3">SDep</a> (SUnit &#42;S, Kind kind, unsigned Reg)</>}>
Constructs an <a href="/docs/api/classes/llvm/sdep">SDep</a> with the specified values. <a href="#afdd24e7642b757dd8b2ec8345bd9bda3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  name={<><a href="#a958610bfb8db5e45be0eb3a6d894f627">SDep</a> (SUnit &#42;S, OrderKind kind)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Operators Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa4c65136860d5e2699a42e5da78cf16f">operator!=</a> (const SDep &amp;Other) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7720d990f2e6a3baa82f1b33dfa6ea3f">operator==</a> (const SDep &amp;Other) const</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#ace1019e8cefb80490348369f12fe0a44">dump</a> (const TargetRegisterInfo &#42;TRI=nullptr) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="#a07333f8ba53e0454b7ec6365860c0732">Kind</a></>}
  name={<><a href="#a055c65558a3e0f7d48f1ed3dde061199">getKind</a> () const</>}>
Returns an enum value representing the kind of the dependence. <a href="#a055c65558a3e0f7d48f1ed3dde061199">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a> () const</>}>
Returns the latency value for this edge, which roughly means the minimum number of cycles that must elapse between the predecessor and the successor, given that they have this edge between them. <a href="#a5eca2019521fd47b79fe5ef66d02fd43">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a8b51361656ac436c2c02a20e6196cff1">getReg</a> () const</>}>
Returns the register associated with this edge. <a href="#a8b51361656ac436c2c02a20e6196cff1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42;</>}
  name={<><a href="#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a75b245e9ae0e3d67d8485468580f360f">isArtificial</a> () const</>}>
Tests if this is an Order dependence that is marked as &quot;artificial&quot;, meaning it isn&#39;t necessary for correctness. <a href="#a75b245e9ae0e3d67d8485468580f360f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6c89ab9b69b3bcaa536702845fd9542d">isAssignedRegDep</a> () const</>}>
Tests if this is a Data dependence that is associated with a register. <a href="#a6c89ab9b69b3bcaa536702845fd9542d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af5c4f1ea353d427a527f548d6bae4593">isBarrier</a> () const</>}>
Tests if this is an Order dependence that is marked as a barrier. <a href="#af5c4f1ea353d427a527f548d6bae4593">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac2a5a158ff2d2bbbadae7accc72e7c51">isCluster</a> () const</>}>
Tests if this is an Order dependence that is marked as &quot;cluster&quot;, meaning it is artificial and wants to be adjacent. <a href="#ac2a5a158ff2d2bbbadae7accc72e7c51">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a> () const</>}>
Shorthand for <a href="#a055c65558a3e0f7d48f1ed3dde061199">getKind()</a> != <a href="#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>. <a href="#a8b4768ef4b1a0a2e8d50714b07465075">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aff3277eb7a4827c6a650eb49ea97796c">isMustAlias</a> () const</>}>
Tests if this is an Order dependence that is marked as &quot;must alias&quot;, meaning that the SUnits at either end of the edge have a memory dependence on a known memory location. <a href="#aff3277eb7a4827c6a650eb49ea97796c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a74e4e5c8f7ea14d79ea03006d33dc393">isNormalMemory</a> () const</>}>
Tests if this is an Order dependence between two memory accesses where both sides of the dependence access memory in non-volatile and fully modeled ways. <a href="#a74e4e5c8f7ea14d79ea03006d33dc393">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af9ba62471316bc18e72fcab395fc7d71">isNormalMemoryOrBarrier</a> () const</>}>
Tests if this is could be any kind of memory dependence. <a href="#af9ba62471316bc18e72fcab395fc7d71">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a> () const</>}>
Tests if this a weak dependence. <a href="#a21e3367f21a2b07ce6e344fc6a2ed078">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a041210155b5dca8af4a22885222229ae">overlaps</a> (const SDep &amp;Other) const</>}>
Returns true if the specified <a href="/docs/api/classes/llvm/sdep">SDep</a> is equivalent except for latency. <a href="#a041210155b5dca8af4a22885222229ae">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a> (unsigned Lat)</>}>
Sets the latency for this edge. <a href="#a148b76c8f993d4a3d95ac19c60e2ebe0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ad2e01668fae870af7bc0679edd4335c5">setReg</a> (unsigned Reg)</>}>
Assigns the associated register for this edge. <a href="#ad2e01668fae870af7bc0679edd4335c5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aaa4f7e2f3f5a23ecf19b98acd3c05593">setSUnit</a> (SUnit &#42;SU)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a5ad1b55cd1da72f5229dd7a0378ca99e">OrdKind</a></>}>
Additional information about Order dependencies. <a href="#a5ad1b55cd1da72f5229dd7a0378ca99e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ab0a6528b6785d72ed8ec4a8f486ee78d">Reg</a></>}>
For Data, Anti, and Output dependencies, the associated register. <a href="#ab0a6528b6785d72ed8ec4a8f486ee78d">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<>union <a href="/docs/api/classes/llvm/sdep">llvm::SDep</a></>}
  name={<><a href="#ad7172b55fe082aa0f99d5ff30ed65065">Contents</a></>}>
A union discriminated by the dependence kind. <a href="#ad7172b55fe082aa0f99d5ff30ed65065">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/pointerintpair">PointerIntPair</a>&lt; <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42;, 2, <a href="#a07333f8ba53e0454b7ec6365860c0732">Kind</a> &gt;</>}
  name={<><a href="#a5e12919ba475b02a0df53607999a6827">Dep</a></>}>
A pointer to the depending/depended-on <a href="/docs/api/classes/llvm/sunit">SUnit</a>, and an enum indicating the kind of the dependency. <a href="#a5e12919ba475b02a0df53607999a6827">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a6d4d94718345301a04e931f1b156cf7c">Latency</a> = 0u</>}>
The time associated with this edge. <a href="#a6d4d94718345301a04e931f1b156cf7c">More...</a>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

Scheduling dependency.

This represents one direction of an edge in the scheduling DAG.

Definition at line 49 of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.

<SectionDefinition>

## Enumerations

### enum  {#a07333f8ba53e0454b7ec6365860c0732}

<MemberDefinition
  prototype="enum llvm::SDep::Kind ">
These are the different kinds of scheduling dependencies.

<EnumerationList title="Enumeration values">

<Link id="a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26" />
<EnumerationListItem name="Data">
Regular data dependence (aka true-dependence)
</EnumerationListItem>

<Link id="a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e" />
<EnumerationListItem name="Anti">
A register anti-dependence (aka WAR)
</EnumerationListItem>

<Link id="a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36" />
<EnumerationListItem name="Output">
A register output-dependence (aka WAW)
</EnumerationListItem>

<Link id="a07333f8ba53e0454b7ec6365860c0732a67742b87d83369cad814985a4afc83d0" />
<EnumerationListItem name="Order">
<a href="/docs/api/classes/llvm/any">Any</a> other ordering dependency
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00052">52</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### enum  {#a551060cb0333d9d0cfdacd2576d817b9}

<MemberDefinition
  prototype="enum llvm::SDep::OrderKind ">

<EnumerationList title="Enumeration values">

<Link id="a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65" />
<EnumerationListItem name="Barrier">
An unknown scheduling barrier
</EnumerationListItem>

<Link id="a551060cb0333d9d0cfdacd2576d817b9aa34e7b539ffb2975952fd58cbb2b75c2" />
<EnumerationListItem name="MayAliasMem">
Nonvolatile load/Store instructions that may alias
</EnumerationListItem>

<Link id="a551060cb0333d9d0cfdacd2576d817b9af1f76321cbfa20244f78ab9f7a40900c" />
<EnumerationListItem name="MustAliasMem">
Nonvolatile load/Store instructions that must alias
</EnumerationListItem>

<Link id="a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1" />
<EnumerationListItem name="Artificial">
Arbitrary strong DAG edge (no real dependence)
</EnumerationListItem>

<Link id="a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346" />
<EnumerationListItem name="Weak">
Arbitrary weak DAG edge
</EnumerationListItem>

<Link id="a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352" />
<EnumerationListItem name="Cluster">
Weak DAG edge linking a chain of clustered instrs
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00068">68</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### SDep() {#a98b446ad86ee3581e0273ef2200d2585}

<MemberDefinition
  prototype="llvm::SDep::SDep ()"
  labels = {["inline"]}>
Constructs a null <a href="/docs/api/classes/llvm/sdep">SDep</a>.

This is only for use by container classes which require default constructors. SUnits may not/ have null <a href="/docs/api/classes/llvm/sdep">SDep</a> edges.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00101">101</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### SDep() {#afdd24e7642b757dd8b2ec8345bd9bda3}

<MemberDefinition
  prototype={<>llvm::SDep::SDep (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; S, <a href="#a07333f8ba53e0454b7ec6365860c0732">Kind</a> kind, unsigned Reg)</>}
  labels = {["inline"]}>
Constructs an <a href="/docs/api/classes/llvm/sdep">SDep</a> with the specified values.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00104">104</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### SDep() {#a958610bfb8db5e45be0eb3a6d894f627}

<MemberDefinition
  prototype={<>llvm::SDep::SDep (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; S, <a href="#a551060cb0333d9d0cfdacd2576d817b9">OrderKind</a> kind)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00123">123</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Operators

### operator!=() {#aa4c65136860d5e2699a42e5da78cf16f}

<MemberDefinition
  prototype={<>bool llvm::SDep::operator!= (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdep">SDep</a> &amp; Other) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00135">135</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### operator==() {#a7720d990f2e6a3baa82f1b33dfa6ea3f}

<MemberDefinition
  prototype={<>bool llvm::SDep::operator== (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdep">SDep</a> &amp; Other) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00131">131</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### dump() {#ace1019e8cefb80490348369f12fe0a44}

<MemberDefinition
  prototype={<>LLVM&#95;DUMP&#95;METHOD void SDep::dump (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI=nullptr) const</>}>

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00238">238</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/codegen/scheduledag-cpp/#l00074">74</a> of file <a href="/docs/api/files/lib/lib/codegen/scheduledag-cpp">ScheduleDAG.cpp</a>.
</MemberDefinition>

### getKind() {#a055c65558a3e0f7d48f1ed3dde061199}

<MemberDefinition
  prototype="SDep::Kind llvm::SDep::getKind () const"
  labels = {["inline"]}>
Returns an enum value representing the kind of the dependence.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00158">158</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### getLatency() {#a5eca2019521fd47b79fe5ef66d02fd43}

<MemberDefinition
  prototype="unsigned llvm::SDep::getLatency () const"
  labels = {["inline"]}>
Returns the latency value for this edge, which roughly means the minimum number of cycles that must elapse between the predecessor and the successor, given that they have this edge between them.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00142">142</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### getReg() {#a8b51361656ac436c2c02a20e6196cff1}

<MemberDefinition
  prototype="unsigned llvm::SDep::getReg () const"
  labels = {["inline"]}>
Returns the register associated with this edge.

This is only valid on Data, Anti, and Output edges. On Data edges, this value may be zero, meaning there is no associated register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00218">218</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### getSUnit() {#a03a2dc5f9f321a2ce28f5c641dfe5455}

<MemberDefinition
  prototype={<>SUnit &#42; llvm::SDep::getSUnit () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00152">152</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### isArtificial() {#a75b245e9ae0e3d67d8485468580f360f}

<MemberDefinition
  prototype="bool llvm::SDep::isArtificial () const"
  labels = {["inline"]}>
Tests if this is an Order dependence that is marked as &quot;artificial&quot;, meaning it isn&#39;t necessary for correctness.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00200">200</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### isAssignedRegDep() {#a6c89ab9b69b3bcaa536702845fd9542d}

<MemberDefinition
  prototype="bool llvm::SDep::isAssignedRegDep () const"
  labels = {["inline"]}>
Tests if this is a Data dependence that is associated with a register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00211">211</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### isBarrier() {#af5c4f1ea353d427a527f548d6bae4593}

<MemberDefinition
  prototype="bool llvm::SDep::isBarrier () const"
  labels = {["inline"]}>
Tests if this is an Order dependence that is marked as a barrier.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00174">174</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### isCluster() {#ac2a5a158ff2d2bbbadae7accc72e7c51}

<MemberDefinition
  prototype="bool llvm::SDep::isCluster () const"
  labels = {["inline"]}>
Tests if this is an Order dependence that is marked as &quot;cluster&quot;, meaning it is artificial and wants to be adjacent.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00206">206</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### isCtrl() {#a8b4768ef4b1a0a2e8d50714b07465075}

<MemberDefinition
  prototype="bool llvm::SDep::isCtrl () const"
  labels = {["inline"]}>
Shorthand for <a href="#a055c65558a3e0f7d48f1ed3dde061199">getKind()</a> != <a href="#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00161">161</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### isMustAlias() {#aff3277eb7a4827c6a650eb49ea97796c}

<MemberDefinition
  prototype="bool llvm::SDep::isMustAlias () const"
  labels = {["inline"]}>
Tests if this is an Order dependence that is marked as &quot;must alias&quot;, meaning that the SUnits at either end of the edge have a memory dependence on a known memory location.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00186">186</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### isNormalMemory() {#a74e4e5c8f7ea14d79ea03006d33dc393}

<MemberDefinition
  prototype="bool llvm::SDep::isNormalMemory () const"
  labels = {["inline"]}>
Tests if this is an Order dependence between two memory accesses where both sides of the dependence access memory in non-volatile and fully modeled ways.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00168">168</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### isNormalMemoryOrBarrier() {#af9ba62471316bc18e72fcab395fc7d71}

<MemberDefinition
  prototype="bool llvm::SDep::isNormalMemoryOrBarrier () const"
  labels = {["inline"]}>
Tests if this is could be any kind of memory dependence.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00179">179</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### isWeak() {#a21e3367f21a2b07ce6e344fc6a2ed078}

<MemberDefinition
  prototype="bool llvm::SDep::isWeak () const"
  labels = {["inline"]}>
Tests if this a weak dependence.

Weak dependencies are considered DAG edges for height computation and other heuristics, but do not force ordering. Breaking a weak edge may require the scheduler to compensate, for example by inserting a copy.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00194">194</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### overlaps() {#a041210155b5dca8af4a22885222229ae}

<MemberDefinition
  prototype={<>bool llvm::SDep::overlaps (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdep">SDep</a> &amp; Other) const</>}
  labels = {["inline"]}>
Returns true if the specified <a href="/docs/api/classes/llvm/sdep">SDep</a> is equivalent except for latency.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00129">129</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### setLatency() {#a148b76c8f993d4a3d95ac19c60e2ebe0}

<MemberDefinition
  prototype="void llvm::SDep::setLatency (unsigned Lat)"
  labels = {["inline"]}>
Sets the latency for this edge.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00147">147</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### setReg() {#ad2e01668fae870af7bc0679edd4335c5}

<MemberDefinition
  prototype="void llvm::SDep::setReg (unsigned Reg)"
  labels = {["inline"]}>
Assigns the associated register for this edge.

This is only valid on Data, Anti, and Output edges. On Anti and Output edges, this value must not be zero. On Data edges, the value may be zero, which would mean that no specific register is associated with this edge.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00228">228</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### setSUnit() {#aaa4f7e2f3f5a23ecf19b98acd3c05593}

<MemberDefinition
  prototype={<>void llvm::SDep::setSUnit (<a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42; SU)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00155">155</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Attributes

### OrdKind {#a5ad1b55cd1da72f5229dd7a0378ca99e}

<MemberDefinition
  prototype="unsigned llvm::SDep::OrdKind">
Additional information about Order dependencies.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00090">90</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### Reg {#ab0a6528b6785d72ed8ec4a8f486ee78d}

<MemberDefinition
  prototype="unsigned llvm::SDep::Reg">
For Data, Anti, and Output dependencies, the associated register.

For Data dependencies that don&#39;t currently have a register/ assigned, this is set to zero.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00087">87</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### Contents {#ad7172b55fe082aa0f99d5ff30ed65065}

<MemberDefinition
  prototype="union llvm::SDep llvm::SDep::Contents">
A union discriminated by the dependence kind.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00091">91</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### Dep {#a5e12919ba475b02a0df53607999a6827}

<MemberDefinition
  prototype={<>PointerIntPair&lt;SUnit &#42;, 2, Kind&gt; llvm::SDep::Dep</>}>
A pointer to the depending/depended-on <a href="/docs/api/classes/llvm/sunit">SUnit</a>, and an enum indicating the kind of the dependency.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00080">80</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

### Latency {#a6d4d94718345301a04e931f1b156cf7c}

<MemberDefinition
  prototype="unsigned llvm::SDep::Latency = 0u">
The time associated with this edge.

Often this is just the value of the Latency field of the predecessor, however advanced models may provide additional information about specific edges.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h/#l00096">96</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/codegen/scheduledag-h">ScheduleDAG.h</a></li>
<li><a href="/docs/api/files/lib/lib/codegen/scheduledag-cpp">ScheduleDAG.cpp</a></li>
</ul>

</DoxygenPage>
