Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr  4 23:12:39 2021
| Host         : CAMILO-LAPTOP-LX running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    61 |
| Unused register locations in slices containing registers |   146 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |           11 |
|      5 |            3 |
|      6 |            1 |
|      7 |            2 |
|      8 |            5 |
|     10 |            1 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           48 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             263 |          111 |
| Yes          | No                    | No                     |             985 |          376 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             388 |          121 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                      Enable Signal                                     |                                          Set/Reset Signal                                          | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | serial_tx_i_2_n_0                                                                      | serial_tx_i_1_n_0                                                                                  |                1 |              1 |
|  sys_clk     | VexRiscv/_zz_158_                                                                      | VexRiscv/dataCache_1_/reset0                                                                       |                2 |              3 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[0]_1                                      | cpu_reset_IBUF                                                                                     |                1 |              4 |
|  sys_clk     | __main___uart_tx_fifo_syncfifo_re                                                      | cpu_reset_IBUF                                                                                     |                2 |              4 |
|  sys_clk     | __main___tx_tick[0]                                                                    | serial_tx0_out                                                                                     |                1 |              4 |
|  sys_clk     | __main___uart_rx_fifo_wrport_we__0                                                     | cpu_reset_IBUF                                                                                     |                1 |              4 |
|  sys_clk     | __main___uart_rx_fifo_syncfifo_re                                                      | cpu_reset_IBUF                                                                                     |                1 |              4 |
|  sys_clk     |                                                                                        | VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_rData_address_reg[13]_0[0] |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_to_writeBack_INSTRUCTION_reg[29][0]                       | VexRiscv/dataCache_1_/reset0                                                                       |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[0]_0[0]                                   | cpu_reset_IBUF                                                                                     |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/execute_CsrPlugin_writeEnable0                                   | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_0                            |                2 |              4 |
|  sys_clk     | gpio/sw_reg[3]_i_1_n_0                                                                 |                                                                                                    |                1 |              4 |
|  sys_clk     | __main___rx_tick[0]                                                                    | p_10_in                                                                                            |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_198_                                               |                                                                                                    |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/__main___uart_tx_fifo_readable_reg[0]                  | cpu_reset_IBUF                                                                                     |                2 |              5 |
|  sys_clk     | __main___uart_rx_fifo_level0[4]_i_1_n_0                                                | cpu_reset_IBUF                                                                                     |                2 |              5 |
|  sys_clk     |                                                                                        | VexRiscv/dataCache_1_/SR[0]                                                                        |                2 |              6 |
|  sys_clk     | __main___tx_data1_in0                                                                  |                                                                                                    |                1 |              7 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_1_n_0                        | VexRiscv/dataCache_1_/stageB_flusher_start_reg_n_0                                                 |                2 |              7 |
|  sys_clk     | __main___uart_rx_fifo_syncfifo_re                                                      |                                                                                                    |                2 |              8 |
|  sys_clk     | __main___rx_data_rs232phyrx_next_value_ce1                                             |                                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                                | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                                            |                3 |              8 |
|  sys_clk     |                                                                                        | VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_rData_address_reg[12]_0[0] |                2 |              8 |
|  sys_clk     | __main___uart_tx_fifo_syncfifo_re                                                      |                                                                                                    |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                    | VexRiscv/IBusCachedPlugin_fetchPc_pcReg[11]_i_1_n_0                                                |                3 |             10 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[0]_1                                      |                                                                                                    |                2 |             16 |
|  sys_clk     | __main___uart_rx_fifo_wrport_we__0                                                     |                                                                                                    |                2 |             16 |
|  sys_clk     |                                                                                        | __main___tx_phase[31]_i_1_n_0                                                                      |                6 |             16 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                    |                                                                                                    |               16 |             20 |
|  sys_clk     | sel                                                                                    | VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_rValid_reg                 |                5 |             20 |
|  sys_clk     |                                                                                        | VexRiscv/dataCache_1_/reset0                                                                       |               15 |             23 |
|  sys_clk     | VexRiscv/dataCache_1_/p_2_out0                                                         |                                                                                                    |                9 |             25 |
|  sys_clk     |                                                                                        | __main___rx_phase[30]_i_1_n_0                                                                      |                7 |             26 |
|  sys_clk     | VexRiscv/_zz_214_                                                                      | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_address[31]_i_1_n_0                                 |                7 |             27 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                         |                                                                                                    |                9 |             27 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg[0] |                                                                                                    |                9 |             30 |
|  sys_clk     | VexRiscv/dataCache_1_/execute_CsrPlugin_csr_773_reg[0]                                 |                                                                                                    |               10 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                   | cpu_reset_IBUF                                                                                     |               10 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_hadException                                                        |                                                                                                    |               11 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[0][0]                                     | cpu_reset_IBUF                                                                                     |               11 |             32 |
|  sys_clk     |                                                                                        | VexRiscv/IBusCachedPlugin_cache/builder_count_reg_0_sn_1                                           |               14 |             32 |
|  sys_clk     | __main___timer_update_value_re                                                         | cpu_reset_IBUF                                                                                     |                5 |             32 |
|  sys_clk     | VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                       |                                                                                                    |                8 |             32 |
|  sys_clk     | __main___soccontroller_bus_errors                                                      | cpu_reset_IBUF                                                                                     |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/execute_CsrPlugin_csr_3008_reg[0]                                | VexRiscv/dataCache_1_/reset0                                                                       |               14 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg_1[0]                               |                                                                                                    |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg[0]    |                                                                                                    |               27 |             32 |
|  sys_clk     | VexRiscv/memory_DivPlugin_rs1[31]                                                      | VexRiscv/dataCache_1_/E[0]                                                                         |                5 |             32 |
|  sys_clk     |                                                                                        | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                              |               12 |             32 |
|  sys_clk     |                                                                                        | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[15]_0[0]                                    |               15 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/__main___timer_reload_storage[31]_i_2_0[0]             | cpu_reset_IBUF                                                                                     |                9 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/execute_arbitration_isValid_reg[0]                     |                                                                                                    |               17 |             35 |
|  sys_clk     | VexRiscv/_zz_214_                                                                      |                                                                                                    |                9 |             41 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                       | VexRiscv/dataCache_1_/reset0                                                                       |               20 |             42 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/p_84_in                                                |                                                                                                    |               25 |             64 |
|  sys_clk     | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready                                         |                                                                                                    |               20 |             68 |
|  sys_clk     |                                                                                        |                                                                                                    |               48 |             78 |
|  sys_clk     |                                                                                        | cpu_reset_IBUF                                                                                     |               39 |             88 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                       |                                                                                                    |               37 |            101 |
|  sys_clk     | VexRiscv/dataCache_1_/execute_CsrPlugin_writeEnable0                                   |                                                                                                    |               66 |            158 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                             |                                                                                                    |               85 |            218 |
+--------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+----------------+


