<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="xwa1483605345151" xml:lang="en-us">
	<title class="- topic/title ">AMEVTYPERn_EL0, Activity Monitor Event Type Register, EL0</title>
	<shortdesc class="- topic/shortdesc ">The activity counters AMEVTYPER_EL0n are directly accessible in the memory mapped view, where n is 0-4.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">The AMEVTYPERn_EL0 is a 32-bit register.</p>
			<fig class="- topic/fig ">
				<title class="- topic/title ">AMEVTYPERn_EL0 bit assignments</title>
				<image class="- topic/image " href="qrv1483606043443.svg" placement="inline">
					<alt class="- topic/alt ">AMEVTYPERn_EL0 bit assignments</alt>
				</image>
			</fig>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [31:10]</dt>
					<dd class="- topic/dd ">Reserved, <term class="- topic/term " outputclass="archterm">RES0</term>.</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">evtCount, bits[9:0]</dt>
					<dd class="- topic/dd ">The event the counter monitors might be fixed at implementation. In this case, the field is <term keyref="read">read</term>-only. See <xref class="- topic/xref " href="nhr1483520074592.xml" type="reference">AMU events<desc class="- topic/desc ">The following table describes the counters that are implemented in the 			<ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph> <term keyref="core">core</term> and the mapping 		to fixed and programmable events.</desc></xref>.</dd>
					
				</dlentry>
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					<dd class="- topic/dd ">Counters might have fixed event allocation.</dd>
				</dlentry>
			</dl>
		</section>
		<section class="- topic/section ">
			<title class="- topic/title ">Traps and enables</title>
			<p class="- topic/p ">If <ph class="- topic/ph ">ACTLR_EL2.AMEN</ph> is 0,
				then Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p>
			<p class="- topic/p ">If <ph class="- topic/ph ">ACTLR_EL3.AMEN</ph> is 0, then accesses to this register from EL0, EL1, and EL2 are trapped to EL3.</p>
			<p class="- topic/p ">If AMUSERENR_EL0.EN is 0, then accesses to this register from EL0 are trapped
				to EL1. </p>
		</section>
		<section class="- topic/section ">
			<title class="- topic/title ">Usage constraints</title>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Accessing the AMEVTYPERn_EL0</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">To access the AMEVTYPERn_EL0:</p>
						<codeblock class="+ topic/pre pr-d/codeblock " xml:space="preserve">MRS &lt;Xt&gt;, AMEVTYPERn_EL0 ; Read AMEVTYPERn_EL0 into Xt
MSR AMEVTYPERn_EL0, &lt;Xt&gt; ; <term keyref="write">Write</term> Xt to AMEVTYPERn_EL0</codeblock>
						<p class="- topic/p ">Register access is encoded as follows:</p>
						<table class="- topic/table ">
							<title class="- topic/title ">AMEVTYPER_EL0 encoding</title>
							<tgroup class="- topic/tgroup " cols="5" colsep="0" rowsep="0">
								<colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
								<colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
								<colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
								<colspec class="- topic/colspec " colname="col4" colnum="4" colsep="0"/>
								<colspec class="- topic/colspec " colname="col5" colnum="5" colsep="0"/>
								<thead class="- topic/thead ">
									<row class="- topic/row ">
										<entry class="- topic/entry " colname="col1">op0</entry>
										<entry class="- topic/entry " colname="col2">op1</entry>
										<entry class="- topic/entry " colname="col3">CRn</entry>
										<entry class="- topic/entry " colname="col4">CRm</entry>
										<entry class="- topic/entry " colname="col5">op2</entry>
									</row>
								</thead>
								<tbody class="- topic/tbody ">
									<row class="- topic/row ">
										<entry class="- topic/entry " colname="col1">11</entry>
										<entry class="- topic/entry " colname="col2">011</entry>
										<entry class="- topic/entry " colname="col3">1111</entry>
										<entry class="- topic/entry " colname="col4">1010</entry>
										<entry class="- topic/entry " colname="col5">&lt;0-4&gt;</entry>
									</row>
								</tbody>
							</tgroup>
						</table>
						<p class="- topic/p ">This register can also be accessed through the external
							memory-mapped interface, offset <ph class="- topic/ph " otherprops="g.number.hex">400+4n</ph>. In this case, it is
							-only.</p>
						<p class="- topic/p ">This register is accessible as follows:</p>
						<table class="- topic/table ">
							<tgroup class="- topic/tgroup " cols="4" colsep="0" rowsep="0">
								<colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
								<colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
								<colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
								<colspec class="- topic/colspec " colname="col4" colnum="4" colsep="0"/>
								<thead class="- topic/thead ">
									<row class="- topic/row ">
										<entry class="- topic/entry " colname="col1">EL0</entry>
										<entry class="- topic/entry " colname="col2">EL1</entry>
										<entry class="- topic/entry " colname="col3">EL2</entry>
										<entry class="- topic/entry " colname="col4">EL3</entry>
									</row>
								</thead>
								<tbody class="- topic/tbody ">
									<row class="- topic/row ">
										<entry class="- topic/entry " colname="col1">RO</entry>
										<entry class="- topic/entry " colname="col2">RO</entry>
										<entry class="- topic/entry " colname="col3">RO</entry>
										<entry class="- topic/entry " colname="col4"><ph class="- topic/ph ">RO</ph></entry>
									</row>
								</tbody>
							</tgroup>
						</table>
					</dd>
				</dlentry>
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Traps and enables</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">If <ph class="- topic/ph ">ACTLR_EL2.AMEN</ph> is 0, then Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p>
						<p class="- topic/p ">If <ph class="- topic/ph ">ACTLR_EL3.AMEN</ph> is 0, then accesses to this register from EL0, EL1, and EL2 are trapped to EL3.</p>
						<p class="- topic/p ">If AMUSERENR_EL0.EN is 0, then accesses to this register
							from EL0 are trapped to EL1. </p>
					</dd>
				</dlentry>
			</dl>
		</section>
	</refbody>
</reference>
