// Seed: 3937021675
`timescale 1ps / 1ps
module module_0 (
    output reg id_0,
    output id_1
);
  initial begin
    id_0 <= id_2 >= 1;
  end
endmodule
