<stg><name>streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:1 %trunc_ln24_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln24_1

]]></Node>
<StgValue><ssdm name="trunc_ln24_1_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:2 %sext_ln24_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln24

]]></Node>
<StgValue><ssdm name="sext_ln24_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="61">
<![CDATA[
newFuncRoot:3 %sext_ln24_cast = sext i61 %sext_ln24_read

]]></Node>
<StgValue><ssdm name="sext_ln24_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 10, i32 1024, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 256, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buf_r, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:1 %i_1 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln24 = icmp_eq  i31 %i_1, i31 %trunc_ln24_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5 %add_ln24 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln24 = br i1 %icmp_ln24, void %.split, void %._crit_edge.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:6 %store_ln24 = store i31 %add_ln24, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %phi_ln26 = phi i1 %tmp_1, void %.split, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="phi_ln26"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln24_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split:2 %tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %buf_r

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="128">
<![CDATA[
.split:3 %trunc_ln26 = trunc i128 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split:5 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %tmp, i32 64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit.exitStub:0 %write_ln26 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %phi_ln26_out, i1 %phi_ln26

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
._crit_edge.loopexit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8">
<![CDATA[
.split:4 %write_ln27 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr, i64 %trunc_ln26, i8 255

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.split:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="gmem0" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="44" name="sext_ln24" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln24"/></StgValue>
</port>
<port id="45" name="trunc_ln24_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln24_1"/></StgValue>
</port>
<port id="46" name="buf_r" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="buf_r"/></StgValue>
</port>
<port id="47" name="phi_ln26_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="phi_ln26_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="i" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="_ssdm_op_Read.ap_auto.i31" to="trunc_ln24_1_read" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="trunc_ln24_1" to="trunc_ln24_1_read" fromId="45" toId="7">
</dataflow>
<dataflow id="54" from="_ssdm_op_Read.ap_auto.i61" to="sext_ln24_read" fromId="53" toId="8">
</dataflow>
<dataflow id="55" from="sext_ln24" to="sext_ln24_read" fromId="44" toId="8">
</dataflow>
<dataflow id="56" from="sext_ln24_read" to="sext_ln24_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="59" from="gmem0" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="72" from="empty_2" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="74" from="empty_3" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="empty_1" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="empty_1" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="83" from="empty_1" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="57" toId="11">
</dataflow>
<dataflow id="85" from="buf_r" to="specinterface_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="87" from="empty_15" to="specinterface_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="90" from="empty_1" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="91" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="93" from="empty_1" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="94" from="empty_1" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="95" from="empty_1" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="100" from="empty_1" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="101" from="empty_1" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_102" to="store_ln0" fromId="102" toId="12">
</dataflow>
<dataflow id="104" from="i" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="105" from="i" to="i_1" fromId="6" toId="14">
</dataflow>
<dataflow id="106" from="i_1" to="icmp_ln24" fromId="14" toId="15">
</dataflow>
<dataflow id="107" from="trunc_ln24_1_read" to="icmp_ln24" fromId="7" toId="15">
</dataflow>
<dataflow id="108" from="i_1" to="add_ln24" fromId="14" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_109" to="add_ln24" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="icmp_ln24" to="br_ln24" fromId="15" toId="17">
</dataflow>
<dataflow id="112" from="add_ln24" to="store_ln24" fromId="16" toId="18">
</dataflow>
<dataflow id="113" from="i" to="store_ln24" fromId="6" toId="18">
</dataflow>
<dataflow id="114" from="tmp_1" to="phi_ln26" fromId="24" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln0" to="phi_ln26" fromId="28" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="117" from="StgValue_116" to="phi_ln26" fromId="116" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="br_ln0" to="phi_ln26" fromId="13" toId="19">
</dataflow>
<dataflow id="119" from="gmem0" to="gmem0_addr" fromId="43" toId="20">
</dataflow>
<dataflow id="120" from="sext_ln24_cast" to="gmem0_addr" fromId="9" toId="20">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="121" toId="21">
</dataflow>
<dataflow id="124" from="StgValue_123" to="empty" fromId="123" toId="21">
</dataflow>
<dataflow id="126" from="StgValue_125" to="empty" fromId="125" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_127" to="empty" fromId="127" toId="21">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.ap_fifo.volatile.i128P0A" to="tmp" fromId="129" toId="22">
</dataflow>
<dataflow id="131" from="buf_r" to="tmp" fromId="46" toId="22">
</dataflow>
<dataflow id="132" from="tmp" to="trunc_ln26" fromId="22" toId="23">
</dataflow>
<dataflow id="134" from="_ssdm_op_BitSelect.i1.i128.i32" to="tmp_1" fromId="133" toId="24">
</dataflow>
<dataflow id="135" from="tmp" to="tmp_1" fromId="22" toId="24">
</dataflow>
<dataflow id="137" from="StgValue_136" to="tmp_1" fromId="136" toId="24">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecPipeline" to="specpipeline_ln24" fromId="138" toId="25">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specpipeline_ln24" fromId="140" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_62" to="specpipeline_ln24" fromId="62" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_62" to="specpipeline_ln24" fromId="62" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_62" to="specpipeline_ln24" fromId="62" toId="25">
</dataflow>
<dataflow id="145" from="empty_1" to="specpipeline_ln24" fromId="65" toId="25">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="146" toId="26">
</dataflow>
<dataflow id="149" from="empty_10" to="specloopname_ln24" fromId="148" toId="26">
</dataflow>
<dataflow id="151" from="_ssdm_op_Write.m_axi.p1i64" to="write_ln27" fromId="150" toId="27">
</dataflow>
<dataflow id="152" from="gmem0_addr" to="write_ln27" fromId="20" toId="27">
</dataflow>
<dataflow id="153" from="trunc_ln26" to="write_ln27" fromId="23" toId="27">
</dataflow>
<dataflow id="155" from="StgValue_154" to="write_ln27" fromId="154" toId="27">
</dataflow>
<dataflow id="157" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln26" fromId="156" toId="29">
</dataflow>
<dataflow id="158" from="phi_ln26_out" to="write_ln26" fromId="47" toId="29">
</dataflow>
<dataflow id="159" from="phi_ln26" to="write_ln26" fromId="19" toId="29">
</dataflow>
<dataflow id="160" from="icmp_ln24" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="161" from="icmp_ln24" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="162" from="icmp_ln24" to="StgValue_4" fromId="15" toId="4">
</dataflow>
</dataflows>


</stg>
