module boolean (
    input a[16],
    input b[16], 
    input alufn_signal[6],
    output out[16]
  ) {

  always {
    case(alufn_signal[3:0]){
      b1000: out = a & b; // AND
      b1110: out = a | b; // OR
      b0110: out = a ^ b; // XOR
      b1010: out = a; // "A"
      b1111: out = ~ (a|b); //NOR
      default: out = 16b0; // default
  }
}