{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1900, "design__instance__area": 35968.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 10, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.0207196194678545, "power__switching__total": 0.010800468735396862, "power__leakage__total": 4.7399672098435985e-07, "power__total": 0.03152056038379669, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.03200934052861495, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.03200934052861495, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.7000461519724389, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.8225785840859072, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.700046, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.822579, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 10, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.0550498551214423, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.0550498551214423, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.8812790746601691, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.9069114604884385, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -222.55772255059537, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.9069114604884385, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.542345, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.906911, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 62, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.02133088210885537, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.02133088210885537, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3232171843877325, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.786462917051128, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.323217, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.786463, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.019435731352221708, "clock__skew__worst_setup": -0.060590756349448924, "timing__hold__ws": 0.31855929906733493, "timing__setup__ws": -5.155414907564493, "timing__hold__tns": 0, "timing__setup__tns": -233.62490914212066, "timing__hold__wns": 0, "timing__setup__wns": -5.155414907564493, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.318559, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 187, "timing__setup_r2r__ws": -5.155415, "timing__setup_r2r_vio__count": 187, "design__die__bbox": "0.0 0.0 284.69 302.61", "design__core__bbox": "6.72 15.68 277.76 286.16", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 109, "design__die__area": 86150, "design__core__area": 73310.9, "design__instance__count__stdcell": 1900, "design__instance__area__stdcell": 35968.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.490628, "design__instance__utilization__stdcell": 0.490628, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 17875209, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 42040.8, "design__violations": 0, "design__instance__count__setup_buffer": 34, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1352, "route__net__special": 2, "route__drc_errors__iter:1": 326, "route__wirelength__iter:1": 46714, "route__drc_errors__iter:2": 34, "route__wirelength__iter:2": 46328, "route__drc_errors__iter:3": 9, "route__wirelength__iter:3": 46230, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 46216, "route__drc_errors": 0, "route__wirelength": 46216, "route__vias": 7927, "route__vias__singlecut": 7927, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 511.32, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 10, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.029225678260244945, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.029225678260244945, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6937416393264987, "timing__setup__ws__corner:min_tt_025C_5v00": 1.9473676555830508, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.693742, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.947368, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 10, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.05039713233825521, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.05039713233825521, "timing__hold__ws__corner:min_ss_125C_4v50": 0.9062528761716045, "timing__setup__ws__corner:min_ss_125C_4v50": -4.699796240762528, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -213.35410486656284, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.699796240762528, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.522229, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 62, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.699796, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 62, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 10, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.019435731352221708, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.019435731352221708, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.31855929906733493, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.8667382612508066, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.318559, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.866738, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 10, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.03532219061663898, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.03532219061663898, "timing__hold__ws__corner:max_tt_025C_5v00": 0.7075779051845085, "timing__setup__ws__corner:max_tt_025C_5v00": 1.6729755831973958, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.707578, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.672976, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 10, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.060590756349448924, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.060590756349448924, "timing__hold__ws__corner:max_ss_125C_4v50": 0.8531062764351048, "timing__setup__ws__corner:max_ss_125C_4v50": -5.155414907564493, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -233.62490914212066, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.155414907564493, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.565162, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.155415, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 63, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 10, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.023583968778751307, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.023583968778751307, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.32855763484297396, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.690146181959563, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.328558, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.690146, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99874, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99963, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0012641, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00156185, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000373915, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00156185, "ir__voltage__worst": 5, "ir__drop__avg": 0.000374, "ir__drop__worst": 0.00126, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}