

================================================================
== Vitis HLS Report for 'example_acc'
================================================================
* Date:           Sat Feb 22 16:21:36 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        example_acc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.846 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|   10|   10|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        9|        9|         1|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      68|    104|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      74|    166|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------+---------------+---------+----+----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  68|  104|    0|
    +-----------------+---------------+---------+----+----+-----+-----+
    |Total            |               |        0|   0|  68|  104|    0|
    +-----------------+---------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |rx_fu_68_p2                       |         +|   0|  0|  12|           4|           1|
    |icmp_ln23_fu_74_p2                |      icmp|   0|  0|  12|           4|           4|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|           9|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_rx1_load  |   9|          2|    4|          8|
    |data_in_blk_n              |   9|          2|    1|          2|
    |rx1_fu_50                  |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  36|          8|   10|         20|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |rx1_fu_50    |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|  return value|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|  return value|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|  return value|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|  return value|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|  return value|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|  return value|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|  return value|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|  return value|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|  return value|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|  return value|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|  return value|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|  return value|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|  return value|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|  return value|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|  return value|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|  return value|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   example_acc|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   example_acc|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   example_acc|  return value|
|data_in_ap_vld         |   in|    1|       ap_hs|       data_in|       pointer|
|data_in                |   in|    1|       ap_hs|       data_in|       pointer|
|data_in_ap_ack         |  out|    1|       ap_hs|       data_in|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

