{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588170003099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588170003099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 16:20:02 2020 " "Processing started: Wed Apr 29 16:20:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588170003099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1588170003099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1588170003100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1588170003568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1588170003568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 midi_controller-rtl " "Found design unit 1: midi_controller-rtl" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011981 ""} { "Info" "ISGN_ENTITY_NAME" "1 midi_controller " "Found entity 1: midi_controller" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170011981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/tone_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/tone_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_generator-str " "Found design unit 1: tone_generator-str" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/tone_generator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011983 ""} { "Info" "ISGN_ENTITY_NAME" "1 tone_generator " "Found entity 1: tone_generator" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/tone_generator.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170011983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "../source/toneGenerator/tone_gen_pkg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/tone_gen_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170011987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds-str " "Found design unit 1: dds-str" {  } { { "../source/toneGenerator/dds.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/dds.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011990 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../source/toneGenerator/dds.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/dds.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170011990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/universal_shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/universal_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 universal_shiftreg-rtl " "Found design unit 1: universal_shiftreg-rtl" {  } { { "../source/I2s/universal_shiftreg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/universal_shiftreg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011993 ""} { "Info" "ISGN_ENTITY_NAME" "1 universal_shiftreg " "Found entity 1: universal_shiftreg" {  } { { "../source/I2s/universal_shiftreg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/universal_shiftreg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170011993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-rtl " "Found design unit 1: i2s_master-rtl" {  } { { "../source/I2s/i2s_master.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_master.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011996 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../source/I2s/i2s_master.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170011996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/i2s_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/i2s_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_frame_generator-rtl " "Found design unit 1: i2s_frame_generator-rtl" {  } { { "../source/I2s/i2s_frame_generator.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_frame_generator.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011998 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_frame_generator " "Found entity 1: i2s_frame_generator" {  } { { "../source/I2s/i2s_frame_generator.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_frame_generator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170011998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170011998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/path_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/path_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 path_control-comb " "Found design unit 1: path_control-comb" {  } { { "../source/path_control.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/path_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012001 ""} { "Info" "ISGN_ENTITY_NAME" "1 path_control " "Found entity 1: path_control" {  } { { "../source/path_control.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/path_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/i2c/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/i2c/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/i2c/i2c_slave_bfm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012004 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/i2c/i2c_slave_bfm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/i2c/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012007 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/i2c/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012010 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/modulo_divider.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012013 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/infrastructure/clock_sync.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012016 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/infrastructure/clock_sync.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/midi/uart_controller_fsm.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/uart_controller_fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012019 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/midi/uart_controller_fsm.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/uart_controller_fsm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/midi/shiftreg_uart.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/shiftreg_uart.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012019 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/midi/shiftreg_uart.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/shiftreg_uart.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/midi/output_register.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/output_register.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012024 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/midi/output_register.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/output_register.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/midi/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012026 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/midi/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/bus_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/bus_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_hex2sevseg-rtl " "Found design unit 1: bus_hex2sevseg-rtl" {  } { { "../source/midi/bus_hex2sevseg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/bus_hex2sevseg.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012028 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_hex2sevseg " "Found entity 1: bus_hex2sevseg" {  } { { "../source/midi/bus_hex2sevseg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/bus_hex2sevseg.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/midi/bit_counter.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/bit_counter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012028 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/midi/bit_counter.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/bit_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/midi/baud_tick.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012033 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/midi/baud_tick.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012038 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-str " "Found design unit 1: synthi_top-str" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012038 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012047 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/count_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/count_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_down-rtl " "Found design unit 1: count_down-rtl" {  } { { "../source/count_down.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/count_down.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012050 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_down " "Found entity 1: count_down" {  } { { "../source/count_down.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/count_down.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/codec_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012052 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/codec_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588170012052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588170012052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1588170012140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone_generator tone_generator:tone_generator_1 " "Elaborating entity \"tone_generator\" for hierarchy \"tone_generator:tone_generator_1\"" {  } { { "../source/synthi_top.vhd" "tone_generator_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds tone_generator:tone_generator_1\|dds:dds_1 " "Elaborating entity \"dds\" for hierarchy \"tone_generator:tone_generator_1\|dds:dds_1\"" {  } { { "../source/toneGenerator/tone_generator.vhd" "dds_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/tone_generator.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_control path_control:path_control_1 " "Elaborating entity \"path_control\" for hierarchy \"path_control:path_control_1\"" {  } { { "../source/synthi_top.vhd" "path_control_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master i2s_master:i2s_master_1 " "Elaborating entity \"i2s_master\" for hierarchy \"i2s_master:i2s_master_1\"" {  } { { "../source/synthi_top.vhd" "i2s_master_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "universal_shiftreg i2s_master:i2s_master_1\|universal_shiftreg:P2S_left " "Elaborating entity \"universal_shiftreg\" for hierarchy \"i2s_master:i2s_master_1\|universal_shiftreg:P2S_left\"" {  } { { "../source/I2s/i2s_master.vhd" "P2S_left" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_master.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_enable universal_shiftreg.vhd(45) " "Verilog HDL or VHDL warning at universal_shiftreg.vhd(45): object \"shift_enable\" assigned a value but never read" {  } { { "../source/I2s/universal_shiftreg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/universal_shiftreg.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588170012188 "|synthi_top|i2s_master:i2s_master_1|universal_shiftreg:P2S_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_frame_generator i2s_master:i2s_master_1\|i2s_frame_generator:frame_generator " "Elaborating entity \"i2s_frame_generator\" for hierarchy \"i2s_master:i2s_master_1\|i2s_frame_generator:frame_generator\"" {  } { { "../source/I2s/i2s_master.vhd" "frame_generator" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_master.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012197 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width i2s_frame_generator.vhd(38) " "VHDL Signal Declaration warning at i2s_frame_generator.vhd(38): used explicit default value for signal \"width\" because signal was never assigned a value" {  } { { "../source/I2s/i2s_frame_generator.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_frame_generator.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588170012198 "|synthi_top|i2s_master:i2s_master_1|i2s_frame_generator:frame_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_1 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_1\"" {  } { { "../source/synthi_top.vhd" "uart_top_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_register uart_top:uart_top_1\|output_register:b2v_inst " "Elaborating entity \"output_register\" for hierarchy \"uart_top:uart_top_1\|output_register:b2v_inst\"" {  } { { "../source/uart_top.vhd" "b2v_inst" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_uart uart_top:uart_top_1\|shiftreg_uart:b2v_inst11 " "Elaborating entity \"shiftreg_uart\" for hierarchy \"uart_top:uart_top_1\|shiftreg_uart:b2v_inst11\"" {  } { { "../source/uart_top.vhd" "b2v_inst11" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_hex2sevseg uart_top:uart_top_1\|bus_hex2sevseg:b2v_inst14 " "Elaborating entity \"bus_hex2sevseg\" for hierarchy \"uart_top:uart_top_1\|bus_hex2sevseg:b2v_inst14\"" {  } { { "../source/uart_top.vhd" "b2v_inst14" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller_fsm uart_top:uart_top_1\|uart_controller_fsm:b2v_inst3 " "Elaborating entity \"uart_controller_fsm\" for hierarchy \"uart_top:uart_top_1\|uart_controller_fsm:b2v_inst3\"" {  } { { "../source/uart_top.vhd" "b2v_inst3" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_tick uart_top:uart_top_1\|baud_tick:b2v_inst5 " "Elaborating entity \"baud_tick\" for hierarchy \"uart_top:uart_top_1\|baud_tick:b2v_inst5\"" {  } { { "../source/uart_top.vhd" "b2v_inst5" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter uart_top:uart_top_1\|bit_counter:b2v_inst6 " "Elaborating entity \"bit_counter\" for hierarchy \"uart_top:uart_top_1\|bit_counter:b2v_inst6\"" {  } { { "../source/uart_top.vhd" "b2v_inst6" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flanken_detekt_vhdl uart_top:uart_top_1\|flanken_detekt_vhdl:b2v_inst7 " "Elaborating entity \"flanken_detekt_vhdl\" for hierarchy \"uart_top:uart_top_1\|flanken_detekt_vhdl:b2v_inst7\"" {  } { { "../source/uart_top.vhd" "b2v_inst7" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure infrastructure:infrastructure_1 " "Elaborating entity \"infrastructure\" for hierarchy \"infrastructure:infrastructure_1\"" {  } { { "../source/synthi_top.vhd" "infrastructure_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1 " "Elaborating entity \"modulo_divider\" for hierarchy \"infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\"" {  } { { "../source/infrastructure.vhd" "modulo_divider_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012224 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width modulo_divider.vhd(30) " "VHDL Signal Declaration warning at modulo_divider.vhd(30): used explicit default value for signal \"width\" because signal was never assigned a value" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/modulo_divider.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588170012224 "|synthi_top|infrastructure:infrastructure_1|modulo_divider:modulo_divider_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_sync infrastructure:infrastructure_1\|clock_sync:clock_sync_1 " "Elaborating entity \"clock_sync\" for hierarchy \"infrastructure:infrastructure_1\|clock_sync:clock_sync_1\"" {  } { { "../source/infrastructure.vhd" "clock_sync_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_checker infrastructure:infrastructure_1\|signal_checker:signal_checker_1 " "Elaborating entity \"signal_checker\" for hierarchy \"infrastructure:infrastructure_1\|signal_checker:signal_checker_1\"" {  } { { "../source/infrastructure.vhd" "signal_checker_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_1\"" {  } { { "../source/synthi_top.vhd" "i2c_master_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_controller codec_controller:codec_controller_1 " "Elaborating entity \"codec_controller\" for hierarchy \"codec_controller:codec_controller_1\"" {  } { { "../source/synthi_top.vhd" "codec_controller_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_controller midi_controller:midi_controller_1 " "Elaborating entity \"midi_controller\" for hierarchy \"midi_controller:midi_controller_1\"" {  } { { "../source/synthi_top.vhd" "midi_controller_1" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1588170012237 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_data_flag midi_controller.vhd(54) " "Verilog HDL or VHDL warning at midi_controller.vhd(54): object \"new_data_flag\" assigned a value but never read" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588170012237 "|synthi_top|midi_controller:midi_controller_1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588170012473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 16:20:12 2020 " "Processing ended: Wed Apr 29 16:20:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588170012473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588170012473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588170012473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1588170012473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588170016773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588170016777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 16:20:16 2020 " "Processing started: Wed Apr 29 16:20:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588170016777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1588170016777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp synthi_top -c synthi_top --netlist_type=sgate " "Command: quartus_npp synthi_top -c synthi_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1588170016777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1588170016913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588170017010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 16:20:17 2020 " "Processing ended: Wed Apr 29 16:20:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588170017010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588170017010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588170017010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1588170017010 ""}
