	(primitive_def PHY_CONTROL 104 115
		(pin AUXOUTPUT3 AUXOUTPUT3 output)
		(pin AUXOUTPUT2 AUXOUTPUT2 output)
		(pin AUXOUTPUT1 AUXOUTPUT1 output)
		(pin AUXOUTPUT0 AUXOUTPUT0 output)
		(pin INBURSTPENDING3 INBURSTPENDING3 output)
		(pin INBURSTPENDING2 INBURSTPENDING2 output)
		(pin INBURSTPENDING1 INBURSTPENDING1 output)
		(pin INBURSTPENDING0 INBURSTPENDING0 output)
		(pin INRANKA1 INRANKA1 output)
		(pin INRANKA0 INRANKA0 output)
		(pin INRANKB1 INRANKB1 output)
		(pin INRANKB0 INRANKB0 output)
		(pin INRANKC1 INRANKC1 output)
		(pin INRANKC0 INRANKC0 output)
		(pin INRANKD1 INRANKD1 output)
		(pin INRANKD0 INRANKD0 output)
		(pin MEMREFCLK MEMREFCLK input)
		(pin OUTBURSTPENDING3 OUTBURSTPENDING3 output)
		(pin OUTBURSTPENDING2 OUTBURSTPENDING2 output)
		(pin OUTBURSTPENDING1 OUTBURSTPENDING1 output)
		(pin OUTBURSTPENDING0 OUTBURSTPENDING0 output)
		(pin PCENABLECALIB1 PCENABLECALIB1 output)
		(pin PCENABLECALIB0 PCENABLECALIB0 output)
		(pin PHYCLK PHYCLK input)
		(pin PHYCTLALMOSTFULL PHYCTLALMOSTFULL output)
		(pin PHYCTLEMPTY PHYCTLEMPTY output)
		(pin PHYCTLFULL PHYCTLFULL output)
		(pin PHYCTLMSTREMPTY PHYCTLMSTREMPTY input)
		(pin PHYCTLREADY PHYCTLREADY output)
		(pin PHYCTLWD31 PHYCTLWD31 input)
		(pin PHYCTLWD30 PHYCTLWD30 input)
		(pin PHYCTLWD29 PHYCTLWD29 input)
		(pin PHYCTLWD28 PHYCTLWD28 input)
		(pin PHYCTLWD27 PHYCTLWD27 input)
		(pin PHYCTLWD26 PHYCTLWD26 input)
		(pin PHYCTLWD25 PHYCTLWD25 input)
		(pin PHYCTLWD24 PHYCTLWD24 input)
		(pin PHYCTLWD23 PHYCTLWD23 input)
		(pin PHYCTLWD22 PHYCTLWD22 input)
		(pin PHYCTLWD21 PHYCTLWD21 input)
		(pin PHYCTLWD20 PHYCTLWD20 input)
		(pin PHYCTLWD19 PHYCTLWD19 input)
		(pin PHYCTLWD18 PHYCTLWD18 input)
		(pin PHYCTLWD17 PHYCTLWD17 input)
		(pin PHYCTLWD16 PHYCTLWD16 input)
		(pin PHYCTLWD15 PHYCTLWD15 input)
		(pin PHYCTLWD14 PHYCTLWD14 input)
		(pin PHYCTLWD13 PHYCTLWD13 input)
		(pin PHYCTLWD12 PHYCTLWD12 input)
		(pin PHYCTLWD11 PHYCTLWD11 input)
		(pin PHYCTLWD10 PHYCTLWD10 input)
		(pin PHYCTLWD9 PHYCTLWD9 input)
		(pin PHYCTLWD8 PHYCTLWD8 input)
		(pin PHYCTLWD7 PHYCTLWD7 input)
		(pin PHYCTLWD6 PHYCTLWD6 input)
		(pin PHYCTLWD5 PHYCTLWD5 input)
		(pin PHYCTLWD4 PHYCTLWD4 input)
		(pin PHYCTLWD3 PHYCTLWD3 input)
		(pin PHYCTLWD2 PHYCTLWD2 input)
		(pin PHYCTLWD1 PHYCTLWD1 input)
		(pin PHYCTLWD0 PHYCTLWD0 input)
		(pin PHYCTLWRENABLE PHYCTLWRENABLE input)
		(pin PLLLOCK PLLLOCK input)
		(pin READCALIBENABLE READCALIBENABLE input)
		(pin REFDLLLOCK REFDLLLOCK input)
		(pin RESET RESET input)
		(pin SCANENABLEN SCANENABLEN input)
		(pin SYNCIN SYNCIN input)
		(pin TESTINPUT15 TESTINPUT15 input)
		(pin TESTINPUT14 TESTINPUT14 input)
		(pin TESTINPUT13 TESTINPUT13 input)
		(pin TESTINPUT12 TESTINPUT12 input)
		(pin TESTINPUT11 TESTINPUT11 input)
		(pin TESTINPUT10 TESTINPUT10 input)
		(pin TESTINPUT9 TESTINPUT9 input)
		(pin TESTINPUT8 TESTINPUT8 input)
		(pin TESTINPUT7 TESTINPUT7 input)
		(pin TESTINPUT6 TESTINPUT6 input)
		(pin TESTINPUT5 TESTINPUT5 input)
		(pin TESTINPUT4 TESTINPUT4 input)
		(pin TESTINPUT3 TESTINPUT3 input)
		(pin TESTINPUT2 TESTINPUT2 input)
		(pin TESTINPUT1 TESTINPUT1 input)
		(pin TESTINPUT0 TESTINPUT0 input)
		(pin TESTOUTPUT15 TESTOUTPUT15 output)
		(pin TESTOUTPUT14 TESTOUTPUT14 output)
		(pin TESTOUTPUT13 TESTOUTPUT13 output)
		(pin TESTOUTPUT12 TESTOUTPUT12 output)
		(pin TESTOUTPUT11 TESTOUTPUT11 output)
		(pin TESTOUTPUT10 TESTOUTPUT10 output)
		(pin TESTOUTPUT9 TESTOUTPUT9 output)
		(pin TESTOUTPUT8 TESTOUTPUT8 output)
		(pin TESTOUTPUT7 TESTOUTPUT7 output)
		(pin TESTOUTPUT6 TESTOUTPUT6 output)
		(pin TESTOUTPUT5 TESTOUTPUT5 output)
		(pin TESTOUTPUT4 TESTOUTPUT4 output)
		(pin TESTOUTPUT3 TESTOUTPUT3 output)
		(pin TESTOUTPUT2 TESTOUTPUT2 output)
		(pin TESTOUTPUT1 TESTOUTPUT1 output)
		(pin TESTOUTPUT0 TESTOUTPUT0 output)
		(pin TESTSELECT2 TESTSELECT2 input)
		(pin TESTSELECT1 TESTSELECT1 input)
		(pin TESTSELECT0 TESTSELECT0 input)
		(pin WRITECALIBENABLE WRITECALIBENABLE input)
		(element BURST_MODE 0
			(cfg FALSE TRUE)
		)
		(element CLK_RATIO 0
			(cfg 1 2 4 8)
		)
		(element DATA_CTL_A_N 0
			(cfg FALSE TRUE)
		)
		(element DATA_CTL_B_N 0
			(cfg FALSE TRUE)
		)
		(element DATA_CTL_C_N 0
			(cfg FALSE TRUE)
		)
		(element DATA_CTL_D_N 0
			(cfg FALSE TRUE)
		)
		(element DISABLE_SEQ_MATCH 0
			(cfg TRUE FALSE)
		)
		(element MULTI_REGION 0
			(cfg FALSE TRUE)
		)
		(element PHY_COUNT_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element SYNC_MODE 0
			(cfg TRUE FALSE)
		)
		(element AUXOUTPUT0 1
			(pin AUXOUTPUT0 input)
			(conn AUXOUTPUT0 AUXOUTPUT0 <== PHY_CONTROL AUXOUTPUT0)
		)
		(element AUXOUTPUT1 1
			(pin AUXOUTPUT1 input)
			(conn AUXOUTPUT1 AUXOUTPUT1 <== PHY_CONTROL AUXOUTPUT1)
		)
		(element AUXOUTPUT2 1
			(pin AUXOUTPUT2 input)
			(conn AUXOUTPUT2 AUXOUTPUT2 <== PHY_CONTROL AUXOUTPUT2)
		)
		(element AUXOUTPUT3 1
			(pin AUXOUTPUT3 input)
			(conn AUXOUTPUT3 AUXOUTPUT3 <== PHY_CONTROL AUXOUTPUT3)
		)
		(element INBURSTPENDING0 1
			(pin INBURSTPENDING0 input)
			(conn INBURSTPENDING0 INBURSTPENDING0 <== PHY_CONTROL INBURSTPENDING0)
		)
		(element INBURSTPENDING1 1
			(pin INBURSTPENDING1 input)
			(conn INBURSTPENDING1 INBURSTPENDING1 <== PHY_CONTROL INBURSTPENDING1)
		)
		(element INBURSTPENDING2 1
			(pin INBURSTPENDING2 input)
			(conn INBURSTPENDING2 INBURSTPENDING2 <== PHY_CONTROL INBURSTPENDING2)
		)
		(element INBURSTPENDING3 1
			(pin INBURSTPENDING3 input)
			(conn INBURSTPENDING3 INBURSTPENDING3 <== PHY_CONTROL INBURSTPENDING3)
		)
		(element INRANKA0 1
			(pin INRANKA0 input)
			(conn INRANKA0 INRANKA0 <== PHY_CONTROL INRANKA0)
		)
		(element INRANKA1 1
			(pin INRANKA1 input)
			(conn INRANKA1 INRANKA1 <== PHY_CONTROL INRANKA1)
		)
		(element INRANKB0 1
			(pin INRANKB0 input)
			(conn INRANKB0 INRANKB0 <== PHY_CONTROL INRANKB0)
		)
		(element INRANKB1 1
			(pin INRANKB1 input)
			(conn INRANKB1 INRANKB1 <== PHY_CONTROL INRANKB1)
		)
		(element INRANKC0 1
			(pin INRANKC0 input)
			(conn INRANKC0 INRANKC0 <== PHY_CONTROL INRANKC0)
		)
		(element INRANKC1 1
			(pin INRANKC1 input)
			(conn INRANKC1 INRANKC1 <== PHY_CONTROL INRANKC1)
		)
		(element INRANKD0 1
			(pin INRANKD0 input)
			(conn INRANKD0 INRANKD0 <== PHY_CONTROL INRANKD0)
		)
		(element INRANKD1 1
			(pin INRANKD1 input)
			(conn INRANKD1 INRANKD1 <== PHY_CONTROL INRANKD1)
		)
		(element MEMREFCLK 1
			(pin MEMREFCLK output)
			(conn MEMREFCLK MEMREFCLK ==> PHY_CONTROL MEMREFCLK)
		)
		(element OUTBURSTPENDING0 1
			(pin OUTBURSTPENDING0 input)
			(conn OUTBURSTPENDING0 OUTBURSTPENDING0 <== PHY_CONTROL OUTBURSTPENDING0)
		)
		(element OUTBURSTPENDING1 1
			(pin OUTBURSTPENDING1 input)
			(conn OUTBURSTPENDING1 OUTBURSTPENDING1 <== PHY_CONTROL OUTBURSTPENDING1)
		)
		(element OUTBURSTPENDING2 1
			(pin OUTBURSTPENDING2 input)
			(conn OUTBURSTPENDING2 OUTBURSTPENDING2 <== PHY_CONTROL OUTBURSTPENDING2)
		)
		(element OUTBURSTPENDING3 1
			(pin OUTBURSTPENDING3 input)
			(conn OUTBURSTPENDING3 OUTBURSTPENDING3 <== PHY_CONTROL OUTBURSTPENDING3)
		)
		(element PCENABLECALIB0 1
			(pin PCENABLECALIB0 input)
			(conn PCENABLECALIB0 PCENABLECALIB0 <== PHY_CONTROL PCENABLECALIB0)
		)
		(element PCENABLECALIB1 1
			(pin PCENABLECALIB1 input)
			(conn PCENABLECALIB1 PCENABLECALIB1 <== PHY_CONTROL PCENABLECALIB1)
		)
		(element PHYCLK 1
			(pin PHYCLK output)
			(conn PHYCLK PHYCLK ==> PHY_CONTROL PHYCLK)
		)
		(element PHYCTLALMOSTFULL 1
			(pin PHYCTLALMOSTFULL input)
			(conn PHYCTLALMOSTFULL PHYCTLALMOSTFULL <== PHY_CONTROL PHYCTLALMOSTFULL)
		)
		(element PHYCTLEMPTY 1
			(pin PHYCTLEMPTY input)
			(conn PHYCTLEMPTY PHYCTLEMPTY <== PHY_CONTROL PHYCTLEMPTY)
		)
		(element PHYCTLFULL 1
			(pin PHYCTLFULL input)
			(conn PHYCTLFULL PHYCTLFULL <== PHY_CONTROL PHYCTLFULL)
		)
		(element PHYCTLMSTREMPTY 1
			(pin PHYCTLMSTREMPTY output)
			(conn PHYCTLMSTREMPTY PHYCTLMSTREMPTY ==> PHY_CONTROL PHYCTLMSTREMPTY)
		)
		(element PHYCTLREADY 1
			(pin PHYCTLREADY input)
			(conn PHYCTLREADY PHYCTLREADY <== PHY_CONTROL PHYCTLREADY)
		)
		(element PHYCTLWD0 1
			(pin PHYCTLWD0 output)
			(conn PHYCTLWD0 PHYCTLWD0 ==> PHY_CONTROL PHYCTLWD0)
		)
		(element PHYCTLWD1 1
			(pin PHYCTLWD1 output)
			(conn PHYCTLWD1 PHYCTLWD1 ==> PHY_CONTROL PHYCTLWD1)
		)
		(element PHYCTLWD2 1
			(pin PHYCTLWD2 output)
			(conn PHYCTLWD2 PHYCTLWD2 ==> PHY_CONTROL PHYCTLWD2)
		)
		(element PHYCTLWD3 1
			(pin PHYCTLWD3 output)
			(conn PHYCTLWD3 PHYCTLWD3 ==> PHY_CONTROL PHYCTLWD3)
		)
		(element PHYCTLWD4 1
			(pin PHYCTLWD4 output)
			(conn PHYCTLWD4 PHYCTLWD4 ==> PHY_CONTROL PHYCTLWD4)
		)
		(element PHYCTLWD5 1
			(pin PHYCTLWD5 output)
			(conn PHYCTLWD5 PHYCTLWD5 ==> PHY_CONTROL PHYCTLWD5)
		)
		(element PHYCTLWD6 1
			(pin PHYCTLWD6 output)
			(conn PHYCTLWD6 PHYCTLWD6 ==> PHY_CONTROL PHYCTLWD6)
		)
		(element PHYCTLWD7 1
			(pin PHYCTLWD7 output)
			(conn PHYCTLWD7 PHYCTLWD7 ==> PHY_CONTROL PHYCTLWD7)
		)
		(element PHYCTLWD8 1
			(pin PHYCTLWD8 output)
			(conn PHYCTLWD8 PHYCTLWD8 ==> PHY_CONTROL PHYCTLWD8)
		)
		(element PHYCTLWD9 1
			(pin PHYCTLWD9 output)
			(conn PHYCTLWD9 PHYCTLWD9 ==> PHY_CONTROL PHYCTLWD9)
		)
		(element PHYCTLWD10 1
			(pin PHYCTLWD10 output)
			(conn PHYCTLWD10 PHYCTLWD10 ==> PHY_CONTROL PHYCTLWD10)
		)
		(element PHYCTLWD11 1
			(pin PHYCTLWD11 output)
			(conn PHYCTLWD11 PHYCTLWD11 ==> PHY_CONTROL PHYCTLWD11)
		)
		(element PHYCTLWD12 1
			(pin PHYCTLWD12 output)
			(conn PHYCTLWD12 PHYCTLWD12 ==> PHY_CONTROL PHYCTLWD12)
		)
		(element PHYCTLWD13 1
			(pin PHYCTLWD13 output)
			(conn PHYCTLWD13 PHYCTLWD13 ==> PHY_CONTROL PHYCTLWD13)
		)
		(element PHYCTLWD14 1
			(pin PHYCTLWD14 output)
			(conn PHYCTLWD14 PHYCTLWD14 ==> PHY_CONTROL PHYCTLWD14)
		)
		(element PHYCTLWD15 1
			(pin PHYCTLWD15 output)
			(conn PHYCTLWD15 PHYCTLWD15 ==> PHY_CONTROL PHYCTLWD15)
		)
		(element PHYCTLWD16 1
			(pin PHYCTLWD16 output)
			(conn PHYCTLWD16 PHYCTLWD16 ==> PHY_CONTROL PHYCTLWD16)
		)
		(element PHYCTLWD17 1
			(pin PHYCTLWD17 output)
			(conn PHYCTLWD17 PHYCTLWD17 ==> PHY_CONTROL PHYCTLWD17)
		)
		(element PHYCTLWD18 1
			(pin PHYCTLWD18 output)
			(conn PHYCTLWD18 PHYCTLWD18 ==> PHY_CONTROL PHYCTLWD18)
		)
		(element PHYCTLWD19 1
			(pin PHYCTLWD19 output)
			(conn PHYCTLWD19 PHYCTLWD19 ==> PHY_CONTROL PHYCTLWD19)
		)
		(element PHYCTLWD20 1
			(pin PHYCTLWD20 output)
			(conn PHYCTLWD20 PHYCTLWD20 ==> PHY_CONTROL PHYCTLWD20)
		)
		(element PHYCTLWD21 1
			(pin PHYCTLWD21 output)
			(conn PHYCTLWD21 PHYCTLWD21 ==> PHY_CONTROL PHYCTLWD21)
		)
		(element PHYCTLWD22 1
			(pin PHYCTLWD22 output)
			(conn PHYCTLWD22 PHYCTLWD22 ==> PHY_CONTROL PHYCTLWD22)
		)
		(element PHYCTLWD23 1
			(pin PHYCTLWD23 output)
			(conn PHYCTLWD23 PHYCTLWD23 ==> PHY_CONTROL PHYCTLWD23)
		)
		(element PHYCTLWD24 1
			(pin PHYCTLWD24 output)
			(conn PHYCTLWD24 PHYCTLWD24 ==> PHY_CONTROL PHYCTLWD24)
		)
		(element PHYCTLWD25 1
			(pin PHYCTLWD25 output)
			(conn PHYCTLWD25 PHYCTLWD25 ==> PHY_CONTROL PHYCTLWD25)
		)
		(element PHYCTLWD26 1
			(pin PHYCTLWD26 output)
			(conn PHYCTLWD26 PHYCTLWD26 ==> PHY_CONTROL PHYCTLWD26)
		)
		(element PHYCTLWD27 1
			(pin PHYCTLWD27 output)
			(conn PHYCTLWD27 PHYCTLWD27 ==> PHY_CONTROL PHYCTLWD27)
		)
		(element PHYCTLWD28 1
			(pin PHYCTLWD28 output)
			(conn PHYCTLWD28 PHYCTLWD28 ==> PHY_CONTROL PHYCTLWD28)
		)
		(element PHYCTLWD29 1
			(pin PHYCTLWD29 output)
			(conn PHYCTLWD29 PHYCTLWD29 ==> PHY_CONTROL PHYCTLWD29)
		)
		(element PHYCTLWD30 1
			(pin PHYCTLWD30 output)
			(conn PHYCTLWD30 PHYCTLWD30 ==> PHY_CONTROL PHYCTLWD30)
		)
		(element PHYCTLWD31 1
			(pin PHYCTLWD31 output)
			(conn PHYCTLWD31 PHYCTLWD31 ==> PHY_CONTROL PHYCTLWD31)
		)
		(element PHYCTLWRENABLE 1
			(pin PHYCTLWRENABLE output)
			(conn PHYCTLWRENABLE PHYCTLWRENABLE ==> PHY_CONTROL PHYCTLWRENABLE)
		)
		(element PLLLOCK 1
			(pin PLLLOCK output)
			(conn PLLLOCK PLLLOCK ==> PHY_CONTROL PLLLOCK)
		)
		(element READCALIBENABLE 1
			(pin READCALIBENABLE output)
			(conn READCALIBENABLE READCALIBENABLE ==> PHY_CONTROL READCALIBENABLE)
		)
		(element REFDLLLOCK 1
			(pin REFDLLLOCK output)
			(conn REFDLLLOCK REFDLLLOCK ==> PHY_CONTROL REFDLLLOCK)
		)
		(element RESET 1
			(pin RESET output)
			(conn RESET RESET ==> PHY_CONTROL RESET)
		)
		(element SCANENABLEN 1
			(pin SCANENABLEN output)
			(conn SCANENABLEN SCANENABLEN ==> PHY_CONTROL SCANENABLEN)
		)
		(element SYNCIN 1
			(pin SYNCIN output)
			(conn SYNCIN SYNCIN ==> PHY_CONTROL SYNCIN)
		)
		(element TESTINPUT0 1
			(pin TESTINPUT0 output)
			(conn TESTINPUT0 TESTINPUT0 ==> PHY_CONTROL TESTINPUT0)
		)
		(element TESTINPUT1 1
			(pin TESTINPUT1 output)
			(conn TESTINPUT1 TESTINPUT1 ==> PHY_CONTROL TESTINPUT1)
		)
		(element TESTINPUT2 1
			(pin TESTINPUT2 output)
			(conn TESTINPUT2 TESTINPUT2 ==> PHY_CONTROL TESTINPUT2)
		)
		(element TESTINPUT3 1
			(pin TESTINPUT3 output)
			(conn TESTINPUT3 TESTINPUT3 ==> PHY_CONTROL TESTINPUT3)
		)
		(element TESTINPUT4 1
			(pin TESTINPUT4 output)
			(conn TESTINPUT4 TESTINPUT4 ==> PHY_CONTROL TESTINPUT4)
		)
		(element TESTINPUT5 1
			(pin TESTINPUT5 output)
			(conn TESTINPUT5 TESTINPUT5 ==> PHY_CONTROL TESTINPUT5)
		)
		(element TESTINPUT6 1
			(pin TESTINPUT6 output)
			(conn TESTINPUT6 TESTINPUT6 ==> PHY_CONTROL TESTINPUT6)
		)
		(element TESTINPUT7 1
			(pin TESTINPUT7 output)
			(conn TESTINPUT7 TESTINPUT7 ==> PHY_CONTROL TESTINPUT7)
		)
		(element TESTINPUT8 1
			(pin TESTINPUT8 output)
			(conn TESTINPUT8 TESTINPUT8 ==> PHY_CONTROL TESTINPUT8)
		)
		(element TESTINPUT9 1
			(pin TESTINPUT9 output)
			(conn TESTINPUT9 TESTINPUT9 ==> PHY_CONTROL TESTINPUT9)
		)
		(element TESTINPUT10 1
			(pin TESTINPUT10 output)
			(conn TESTINPUT10 TESTINPUT10 ==> PHY_CONTROL TESTINPUT10)
		)
		(element TESTINPUT11 1
			(pin TESTINPUT11 output)
			(conn TESTINPUT11 TESTINPUT11 ==> PHY_CONTROL TESTINPUT11)
		)
		(element TESTINPUT12 1
			(pin TESTINPUT12 output)
			(conn TESTINPUT12 TESTINPUT12 ==> PHY_CONTROL TESTINPUT12)
		)
		(element TESTINPUT13 1
			(pin TESTINPUT13 output)
			(conn TESTINPUT13 TESTINPUT13 ==> PHY_CONTROL TESTINPUT13)
		)
		(element TESTINPUT14 1
			(pin TESTINPUT14 output)
			(conn TESTINPUT14 TESTINPUT14 ==> PHY_CONTROL TESTINPUT14)
		)
		(element TESTINPUT15 1
			(pin TESTINPUT15 output)
			(conn TESTINPUT15 TESTINPUT15 ==> PHY_CONTROL TESTINPUT15)
		)
		(element TESTOUTPUT0 1
			(pin TESTOUTPUT0 input)
			(conn TESTOUTPUT0 TESTOUTPUT0 <== PHY_CONTROL TESTOUTPUT0)
		)
		(element TESTOUTPUT1 1
			(pin TESTOUTPUT1 input)
			(conn TESTOUTPUT1 TESTOUTPUT1 <== PHY_CONTROL TESTOUTPUT1)
		)
		(element TESTOUTPUT2 1
			(pin TESTOUTPUT2 input)
			(conn TESTOUTPUT2 TESTOUTPUT2 <== PHY_CONTROL TESTOUTPUT2)
		)
		(element TESTOUTPUT3 1
			(pin TESTOUTPUT3 input)
			(conn TESTOUTPUT3 TESTOUTPUT3 <== PHY_CONTROL TESTOUTPUT3)
		)
		(element TESTOUTPUT4 1
			(pin TESTOUTPUT4 input)
			(conn TESTOUTPUT4 TESTOUTPUT4 <== PHY_CONTROL TESTOUTPUT4)
		)
		(element TESTOUTPUT5 1
			(pin TESTOUTPUT5 input)
			(conn TESTOUTPUT5 TESTOUTPUT5 <== PHY_CONTROL TESTOUTPUT5)
		)
		(element TESTOUTPUT6 1
			(pin TESTOUTPUT6 input)
			(conn TESTOUTPUT6 TESTOUTPUT6 <== PHY_CONTROL TESTOUTPUT6)
		)
		(element TESTOUTPUT7 1
			(pin TESTOUTPUT7 input)
			(conn TESTOUTPUT7 TESTOUTPUT7 <== PHY_CONTROL TESTOUTPUT7)
		)
		(element TESTOUTPUT8 1
			(pin TESTOUTPUT8 input)
			(conn TESTOUTPUT8 TESTOUTPUT8 <== PHY_CONTROL TESTOUTPUT8)
		)
		(element TESTOUTPUT9 1
			(pin TESTOUTPUT9 input)
			(conn TESTOUTPUT9 TESTOUTPUT9 <== PHY_CONTROL TESTOUTPUT9)
		)
		(element TESTOUTPUT10 1
			(pin TESTOUTPUT10 input)
			(conn TESTOUTPUT10 TESTOUTPUT10 <== PHY_CONTROL TESTOUTPUT10)
		)
		(element TESTOUTPUT11 1
			(pin TESTOUTPUT11 input)
			(conn TESTOUTPUT11 TESTOUTPUT11 <== PHY_CONTROL TESTOUTPUT11)
		)
		(element TESTOUTPUT12 1
			(pin TESTOUTPUT12 input)
			(conn TESTOUTPUT12 TESTOUTPUT12 <== PHY_CONTROL TESTOUTPUT12)
		)
		(element TESTOUTPUT13 1
			(pin TESTOUTPUT13 input)
			(conn TESTOUTPUT13 TESTOUTPUT13 <== PHY_CONTROL TESTOUTPUT13)
		)
		(element TESTOUTPUT14 1
			(pin TESTOUTPUT14 input)
			(conn TESTOUTPUT14 TESTOUTPUT14 <== PHY_CONTROL TESTOUTPUT14)
		)
		(element TESTOUTPUT15 1
			(pin TESTOUTPUT15 input)
			(conn TESTOUTPUT15 TESTOUTPUT15 <== PHY_CONTROL TESTOUTPUT15)
		)
		(element TESTSELECT0 1
			(pin TESTSELECT0 output)
			(conn TESTSELECT0 TESTSELECT0 ==> PHY_CONTROL TESTSELECT0)
		)
		(element TESTSELECT1 1
			(pin TESTSELECT1 output)
			(conn TESTSELECT1 TESTSELECT1 ==> PHY_CONTROL TESTSELECT1)
		)
		(element TESTSELECT2 1
			(pin TESTSELECT2 output)
			(conn TESTSELECT2 TESTSELECT2 ==> PHY_CONTROL TESTSELECT2)
		)
		(element WRITECALIBENABLE 1
			(pin WRITECALIBENABLE output)
			(conn WRITECALIBENABLE WRITECALIBENABLE ==> PHY_CONTROL WRITECALIBENABLE)
		)
		(element PHY_CONTROL 104 # BEL
			(pin AUXOUTPUT0 output)
			(pin AUXOUTPUT1 output)
			(pin AUXOUTPUT2 output)
			(pin AUXOUTPUT3 output)
			(pin INBURSTPENDING0 output)
			(pin INBURSTPENDING1 output)
			(pin INBURSTPENDING2 output)
			(pin INBURSTPENDING3 output)
			(pin INRANKA0 output)
			(pin INRANKA1 output)
			(pin INRANKB0 output)
			(pin INRANKB1 output)
			(pin INRANKC0 output)
			(pin INRANKC1 output)
			(pin INRANKD0 output)
			(pin INRANKD1 output)
			(pin MEMREFCLK input)
			(pin OUTBURSTPENDING0 output)
			(pin OUTBURSTPENDING1 output)
			(pin OUTBURSTPENDING2 output)
			(pin OUTBURSTPENDING3 output)
			(pin PCENABLECALIB0 output)
			(pin PCENABLECALIB1 output)
			(pin PHYCLK input)
			(pin PHYCTLALMOSTFULL output)
			(pin PHYCTLEMPTY output)
			(pin PHYCTLFULL output)
			(pin PHYCTLMSTREMPTY input)
			(pin PHYCTLREADY output)
			(pin PHYCTLWD0 input)
			(pin PHYCTLWD1 input)
			(pin PHYCTLWD2 input)
			(pin PHYCTLWD3 input)
			(pin PHYCTLWD4 input)
			(pin PHYCTLWD5 input)
			(pin PHYCTLWD6 input)
			(pin PHYCTLWD7 input)
			(pin PHYCTLWD8 input)
			(pin PHYCTLWD9 input)
			(pin PHYCTLWD10 input)
			(pin PHYCTLWD11 input)
			(pin PHYCTLWD12 input)
			(pin PHYCTLWD13 input)
			(pin PHYCTLWD14 input)
			(pin PHYCTLWD15 input)
			(pin PHYCTLWD16 input)
			(pin PHYCTLWD17 input)
			(pin PHYCTLWD18 input)
			(pin PHYCTLWD19 input)
			(pin PHYCTLWD20 input)
			(pin PHYCTLWD21 input)
			(pin PHYCTLWD22 input)
			(pin PHYCTLWD23 input)
			(pin PHYCTLWD24 input)
			(pin PHYCTLWD25 input)
			(pin PHYCTLWD26 input)
			(pin PHYCTLWD27 input)
			(pin PHYCTLWD28 input)
			(pin PHYCTLWD29 input)
			(pin PHYCTLWD30 input)
			(pin PHYCTLWD31 input)
			(pin PHYCTLWRENABLE input)
			(pin PLLLOCK input)
			(pin READCALIBENABLE input)
			(pin REFDLLLOCK input)
			(pin RESET input)
			(pin SCANENABLEN input)
			(pin SYNCIN input)
			(pin TESTINPUT0 input)
			(pin TESTINPUT1 input)
			(pin TESTINPUT2 input)
			(pin TESTINPUT3 input)
			(pin TESTINPUT4 input)
			(pin TESTINPUT5 input)
			(pin TESTINPUT6 input)
			(pin TESTINPUT7 input)
			(pin TESTINPUT8 input)
			(pin TESTINPUT9 input)
			(pin TESTINPUT10 input)
			(pin TESTINPUT11 input)
			(pin TESTINPUT12 input)
			(pin TESTINPUT13 input)
			(pin TESTINPUT14 input)
			(pin TESTINPUT15 input)
			(pin TESTOUTPUT0 output)
			(pin TESTOUTPUT1 output)
			(pin TESTOUTPUT2 output)
			(pin TESTOUTPUT3 output)
			(pin TESTOUTPUT4 output)
			(pin TESTOUTPUT5 output)
			(pin TESTOUTPUT6 output)
			(pin TESTOUTPUT7 output)
			(pin TESTOUTPUT8 output)
			(pin TESTOUTPUT9 output)
			(pin TESTOUTPUT10 output)
			(pin TESTOUTPUT11 output)
			(pin TESTOUTPUT12 output)
			(pin TESTOUTPUT13 output)
			(pin TESTOUTPUT14 output)
			(pin TESTOUTPUT15 output)
			(pin TESTSELECT0 input)
			(pin TESTSELECT1 input)
			(pin TESTSELECT2 input)
			(pin WRITECALIBENABLE input)
			(conn PHY_CONTROL AUXOUTPUT0 ==> AUXOUTPUT0 AUXOUTPUT0)
			(conn PHY_CONTROL AUXOUTPUT1 ==> AUXOUTPUT1 AUXOUTPUT1)
			(conn PHY_CONTROL AUXOUTPUT2 ==> AUXOUTPUT2 AUXOUTPUT2)
			(conn PHY_CONTROL AUXOUTPUT3 ==> AUXOUTPUT3 AUXOUTPUT3)
			(conn PHY_CONTROL INBURSTPENDING0 ==> INBURSTPENDING0 INBURSTPENDING0)
			(conn PHY_CONTROL INBURSTPENDING1 ==> INBURSTPENDING1 INBURSTPENDING1)
			(conn PHY_CONTROL INBURSTPENDING2 ==> INBURSTPENDING2 INBURSTPENDING2)
			(conn PHY_CONTROL INBURSTPENDING3 ==> INBURSTPENDING3 INBURSTPENDING3)
			(conn PHY_CONTROL INRANKA0 ==> INRANKA0 INRANKA0)
			(conn PHY_CONTROL INRANKA1 ==> INRANKA1 INRANKA1)
			(conn PHY_CONTROL INRANKB0 ==> INRANKB0 INRANKB0)
			(conn PHY_CONTROL INRANKB1 ==> INRANKB1 INRANKB1)
			(conn PHY_CONTROL INRANKC0 ==> INRANKC0 INRANKC0)
			(conn PHY_CONTROL INRANKC1 ==> INRANKC1 INRANKC1)
			(conn PHY_CONTROL INRANKD0 ==> INRANKD0 INRANKD0)
			(conn PHY_CONTROL INRANKD1 ==> INRANKD1 INRANKD1)
			(conn PHY_CONTROL OUTBURSTPENDING0 ==> OUTBURSTPENDING0 OUTBURSTPENDING0)
			(conn PHY_CONTROL OUTBURSTPENDING1 ==> OUTBURSTPENDING1 OUTBURSTPENDING1)
			(conn PHY_CONTROL OUTBURSTPENDING2 ==> OUTBURSTPENDING2 OUTBURSTPENDING2)
			(conn PHY_CONTROL OUTBURSTPENDING3 ==> OUTBURSTPENDING3 OUTBURSTPENDING3)
			(conn PHY_CONTROL PCENABLECALIB0 ==> PCENABLECALIB0 PCENABLECALIB0)
			(conn PHY_CONTROL PCENABLECALIB1 ==> PCENABLECALIB1 PCENABLECALIB1)
			(conn PHY_CONTROL PHYCTLALMOSTFULL ==> PHYCTLALMOSTFULL PHYCTLALMOSTFULL)
			(conn PHY_CONTROL PHYCTLEMPTY ==> PHYCTLEMPTY PHYCTLEMPTY)
			(conn PHY_CONTROL PHYCTLFULL ==> PHYCTLFULL PHYCTLFULL)
			(conn PHY_CONTROL PHYCTLREADY ==> PHYCTLREADY PHYCTLREADY)
			(conn PHY_CONTROL TESTOUTPUT0 ==> TESTOUTPUT0 TESTOUTPUT0)
			(conn PHY_CONTROL TESTOUTPUT1 ==> TESTOUTPUT1 TESTOUTPUT1)
			(conn PHY_CONTROL TESTOUTPUT2 ==> TESTOUTPUT2 TESTOUTPUT2)
			(conn PHY_CONTROL TESTOUTPUT3 ==> TESTOUTPUT3 TESTOUTPUT3)
			(conn PHY_CONTROL TESTOUTPUT4 ==> TESTOUTPUT4 TESTOUTPUT4)
			(conn PHY_CONTROL TESTOUTPUT5 ==> TESTOUTPUT5 TESTOUTPUT5)
			(conn PHY_CONTROL TESTOUTPUT6 ==> TESTOUTPUT6 TESTOUTPUT6)
			(conn PHY_CONTROL TESTOUTPUT7 ==> TESTOUTPUT7 TESTOUTPUT7)
			(conn PHY_CONTROL TESTOUTPUT8 ==> TESTOUTPUT8 TESTOUTPUT8)
			(conn PHY_CONTROL TESTOUTPUT9 ==> TESTOUTPUT9 TESTOUTPUT9)
			(conn PHY_CONTROL TESTOUTPUT10 ==> TESTOUTPUT10 TESTOUTPUT10)
			(conn PHY_CONTROL TESTOUTPUT11 ==> TESTOUTPUT11 TESTOUTPUT11)
			(conn PHY_CONTROL TESTOUTPUT12 ==> TESTOUTPUT12 TESTOUTPUT12)
			(conn PHY_CONTROL TESTOUTPUT13 ==> TESTOUTPUT13 TESTOUTPUT13)
			(conn PHY_CONTROL TESTOUTPUT14 ==> TESTOUTPUT14 TESTOUTPUT14)
			(conn PHY_CONTROL TESTOUTPUT15 ==> TESTOUTPUT15 TESTOUTPUT15)
			(conn PHY_CONTROL MEMREFCLK <== MEMREFCLK MEMREFCLK)
			(conn PHY_CONTROL PHYCLK <== PHYCLK PHYCLK)
			(conn PHY_CONTROL PHYCTLMSTREMPTY <== PHYCTLMSTREMPTY PHYCTLMSTREMPTY)
			(conn PHY_CONTROL PHYCTLWD0 <== PHYCTLWD0 PHYCTLWD0)
			(conn PHY_CONTROL PHYCTLWD1 <== PHYCTLWD1 PHYCTLWD1)
			(conn PHY_CONTROL PHYCTLWD2 <== PHYCTLWD2 PHYCTLWD2)
			(conn PHY_CONTROL PHYCTLWD3 <== PHYCTLWD3 PHYCTLWD3)
			(conn PHY_CONTROL PHYCTLWD4 <== PHYCTLWD4 PHYCTLWD4)
			(conn PHY_CONTROL PHYCTLWD5 <== PHYCTLWD5 PHYCTLWD5)
			(conn PHY_CONTROL PHYCTLWD6 <== PHYCTLWD6 PHYCTLWD6)
			(conn PHY_CONTROL PHYCTLWD7 <== PHYCTLWD7 PHYCTLWD7)
			(conn PHY_CONTROL PHYCTLWD8 <== PHYCTLWD8 PHYCTLWD8)
			(conn PHY_CONTROL PHYCTLWD9 <== PHYCTLWD9 PHYCTLWD9)
			(conn PHY_CONTROL PHYCTLWD10 <== PHYCTLWD10 PHYCTLWD10)
			(conn PHY_CONTROL PHYCTLWD11 <== PHYCTLWD11 PHYCTLWD11)
			(conn PHY_CONTROL PHYCTLWD12 <== PHYCTLWD12 PHYCTLWD12)
			(conn PHY_CONTROL PHYCTLWD13 <== PHYCTLWD13 PHYCTLWD13)
			(conn PHY_CONTROL PHYCTLWD14 <== PHYCTLWD14 PHYCTLWD14)
			(conn PHY_CONTROL PHYCTLWD15 <== PHYCTLWD15 PHYCTLWD15)
			(conn PHY_CONTROL PHYCTLWD16 <== PHYCTLWD16 PHYCTLWD16)
			(conn PHY_CONTROL PHYCTLWD17 <== PHYCTLWD17 PHYCTLWD17)
			(conn PHY_CONTROL PHYCTLWD18 <== PHYCTLWD18 PHYCTLWD18)
			(conn PHY_CONTROL PHYCTLWD19 <== PHYCTLWD19 PHYCTLWD19)
			(conn PHY_CONTROL PHYCTLWD20 <== PHYCTLWD20 PHYCTLWD20)
			(conn PHY_CONTROL PHYCTLWD21 <== PHYCTLWD21 PHYCTLWD21)
			(conn PHY_CONTROL PHYCTLWD22 <== PHYCTLWD22 PHYCTLWD22)
			(conn PHY_CONTROL PHYCTLWD23 <== PHYCTLWD23 PHYCTLWD23)
			(conn PHY_CONTROL PHYCTLWD24 <== PHYCTLWD24 PHYCTLWD24)
			(conn PHY_CONTROL PHYCTLWD25 <== PHYCTLWD25 PHYCTLWD25)
			(conn PHY_CONTROL PHYCTLWD26 <== PHYCTLWD26 PHYCTLWD26)
			(conn PHY_CONTROL PHYCTLWD27 <== PHYCTLWD27 PHYCTLWD27)
			(conn PHY_CONTROL PHYCTLWD28 <== PHYCTLWD28 PHYCTLWD28)
			(conn PHY_CONTROL PHYCTLWD29 <== PHYCTLWD29 PHYCTLWD29)
			(conn PHY_CONTROL PHYCTLWD30 <== PHYCTLWD30 PHYCTLWD30)
			(conn PHY_CONTROL PHYCTLWD31 <== PHYCTLWD31 PHYCTLWD31)
			(conn PHY_CONTROL PHYCTLWRENABLE <== PHYCTLWRENABLE PHYCTLWRENABLE)
			(conn PHY_CONTROL PLLLOCK <== PLLLOCK PLLLOCK)
			(conn PHY_CONTROL READCALIBENABLE <== READCALIBENABLE READCALIBENABLE)
			(conn PHY_CONTROL REFDLLLOCK <== REFDLLLOCK REFDLLLOCK)
			(conn PHY_CONTROL RESET <== RESET RESET)
			(conn PHY_CONTROL SCANENABLEN <== SCANENABLEN SCANENABLEN)
			(conn PHY_CONTROL SYNCIN <== SYNCIN SYNCIN)
			(conn PHY_CONTROL TESTINPUT0 <== TESTINPUT0 TESTINPUT0)
			(conn PHY_CONTROL TESTINPUT1 <== TESTINPUT1 TESTINPUT1)
			(conn PHY_CONTROL TESTINPUT2 <== TESTINPUT2 TESTINPUT2)
			(conn PHY_CONTROL TESTINPUT3 <== TESTINPUT3 TESTINPUT3)
			(conn PHY_CONTROL TESTINPUT4 <== TESTINPUT4 TESTINPUT4)
			(conn PHY_CONTROL TESTINPUT5 <== TESTINPUT5 TESTINPUT5)
			(conn PHY_CONTROL TESTINPUT6 <== TESTINPUT6 TESTINPUT6)
			(conn PHY_CONTROL TESTINPUT7 <== TESTINPUT7 TESTINPUT7)
			(conn PHY_CONTROL TESTINPUT8 <== TESTINPUT8 TESTINPUT8)
			(conn PHY_CONTROL TESTINPUT9 <== TESTINPUT9 TESTINPUT9)
			(conn PHY_CONTROL TESTINPUT10 <== TESTINPUT10 TESTINPUT10)
			(conn PHY_CONTROL TESTINPUT11 <== TESTINPUT11 TESTINPUT11)
			(conn PHY_CONTROL TESTINPUT12 <== TESTINPUT12 TESTINPUT12)
			(conn PHY_CONTROL TESTINPUT13 <== TESTINPUT13 TESTINPUT13)
			(conn PHY_CONTROL TESTINPUT14 <== TESTINPUT14 TESTINPUT14)
			(conn PHY_CONTROL TESTINPUT15 <== TESTINPUT15 TESTINPUT15)
			(conn PHY_CONTROL TESTSELECT0 <== TESTSELECT0 TESTSELECT0)
			(conn PHY_CONTROL TESTSELECT1 <== TESTSELECT1 TESTSELECT1)
			(conn PHY_CONTROL TESTSELECT2 <== TESTSELECT2 TESTSELECT2)
			(conn PHY_CONTROL WRITECALIBENABLE <== WRITECALIBENABLE WRITECALIBENABLE)
		)
	)