Riviera-PRO 2022.04.117.8517(Linux64) 2023-09-30 10:54:21

Elaboration top modules:
Verilog Module                testbench_day3


---------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------
testbench_day3          | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
day3                    | work    |      | 2022.04.117 (Linux64) | -timescale 1ns/1ns
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------
work                    | None
---------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
