{
  "module_name": "clk-mt8167-mfgcfg.c",
  "hash_id": "78cf66c3201711983bcae0005d9e0c4a1f57bfdeb25852f20e519d16f85da1aa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8167-mfgcfg.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt8167-clk.h>\n\nstatic const struct mtk_gate_regs mfg_cg_regs = {\n\t.set_ofs = 0x4,\n\t.clr_ofs = 0x8,\n\t.sta_ofs = 0x0,\n};\n\n#define GATE_MFG(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &mfg_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate mfg_clks[] = {\n\tGATE_MFG(CLK_MFG_BAXI, \"mfg_baxi\", \"ahb_infra_sel\", 0),\n\tGATE_MFG(CLK_MFG_BMEM, \"mfg_bmem\", \"gfmux_emi1x_sel\", 1),\n\tGATE_MFG(CLK_MFG_BG3D, \"mfg_bg3d\", \"mfg_mm\", 2),\n\tGATE_MFG(CLK_MFG_B26M, \"mfg_b26m\", \"clk26m_ck\", 3),\n};\n\nstatic const struct mtk_clk_desc mfg_desc = {\n\t.clks = mfg_clks,\n\t.num_clks = ARRAY_SIZE(mfg_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8167_mfgcfg[] = {\n\t{ .compatible = \"mediatek,mt8167-mfgcfg\", .data = &mfg_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8167_mfgcfg);\n\nstatic struct platform_driver clk_mt8167_mfgcfg_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8167-mfgcfg\",\n\t\t.of_match_table = of_match_clk_mt8167_mfgcfg,\n\t},\n};\nmodule_platform_driver(clk_mt8167_mfgcfg_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}