Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Thu Nov  2 13:24:07 2023
| Host             : danielA running 64-bit major release  (build 9200)
| Command          : report_power -file daphne1_power_routed.rpt -pb daphne1_power_summary_routed.pb -rpx daphne1_power_routed.rpx
| Design           : daphne1
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.771        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.610        |
| Device Static (W)        | 0.162        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.045 |       23 |       --- |             --- |
| Slice Logic              |     0.010 |     7813 |       --- |             --- |
|   LUT as Logic           |     0.008 |     2339 |    133800 |            1.75 |
|   CARRY4                 |     0.001 |      280 |     33450 |            0.84 |
|   Register               |    <0.001 |     4175 |    269200 |            1.55 |
|   LUT as Distributed RAM |    <0.001 |      104 |     46200 |            0.23 |
|   LUT as Shift Register  |    <0.001 |       56 |     46200 |            0.12 |
|   F7/F8 Muxes            |    <0.001 |       14 |    133800 |            0.01 |
|   Others                 |    <0.001 |      207 |       --- |             --- |
| Signals                  |     0.013 |     7219 |       --- |             --- |
| Block RAM                |     0.018 |       11 |       365 |            3.01 |
| MMCM                     |     0.213 |        2 |        10 |           20.00 |
| PLL                      |     0.115 |        1 |        10 |           10.00 |
| DSPs                     |     0.010 |       17 |       740 |            2.30 |
| I/O                      |     0.068 |       26 |       400 |            6.50 |
| GTP                      |     0.116 |        1 |       --- |             --- |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     0.771 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.143 |       0.111 |      0.032 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.216 |       0.185 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.027 |       0.022 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.062 |       0.059 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.048 |       0.042 |      0.005 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                               | Domain                                                                                                      | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------+
| ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txoutclk |            16.0 |
| afe0_pll_clkfbout                                                                                                   | AFE0_CH_0/CLK_COM/PLL_COM/clk_fdbck_o                                                                       |             2.3 |
| afe0_pll_dig0                                                                                                       | AFE0_CH_0/CLK_COM/PLL_COM/clk_phase[0]                                                                      |             2.3 |
| afe0_pll_dig1                                                                                                       | AFE0_CH_0/CLK_COM/PLL_COM/clk_phase[1]                                                                      |             2.3 |
| afe0_pll_dig2                                                                                                       | AFE0_CH_0/CLK_COM/PLL_COM/clk_phase[2]                                                                      |             2.3 |
| afe0_pll_dig_div0                                                                                                   | AFE0_CH_0/CLK_COM/PLL_COM/clk_div_phase[0]                                                                  |            16.0 |
| afe0_pll_dig_div1                                                                                                   | AFE0_CH_0/CLK_COM/PLL_COM/clk_div_phase[1]                                                                  |            16.0 |
| afe0_pll_dig_div2                                                                                                   | AFE0_CH_0/CLK_COM/PLL_COM/clk_div_phase[2]                                                                  |            16.0 |
| afe_dclk                                                                                                            | afe_dclk_p[0]                                                                                               |             2.3 |
| daq_refclk                                                                                                          | daq_refclk_p                                                                                                |             8.3 |
| mmcm0_clkfbout                                                                                                      | SYS_TIMING_ENPT/mmcm0_clkfbout                                                                              |            10.0 |
| oei_clkfbout                                                                                                        | ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/clkfbout                                                             |            16.0 |
| oeiclk                                                                                                              | ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/clkout0                                                              |             8.0 |
| oeihclk                                                                                                             | ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/clkout1                                                              |            16.0 |
| sclk100                                                                                                             | SYS_TIMING_ENPT/mmcm0_clkout2                                                                               |            10.0 |
| sclk125                                                                                                             | SYS_TIMING_ENPT/mmcm0_clkout3                                                                               |             8.0 |
| sclk200                                                                                                             | SYS_TIMING_ENPT/mmcm0_clkout1                                                                               |             5.0 |
| sclk62_5                                                                                                            | SYS_TIMING_ENPT/mmcm0_clkout0                                                                               |            16.0 |
| sys_clk                                                                                                             | sysclk_p                                                                                                    |            10.0 |
+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| daphne1                   |     0.610 |
|   AFE0_CH_0               |     0.150 |
|     CLK_COM               |     0.123 |
|       MUX_CLK_COM         |     0.003 |
|       PLL_COM             |     0.119 |
|     DATA_COM              |     0.002 |
|     INPUT_COM             |     0.021 |
|       DATA_IBUFDS         |     0.007 |
|       DIGITAL_IBUFDS      |     0.008 |
|       FRAME_IBUFDS        |     0.007 |
|     SYNCH_COM_0           |     0.002 |
|     SYNCH_COM_1           |     0.002 |
|   AFE0_ST_CH_0            |     0.015 |
|     FIFO_INST_COM         |     0.001 |
|     FILTER_COM            |     0.002 |
|     SELF_TRIGGER_TOP_COM  |     0.012 |
|   ETH_MOD                 |     0.288 |
|     ETH_MAC_UDP_STACK_COM |     0.050 |
|       eth_axis_rx_inst    |     0.001 |
|       eth_mac_inst        |     0.014 |
|       tx_udp_payload_fifo |     0.004 |
|       udp_complete_inst   |     0.029 |
|     ETH_PHY_COM           |     0.238 |
|       U0                  |     0.238 |
|   SYS_TIMING_ENPT         |     0.156 |
+---------------------------+-----------+


