[
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "available at"
    ],
    "publisher": [
      "International Technology Roadmap of Semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net"
    ]
  },
  {
    "author": [
      {
        "family": "Khare",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "407–410,"
    ],
    "title": [
      "A high performance 90 nm SOI technology with 0.992mm2 6T-SRAM cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chapman",
        "given": "R.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "101–104,"
    ],
    "title": [
      "High performance sub-half micron CMOS using rapid thermal processing"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "127–130,"
    ],
    "title": [
      "High performance 0.1 mm CMOS devices with 1.5 V power supply"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rodder",
        "given": "M."
      },
      {
        "family": "Hong",
        "given": "Q.Z."
      },
      {
        "family": "Nandakumar",
        "given": "M."
      },
      {
        "family": "Aur",
        "given": "S."
      },
      {
        "family": "Hu",
        "given": "J.C."
      },
      {
        "family": "Chen",
        "given": "I.C."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "563–566,"
    ],
    "title": [
      "A sub-0.18 mm gate length CMOS technology for high performance (1.5 V) and low power (1.0 V"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "VLSI Symp. Tech. Dig"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "18–19,"
    ],
    "title": [
      "A high-performance sub-0.25 mm CMOS technology with multiple thresholds and copper interconnects"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hargrove",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "627–630,"
    ],
    "title": [
      "High-performance sub-0.08 mm CMOS with dual gate oxide and 9.7 ps inverter delay"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "197–200,"
    ],
    "title": [
      "A high performance 180 nm generation logic technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gilbert",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "1013–1016,"
    ],
    "title": [
      "A high performance l.5 V, 0.10 mm gate length CMOS technology with scaled copper metalization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ghani",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "415–418,"
    ],
    "title": [
      "100 nm gate length high performance/low power CMOS transistor structure"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "K.K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "563–566,"
    ],
    "title": [
      "A 0.13 mm CMOS technology with 193 nm lithography and Cu/low-k for high performance applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tyagi",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "567–570,"
    ],
    "title": [
      "A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ichinose",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "VLSI Symp. Tech. Dig"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "103–104,"
    ],
    "title": [
      "A high performance 0.12 mm CMOS with manufacturable 0.18 mm technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "257–260,"
    ],
    "title": [
      "An enhanced 130 nm generation logic technology featuring 60 nm transistors optimized for high performance and low power at 0.7–1.4 V"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Celik",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "VLSI Symp. Tech. Dig"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "166–167,"
    ],
    "title": [
      "A 45 nm gate length high performance SOI transistor for 100 nm CMOS technology applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "77–80,"
    ],
    "title": [
      "High speed 45 nm gate length CMOSFETs integrated into a 90 nm bulk technology incorporating strain engineering"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mistry",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "VLSI Symp. Tech. Dig"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "50–51,"
    ],
    "title": [
      "Delaying forever: Uniaxial strained silicon transistors in a 90 nm CMOS technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mayuzumi",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "293–296,"
    ],
    "title": [
      "Extreme high-performance n- and p-MOSFETs boosted by dual-metal/ high-k gate damascene process using top-cut dual stress liners on (100) substrates"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pouydebasque",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "663–666,"
    ],
    "title": [
      "High density and high speed SRAM bit-cells and ring oscillators due to laser annealing for 45 nm bulk CMOS"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "W.-H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "56–59,"
    ],
    "title": [
      "High performance 65 nm SOI technology with enhanced transistor strain and advanced-low-k BEOL"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tyagi",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1070–1072,"
    ],
    "title": [
      "An advanced low power, high performance, strained channel 65 nm technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rodder",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "879–882,"
    ],
    "title": [
      "Oxide thickness dependence of inverter delay and device reliability for 0.25 mm CMOS technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rodder",
        "given": "M."
      },
      {
        "family": "Amerasekera",
        "given": "A."
      },
      {
        "family": "Aur",
        "given": "S."
      },
      {
        "family": "Chen",
        "given": "I.C."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "71–74,"
    ],
    "title": [
      "A study of design/process dependence of 0.25 mm gate length CMOS for improved performance and reliability"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rodder",
        "given": "M."
      },
      {
        "family": "Aur",
        "given": "S."
      },
      {
        "family": "Chen",
        "given": "I.-C."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "415–418,"
    ],
    "title": [
      "A scaled 1.8 V, 0.18 mm gate length CMOS technology: Device design and reliability considerations"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rodder",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "623–626,"
    ],
    "title": [
      "A 1.2 V, 0.1 mm gate length CMOS technology: Design and process issues"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mehrotra",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "419–422,"
    ],
    "title": [
      "A 1.2 V, sub-0.09 mm gate length CMOS technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Perera",
        "given": "A.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "571–574,"
    ],
    "title": [
      "A versatile 0.13 mm CMOS platform technology supporting high performance and low power applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yanagiya",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "57–60,"
    ],
    "title": [
      "65 nm CMOS technology (CMOS5) with high density embedded memories for broadband microprocessor applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "61–64,"
    ],
    "title": [
      "A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low-k ILD, and 1mm2 SRAM cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bai",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "657–660,"
    ],
    "title": [
      "A 65 nm logic technology featuring 35 nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 pmZ SRAM Cell"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B.H."
      },
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Shepard",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2008-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "343–365,"
    ],
    "title": [
      "Digital circuit design challenges and opportunities in the era of nanoscale CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "96"
    ]
  },
  {
    "author": [
      {
        "family": "Jha",
        "given": "S."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Challenges on design complexities for advanced wireless silicon systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2006-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2816–2823,"
    ],
    "title": [
      "New generation of predictive technology model for sub-45 nm early design exploration"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "available at"
    ],
    "publisher": [
      "International Technology Roadmap of Semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net"
    ]
  },
  {
    "citation-number": [
      "2."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "BSIM4 Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Sato",
        "given": "T."
      },
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "CICC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "201–204,"
    ],
    "title": [
      "New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Boning",
        "given": "D."
      },
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Design of High-Peformance Microprocessor Circuits, Chapter"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "98–115,"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Models of process variations in device and interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Miyama",
        "given": "M."
      },
      {
        "family": "Kamohara",
        "given": "S."
      },
      {
        "family": "Hiraki",
        "given": "M."
      },
      {
        "family": "Onozawa",
        "given": "K."
      },
      {
        "family": "Kunitomo",
        "given": "H."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Semiconductor Manufacturing"
    ],
    "date": [
      "2001-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "134–142,"
    ],
    "title": [
      "Pre-silicon parameter generation methodology using BSIM3 for circuit performance-oriented device optimization"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "An",
        "given": "J."
      },
      {
        "family": "Jiang",
        "given": "C."
      },
      {
        "family": "Liu",
        "given": "B."
      },
      {
        "family": "Riccobene",
        "given": "C."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "2001-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "156–159,"
    ],
    "title": [
      "Efficient generation of presilicon MOS model parameters for early circuit design"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Vasanth",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "353–356,"
    ],
    "title": [
      "Predictive BSIM3v3 modeling for the 0.15-0.18 mm CMOS technology node: A process DOE based approach"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2006-11"
    ],
    "issue": [
      "11"
    ],
    "note": [
      "Available at"
    ],
    "pages": [
      "2816–2823,"
    ],
    "title": [
      "New generation of predictive technology model for sub-45 nm early design exploration"
    ],
    "type": "article-journal",
    "url": [
      "http://ptm.asu.edu"
    ],
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Sinitsky",
        "given": "D."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Ph. D. dissertation,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "Univ. of California"
    ],
    "title": [
      "Physics of future very large-sclae integration (VLSI) MOSFETs"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Yeric",
        "given": "G.M."
      },
      {
        "family": "Tasch",
        "given": "A.F."
      },
      {
        "family": "Banerjee",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1990-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1123–1126,"
    ],
    "title": [
      "A universal MOSFET mobility degradation model for circuit simulation"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Agostinelli",
        "given": "Y.M."
      },
      {
        "family": "Yeric",
        "given": "G.M."
      },
      {
        "family": "Tacsh",
        "given": "A.F."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1993-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "439–445,"
    ],
    "title": [
      "Universal MOSFET hold mobility degradation models for circuit simulation"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Ohta",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "6–10,"
    ],
    "title": [
      "High performance 30 nm gate bulk CMOS for 45 nm node with S-shaped SiGe-SD"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Goto",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "623–626,"
    ],
    "title": [
      "High performance 25 nm gate CMOSFETs for 65 nm node high speed MPUs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "Z."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEDM Tech"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Dig"
    ],
    "pages": [
      "661–664"
    ],
    "title": [
      "High performance and low power transistors integrated in 65 nm bulk CMOS technology"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "C.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "65–68,"
    ],
    "title": [
      "A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "77–80,"
    ],
    "title": [
      "High speed 45 nm gate length CMOSFETs integrated into a 90 nm bulk technology incorporating strain engineering"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "S.-F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "237–240,"
    ],
    "title": [
      "High performance 50 nm CMOS devices for microprocessor and embedded processor core applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mehrotra",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "VLSI Tech. Symp"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "124–125,"
    ],
    "title": [
      "60 nm gate length dual-Vt CMOS for high performance applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Thompson",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "257–260,"
    ],
    "title": [
      "An enhanced 130 nm generation logic technology featuring 60 nm transistors optimized for high performance and low power at 0.7-1.4 V"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tyagi",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "567–570,"
    ],
    "title": [
      "A 130 nm generation logic technology featuring 70 nm transistors dual Vt transistors and 6 layers of Cu interconnects"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "K.K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "563–566,"
    ],
    "title": [
      "A 0.13 mm CMOS technology with 193 nm lithograghy and Cu/low-k for high performance applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hargrove",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "627–630,"
    ],
    "title": [
      "High-performance sub-0.08 mm CMOS with dual gate oxide and 9.7 ps inverter delay"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "VLSI Tech. Symp"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "18–19,"
    ],
    "title": [
      "A high-performance sub-0.25 mm CMOS technology with multiple threshold and copper interconnects"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rodder",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "623–626,"
    ],
    "title": [
      "A 1.2V, 0.1 mm gate length CMOS technology: design and process issues"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rodder",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "223–226,"
    ],
    "title": [
      "A 0.10 mm gate length CMOS technology with 30A gate dielectric for 1.0V-1.5V applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rodder",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "IEDM Tech. Dig.,"
    ],
    "pages": [
      "563–566,"
    ],
    "title": [
      "A sub-0.18 mm gate length CMOS technology for high performance (1.5V) and low power (1.0V"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Bohr",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "847–850,"
    ],
    "title": [
      "A high performance 0.25 mm logic technology optimized for 1.8V operation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2006-11"
    ],
    "issue": [
      "11"
    ],
    "note": [
      "Available at"
    ],
    "pages": [
      "2816–2823,"
    ],
    "title": [
      "New generation of predictive technology model for sub-45 nm early design exploration"
    ],
    "type": "article-journal",
    "url": [
      "http://ptm.asu.edu"
    ],
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1860–1873,"
    ],
    "title": [
      "Extremely scaled silicon nano-CMOS devices"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Mohta",
        "given": "N."
      },
      {
        "family": "Thompson",
        "given": "S.E."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Circuits and Devices Magazine"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "18–23,"
    ],
    "publisher": [
      "Sept./Oct"
    ],
    "title": [
      "Mobility enhancement: The next vector to extend Moore’s law"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "X."
      },
      {
        "family": "Lee",
        "given": "W.C."
      },
      {
        "family": "Kuo",
        "given": "C."
      },
      {
        "family": "Hisamoto",
        "given": "D."
      },
      {
        "family": "Chang",
        "given": "L."
      },
      {
        "family": "Kedzierski",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proc. IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "679–682,"
    ],
    "title": [
      "Sub-50 nm FinFET: PFET"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "C.-C."
      },
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Chen",
        "given": "M."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "International Conference on Computer Aided Design"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "513–520,"
    ],
    "title": [
      "Predictive modeling of layout-dependent stress effect in scaled CMOS design"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "6."
    ],
    "date": [
      "2008"
    ],
    "title": [
      "The International Technology Roadmap for Semiconductors (ITRS"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Khakifirooz",
        "given": "A."
      },
      {
        "family": "Antoniadis",
        "given": "D."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "667–670,"
    ],
    "title": [
      "Transistor performance scaling: The role of virtual source velocity and its mobility dependence"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "J.-S."
      },
      {
        "family": "Thompson",
        "given": "S.E."
      },
      {
        "family": "Fossum",
        "given": "J.G."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "TED"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "731–733,"
    ],
    "title": [
      "3 Predictive Technology Model of Enhanced CMOS Devices 8",
      "Comparison of threshold-voltage shifts for uniaxial and biaxial tensile-stressed n-MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Nii",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "685–688,"
    ],
    "title": [
      "A 45 nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Aikawa",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2008"
    ],
    "publisher": [
      "VLSI Symp"
    ],
    "title": [
      "Variability aware modeling and characterization in standard cell in 45 nm CMOS with stress enhancement technique"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Eneman",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "TED"
    ],
    "date": [
      "2006-07"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "Scalability of the Si1-xGex Source/Drain technology for the 45-nm technology node and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Dunga",
        "given": "M.V."
      },
      {
        "family": "Lin",
        "given": "C.H."
      },
      {
        "family": "Xi",
        "given": "X."
      },
      {
        "family": "Lu",
        "given": "D.D."
      },
      {
        "family": "Niknejad",
        "given": "A.M."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2006-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1971–1978,"
    ],
    "title": [
      "Modeling advanced FET technology in a compact model"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Medici",
        "given": "Taurus"
      },
      {
        "given": "Manual"
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2006-06"
    ],
    "note": [
      "Version Y-2006.06."
    ],
    "type": null
  },
  {
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Manual"
    ],
    "date": [
      "2005-10"
    ],
    "note": [
      "Version X-2005.10."
    ],
    "title": [
      "Taurus Tsuprem4"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Scott",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEDM Tech. Dig"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "827–830,"
    ],
    "title": [
      "NMOS drive current reduction caused by transistor layout and trench isolation induced stress"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bianchi",
        "given": "R.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "117–120,"
    ],
    "title": [
      "Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "K.-W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "CICC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "245–248,"
    ],
    "title": [
      "A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "X.-W."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE/ACM Workshop on Compact Variability Modeling 2008"
    ],
    "title": [
      "Modeling of Proximity Effects in Nanometer MOSFET’s"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Murray",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Journal of Applied Physics"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "103532,"
    ],
    "title": [
      "Mechanics of edge effects in anisotropic thin film/substrate systems"
    ],
    "type": "article-journal",
    "volume": [
      "100"
    ]
  },
  {
    "author": [
      {
        "family": "Egley",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Solid-State Electronics"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1653–1664,"
    ],
    "title": [
      "Strain effects on device characteristics: implementation in drift-diffusion simulators"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Herring",
        "given": "C."
      },
      {
        "family": "Vogt",
        "given": "E."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Phys. Rev"
    ],
    "date": [
      "1956"
    ],
    "pages": [
      "994–961,"
    ],
    "title": [
      "Transport and deformation-potential theory for many-valley semiconductors with anisotropic scattering"
    ],
    "type": "article-journal",
    "volume": [
      "101"
    ]
  },
  {
    "author": [
      {
        "family": "Payet",
        "given": "F."
      },
      {
        "family": "Buf",
        "given": "F."
      },
      {
        "family": "Ortolland",
        "given": "C."
      },
      {
        "family": "Skotnicki",
        "given": "T."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "TED"
    ],
    "date": [
      "2008-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1050–1057,"
    ],
    "title": [
      "Nonuniform mobility-enhancement techniques and their impact on device performance"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Sinitsky",
        "given": "D."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "Univ. California"
    ],
    "title": [
      "Physics of future very large-sclae integration (VLSI) MOSFETs"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Manual",
        "given": "BSIM4"
      }
    ],
    "citation-number": [
      "24."
    ],
    "publisher": [
      "University of California Device Group"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "W."
      },
      {
        "family": "Fossum",
        "given": "J.G."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "TED"
    ],
    "date": [
      "2005-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "263–268,"
    ],
    "title": [
      "On the threshold voltage of strained-Si-Si1-xGex MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Mistry",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "247–250,"
    ],
    "title": [
      "A 45 nm logic technology with high-k + metal gate transistors, strained Silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Leroux",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2004-12"
    ],
    "pages": [
      "737–740,"
    ],
    "title": [
      "Characterization and modeling of hysteresis phenomena in high-k dielectrics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Islam",
        "given": "A.E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proc. IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "329–332,"
    ],
    "title": [
      "Gate leakage vs. NBTI in plasma nitrided oxides: Characterization, physical principles, and optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhardwaj",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Vattikonda",
        "given": "R."
      },
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Vrudhula",
        "given": "S."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proc. IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2006-09"
    ],
    "pages": [
      "189–192,"
    ],
    "title": [
      "Predictive modeling of the NBTI effect for reliable design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Nowak",
        "given": "M."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "International Semiconductor Device Research Symposium"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "4–03,"
    ],
    "title": [
      "Predictive technology modeling for 32 nm low power design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "ACM Journal on Emerging Technologies in Computing Systems"
    ],
    "date": [
      "2007-04"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–17,"
    ],
    "title": [
      "Predictive technology model for nano-CMOS design exploration"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Kedzierski",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "497–444,"
    ],
    "title": [
      "High-performance symmetric-gate and CMOS compatible Vt symmetric-gate FinFET devices"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Fossum",
        "given": "J.G."
      },
      {
        "family": "Chowdhury",
        "given": "M.M."
      },
      {
        "family": "Trivedi",
        "given": "V.P."
      },
      {
        "family": "King",
        "given": "T.-J."
      },
      {
        "family": "Choi",
        "given": "Y.-K."
      },
      {
        "family": "An",
        "given": "J."
      },
      {
        "family": "Yu",
        "given": "B."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proc. IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "679–682,"
    ],
    "title": [
      "Physical insights on design and modeling of nanoscale FinFETs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Iniguez",
        "given": "B."
      },
      {
        "family": "Fjeldly",
        "given": "T.A."
      },
      {
        "family": "Lazaro",
        "given": "A."
      },
      {
        "family": "Danneville",
        "given": "F."
      },
      {
        "family": "Deen",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2006-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "2128–2142,"
    ],
    "title": [
      "Compact-modeling solutions for nanoscale double-gate and gate-all-around MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Gildenblat",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2006-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1979–1993,"
    ],
    "title": [
      "PSP: An advanced surface-potential-based MOSFET model for circuit simulation"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Wan",
        "given": "H."
      },
      {
        "family": "Xi",
        "given": "X."
      },
      {
        "family": "Niknejad",
        "given": "A.M."
      },
      {
        "family": "Hu",
        "given": "C."
      },
      {
        "family": "Manual",
        "given": "B.S.I.M.S.O.I."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Berkeley, CA"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "The Device Group"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "F.-L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Symposium on VLSI Technology"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "104–105,"
    ],
    "title": [
      "35 nm CMOS FinFETs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.-H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proc. IEEE International Symposium on VLSI Technology, Systems, and Applications"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "120–121,"
    ],
    "title": [
      "Compact modeling of FinFETs featuring in independent-gate operation mode"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "available at"
    ],
    "publisher": [
      "International Technology Roadmap of Semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net"
    ]
  },
  {
    "author": [
      {
        "family": "Calhoun",
        "given": "B.H."
      },
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Pileggi",
        "given": "L.T."
      },
      {
        "family": "Rutenbar",
        "given": "R.A."
      },
      {
        "family": "Shepard",
        "given": "K.L."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2008-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "343–365,"
    ],
    "title": [
      "Digital circuit design challenges and opportunities in the era of nanoscale CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "96"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "338–342,"
    ],
    "title": [
      "Parameter variations and impact on circuits and microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bernstein",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IBM J. Res. & Dev"
    ],
    "date": [
      "Jul./Sep., 2006"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "433–449,"
    ],
    "title": [
      "High-performance CMOS variability in the 65-nm regime and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Keyes",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1975"
    ],
    "pages": [
      "740–766,"
    ],
    "title": [
      "Physical limits in digital electronics"
    ],
    "type": "paper-conference",
    "volume": [
      "63"
    ]
  },
  {
    "author": [
      {
        "family": "Hoeneisen",
        "given": "B."
      },
      {
        "family": "Mead",
        "given": "C.A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Solid-State Electronics"
    ],
    "date": [
      "1972"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "819,"
    ],
    "title": [
      "Fundamental limitations in microelectronics—I. MOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2006-11"
    ],
    "issue": [
      "11"
    ],
    "note": [
      "Available at"
    ],
    "pages": [
      "2816–2823,"
    ],
    "title": [
      "New generation of predictive technology model for sub-45nm early design exploration"
    ],
    "type": "article-journal",
    "url": [
      "http://ptm.asu.edu"
    ],
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Hagivaga",
        "given": "T."
      },
      {
        "family": "Yamaguchi",
        "given": "K."
      },
      {
        "family": "Asai",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Symp"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "46–47,"
    ],
    "publisher": [
      "VLSI Technology"
    ],
    "title": [
      "Threshold voltage variation in very small MOS transistors due to local dopant fluctuations"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Nassif",
        "given": "S.R."
      },
      {
        "family": "Hakim",
        "given": "N."
      },
      {
        "family": "Boning",
        "given": "D."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "ACM/IEEE International Conference on Computer-Aided Design"
    ],
    "date": [
      "2004-11"
    ],
    "pages": [
      "138–139,"
    ],
    "title": [
      "The care and feeding of your statistical static timer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Springer",
        "given": "S.K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2006-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "2168–2006,"
    ],
    "title": [
      "Modeling of variation in submicrometer CMOS ULSI technologies"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Nassif",
        "given": "S.R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE International Symposium on Low-Power Electronics and Design"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "203–206,"
    ],
    "title": [
      "Model to hardware matching for nanometer scale technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "J.C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "International Electron Devices Meeting"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "635–638,"
    ],
    "title": [
      "E-T based statistical modeling and compact statistical circuit simulation methodologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cox",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1985-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "471–478,"
    ],
    "title": [
      "Statistical modeling for efficient parametric yield estimation of MOS VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "McAndrew",
        "given": "C.C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "International Symposium on Quality Electronics Design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "357–362,"
    ],
    "title": [
      "Statistical modeling for circuit simulation”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "B."
      },
      {
        "family": "Dideban",
        "given": "D."
      },
      {
        "family": "Moezi",
        "given": "N."
      },
      {
        "family": "Millar",
        "given": "C."
      },
      {
        "family": "Roy",
        "given": "G."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Roy",
        "given": "S."
      },
      {
        "family": "Asenov",
        "given": "A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "March/April 2010"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "26–35,"
    ],
    "title": [
      "Statistical variability compact modeling strategies for BSIM4 and PSP"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Custom Integrated Circuits Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "365–368,"
    ],
    "title": [
      "CMOS mixed-signal circuit process variation sensitivity characterization for yield improvement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pang",
        "given": "L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "VLSI Circuits Symposium"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "69–70,"
    ],
    "title": [
      "Impact of layout on 90nm CMOS process parameter fluctuations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leobandung",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "VLSI Tech. Symposium"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "126–127,"
    ],
    "title": [
      "High performance 65nm SOI technology with dual stress liner and low capacitance SRAM cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "VLSI Circuits Symposium"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "67–68,"
    ],
    "title": [
      "A test structure for characterizing local device mismatches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McAndrew",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Workshop on Compact Modeling"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Device correlation: modeling using uncorrelated parameters, characterization using ratios and differences"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Nassif",
        "given": "S."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Custom Integrated Circuits Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "223–228,"
    ],
    "title": [
      "Modeling and analysis of manufacturing variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Scott",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "International Electron Devices Meeting"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "827–830,"
    ],
    "title": [
      "NMOS drive current reduction caused by transistor layout and trench isolation induced stress"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Drego",
        "given": "N."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      },
      {
        "family": "Boning",
        "given": "D."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "281–286,"
    ],
    "title": [
      "A test-structure to efficiently study thresholdvoltage variation in large MOSFET arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Manual",
        "given": "BSIM4"
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Agarwal",
        "given": "K."
      },
      {
        "family": "Acharyya",
        "given": "D."
      },
      {
        "family": "Nassif",
        "given": "S.R."
      },
      {
        "family": "Nowka",
        "given": "K."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "2009-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "196–203,"
    ],
    "title": [
      "Rigorous extraction of process variations for 65nm CMOS design"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Design, Automation & Test in Europe"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "1391–1396,"
    ],
    "title": [
      "Fast statistical circuit analysis with finite-point transistor model"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Friedberg",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "International Symposium on Quality Electronic Design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "516–521,"
    ],
    "title": [
      "Modeling within-die spatial correlation effects for process-design co-optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "T."
      },
      {
        "family": "Okumtura",
        "given": "J."
      },
      {
        "family": "Toriumi",
        "given": "A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2216–2221,"
    ],
    "title": [
      "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET’s"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Asenov",
        "given": "A."
      },
      {
        "family": "Brown",
        "given": "A.R."
      },
      {
        "family": "Davies",
        "given": "J.H."
      },
      {
        "family": "Kaya",
        "given": "S."
      },
      {
        "family": "Slavcheva",
        "given": "G."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "1873,"
    ],
    "title": [
      "Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "900–905,"
    ],
    "title": [
      "Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Frank",
        "given": "D.J."
      },
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ieong",
        "given": "M."
      },
      {
        "family": "Wong",
        "given": "H.-S.P."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Symp. VLSI Circuits"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "171–172,"
    ],
    "title": [
      "Monte Carlo modeling of threshold variation due to dopant fluctuations"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Croon",
        "given": "J.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "307–310,"
    ],
    "title": [
      "Line edge roughness: Characterization, modeling and impact on device behavior"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Singhal",
        "given": "R."
      },
      {
        "family": "Balijepalli",
        "given": "A."
      },
      {
        "family": "Subramaniam",
        "given": "A."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "823–828,"
    ],
    "title": [
      "Modeling and analysis of non-rectangular gate for post-lithography circuit simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "J.J.M."
      },
      {
        "family": "Duinmaijer",
        "given": "A.C.J."
      },
      {
        "family": "Welbers",
        "given": "A.P.G."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1989-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1433–1440,"
    ],
    "title": [
      "Matchign properties of MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Takeuchi",
        "given": "K."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Symp"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "72–73,"
    ],
    "publisher": [
      "VLSI Technology"
    ],
    "title": [
      "Channel size dependence of dopant-induced threshold voltage fluctuation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Subramaniam",
        "given": "A."
      },
      {
        "family": "Singal",
        "given": "R."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "474–479,"
    ],
    "title": [
      "Design rule optimization of regular layout for leakage reduction in nanoscale design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "P."
      },
      {
        "family": "Kahng",
        "given": "A."
      },
      {
        "family": "Kim",
        "given": "Y."
      },
      {
        "family": "Shah",
        "given": "S."
      },
      {
        "family": "Sylvester",
        "given": "D."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "SPIE"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Modeling of non-uniform device geometries for post-lithography circuit analysis”"
    ],
    "type": "article-journal",
    "volume": [
      "6156"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "K."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "SISPAD"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "95–98,"
    ],
    "title": [
      "Transistor width dependence of LER degradation to CMOS device characteristics"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "66"
    ],
    "title": [
      "4 Statistical Extraction and Modeling of CMOS Variability"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "S.-D."
      },
      {
        "family": "Wada",
        "given": "H."
      },
      {
        "family": "Woo",
        "given": "J.C.S."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "192–200,"
    ],
    "title": [
      "TCAD-based statistical analysis and modeling of gate line-edge roughness effect on nanoscale MOS transistor performance and scaling"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Yamaguchi",
        "given": "T."
      },
      {
        "family": "Namatsu",
        "given": "H."
      },
      {
        "family": "Nagase",
        "given": "M."
      },
      {
        "family": "Kurihara",
        "given": "K."
      },
      {
        "family": "Kawai",
        "given": "Y."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Proc. SPIE"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "617–624,"
    ],
    "title": [
      "Line-edge roughness characterized by polymer aggregates in photoresists"
    ],
    "type": "article-journal",
    "volume": [
      "3678"
    ]
  },
  {
    "author": [
      {
        "family": "Goldfarb",
        "given": "D.L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Journal of Vacuum Science & Technology B"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "647–653,"
    ],
    "title": [
      "Effect of thin-film imaging on line edge roughness transfer to underlayers during etch processes"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Namatsu",
        "given": "H."
      },
      {
        "family": "Nagase",
        "given": "M."
      },
      {
        "family": "Yamaguchi",
        "given": "T."
      },
      {
        "family": "Yamazaki",
        "given": "K."
      },
      {
        "family": "Kurihara",
        "given": "K."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Journal of Vacuum Science & Technology B"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "3315–3321,"
    ],
    "title": [
      "Influence of edge roughness in resist patterns on etched patterns"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Bencher",
        "given": "C."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Dai",
        "given": "H."
      },
      {
        "family": "Montgomery",
        "given": "W."
      },
      {
        "family": "Huli",
        "given": "L."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proc. of SPIE"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "69244 1–69244 7,"
    ],
    "title": [
      "22nm halfpitch patterning by CVD spacer self alignment double patterning (SADP"
    ],
    "type": "paper-conference",
    "volume": [
      "6924"
    ]
  },
  {
    "author": [
      {
        "family": "Sardo",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Microelectronic Engineering"
    ],
    "date": [
      "2008-05"
    ],
    "issue": [
      "5-6"
    ],
    "pages": [
      "1210–1213"
    ],
    "title": [
      "Line edge roughness (LER) reduction strategy for SOI waveguides fabrication"
    ],
    "type": "article-journal",
    "volume": [
      "85"
    ]
  },
  {
    "author": [
      {
        "family": "Naulleau",
        "given": "P.P."
      },
      {
        "family": "Gallatin",
        "given": "G."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "Journal of Vacuum Science & Technology B"
    ],
    "date": [
      "2008-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1903–1910,"
    ],
    "title": [
      "Spatial scaling metrics of mask-induced line-edge roughness"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Chandhok",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Journal of Vacuum Science & Technology B"
    ],
    "date": [
      "2008-11"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "2265–2270,"
    ],
    "title": [
      "Improvement in linewidth roughness by postprocessing"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Jhaveri",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "J. Micro/Nanolitho., MEMS and MOEMS"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "3, 031011"
    ],
    "pages": [
      "–"
    ],
    "title": [
      "Maximization of layout printabili-ty/manufacturability by extreme layout regularity"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Liu",
        "given": "F."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "March/April 2010"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "Special Issue on Compact Variability Modeling in Scaled CMOS Design,"
    ],
    "pages": [
      "6–7,"
    ],
    "title": [
      "Compact variability modeling in scaled CMOS design"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "available at"
    ],
    "publisher": [
      "International Technology Roadmap of Semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net"
    ]
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "Karnik",
        "given": "T."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "338–342,"
    ],
    "title": [
      "Parameter variations and impact on circuits and microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Yang",
        "given": "S."
      },
      {
        "family": "Bhardwaj",
        "given": "S."
      },
      {
        "family": "Vattikonda",
        "given": "R."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Vrudhula",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "364–369,"
    ],
    "title": [
      "The impact of NBTI on the performance of combinational and sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vattikonda",
        "given": "R."
      },
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1047–1052,"
    ],
    "title": [
      "Modeling and minimization of PMOS NBTI effect for robust nanometer design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schroder",
        "given": "D.K."
      },
      {
        "family": "Babcock",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "J. of Applied Physics"
    ],
    "date": [
      "2003-07"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–17,"
    ],
    "title": [
      "Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing"
    ],
    "type": "article-journal",
    "volume": [
      "94"
    ]
  },
  {
    "author": [
      {
        "family": "Kimizuka",
        "given": "N."
      },
      {
        "family": "Yamamoto",
        "given": "T."
      },
      {
        "family": "Mogami",
        "given": "T."
      },
      {
        "family": "Yamaguchi",
        "given": "K."
      },
      {
        "family": "Imai",
        "given": "K."
      },
      {
        "family": "Horiuchi",
        "given": "T."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "VLSI Symp. on Tech"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "73–74,"
    ],
    "title": [
      "The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Reddy",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IRPS"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "248–254,"
    ],
    "title": [
      "Impact of negative bias temperature instability on digital circuit reliability"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "B.C."
      },
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Kufluoglu",
        "given": "H."
      },
      {
        "family": "Alam",
        "given": "M.A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "EDL"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "560–562,"
    ],
    "title": [
      "Impact of NBTI on the temporal performance degradation of digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Puchner",
        "given": "H."
      },
      {
        "family": "Hinh",
        "given": "L."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "ESSDERC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "257–260,"
    ],
    "title": [
      "NBTI reliability analysis for a 90 nm CMOS technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Reddy",
        "given": "V."
      },
      {
        "family": "Krishnan",
        "given": "A.T."
      },
      {
        "family": "Vattikonda",
        "given": "R."
      },
      {
        "family": "Krishnan",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on Device and Materials Reliability"
    ],
    "date": [
      "2007-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "509–517,"
    ],
    "title": [
      "Compact modeling and simulation of circuit reliability for 65 nm CMOS technology"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Goda",
        "given": "A.S."
      },
      {
        "family": "Kapila",
        "given": "G."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "ISQED"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "416–420,"
    ],
    "title": [
      "Design for degradation: CAD tools for managing transistor degradation mechanisms"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      },
      {
        "family": "Tam",
        "given": "S.C."
      },
      {
        "family": "Hsu",
        "given": "F.-C."
      },
      {
        "family": "Ko",
        "given": "P.-K."
      },
      {
        "family": "Chan",
        "given": "T.-Y."
      },
      {
        "family": "Terrill",
        "given": "K.W."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Tran. on Electron Devices"
    ],
    "date": [
      "1985-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "375–385,"
    ],
    "title": [
      "Hot electron induced MOSFET degradation – model, monitor, and improvement"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Jeppson",
        "given": "K.O."
      },
      {
        "family": "Svensson",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "J. of Applied Physics"
    ],
    "date": [
      "1977"
    ],
    "pages": [
      "2004–2014,"
    ],
    "title": [
      "Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Alam",
        "given": "M.A."
      },
      {
        "family": "Mahapatra",
        "given": "S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Microelectronics Reliability"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "71–81,"
    ],
    "title": [
      "A comprehensive model of PMOS NBTI degradation"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Chakravarthi",
        "given": "S."
      },
      {
        "family": "Krishnan",
        "given": "A.T."
      },
      {
        "family": "Reddy",
        "given": "V."
      },
      {
        "family": "Machala",
        "given": "C.F."
      },
      {
        "family": "Krishnan",
        "given": "S."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IRPS"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "273–282,"
    ],
    "title": [
      "A comprehensive framework for predictive modeling of negative bias temperature instability"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ogawa",
        "given": "S."
      },
      {
        "family": "Shiono",
        "given": "N."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Physical Review B"
    ],
    "date": [
      "1995-02"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "4218–4230,"
    ],
    "title": [
      "Generalized diffusion-reaction model for the low-field chargebuildup instability at the Si-SiO2 interface"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Bhardwaj",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Vattikonda",
        "given": "R."
      },
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Vrudhula",
        "given": "S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IET Circuits, Devices & Systems"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "361–371,"
    ],
    "title": [
      "A scalable model for predicting the effect of NBTI for reliable design"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Mahapatra",
        "given": "S."
      },
      {
        "family": "Saha",
        "given": "D."
      },
      {
        "family": "Varghese",
        "given": "D."
      },
      {
        "family": "Kumar",
        "given": "P.B."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "2006-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1583–1592,"
    ],
    "title": [
      "On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stress"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Mahapatra",
        "given": "S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IRPS"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Electrical characterization and modeling of negative bias temperature instability in p-MOSFET devices"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "F.C."
      },
      {
        "family": "Tam",
        "given": "S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1984-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "50–52,"
    ],
    "title": [
      "Relationship between MOSFET degradation and hot-electron-induced interface state generation"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "S.C."
      },
      {
        "family": "Plummer",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1980-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1497–1508,"
    ],
    "title": [
      "Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "citation-number": [
      "22."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "BSIM4 Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rangan",
        "given": "S."
      },
      {
        "family": "Mielke",
        "given": "N."
      },
      {
        "family": "Yeh",
        "given": "E.C.C."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "341–344,"
    ],
    "title": [
      "Universal recovery behavior of negative bias temperature instability"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Krishnan",
        "given": "A.T."
      },
      {
        "family": "Chancellor",
        "given": "C."
      },
      {
        "family": "Chakravarthi",
        "given": "S."
      },
      {
        "family": "Nicollian",
        "given": "P.E."
      },
      {
        "family": "Reddy",
        "given": "V."
      },
      {
        "family": "Varghese",
        "given": "A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Material dependence of hydrogen diffusion: Implication for NBTI degradation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IRPS"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "196–202,"
    ],
    "title": [
      "Dynamic NBTI of PMOS transistors and its impact on device lifetime"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Huard",
        "given": "V."
      },
      {
        "family": "Denais",
        "given": "M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IRPS"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "40–45,"
    ],
    "title": [
      "Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in PMOS transistors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Alam",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "345–348,"
    ],
    "title": [
      "A critical examination of the mechanics of dynamic NBTI for PMOSFETs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "B."
      },
      {
        "family": "Suehle",
        "given": "J.S."
      },
      {
        "family": "Bernstein",
        "given": "J.B."
      },
      {
        "family": "Chen",
        "given": "Y."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IRW"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "113–117,"
    ],
    "title": [
      "Mechanism of dynamic NBTI of pMOSFETs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "ISQED"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "585–590,"
    ],
    "title": [
      "New generation of Predictive Technology Model for sub-45 nm design exploration"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zheng",
        "given": "R."
      },
      {
        "family": "Velamala",
        "given": "J."
      },
      {
        "family": "Reddy",
        "given": "V."
      },
      {
        "family": "Balakrishnan",
        "given": "V."
      },
      {
        "family": "Mintarno",
        "given": "E."
      },
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Krishnan",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Custom Integrated Circuits Conference"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "427–430,"
    ],
    "title": [
      "Circuit aging prediction for low-power operation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Reddy",
        "given": "V."
      },
      {
        "family": "Yang",
        "given": "B."
      },
      {
        "family": "Balakrishnan",
        "given": "V."
      },
      {
        "family": "Krishnan",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Custom Integrated Circuits Conference"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "13–16,"
    ],
    "title": [
      "Statistical prediction of circuit aging under process variations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rauch",
        "given": "S.E."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "IEEE Trans. on Device Material Reliability"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "89–93,"
    ],
    "title": [
      "The statistics of NBTI induced vt and b mismatch shifts in PMOSFETs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rauch",
        "given": "S.E."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Transactions on Device and Materials Reliability"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "524–530,"
    ],
    "title": [
      "Review and reexamination of reliability effects related to NBTI-induced statistical variations"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Rosa",
        "given": "G.L."
      },
      {
        "family": "Ng",
        "given": "W.L."
      },
      {
        "family": "Rauch",
        "given": "S."
      },
      {
        "family": "Wong",
        "given": "R."
      },
      {
        "family": "Sudijono",
        "given": "J."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE International Reliability Physics Symposium"
    ],
    "date": [
      "2006-03"
    ],
    "pages": [
      "274–282,"
    ],
    "title": [
      "Impact of NBTI induced statistical variation to SRAM cell stability"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kang",
        "given": "K."
      },
      {
        "family": "Park",
        "given": "S.P."
      },
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Alam",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "730–734,"
    ],
    "title": [
      "Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Agarwal",
        "given": "K."
      },
      {
        "family": "Acharyya",
        "given": "D."
      },
      {
        "family": "Nassif",
        "given": "S.R."
      },
      {
        "family": "Nowka",
        "given": "K."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "2009-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "196–203,"
    ],
    "title": [
      "Rigorous extraction of process variations for 65 nm CMOS design"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Bose",
        "given": "P."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "November/December 2009"
    ],
    "issue": [
      "6"
    ],
    "note": [
      "Special Issue on Design for Reliability at 32nm and Beyond,"
    ],
    "pages": [
      "6–7,"
    ],
    "title": [
      "Reliability challenges in nano-CMOS design"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "available at"
    ],
    "publisher": [
      "International Technology Roadmap of Semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net"
    ]
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "B."
      },
      {
        "family": "Mittal",
        "given": "A."
      },
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Starr",
        "given": "G."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "title": [
      "Nano-CMOS Circuit and Physical Design"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "3."
    ],
    "title": [
      "RAPHAEL Users’ Manual, Technology Modeling Associate"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Nabors",
        "given": "K."
      },
      {
        "family": "White",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1991-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1447–1459,"
    ],
    "title": [
      "Fastcap: a multiple accelerated 3-D capacitance extraction program"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "1982-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "6–7,"
    ],
    "title": [
      "Capacitance calculation in MOSFET VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "C.P."
      },
      {
        "family": "Trick",
        "given": "T.N."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Electron Device Letters"
    ],
    "date": [
      "1982-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "391–393,"
    ],
    "title": [
      "A simple formula for the estimation of the capacitance of twodimensional interconnects in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Tamaru",
        "given": "K."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1983-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "183–185,"
    ],
    "title": [
      "Simple formulas for two- and three- dimensional capacitances"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Meijs",
        "given": "N.V.D."
      },
      {
        "family": "Fokkema",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Integration"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "85–119,"
    ],
    "title": [
      "VLSI circuit reconstruction from mask topology"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1993-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "118–124,"
    ],
    "title": [
      "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI’s"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "S.-C."
      },
      {
        "family": "Lee",
        "given": "G.-Y."
      },
      {
        "family": "Ma",
        "given": "D.-J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "2000-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "108–111,"
    ],
    "title": [
      "Modeling of interconnect capacitance, delay, and crosstalk in VLSI”"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "S.-C."
      },
      {
        "family": "Lee",
        "given": "T.G.-Y."
      },
      {
        "family": "Ma",
        "given": "D.-J."
      },
      {
        "family": "Chao",
        "given": "C.-J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Transactions on Semiconductor Manufacturing"
    ],
    "date": [
      "2000-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "219–227,"
    ],
    "title": [
      "An empirical three-dimensional crossover capacitance model for multilevel interconnect VLSI circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Bansal",
        "given": "A."
      },
      {
        "family": "Paul",
        "given": "B."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems"
    ],
    "date": [
      "2006-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2765–2774,"
    ],
    "title": [
      "An analytical fringe capacitance model for interconnects using conformal mapping”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Sato",
        "given": "T."
      },
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "CICC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "201–204,"
    ],
    "title": [
      "New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Gu",
        "given": "S."
      },
      {
        "family": "Kang",
        "given": "S.H."
      },
      {
        "family": "Nowak",
        "given": "M."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2009-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1862–1872,"
    ],
    "title": [
      "Field-based capacitance modeling for sub-65 nm on-chip interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Transactions on Microwave Theory Techniques"
    ],
    "date": [
      "1976-09"
    ],
    "pages": [
      "608–611,"
    ],
    "title": [
      "Analytic IC-metal-line capacitance formulas"
    ],
    "type": "article-journal",
    "volume": [
      "MTT-24"
    ]
  },
  {
    "author": [
      {
        "family": "Barke",
        "given": "E."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1988-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "295–298,"
    ],
    "title": [
      "Line-to-ground capacitance calculation for VLSI: a comparison”"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2008"
    ],
    "title": [
      "The International Technology Roadmap for Semiconductors (ITRS"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "2816–2823,"
    ],
    "title": [
      "New generation of predictive technology modeling for sub-45 nm early design exploration"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Nowak",
        "given": "M."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "International Semiconductor Device Research Symposium"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "4–03,"
    ],
    "title": [
      "Predictive technology modeling for 32 nm low power design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Greenhill",
        "given": "D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Tutorial, International Solid-State Circuits Conference"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Design for reliability in CMOS VLSI"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heald",
        "given": "R."
      },
      {
        "family": "Wang",
        "given": "P."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "347–352,"
    ],
    "title": [
      "Variability in sub-100 nm SRAM design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEICE Trans. Electron"
    ],
    "date": [
      "2004-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "429–436,"
    ],
    "title": [
      "Perspectives of low-power VLSI’s"
    ],
    "type": "article-journal",
    "volume": [
      "C"
    ]
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Trans. on VLSI"
    ],
    "date": [
      "2003-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "716–730,"
    ],
    "title": [
      "Gate leakage reduction for scaled devices using transistor stacking"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Rodriguez",
        "given": "S."
      },
      {
        "family": "Jacob",
        "given": "B."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "ISLPED"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "25–30,"
    ],
    "title": [
      "Energy/Power breakdown of pipelined nanometer caches (90 nm/ 65 nm/45 nm/32 nm"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Zhu",
        "given": "Z."
      },
      {
        "family": "Song",
        "given": "J."
      },
      {
        "family": "Bang",
        "given": "D."
      },
      {
        "family": "Wang",
        "given": "C.-C."
      },
      {
        "family": "Kang",
        "given": "S.H."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Nowak",
        "given": "M."
      },
      {
        "family": "Yu",
        "given": "N."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Custom Integrated Circuits Conference"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "227–230,"
    ],
    "title": [
      "Pathfinding for 22 nm CMOS designs using predictive technology models"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Sato",
        "given": "T."
      },
      {
        "family": "Orshansky",
        "given": "M."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Custom Integrated Circuits Conf"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "201–204,"
    ],
    "title": [
      "New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Agarwal",
        "given": "K."
      },
      {
        "family": "Acharyya",
        "given": "D."
      },
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Nowka",
        "given": "K.J."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans. Semiconductor Manufacturing"
    ],
    "date": [
      "2009-02"
    ],
    "pages": [
      "196–203,"
    ],
    "title": [
      "Rigorous extraction of process variations for 65-nm CMOS Design"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Gu",
        "given": "S."
      },
      {
        "family": "Kang",
        "given": "S.H."
      },
      {
        "family": "Nowak",
        "given": "M."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2009-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1862–1872,"
    ],
    "title": [
      "Field-based capacitance modeling for sub-65 nm on-chip interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "K.-L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "243–246,"
    ],
    "title": [
      "A Highly scaled, high performance 45 nm bulk logic CMOS technology with 0.242mm2 SRAM Cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "S.-Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "263–266,"
    ],
    "title": [
      "A 32 nm CMOS low power SoC platform technology for foundry applications with functional high density SRAM"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Diaz",
        "given": "C.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "629–632,"
    ],
    "title": [
      "32 nm gate-first high-k/metal-gate technology for high performance low power applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Haran",
        "given": "B.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "625–628,"
    ],
    "title": [
      "22 nm technology compatible fully functional 0.1 mm2 6 T-SRAM cell"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Natarajan",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "941–943,"
    ],
    "title": [
      "A 32 nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171mm2 SRAM cell size in a 291 Mb array"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Arnaud",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "633–636,"
    ],
    "title": [
      "32 nm general purpose bulk CMOS technology for high performance applications at low voltage"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "X."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "2070–2074,"
    ],
    "publisher": [
      "Solid-State and Integrated-Circuit Technology"
    ],
    "title": [
      "On zero clock skew hold time failure in scan test"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Mehta",
        "given": "N."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "2010"
    ],
    "pages": [
      "1011–1016,"
    ],
    "title": [
      "A resilience roadmap"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bernstein",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IBM J. Res. & Dev"
    ],
    "date": [
      "Jul./Sep., 2006"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "433–449,"
    ],
    "title": [
      "High-performance CMOS variability in the 65-nm regime and beyond"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Yang",
        "given": "S."
      },
      {
        "family": "Bhardwaj",
        "given": "S."
      },
      {
        "family": "Vattikonda",
        "given": "R."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Vrudhula",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "364–369,"
    ],
    "title": [
      "The impact of NBTI on the performance of combinational and sequential circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vattikonda",
        "given": "R."
      },
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1047–1052,"
    ],
    "title": [
      "Modeling and minimization of PMOS NBTI effect for robust nanometer design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mistry",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE International Electron Devices Meeting"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "247–250,"
    ],
    "title": [
      "A 45 nm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Liu",
        "given": "F."
      },
      {
        "family": "Nassif",
        "given": "S."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "900–905,"
    ],
    "title": [
      "Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Grose",
        "given": "D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "June 13–18, 2010"
    ],
    "title": [
      "From Contract to Collaboration: Delivering a New Approach to Foundry"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "2."
    ],
    "note": [
      "Mar. 4, 2009, (available at"
    ],
    "title": [
      "The FreePDK45TM Process Design Kit, version 1.3"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Mead",
        "given": "C.A."
      },
      {
        "family": "Conway",
        "given": "L.A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1980"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Introduction to VLSI Systems"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "4."
    ],
    "container-title": [
      "International Cadence User Group Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Austin, Texas"
    ],
    "title": [
      "The NCSU Design Kit for IC Fabrication through MOSIS"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "5."
    ],
    "date": [
      "2009"
    ],
    "note": [
      "available at"
    ],
    "publisher": [
      "International Technology Roadmap of Semiconductors"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net"
    ]
  },
  {
    "author": [
      {
        "family": "Mistry",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "247–250,"
    ],
    "title": [
      "A 45 nm Logic Technology with High-k + Metal Gate, Strained Silicon, 9 Cu Interconnect Layers, 193 nm Dry Patterning, and 100% Pb-Free Packaging"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "Kuan-Lun"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "243–246,"
    ],
    "title": [
      "A highly scaled, high performance 45 nm bulk logic CMOS technology with 0.242 mm2 SRAM cell"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fung",
        "given": "Samuel K.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "1035–1037,"
    ],
    "title": [
      "45 nm SOI CMOS Technology with 3X hole mobility enhancement and Asymmetric transistor for high performance CPU application"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "TSanuki"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "281–284,"
    ],
    "title": [
      "High-Performance 45 nm node CMOS Transistors Featuring Flash Lamp Annealing (FLA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "HNii"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "A 45 nm High Performance Bulk Logic Platform Technology (CMOS6) using ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Miyashita",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "251–254,"
    ],
    "title": [
      "High Performance Low Power Bulk Logic Platform Utilizing FET Specific Multiple-Stressors with Highly Enhanced Strain and Full-Porous Low-k Interconnects for 45-nm CMOS Technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narasimha",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Quevedo-Lopez",
        "given": "M.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "424–428,"
    ],
    "title": [
      "High Performance Gate First HfSiON Dielectric Satisfying 45 nm Node Requirements"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oishi",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "229–232,"
    ],
    "title": [
      "High Performance CMOSFET Technology for 45 nm Generation and Scalability of Stress-induced Mobility Enhancement Technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. on Electron Devices"
    ],
    "date": [
      "2006-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2816–2823,"
    ],
    "title": [
      "New Generation of Predictive Technology Model for sub-45 nm early design exploration"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Komoda",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "217–220,"
    ],
    "title": [
      "Mobility Iimprovement for 45 nm Node by Combination of Optimized Stress and Channel Orientation Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamamoto",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "143–146,"
    ],
    "title": [
      "Junction Profile Engineering with a Novel Multiple Laser Spike Annealing Scheme for 45-nm Node High Performance and Low Leakage CMOS Technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ohta",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "High Performance 30 nm gate Bulk CMOS for 45 nm node with S-shaped SiGe-SD"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Quevedo-Lopez",
        "given": "M.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "High Performance Gate-First HfSiON Dielectric Satisfying 45 nm Node Requirements"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "M.O.S.I.S."
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "2009-05-11"
    ],
    "genre": [
      "revision 8.00,"
    ],
    "note": [
      "available at"
    ],
    "title": [
      "MOSIS Scalable CMOS Design Rules"
    ],
    "type": null,
    "url": [
      "http://www.mosis.com/Technical/Designrules/scmos)"
    ]
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Sproull",
        "given": "B."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Logical Effort: Designing Fast CMOS Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hiroshima",
        "given": "M."
      },
      {
        "family": "Yasaka",
        "given": "T."
      },
      {
        "family": "Miyazaki",
        "given": "S."
      },
      {
        "family": "Hirose",
        "given": "M."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Japan J. of Applied Physiscs"
    ],
    "date": [
      "1994-01"
    ],
    "issue": [
      "1B"
    ],
    "pages": [
      "395–398"
    ],
    "title": [
      "Electron Tunneling through Ultrathin Gate Oxide Formed on Hydrogen-Terminated Si(100) Surfaces"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Gabriel",
        "given": "C.T."
      },
      {
        "family": "Muizon",
        "given": "E.",
        "particle": "de"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Intl. Symp. on Plasma Process-Induced Damage"
    ],
    "date": [
      "2000-05-22"
    ],
    "pages": [
      "153–156"
    ],
    "title": [
      "Quantifying a Simple Antenna Design Rule"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bang",
        "given": "D.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Intl. Symp. on Plasma Process-Induced Damage"
    ],
    "date": [
      "1998-06-04"
    ],
    "pages": [
      "64–67"
    ],
    "title": [
      "Effect of Cu Damascene Metalization on gate SiO2 Plasma Damage"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Weng",
        "given": "W.T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Intl. Reliability Physics Symp"
    ],
    "date": [
      "2007-04-15"
    ],
    "pages": [
      "364–369"
    ],
    "title": [
      "A Comprehensive Model for Plasma Damage Enhanced Transistor Reliability Degradation"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Plummer",
        "given": "J.D."
      },
      {
        "family": "Deal",
        "given": "M.D."
      },
      {
        "family": "Griffin",
        "given": "P.B."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Silicon VLSI Technology: Fundamentals, Practice, and Modeling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Josse",
        "given": "E."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Intl. Electron Devices Meeting (IEDM"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "A Cost-Effective Low Power Platform for the 45-nm Technology Node"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bourov",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Proc. of SPIE"
    ],
    "date": [
      "2006-04"
    ],
    "pages": [
      "1003–1008,"
    ],
    "title": [
      "Experimental Measurement of Photoresist Modulation Curves"
    ],
    "type": "paper-conference",
    "volume": [
      "6154"
    ]
  },
  {
    "citation-number": [
      "29."
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Global Semiconductor Association, GSA Mixed-Signal/RF PDK Checklist Users Guide version 3.0"
    ],
    "type": null
  },
  {
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Press Release"
    ],
    "date": [
      "2009-07-21"
    ],
    "title": [
      "Taiwan Semiconductor Manufacturing Company, “TSMC Launches First Advanced Technology Interoperable Process Design Kit”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LaPedus",
        "given": "M."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "EE Times, Feb"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "IPL group releases PDK standard"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "LaPedus",
        "given": "M."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "EE Times, Feb"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Si2 rolls open PDK effort"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Stine",
        "given": "J.E."
      },
      {
        "family": "Castellanos",
        "given": "I."
      },
      {
        "family": "Wood",
        "given": "M."
      },
      {
        "family": "Henson",
        "given": "J."
      },
      {
        "family": "Love",
        "given": "F."
      },
      {
        "family": "Davis",
        "given": "W.R."
      },
      {
        "family": "Franzon",
        "given": "P.D."
      },
      {
        "family": "Bucher",
        "given": "M."
      },
      {
        "family": "Basavarajaiah",
        "given": "S."
      },
      {
        "family": "Oh",
        "given": "J."
      },
      {
        "family": "Jenkal",
        "given": "R."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Intl. Conf. on Microelectronic Systems Education (MSE"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "173–174"
    ],
    "title": [
      "FreePDK: An Open-Source Variation-Aware Design Kit"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stine",
        "given": "J."
      }
    ],
    "citation-number": [
      "34."
    ],
    "note": [
      "available online at"
    ],
    "title": [
      "Oklahoma State University System on Chip Design Flows"
    ],
    "type": "webpage",
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Moore",
        "given": "G.E."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Electronics"
    ],
    "date": [
      "1965"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "04 19"
    ],
    "title": [
      "Cramming more components onto integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Wann",
        "given": "C.H."
      },
      {
        "family": "Noda",
        "given": "K."
      },
      {
        "family": "Tanaka",
        "given": "T."
      },
      {
        "family": "Yoshida",
        "given": "M."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "1996-10"
    ],
    "issue": [
      "No. 10"
    ],
    "pages": [
      "1742–1753,"
    ],
    "title": [
      "A Comparative Study of Advanced MOSFET Concepts"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Bowman",
        "given": "K.A."
      },
      {
        "family": "Duvall",
        "given": "S.G."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Solid-State Circuits, IEEE Journal of"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "183–190,"
    ],
    "title": [
      "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "I.C."
      },
      {
        "family": "Holland",
        "given": "S."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "1985-02"
    ],
    "pages": [
      "413–422,"
    ],
    "title": [
      "Electrical breakdown in thin gate and tunneling oxides"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Hisamoto",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Electron Devices"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2320–2325,"
    ],
    "title": [
      "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Doyle",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "VLSI Symp. Tech. Dig"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "133–134,"
    ],
    "title": [
      "Tri-gate fully-depleted CMOS transistors: Fabrication, design and layout"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Welser",
        "given": "J."
      },
      {
        "family": "Hoyt",
        "given": "J.L."
      },
      {
        "family": "Gibbons",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "100–102,"
    ],
    "title": [
      "Electron mobility enhancement in strained-Si n-type metal-oxide semiconductor field-effect transistors"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Chau",
        "given": "R."
      },
      {
        "family": "Datta",
        "given": "S."
      },
      {
        "family": "Doczy",
        "given": "M."
      },
      {
        "family": "Doyle",
        "given": "B."
      },
      {
        "family": "Kavalieros",
        "given": "J."
      },
      {
        "family": "Metz",
        "given": "M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "issue": [
      ""
    ],
    "pages": [
      "408–410,"
    ],
    "title": [
      "High-k/metal gate stack and its MOSFET characteristics"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "McEuen",
        "given": "P.L."
      },
      {
        "family": "S",
        "given": "F.M."
      },
      {
        "family": "Park",
        "given": "H."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Nanotechnology, IEEE Transactions on"
    ],
    "date": [
      "2002-03"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "78–85,"
    ],
    "title": [
      "Single-walled carbon nanotube electronics"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Keshavarzi",
        "given": "A."
      },
      {
        "family": "Kurtin",
        "given": "J."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Electron Devices, IEEE Transactions on"
    ],
    "date": [
      "2006-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2711–2717,"
    ],
    "title": [
      "Carbon nanotube field-effect transistors for high-performance digital circuits-DC analysis and modeling toward optimum transistor structure"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Y.-M."
      },
      {
        "family": "Appenzeller",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Chen",
        "given": "Z.-G."
      },
      {
        "family": "Cheng",
        "given": "H.-M."
      },
      {
        "family": "Avouris",
        "given": "P."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "823–825,"
    ],
    "title": [
      "High performance dual-gate carbon nanotube FETs with 40-nm gate length"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "G."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Lu",
        "given": "Y."
      },
      {
        "family": "Javey",
        "given": "A."
      },
      {
        "family": "Dai",
        "given": "H."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "Carbon nanotubes: From growth, placement and assembly control to 60 mV/decade and Sub-60 mV/decade tunnel transistors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Close",
        "given": "G.F."
      },
      {
        "family": "Wong",
        "given": "H.-S.P."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2007-12"
    ],
    "pages": [
      "203–206,"
    ],
    "title": [
      "Fabrication and Characterization of Carbon Nanotube Interconnects"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Guo",
        "given": "J."
      },
      {
        "family": "Datta",
        "given": "S."
      },
      {
        "family": "Lundstrom",
        "given": "M."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Electron Devices, IEEE Transactions on"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "172–177,"
    ],
    "title": [
      "A numerical study of scaling issues for Schottky-barrier carbon nanotube transistors"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "H.-S.P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "651–654,"
    ],
    "title": [
      "Carbon nanotube transistor circuits: Models and tools for design and performance optimization"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Transactions on"
    ],
    "date": [
      "2004-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1411–1420,"
    ],
    "title": [
      "A circuit-compatible model of ballistic carbon nanotube field-effect transistors,” Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Deng",
        "given": "J."
      },
      {
        "family": "Wong",
        "given": "H.-S.P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Electron Devices, IEEE Transactions on"
    ],
    "date": [
      "2007-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "3186–3194,"
    ],
    "title": [
      "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application Part I: Model of the intrinsic channel region"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "W."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "ISQED"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "585–590,"
    ],
    "title": [
      "New generation of Predictive Technology Model for sub-45 nm design exploration"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Balijepalli",
        "given": "A."
      },
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2009-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "2232–2242,"
    ],
    "title": [
      "Compact model of carbon nanotube transistor and interconnect"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "citation-number": [
      "164"
    ],
    "title": [
      "9 Predictive Modeling of Carbon Nanotube Devices"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Appenzeller",
        "given": "J."
      },
      {
        "family": "Knoch",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "Y.-M."
      },
      {
        "family": "Avouris",
        "given": "P."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Nano Lett"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1497–1502,"
    ],
    "title": [
      "The role of metal-nanotube contact in the performance of carbon nanotube field-effect transistors"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Guo",
        "given": "J."
      },
      {
        "family": "Lundstrom",
        "given": "M."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "2006"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Nanoscale Transistors: Device Physics, Modeling and Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jimenez",
        "given": "D."
      },
      {
        "family": "Cartoix",
        "given": "X."
      },
      {
        "family": "Miranda",
        "given": "E."
      },
      {
        "family": "Su",
        "given": "J."
      },
      {
        "family": "Chaves",
        "given": "F.A."
      },
      {
        "family": "Roche",
        "given": "S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Nanotechnology"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "025201,"
    ],
    "title": [
      "A simple drain current model for Schottky-barrier carbon nanotube field effect transistors"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Amlani",
        "given": "I."
      },
      {
        "family": "Lewis",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "K."
      },
      {
        "family": "Zhang",
        "given": "R."
      },
      {
        "family": "Deng",
        "given": "J."
      },
      {
        "family": "Wong",
        "given": "H.-S.P."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2006-12"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "First demonstration of AC gain from a single-walled carbon nanotube common-source amplifier"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Naeemi",
        "given": "A."
      },
      {
        "family": "Sarvari",
        "given": "R."
      },
      {
        "family": "Meindl",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE Electron Device Lett"
    ],
    "date": [
      "2005-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "84–86,"
    ],
    "title": [
      "Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "J.-Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Nano Lett"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "517–520,"
    ],
    "title": [
      "Electron-phonon scattering in metallic single-walled carbon nanotubes"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Raychowdhury",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"
    ],
    "date": [
      "2006-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "58–65,"
    ],
    "title": [
      "Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "citation-number": [
      "27."
    ],
    "publisher": [
      "Synopsys Inc"
    ],
    "title": [
      "Raphael Interconnect Analysis Program Reference Manual"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "G."
      },
      {
        "family": "Wang",
        "given": "X."
      },
      {
        "family": "Li",
        "given": "X."
      },
      {
        "family": "Lu",
        "given": "Y."
      },
      {
        "family": "Javey",
        "given": "A."
      },
      {
        "family": "Dai",
        "given": "H."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEDM"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–4,"
    ],
    "title": [
      "Carbon nanotubes: From growth, placement and assembly control to 60 mV/decade and sub-60 mV/decade tunnel transistors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Appenzeller",
        "given": "J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proc. of the IEEE"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "201–211,"
    ],
    "title": [
      "Carbon nanotubes for high performance electronics – progress and prospect"
    ],
    "type": "paper-conference",
    "volume": [
      "96"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Z."
      },
      {
        "family": "Appenzeller",
        "given": "J."
      },
      {
        "family": "Knoch",
        "given": "J."
      },
      {
        "family": "Lin",
        "given": "Y.-M."
      },
      {
        "family": "Avouris",
        "given": "P."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Nano Letters"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1497–1502,"
    ],
    "title": [
      "The role of metal nanotube contact in the performance of carbon nanotube field effect transistors"
    ],
    "type": "article-journal",
    "volume": [
      "5(7"
    ]
  },
  {
    "author": [
      {
        "family": "Derycke",
        "given": "V."
      },
      {
        "family": "Martel",
        "given": "R."
      },
      {
        "family": "Appenzeller",
        "given": "J."
      },
      {
        "family": "Avouris",
        "given": "P."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "15"
    ],
    "pages": [
      "2773–2775,"
    ],
    "title": [
      "Controlling doping and carrier injection in carbon nanotube transistors"
    ],
    "type": "article-journal",
    "volume": [
      "80"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "W."
      },
      {
        "family": "Javey",
        "given": "A."
      },
      {
        "family": "Tu",
        "given": "R."
      },
      {
        "family": "Cao",
        "given": "J."
      },
      {
        "family": "Wang",
        "given": "Q."
      },
      {
        "family": "Dai",
        "given": "H."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "17"
    ],
    "pages": [
      "173101,"
    ],
    "title": [
      "Electrical contacts to carbon nanotubes down to 1 nm in diameter"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Tarakeshwar",
        "given": "P."
      },
      {
        "family": "Palacios",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "D."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2008-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "124–127,"
    ],
    "title": [
      "Interface study of metal electrode and semiconducting carbon nanotubes: Effects of electrode atomic species"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "literal": "F. L ́eonard and J. Tersoff"
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Physical Review Letters"
    ],
    "date": [
      "2000-05"
    ],
    "issue": [
      "20"
    ],
    "pages": [
      "4693–4696,"
    ],
    "title": [
      "Role of fermi-level pinning in nanotube Schottky diodes"
    ],
    "type": "article-journal",
    "volume": [
      "84"
    ]
  },
  {
    "author": [
      {
        "literal": "F. L ́eonard and A. A. Talin"
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Physical Review Letters"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "026804,"
    ],
    "title": [
      "Size-dependent effects on electrical contacts to nanotubes and nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "97"
    ]
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "H.-S."
      },
      {
        "family": "Deng",
        "given": "J."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Synopsys Inc"
    ],
    "date": [
      "2006-09"
    ],
    "title": [
      "A circuit-compatible SPICE model for enhancement mode carbon nanotube field effect transistors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Akinwande",
        "given": "D."
      },
      {
        "family": "Close",
        "given": "G.F."
      },
      {
        "family": "Wong",
        "given": "H.-S.P."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Nanotechnology, IEEE Transactions on"
    ],
    "date": [
      "2006-09"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "599–605,"
    ],
    "title": [
      "Analysis of the Frequency Response of Carbon Nanotube Transistors"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "J.H."
      },
      {
        "family": "Liu",
        "given": "Z.H."
      },
      {
        "family": "Jeng",
        "given": "M.C."
      },
      {
        "family": "Ko",
        "given": "P.K."
      },
      {
        "family": "Hu",
        "given": "C."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Electron Devices Meeting"
    ],
    "date": [
      "1992-12"
    ],
    "pages": [
      "569–572,"
    ],
    "title": [
      "A physical model for MOSFET output resistance"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "Y."
      }
    ],
    "doi": [
      "10.1007/978-1-4614-0445-3_10"
    ],
    "title": [
      "Predictive Technology Model for Robust Nanoelectronic Design, 165 Integrated Circuits and Systems"
    ],
    "type": null
  }
]
