{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736145341821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736145341821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  6 13:35:41 2025 " "Processing started: Mon Jan  6 13:35:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736145341821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736145341821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tubesapsisdig -c tubesapsisdig " "Command: quartus_map --read_settings_files=on --write_settings_files=off tubesapsisdig -c tubesapsisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736145341821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736145342099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736145342099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tubesapsisdig.v 1 1 " "Found 1 design units, including 1 entities, in source file tubesapsisdig.v" { { "Info" "ISGN_ENTITY_NAME" "1 tubesapsisdig " "Found entity 1: tubesapsisdig" {  } { { "tubesapsisdig.v" "" { Text "D:/file code/quartus prime/tubesapsisdig1/tubesapsisdig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736145348293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736145348293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tubesapsisdig " "Elaborating entity \"tubesapsisdig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736145348313 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "tubesapsisdig.v(26) " "Verilog HDL Conditional Statement error at tubesapsisdig.v(26): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "tubesapsisdig.v" "" { Text "D:/file code/quartus prime/tubesapsisdig1/tubesapsisdig.v" 26 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736145348324 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state tubesapsisdig.v(25) " "Verilog HDL Always Construct warning at tubesapsisdig.v(25): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "tubesapsisdig.v" "" { Text "D:/file code/quartus prime/tubesapsisdig1/tubesapsisdig.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736145348325 "|tubesapsisdig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SIDE_YELLOW tubesapsisdig.v(25) " "Inferred latch for \"state.SIDE_YELLOW\" at tubesapsisdig.v(25)" {  } { { "tubesapsisdig.v" "" { Text "D:/file code/quartus prime/tubesapsisdig1/tubesapsisdig.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736145348326 "|tubesapsisdig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.SIDE_GREEN tubesapsisdig.v(25) " "Inferred latch for \"state.SIDE_GREEN\" at tubesapsisdig.v(25)" {  } { { "tubesapsisdig.v" "" { Text "D:/file code/quartus prime/tubesapsisdig1/tubesapsisdig.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736145348326 "|tubesapsisdig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.MAIN_YELLOW tubesapsisdig.v(25) " "Inferred latch for \"state.MAIN_YELLOW\" at tubesapsisdig.v(25)" {  } { { "tubesapsisdig.v" "" { Text "D:/file code/quartus prime/tubesapsisdig1/tubesapsisdig.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736145348326 "|tubesapsisdig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.MAIN_GREEN tubesapsisdig.v(25) " "Inferred latch for \"state.MAIN_GREEN\" at tubesapsisdig.v(25)" {  } { { "tubesapsisdig.v" "" { Text "D:/file code/quartus prime/tubesapsisdig1/tubesapsisdig.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736145348326 "|tubesapsisdig"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736145348328 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736145348388 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan  6 13:35:48 2025 " "Processing ended: Mon Jan  6 13:35:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736145348388 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736145348388 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736145348388 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736145348388 ""}
