#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 11 16:01:28 2023
# Process ID: 369
# Current directory: /home/user/project
# Command line: vivado
# Log file: /home/user/project/vivado.log
# Journal file: /home/user/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/project/smartnav-vivado.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/../Tesis/Petalinux_Projects/ov7670/ov7670.srcs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/project/Tesis/Petalinux_Projects/ov7670/ov7670.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 6620.777 ; gain = 235.434 ; free physical = 2843 ; free virtual = 18789
update_compile_order -fileset sources_1
open_bd_design {/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding component instance block -- xilinx.com:ip:v_frmbuf_wr:2.1 - v_frmbuf_wr_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0_0
Adding component instance block -- xilinx.com:ip:v_demosaic:1.0 - v_demosaic_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1_1
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2_2
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_2
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_9_9
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_11_11
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_8_8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_10_10
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_12_12
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_14_14
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_13_13
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_15_15
Successfully read diagram <design_1> from BD file </home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 6753.852 ; gain = 0.000 ; free physical = 2712 ; free virtual = 18685
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
set_property -dict [list CONFIG.C_AREA_OPTIMIZED {1} CONFIG.C_D_AXI {1} CONFIG.G_TEMPLATE_LIST {8} CONFIG.C_USE_MSR_INSTR {1} CONFIG.C_USE_PCMP_INSTR {1} CONFIG.C_USE_REORDER_INSTR {0} CONFIG.C_USE_BARREL {1} CONFIG.C_USE_HW_MUL {1} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_CACHE_BYTE_SIZE {4096} CONFIG.C_DCACHE_ADDR_TAG {0} CONFIG.C_DCACHE_BYTE_SIZE {4096} CONFIG.C_MMU_DTLB_SIZE {2} CONFIG.C_MMU_ITLB_SIZE {1} CONFIG.C_MMU_ZONES {2}] [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {8KB} clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {64KB} preset {None}}  [get_bd_cells microblaze_0]
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7031.562 ; gain = 0.000 ; free physical = 2536 ; free virtual = 18556
endgroup
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 mailbox_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mutex:2.1 mutex_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/mailbox_0/S0_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mailbox_0/S0_AXI]
Slave segment </mailbox_0/S0_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4380_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/mailbox_0/S1_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mailbox_0/S1_AXI]
Slave segment </mailbox_0/S1_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4381_0000 [ 64K ]>
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_cells mutex_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells mutex_0]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells mailbox_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mailbox:2.1 mailbox_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/mailbox_0/S0_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mailbox_0/S0_AXI]
Slave segment </mailbox_0/S0_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4380_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/mailbox_0/S1_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mailbox_0/S1_AXI]
Slave segment </mailbox_0/S1_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4360_0000 [ 64K ]>
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_cells mutex_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_DEBUG_ENABLED {1} CONFIG.C_USE_ICACHE {0} CONFIG.C_ADDR_TAG_BITS {0} CONFIG.C_CACHE_BYTE_SIZE {4096} CONFIG.C_USE_DCACHE {0} CONFIG.C_DCACHE_ADDR_TAG {0}] [get_bd_cells microblaze_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_CACHE_BYTE_SIZE' from '8192' to '4096' has been ignored for IP 'microblaze_0'
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mutex:2.1 mutex_0
endgroup
set_property location {4 1209 658} [get_bd_cells mutex_0]
regenerate_bd_layout
set_property -dict [list CONFIG.C_NUM_MUTEX {1}] [get_bd_cells mutex_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/mutex_0/S0_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mutex_0/S0_AXI]
Slave segment </mutex_0/S0_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4360_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/mutex_0/S1_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins mutex_0/S1_AXI]
Slave segment </mutex_0/S1_AXI/S1_AXI_Reg> is being mapped into address space </microblaze_0/Data> at <0x4340_0000 [ 64K ]>
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : </home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-4684] Expected long value for param C_S0_AXI_ACLK_FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param C_S1_AXI_ACLK_FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param C_S0_AXI_ACLK_FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [IP_Flow 19-4684] Expected long value for param C_S1_AXI_ACLK_FREQ_HZ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : </home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_arlock'(1) to net 'v_frmbuf_wr_0_m_axi_mm_video_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_awlock'(1) to net 'v_frmbuf_wr_0_m_axi_mm_video_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_arlock'(1) to net 'v_frmbuf_wr_0_m_axi_mm_video_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_awlock'(1) to net 'v_frmbuf_wr_0_m_axi_mm_video_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5160] IP 'design_1_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for design_1_xbar_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(ap_clk)' for design_1_v_frmbuf_wr_0_0.
WARNING: [IP_Flow 19-1971] File named "sim/design_1_v_frmbuf_wr_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_frmbuf_wr_0 .
WARNING: [IP_Flow 19-5160] IP 'bd_48ac_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(ap_clk)' for design_1_v_demosaic_0_0.
WARNING: [IP_Flow 19-1971] File named "sim/design_1_v_demosaic_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_demosaic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(aclk_intf)' for design_1_v_vid_in_axi4s_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_14_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_13_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_15_15 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK.CLK)' for design_1_microblaze_0_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK.LMB_Clk)' for design_1_dlmb_v10_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK.LMB_Clk)' for design_1_ilmb_v10_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK.LMB_Clk)' for design_1_dlmb_bram_if_cntlr_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK.LMB_Clk)' for design_1_ilmb_bram_if_cntlr_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLKIF)' for design_1_xbar_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mailbox_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mutex_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fe3c02b1033f4a7e; cache size = 67.949 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_v_vid_in_axi4s_0_0, cache-ID = 6b6b7b544573aec5; cache size = 67.949 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_v_demosaic_0_0, cache-ID = 210604cc119f771a; cache size = 67.950 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_50M_0, cache-ID = a9eec82ffddfcf1e; cache size = 67.949 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_v_frmbuf_wr_0_0, cache-ID = eb1268ee2f39b5ee; cache size = 67.950 MB.
config_ip_cache: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 7549.395 ; gain = 0.000 ; free physical = 1844 ; free virtual = 18058
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
[Sat Feb 11 16:35:59 2023] Launched design_1_v_demosaic_0_0_synth_1, design_1_v_frmbuf_wr_0_0_synth_1, design_1_xbar_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_ilmb_v10_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_microblaze_0_axi_intc_0_synth_1, design_1_xbar_1_synth_1, design_1_microblaze_0_0_synth_1, design_1_mailbox_0_1_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_mdm_1_0_synth_1, design_1_lmb_bram_0_synth_1, design_1_mutex_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_v_demosaic_0_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_v_demosaic_0_0_synth_1/runme.log
design_1_v_frmbuf_wr_0_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_xbar_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_ilmb_v10_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_microblaze_0_axi_intc_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_microblaze_0_axi_intc_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/user/project/smartnav-vivado.runs/design_1_xbar_1_synth_1/runme.log
design_1_microblaze_0_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_mailbox_0_1_synth_1: /home/user/project/smartnav-vivado.runs/design_1_mailbox_0_1_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_mdm_1_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_mdm_1_0_synth_1/runme.log
design_1_lmb_bram_0_synth_1: /home/user/project/smartnav-vivado.runs/design_1_lmb_bram_0_synth_1/runme.log
design_1_mutex_0_1_synth_1: /home/user/project/smartnav-vivado.runs/design_1_mutex_0_1_synth_1/runme.log
synth_1: /home/user/project/smartnav-vivado.runs/synth_1/runme.log
[Sat Feb 11 16:36:00 2023] Launched impl_1...
Run output will be captured here: /home/user/project/smartnav-vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:24 ; elapsed = 00:01:35 . Memory (MB): peak = 8031.613 ; gain = 482.219 ; free physical = 1835 ; free virtual = 18032
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 11 19:08:10 2023...
