
osiloscopio_micro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800584c  0800584c  0001584c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058bc  080058bc  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080058bc  080058bc  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080058bc  080058bc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058bc  080058bc  000158bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080058c0  080058c0  000158c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080058c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000070  08005934  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08005934  000202c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011eac  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023db  00000000  00000000  00031f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  00034328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e28  00000000  00000000  00035238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d036  00000000  00000000  00036060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012b98  00000000  00000000  00053096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad5cb  00000000  00000000  00065c2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001131f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000434c  00000000  00000000  0011324c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005834 	.word	0x08005834

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005834 	.word	0x08005834

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <HAL_TIM_IC_CaptureCallback>:
uint32_t counter = 0;
int16_t count = 0;
int16_t position = 0;

	void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
	{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]

	counter = __HAL_TIM_GET_COUNTER(htim);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800028e:	4a0b      	ldr	r2, [pc, #44]	; (80002bc <HAL_TIM_IC_CaptureCallback+0x3c>)
 8000290:	6013      	str	r3, [r2, #0]
	count = (int16_t)counter;
 8000292:	4b0a      	ldr	r3, [pc, #40]	; (80002bc <HAL_TIM_IC_CaptureCallback+0x3c>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	b21a      	sxth	r2, r3
 8000298:	4b09      	ldr	r3, [pc, #36]	; (80002c0 <HAL_TIM_IC_CaptureCallback+0x40>)
 800029a:	801a      	strh	r2, [r3, #0]
	position = count/4;
 800029c:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <HAL_TIM_IC_CaptureCallback+0x40>)
 800029e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	da00      	bge.n	80002a8 <HAL_TIM_IC_CaptureCallback+0x28>
 80002a6:	3303      	adds	r3, #3
 80002a8:	109b      	asrs	r3, r3, #2
 80002aa:	b21a      	sxth	r2, r3
 80002ac:	4b05      	ldr	r3, [pc, #20]	; (80002c4 <HAL_TIM_IC_CaptureCallback+0x44>)
 80002ae:	801a      	strh	r2, [r3, #0]
	}
 80002b0:	bf00      	nop
 80002b2:	370c      	adds	r7, #12
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	20000204 	.word	0x20000204
 80002c0:	20000208 	.word	0x20000208
 80002c4:	2000020a 	.word	0x2000020a

080002c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b084      	sub	sp, #16
 80002cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002ce:	f000 fd51 	bl	8000d74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002d2:	f000 f85d 	bl	8000390 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002d6:	f000 f9b5 	bl	8000644 <MX_GPIO_Init>
  MX_DMA_Init();
 80002da:	f000 f995 	bl	8000608 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80002de:	f000 f963 	bl	80005a8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80002e2:	f000 f90d 	bl	8000500 <MX_TIM2_Init>
  MX_ADC1_Init();
 80002e6:	f000 f8af 	bl	8000448 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  	  max_init(0x01);
 80002ea:	2001      	movs	r0, #1
 80002ec:	f000 fb5c 	bl	80009a8 <max_init>
  	  HAL_ADC_Start_DMA(&hadc1, &adc, 1);
 80002f0:	2201      	movs	r2, #1
 80002f2:	4921      	ldr	r1, [pc, #132]	; (8000378 <main+0xb0>)
 80002f4:	4821      	ldr	r0, [pc, #132]	; (800037c <main+0xb4>)
 80002f6:	f001 f8a7 	bl	8001448 <HAL_ADC_Start_DMA>
  	  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 80002fa:	213c      	movs	r1, #60	; 0x3c
 80002fc:	4820      	ldr	r0, [pc, #128]	; (8000380 <main+0xb8>)
 80002fe:	f003 fec7 	bl	8004090 <HAL_TIM_Encoder_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	  while (1)
  	  {
  	    sprintf(valor, "%u\n", adc);
 8000302:	4b1d      	ldr	r3, [pc, #116]	; (8000378 <main+0xb0>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	461a      	mov	r2, r3
 8000308:	491e      	ldr	r1, [pc, #120]	; (8000384 <main+0xbc>)
 800030a:	481f      	ldr	r0, [pc, #124]	; (8000388 <main+0xc0>)
 800030c:	f004 fe24 	bl	8004f58 <siprintf>
  	    uint8_t length = strlen(valor);
 8000310:	481d      	ldr	r0, [pc, #116]	; (8000388 <main+0xc0>)
 8000312:	f7ff ff5d 	bl	80001d0 <strlen>
 8000316:	4603      	mov	r3, r0
 8000318:	73bb      	strb	r3, [r7, #14]
  	    HAL_UART_Transmit(&huart2, (uint8_t*)valor, length, 101);
 800031a:	7bbb      	ldrb	r3, [r7, #14]
 800031c:	b29a      	uxth	r2, r3
 800031e:	2365      	movs	r3, #101	; 0x65
 8000320:	4919      	ldr	r1, [pc, #100]	; (8000388 <main+0xc0>)
 8000322:	481a      	ldr	r0, [pc, #104]	; (800038c <main+0xc4>)
 8000324:	f004 fa10 	bl	8004748 <HAL_UART_Transmit>

  	    // Detectar generador de ondas
  	    HAL_ADC_Start(&adc); // Iniciar conversión ADC
 8000328:	4813      	ldr	r0, [pc, #76]	; (8000378 <main+0xb0>)
 800032a:	f000 ff2d 	bl	8001188 <HAL_ADC_Start>
  	    HAL_ADC_PollForConversion(&adc, HAL_MAX_DELAY); // Esperar a que se complete la conversión
 800032e:	f04f 31ff 	mov.w	r1, #4294967295
 8000332:	4811      	ldr	r0, [pc, #68]	; (8000378 <main+0xb0>)
 8000334:	f000 ffca 	bl	80012cc <HAL_ADC_PollForConversion>
  	    uint32_t adcValue = HAL_ADC_GetValue(&adc); // Obtener el valor convertido
 8000338:	480f      	ldr	r0, [pc, #60]	; (8000378 <main+0xb0>)
 800033a:	f001 f921 	bl	8001580 <HAL_ADC_GetValue>
 800033e:	60b8      	str	r0, [r7, #8]
  	    HAL_ADC_Stop(&adc); // Detener la conversión ADC
 8000340:	480d      	ldr	r0, [pc, #52]	; (8000378 <main+0xb0>)
 8000342:	f000 ff8e 	bl	8001262 <HAL_ADC_Stop>

  	    // Mostrar ondas en la matriz LED
  	    for (uint8_t row = 0; row < 8; row++) {
 8000346:	2300      	movs	r3, #0
 8000348:	73fb      	strb	r3, [r7, #15]
 800034a:	e010      	b.n	800036e <main+0xa6>
  	        uint8_t ledState = (uint8_t)((adcValue >> row) & 0x01); // Obtener el estado del LED
 800034c:	7bfb      	ldrb	r3, [r7, #15]
 800034e:	68ba      	ldr	r2, [r7, #8]
 8000350:	fa22 f303 	lsr.w	r3, r2, r3
 8000354:	b2db      	uxtb	r3, r3
 8000356:	f003 0301 	and.w	r3, r3, #1
 800035a:	71fb      	strb	r3, [r7, #7]
  	        setled(row, 0, ledState); // Mostrar el estado del LED en la primera columna (columna 0))
 800035c:	79fa      	ldrb	r2, [r7, #7]
 800035e:	7bfb      	ldrb	r3, [r7, #15]
 8000360:	2100      	movs	r1, #0
 8000362:	4618      	mov	r0, r3
 8000364:	f000 fa38 	bl	80007d8 <setled>
  	    for (uint8_t row = 0; row < 8; row++) {
 8000368:	7bfb      	ldrb	r3, [r7, #15]
 800036a:	3301      	adds	r3, #1
 800036c:	73fb      	strb	r3, [r7, #15]
 800036e:	7bfb      	ldrb	r3, [r7, #15]
 8000370:	2b07      	cmp	r3, #7
 8000372:	d9eb      	bls.n	800034c <main+0x84>
  	  {
 8000374:	e7c5      	b.n	8000302 <main+0x3a>
 8000376:	bf00      	nop
 8000378:	200001f4 	.word	0x200001f4
 800037c:	2000008c 	.word	0x2000008c
 8000380:	20000120 	.word	0x20000120
 8000384:	0800584c 	.word	0x0800584c
 8000388:	200001f8 	.word	0x200001f8
 800038c:	2000016c 	.word	0x2000016c

08000390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b09c      	sub	sp, #112	; 0x70
 8000394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000396:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800039a:	2228      	movs	r2, #40	; 0x28
 800039c:	2100      	movs	r1, #0
 800039e:	4618      	mov	r0, r3
 80003a0:	f004 fdd2 	bl	8004f48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80003a8:	2200      	movs	r2, #0
 80003aa:	601a      	str	r2, [r3, #0]
 80003ac:	605a      	str	r2, [r3, #4]
 80003ae:	609a      	str	r2, [r3, #8]
 80003b0:	60da      	str	r2, [r3, #12]
 80003b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003b4:	463b      	mov	r3, r7
 80003b6:	2234      	movs	r2, #52	; 0x34
 80003b8:	2100      	movs	r1, #0
 80003ba:	4618      	mov	r0, r3
 80003bc:	f004 fdc4 	bl	8004f48 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003c0:	2301      	movs	r3, #1
 80003c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003ca:	2300      	movs	r3, #0
 80003cc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003ce:	2301      	movs	r3, #1
 80003d0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003d2:	2302      	movs	r3, #2
 80003d4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003da:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003dc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003e2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80003e6:	4618      	mov	r0, r3
 80003e8:	f002 f9a6 	bl	8002738 <HAL_RCC_OscConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80003f2:	f000 f98f 	bl	8000714 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003f6:	230f      	movs	r3, #15
 80003f8:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003fa:	2302      	movs	r3, #2
 80003fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003fe:	2300      	movs	r3, #0
 8000400:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000402:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000406:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000408:	2300      	movs	r3, #0
 800040a:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800040c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000410:	2102      	movs	r1, #2
 8000412:	4618      	mov	r0, r3
 8000414:	f003 f9ce 	bl	80037b4 <HAL_RCC_ClockConfig>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800041e:	f000 f979 	bl	8000714 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC1;
 8000422:	2380      	movs	r3, #128	; 0x80
 8000424:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 8000426:	f44f 7380 	mov.w	r3, #256	; 0x100
 800042a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800042c:	463b      	mov	r3, r7
 800042e:	4618      	mov	r0, r3
 8000430:	f003 fbf6 	bl	8003c20 <HAL_RCCEx_PeriphCLKConfig>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800043a:	f000 f96b 	bl	8000714 <Error_Handler>
  }
}
 800043e:	bf00      	nop
 8000440:	3770      	adds	r7, #112	; 0x70
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
	...

08000448 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b086      	sub	sp, #24
 800044c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800044e:	463b      	mov	r3, r7
 8000450:	2200      	movs	r2, #0
 8000452:	601a      	str	r2, [r3, #0]
 8000454:	605a      	str	r2, [r3, #4]
 8000456:	609a      	str	r2, [r3, #8]
 8000458:	60da      	str	r2, [r3, #12]
 800045a:	611a      	str	r2, [r3, #16]
 800045c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800045e:	4b27      	ldr	r3, [pc, #156]	; (80004fc <MX_ADC1_Init+0xb4>)
 8000460:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000464:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000466:	4b25      	ldr	r3, [pc, #148]	; (80004fc <MX_ADC1_Init+0xb4>)
 8000468:	2200      	movs	r2, #0
 800046a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800046c:	4b23      	ldr	r3, [pc, #140]	; (80004fc <MX_ADC1_Init+0xb4>)
 800046e:	2200      	movs	r2, #0
 8000470:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000472:	4b22      	ldr	r3, [pc, #136]	; (80004fc <MX_ADC1_Init+0xb4>)
 8000474:	2200      	movs	r2, #0
 8000476:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000478:	4b20      	ldr	r3, [pc, #128]	; (80004fc <MX_ADC1_Init+0xb4>)
 800047a:	2201      	movs	r2, #1
 800047c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800047e:	4b1f      	ldr	r3, [pc, #124]	; (80004fc <MX_ADC1_Init+0xb4>)
 8000480:	2200      	movs	r2, #0
 8000482:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000486:	4b1d      	ldr	r3, [pc, #116]	; (80004fc <MX_ADC1_Init+0xb4>)
 8000488:	2200      	movs	r2, #0
 800048a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800048c:	4b1b      	ldr	r3, [pc, #108]	; (80004fc <MX_ADC1_Init+0xb4>)
 800048e:	2201      	movs	r2, #1
 8000490:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000492:	4b1a      	ldr	r3, [pc, #104]	; (80004fc <MX_ADC1_Init+0xb4>)
 8000494:	2200      	movs	r2, #0
 8000496:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000498:	4b18      	ldr	r3, [pc, #96]	; (80004fc <MX_ADC1_Init+0xb4>)
 800049a:	2201      	movs	r2, #1
 800049c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800049e:	4b17      	ldr	r3, [pc, #92]	; (80004fc <MX_ADC1_Init+0xb4>)
 80004a0:	2201      	movs	r2, #1
 80004a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004a6:	4b15      	ldr	r3, [pc, #84]	; (80004fc <MX_ADC1_Init+0xb4>)
 80004a8:	2204      	movs	r2, #4
 80004aa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004ac:	4b13      	ldr	r3, [pc, #76]	; (80004fc <MX_ADC1_Init+0xb4>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80004b2:	4b12      	ldr	r3, [pc, #72]	; (80004fc <MX_ADC1_Init+0xb4>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004b8:	4810      	ldr	r0, [pc, #64]	; (80004fc <MX_ADC1_Init+0xb4>)
 80004ba:	f000 fcdf 	bl	8000e7c <HAL_ADC_Init>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 80004c4:	f000 f926 	bl	8000714 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80004c8:	2301      	movs	r3, #1
 80004ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004cc:	2301      	movs	r3, #1
 80004ce:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004d0:	2300      	movs	r3, #0
 80004d2:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 80004d4:	2307      	movs	r3, #7
 80004d6:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004d8:	2300      	movs	r3, #0
 80004da:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004e0:	463b      	mov	r3, r7
 80004e2:	4619      	mov	r1, r3
 80004e4:	4805      	ldr	r0, [pc, #20]	; (80004fc <MX_ADC1_Init+0xb4>)
 80004e6:	f001 f859 	bl	800159c <HAL_ADC_ConfigChannel>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d001      	beq.n	80004f4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80004f0:	f000 f910 	bl	8000714 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004f4:	bf00      	nop
 80004f6:	3718      	adds	r7, #24
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	2000008c 	.word	0x2000008c

08000500 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b08c      	sub	sp, #48	; 0x30
 8000504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000506:	f107 030c 	add.w	r3, r7, #12
 800050a:	2224      	movs	r2, #36	; 0x24
 800050c:	2100      	movs	r1, #0
 800050e:	4618      	mov	r0, r3
 8000510:	f004 fd1a 	bl	8004f48 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000514:	463b      	mov	r3, r7
 8000516:	2200      	movs	r2, #0
 8000518:	601a      	str	r2, [r3, #0]
 800051a:	605a      	str	r2, [r3, #4]
 800051c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800051e:	4b21      	ldr	r3, [pc, #132]	; (80005a4 <MX_TIM2_Init+0xa4>)
 8000520:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000524:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000526:	4b1f      	ldr	r3, [pc, #124]	; (80005a4 <MX_TIM2_Init+0xa4>)
 8000528:	2200      	movs	r2, #0
 800052a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800052c:	4b1d      	ldr	r3, [pc, #116]	; (80005a4 <MX_TIM2_Init+0xa4>)
 800052e:	2200      	movs	r2, #0
 8000530:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000532:	4b1c      	ldr	r3, [pc, #112]	; (80005a4 <MX_TIM2_Init+0xa4>)
 8000534:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000538:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800053a:	4b1a      	ldr	r3, [pc, #104]	; (80005a4 <MX_TIM2_Init+0xa4>)
 800053c:	2200      	movs	r2, #0
 800053e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000540:	4b18      	ldr	r3, [pc, #96]	; (80005a4 <MX_TIM2_Init+0xa4>)
 8000542:	2200      	movs	r2, #0
 8000544:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000546:	2303      	movs	r3, #3
 8000548:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800054a:	2302      	movs	r3, #2
 800054c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800054e:	2301      	movs	r3, #1
 8000550:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000552:	2300      	movs	r3, #0
 8000554:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000556:	2300      	movs	r3, #0
 8000558:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800055a:	2302      	movs	r3, #2
 800055c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800055e:	2301      	movs	r3, #1
 8000560:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000562:	2300      	movs	r3, #0
 8000564:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000566:	2300      	movs	r3, #0
 8000568:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800056a:	f107 030c 	add.w	r3, r7, #12
 800056e:	4619      	mov	r1, r3
 8000570:	480c      	ldr	r0, [pc, #48]	; (80005a4 <MX_TIM2_Init+0xa4>)
 8000572:	f003 fce7 	bl	8003f44 <HAL_TIM_Encoder_Init>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d001      	beq.n	8000580 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800057c:	f000 f8ca 	bl	8000714 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000580:	2300      	movs	r3, #0
 8000582:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000584:	2300      	movs	r3, #0
 8000586:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000588:	463b      	mov	r3, r7
 800058a:	4619      	mov	r1, r3
 800058c:	4805      	ldr	r0, [pc, #20]	; (80005a4 <MX_TIM2_Init+0xa4>)
 800058e:	f004 f809 	bl	80045a4 <HAL_TIMEx_MasterConfigSynchronization>
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	d001      	beq.n	800059c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000598:	f000 f8bc 	bl	8000714 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800059c:	bf00      	nop
 800059e:	3730      	adds	r7, #48	; 0x30
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	20000120 	.word	0x20000120

080005a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005ac:	4b14      	ldr	r3, [pc, #80]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005ae:	4a15      	ldr	r2, [pc, #84]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005b2:	4b13      	ldr	r3, [pc, #76]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005ba:	4b11      	ldr	r3, [pc, #68]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005c0:	4b0f      	ldr	r3, [pc, #60]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005c6:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005cc:	4b0c      	ldr	r3, [pc, #48]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005ce:	220c      	movs	r2, #12
 80005d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005d2:	4b0b      	ldr	r3, [pc, #44]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005d8:	4b09      	ldr	r3, [pc, #36]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005da:	2200      	movs	r2, #0
 80005dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005de:	4b08      	ldr	r3, [pc, #32]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005e4:	4b06      	ldr	r3, [pc, #24]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005ea:	4805      	ldr	r0, [pc, #20]	; (8000600 <MX_USART2_UART_Init+0x58>)
 80005ec:	f004 f85e 	bl	80046ac <HAL_UART_Init>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005f6:	f000 f88d 	bl	8000714 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	2000016c 	.word	0x2000016c
 8000604:	40004400 	.word	0x40004400

08000608 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800060e:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <MX_DMA_Init+0x38>)
 8000610:	695b      	ldr	r3, [r3, #20]
 8000612:	4a0b      	ldr	r2, [pc, #44]	; (8000640 <MX_DMA_Init+0x38>)
 8000614:	f043 0301 	orr.w	r3, r3, #1
 8000618:	6153      	str	r3, [r2, #20]
 800061a:	4b09      	ldr	r3, [pc, #36]	; (8000640 <MX_DMA_Init+0x38>)
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	f003 0301 	and.w	r3, r3, #1
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000626:	2200      	movs	r2, #0
 8000628:	2100      	movs	r1, #0
 800062a:	200b      	movs	r0, #11
 800062c:	f001 fd2d 	bl	800208a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000630:	200b      	movs	r0, #11
 8000632:	f001 fd46 	bl	80020c2 <HAL_NVIC_EnableIRQ>

}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40021000 	.word	0x40021000

08000644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08a      	sub	sp, #40	; 0x28
 8000648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064a:	f107 0314 	add.w	r3, r7, #20
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
 8000652:	605a      	str	r2, [r3, #4]
 8000654:	609a      	str	r2, [r3, #8]
 8000656:	60da      	str	r2, [r3, #12]
 8000658:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800065a:	4b2b      	ldr	r3, [pc, #172]	; (8000708 <MX_GPIO_Init+0xc4>)
 800065c:	695b      	ldr	r3, [r3, #20]
 800065e:	4a2a      	ldr	r2, [pc, #168]	; (8000708 <MX_GPIO_Init+0xc4>)
 8000660:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000664:	6153      	str	r3, [r2, #20]
 8000666:	4b28      	ldr	r3, [pc, #160]	; (8000708 <MX_GPIO_Init+0xc4>)
 8000668:	695b      	ldr	r3, [r3, #20]
 800066a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800066e:	613b      	str	r3, [r7, #16]
 8000670:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000672:	4b25      	ldr	r3, [pc, #148]	; (8000708 <MX_GPIO_Init+0xc4>)
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	4a24      	ldr	r2, [pc, #144]	; (8000708 <MX_GPIO_Init+0xc4>)
 8000678:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800067c:	6153      	str	r3, [r2, #20]
 800067e:	4b22      	ldr	r3, [pc, #136]	; (8000708 <MX_GPIO_Init+0xc4>)
 8000680:	695b      	ldr	r3, [r3, #20]
 8000682:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800068a:	4b1f      	ldr	r3, [pc, #124]	; (8000708 <MX_GPIO_Init+0xc4>)
 800068c:	695b      	ldr	r3, [r3, #20]
 800068e:	4a1e      	ldr	r2, [pc, #120]	; (8000708 <MX_GPIO_Init+0xc4>)
 8000690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000694:	6153      	str	r3, [r2, #20]
 8000696:	4b1c      	ldr	r3, [pc, #112]	; (8000708 <MX_GPIO_Init+0xc4>)
 8000698:	695b      	ldr	r3, [r3, #20]
 800069a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a2:	4b19      	ldr	r3, [pc, #100]	; (8000708 <MX_GPIO_Init+0xc4>)
 80006a4:	695b      	ldr	r3, [r3, #20]
 80006a6:	4a18      	ldr	r2, [pc, #96]	; (8000708 <MX_GPIO_Init+0xc4>)
 80006a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006ac:	6153      	str	r3, [r2, #20]
 80006ae:	4b16      	ldr	r3, [pc, #88]	; (8000708 <MX_GPIO_Init+0xc4>)
 80006b0:	695b      	ldr	r3, [r3, #20]
 80006b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006b6:	607b      	str	r3, [r7, #4]
 80006b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|LD2_Pin|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	f242 4130 	movw	r1, #9264	; 0x2430
 80006c0:	4812      	ldr	r0, [pc, #72]	; (800070c <MX_GPIO_Init+0xc8>)
 80006c2:	f002 f821 	bl	8002708 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006cc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80006d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	4619      	mov	r1, r3
 80006dc:	480c      	ldr	r0, [pc, #48]	; (8000710 <MX_GPIO_Init+0xcc>)
 80006de:	f001 fea1 	bl	8002424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 LD2_Pin PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|LD2_Pin|GPIO_PIN_4|GPIO_PIN_5;
 80006e2:	f242 4330 	movw	r3, #9264	; 0x2430
 80006e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e8:	2301      	movs	r3, #1
 80006ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f0:	2300      	movs	r3, #0
 80006f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006f4:	f107 0314 	add.w	r3, r7, #20
 80006f8:	4619      	mov	r1, r3
 80006fa:	4804      	ldr	r0, [pc, #16]	; (800070c <MX_GPIO_Init+0xc8>)
 80006fc:	f001 fe92 	bl	8002424 <HAL_GPIO_Init>

}
 8000700:	bf00      	nop
 8000702:	3728      	adds	r7, #40	; 0x28
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	40021000 	.word	0x40021000
 800070c:	48000400 	.word	0x48000400
 8000710:	48000800 	.word	0x48000800

08000714 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000718:	b672      	cpsid	i
}
 800071a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800071c:	e7fe      	b.n	800071c <Error_Handler+0x8>
	...

08000720 <write_byte>:
};



void write_byte (uint8_t byte)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<8; i++)
 800072a:	2300      	movs	r3, #0
 800072c:	60fb      	str	r3, [r7, #12]
 800072e:	e01a      	b.n	8000766 <write_byte+0x46>
	{
		HAL_GPIO_WritePin (maxport, clock_Pin, 0);  // pull the clock pin low
 8000730:	2200      	movs	r2, #0
 8000732:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000736:	4810      	ldr	r0, [pc, #64]	; (8000778 <write_byte+0x58>)
 8000738:	f001 ffe6 	bl	8002708 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin (maxport, data_Pin, byte&0x80);  // write the MS0b bit to the data pin
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000742:	b2db      	uxtb	r3, r3
 8000744:	461a      	mov	r2, r3
 8000746:	2110      	movs	r1, #16
 8000748:	480b      	ldr	r0, [pc, #44]	; (8000778 <write_byte+0x58>)
 800074a:	f001 ffdd 	bl	8002708 <HAL_GPIO_WritePin>
		byte = byte<<1;  // shift left
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin (maxport, clock_Pin, 1);  // pull the clock pin HIGH
 8000754:	2201      	movs	r2, #1
 8000756:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800075a:	4807      	ldr	r0, [pc, #28]	; (8000778 <write_byte+0x58>)
 800075c:	f001 ffd4 	bl	8002708 <HAL_GPIO_WritePin>
	for (int i =0; i<8; i++)
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	3301      	adds	r3, #1
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	2b07      	cmp	r3, #7
 800076a:	dde1      	ble.n	8000730 <write_byte+0x10>
	}
}
 800076c:	bf00      	nop
 800076e:	bf00      	nop
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	48000400 	.word	0x48000400

0800077c <write_max_cmd>:


void write_max_cmd (uint8_t address, uint8_t cmd)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	4603      	mov	r3, r0
 8000784:	460a      	mov	r2, r1
 8000786:	71fb      	strb	r3, [r7, #7]
 8000788:	4613      	mov	r3, r2
 800078a:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin (maxport, cs_Pin, 0);  // pull the CS pin LOW
 800078c:	2200      	movs	r2, #0
 800078e:	2120      	movs	r1, #32
 8000790:	4810      	ldr	r0, [pc, #64]	; (80007d4 <write_max_cmd+0x58>)
 8000792:	f001 ffb9 	bl	8002708 <HAL_GPIO_WritePin>
	for (int i=0;i<num; i++)
 8000796:	2300      	movs	r3, #0
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	e00a      	b.n	80007b2 <write_max_cmd+0x36>
	{
		write_byte (address);
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff ffbe 	bl	8000720 <write_byte>
		write_byte (cmd); 
 80007a4:	79bb      	ldrb	r3, [r7, #6]
 80007a6:	4618      	mov	r0, r3
 80007a8:	f7ff ffba 	bl	8000720 <write_byte>
	for (int i=0;i<num; i++)
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	3301      	adds	r3, #1
 80007b0:	60fb      	str	r3, [r7, #12]
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	ddf1      	ble.n	800079c <write_max_cmd+0x20>
	}
	HAL_GPIO_WritePin (maxport, cs_Pin, 0);  // pull the CS pin LOW
 80007b8:	2200      	movs	r2, #0
 80007ba:	2120      	movs	r1, #32
 80007bc:	4805      	ldr	r0, [pc, #20]	; (80007d4 <write_max_cmd+0x58>)
 80007be:	f001 ffa3 	bl	8002708 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (maxport, cs_Pin, 1);  // pull the CS pin HIGH
 80007c2:	2201      	movs	r2, #1
 80007c4:	2120      	movs	r1, #32
 80007c6:	4803      	ldr	r0, [pc, #12]	; (80007d4 <write_max_cmd+0x58>)
 80007c8:	f001 ff9e 	bl	8002708 <HAL_GPIO_WritePin>
}
 80007cc:	bf00      	nop
 80007ce:	3710      	adds	r7, #16
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	48000400 	.word	0x48000400

080007d8 <setled>:


void setled(uint8_t row, uint8_t col, uint8_t value)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b086      	sub	sp, #24
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	71fb      	strb	r3, [r7, #7]
 80007e2:	460b      	mov	r3, r1
 80007e4:	71bb      	strb	r3, [r7, #6]
 80007e6:	4613      	mov	r3, r2
 80007e8:	717b      	strb	r3, [r7, #5]
  bitWrite(buffer[col], row, value);
 80007ea:	797b      	ldrb	r3, [r7, #5]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d00d      	beq.n	800080c <setled+0x34>
 80007f0:	79bb      	ldrb	r3, [r7, #6]
 80007f2:	4a2c      	ldr	r2, [pc, #176]	; (80008a4 <setled+0xcc>)
 80007f4:	5cd1      	ldrb	r1, [r2, r3]
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	2201      	movs	r2, #1
 80007fa:	fa02 f303 	lsl.w	r3, r2, r3
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	79bb      	ldrb	r3, [r7, #6]
 8000802:	430a      	orrs	r2, r1
 8000804:	b2d1      	uxtb	r1, r2
 8000806:	4a27      	ldr	r2, [pc, #156]	; (80008a4 <setled+0xcc>)
 8000808:	54d1      	strb	r1, [r2, r3]
 800080a:	e00e      	b.n	800082a <setled+0x52>
 800080c:	79bb      	ldrb	r3, [r7, #6]
 800080e:	4a25      	ldr	r2, [pc, #148]	; (80008a4 <setled+0xcc>)
 8000810:	5cd1      	ldrb	r1, [r2, r3]
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	2201      	movs	r2, #1
 8000816:	fa02 f303 	lsl.w	r3, r2, r3
 800081a:	b2db      	uxtb	r3, r3
 800081c:	43db      	mvns	r3, r3
 800081e:	b2da      	uxtb	r2, r3
 8000820:	79bb      	ldrb	r3, [r7, #6]
 8000822:	400a      	ands	r2, r1
 8000824:	b2d1      	uxtb	r1, r2
 8000826:	4a1f      	ldr	r2, [pc, #124]	; (80008a4 <setled+0xcc>)
 8000828:	54d1      	strb	r1, [r2, r3]

	int n = col / 8;
 800082a:	79bb      	ldrb	r3, [r7, #6]
 800082c:	08db      	lsrs	r3, r3, #3
 800082e:	b2db      	uxtb	r3, r3
 8000830:	613b      	str	r3, [r7, #16]
	int c = col % 8;
 8000832:	79bb      	ldrb	r3, [r7, #6]
 8000834:	f003 0307 	and.w	r3, r3, #7
 8000838:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin (maxport, cs_Pin, 0);  // pull the CS pin LOW    
 800083a:	2200      	movs	r2, #0
 800083c:	2120      	movs	r1, #32
 800083e:	481a      	ldr	r0, [pc, #104]	; (80008a8 <setled+0xd0>)
 8000840:	f001 ff62 	bl	8002708 <HAL_GPIO_WritePin>
	for (int i=0; i<num; i++) 
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
 8000848:	e01b      	b.n	8000882 <setled+0xaa>
	{
		if (i == (num-(n+1)))
 800084a:	693b      	ldr	r3, [r7, #16]
 800084c:	425b      	negs	r3, r3
 800084e:	697a      	ldr	r2, [r7, #20]
 8000850:	429a      	cmp	r2, r3
 8000852:	d10d      	bne.n	8000870 <setled+0x98>
		{
			write_byte (((c+1)));
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	b2db      	uxtb	r3, r3
 8000858:	3301      	adds	r3, #1
 800085a:	b2db      	uxtb	r3, r3
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ff5f 	bl	8000720 <write_byte>
			write_byte (buffer[col]);
 8000862:	79bb      	ldrb	r3, [r7, #6]
 8000864:	4a0f      	ldr	r2, [pc, #60]	; (80008a4 <setled+0xcc>)
 8000866:	5cd3      	ldrb	r3, [r2, r3]
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff ff59 	bl	8000720 <write_byte>
 800086e:	e005      	b.n	800087c <setled+0xa4>
		}
		else
		{
			write_byte (0);
 8000870:	2000      	movs	r0, #0
 8000872:	f7ff ff55 	bl	8000720 <write_byte>
			write_byte (0);
 8000876:	2000      	movs	r0, #0
 8000878:	f7ff ff52 	bl	8000720 <write_byte>
	for (int i=0; i<num; i++) 
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3301      	adds	r3, #1
 8000880:	617b      	str	r3, [r7, #20]
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	2b00      	cmp	r3, #0
 8000886:	dde0      	ble.n	800084a <setled+0x72>
		}
	}
	HAL_GPIO_WritePin (maxport, cs_Pin, 0);  // pull the CS pin LOW 
 8000888:	2200      	movs	r2, #0
 800088a:	2120      	movs	r1, #32
 800088c:	4806      	ldr	r0, [pc, #24]	; (80008a8 <setled+0xd0>)
 800088e:	f001 ff3b 	bl	8002708 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (maxport, cs_Pin, 1);  // pull the CS pin HIGH 
 8000892:	2201      	movs	r2, #1
 8000894:	2120      	movs	r1, #32
 8000896:	4804      	ldr	r0, [pc, #16]	; (80008a8 <setled+0xd0>)
 8000898:	f001 ff36 	bl	8002708 <HAL_GPIO_WritePin>
}
 800089c:	bf00      	nop
 800089e:	3718      	adds	r7, #24
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	2000020c 	.word	0x2000020c
 80008a8:	48000400 	.word	0x48000400

080008ac <setrow>:


void setrow(uint8_t row, uint8_t value)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b088      	sub	sp, #32
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	460a      	mov	r2, r1
 80008b6:	71fb      	strb	r3, [r7, #7]
 80008b8:	4613      	mov	r3, r2
 80008ba:	71bb      	strb	r3, [r7, #6]
	int n = row / 8;
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	08db      	lsrs	r3, r3, #3
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	617b      	str	r3, [r7, #20]
	int r = row % 8;
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	f003 0307 	and.w	r3, r3, #7
 80008ca:	613b      	str	r3, [r7, #16]
	
	uint8_t store = value;
 80008cc:	79bb      	ldrb	r3, [r7, #6]
 80008ce:	73fb      	strb	r3, [r7, #15]
	for (int i=0; i<num; i++) 
 80008d0:	2300      	movs	r3, #0
 80008d2:	61fb      	str	r3, [r7, #28]
 80008d4:	e02d      	b.n	8000932 <setrow+0x86>
	{
		if (i == ((n)))
 80008d6:	69fa      	ldr	r2, [r7, #28]
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	429a      	cmp	r2, r3
 80008dc:	d120      	bne.n	8000920 <setrow+0x74>
		{
//			for (int col=0+(8*n); col<8+(8*n); col++)  // uncomment this if the character looks inverted about X axis
		for (int col=(7-0)+(8*n); col>=0+(8*n); col--)
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	00db      	lsls	r3, r3, #3
 80008e2:	3307      	adds	r3, #7
 80008e4:	61bb      	str	r3, [r7, #24]
 80008e6:	e015      	b.n	8000914 <setrow+0x68>
			{
				bool b = value&0x80;
 80008e8:	79bb      	ldrb	r3, [r7, #6]
 80008ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	bf14      	ite	ne
 80008f2:	2301      	movne	r3, #1
 80008f4:	2300      	moveq	r3, #0
 80008f6:	73bb      	strb	r3, [r7, #14]
				setled (r, col, b);
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	69ba      	ldr	r2, [r7, #24]
 80008fe:	b2d1      	uxtb	r1, r2
 8000900:	7bba      	ldrb	r2, [r7, #14]
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff ff68 	bl	80007d8 <setled>
				value<<=1;
 8000908:	79bb      	ldrb	r3, [r7, #6]
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	71bb      	strb	r3, [r7, #6]
		for (int col=(7-0)+(8*n); col>=0+(8*n); col--)
 800090e:	69bb      	ldr	r3, [r7, #24]
 8000910:	3b01      	subs	r3, #1
 8000912:	61bb      	str	r3, [r7, #24]
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	00db      	lsls	r3, r3, #3
 8000918:	69ba      	ldr	r2, [r7, #24]
 800091a:	429a      	cmp	r2, r3
 800091c:	dae4      	bge.n	80008e8 <setrow+0x3c>
 800091e:	e005      	b.n	800092c <setrow+0x80>
			}
		}
		else
		{
			write_byte (0);
 8000920:	2000      	movs	r0, #0
 8000922:	f7ff fefd 	bl	8000720 <write_byte>
			write_byte (0);
 8000926:	2000      	movs	r0, #0
 8000928:	f7ff fefa 	bl	8000720 <write_byte>
	for (int i=0; i<num; i++) 
 800092c:	69fb      	ldr	r3, [r7, #28]
 800092e:	3301      	adds	r3, #1
 8000930:	61fb      	str	r3, [r7, #28]
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	2b00      	cmp	r3, #0
 8000936:	ddce      	ble.n	80008d6 <setrow+0x2a>
		}
	}
	buffer_row[row] = store;
 8000938:	79fb      	ldrb	r3, [r7, #7]
 800093a:	4903      	ldr	r1, [pc, #12]	; (8000948 <setrow+0x9c>)
 800093c:	7bfa      	ldrb	r2, [r7, #15]
 800093e:	54ca      	strb	r2, [r1, r3]
}
 8000940:	bf00      	nop
 8000942:	3720      	adds	r7, #32
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	2000025c 	.word	0x2000025c

0800094c <max_clear>:
}



void max_clear(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
	for (int i=0; i<num*8; i++) 
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	e008      	b.n	800096a <max_clear+0x1e>
		setrow(i,0);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	b2db      	uxtb	r3, r3
 800095c:	2100      	movs	r1, #0
 800095e:	4618      	mov	r0, r3
 8000960:	f7ff ffa4 	bl	80008ac <setrow>
	for (int i=0; i<num*8; i++) 
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	3301      	adds	r3, #1
 8000968:	607b      	str	r3, [r7, #4]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2b07      	cmp	r3, #7
 800096e:	ddf3      	ble.n	8000958 <max_clear+0xc>
		
	for (int i=0; i<80; i++)
 8000970:	2300      	movs	r3, #0
 8000972:	603b      	str	r3, [r7, #0]
 8000974:	e00c      	b.n	8000990 <max_clear+0x44>
	{
		buffer[i] = 0;
 8000976:	4a0a      	ldr	r2, [pc, #40]	; (80009a0 <max_clear+0x54>)
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	4413      	add	r3, r2
 800097c:	2200      	movs	r2, #0
 800097e:	701a      	strb	r2, [r3, #0]
	  buffer_row[i] = 0;
 8000980:	4a08      	ldr	r2, [pc, #32]	; (80009a4 <max_clear+0x58>)
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	4413      	add	r3, r2
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<80; i++)
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	3301      	adds	r3, #1
 800098e:	603b      	str	r3, [r7, #0]
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	2b4f      	cmp	r3, #79	; 0x4f
 8000994:	ddef      	ble.n	8000976 <max_clear+0x2a>
	}
}
 8000996:	bf00      	nop
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	2000020c 	.word	0x2000020c
 80009a4:	2000025c 	.word	0x2000025c

080009a8 <max_init>:
}



void max_init (uint8_t brightness)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
	write_max_cmd(0x09, 0x00);       //  no decoding
 80009b2:	2100      	movs	r1, #0
 80009b4:	2009      	movs	r0, #9
 80009b6:	f7ff fee1 	bl	800077c <write_max_cmd>
	write_max_cmd(0x0b, 0x07);       //  scan limit = 8 LEDs
 80009ba:	2107      	movs	r1, #7
 80009bc:	200b      	movs	r0, #11
 80009be:	f7ff fedd 	bl	800077c <write_max_cmd>
	write_max_cmd(0x0c, 0x01);       //  power down =0,normal mode = 1
 80009c2:	2101      	movs	r1, #1
 80009c4:	200c      	movs	r0, #12
 80009c6:	f7ff fed9 	bl	800077c <write_max_cmd>
	write_max_cmd(0x0f, 0x00);       //  no test display
 80009ca:	2100      	movs	r1, #0
 80009cc:	200f      	movs	r0, #15
 80009ce:	f7ff fed5 	bl	800077c <write_max_cmd>
	
	max_clear ();
 80009d2:	f7ff ffbb 	bl	800094c <max_clear>
	
	write_max_cmd(0x0a, brightness);       //  brightness intensity
 80009d6:	79fb      	ldrb	r3, [r7, #7]
 80009d8:	4619      	mov	r1, r3
 80009da:	200a      	movs	r0, #10
 80009dc:	f7ff fece 	bl	800077c <write_max_cmd>
}
 80009e0:	bf00      	nop
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <HAL_MspInit+0x44>)
 80009f0:	699b      	ldr	r3, [r3, #24]
 80009f2:	4a0e      	ldr	r2, [pc, #56]	; (8000a2c <HAL_MspInit+0x44>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6193      	str	r3, [r2, #24]
 80009fa:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <HAL_MspInit+0x44>)
 80009fc:	699b      	ldr	r3, [r3, #24]
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a06:	4b09      	ldr	r3, [pc, #36]	; (8000a2c <HAL_MspInit+0x44>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	4a08      	ldr	r2, [pc, #32]	; (8000a2c <HAL_MspInit+0x44>)
 8000a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a10:	61d3      	str	r3, [r2, #28]
 8000a12:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <HAL_MspInit+0x44>)
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a1e:	2007      	movs	r0, #7
 8000a20:	f001 fb28 	bl	8002074 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a24:	bf00      	nop
 8000a26:	3708      	adds	r7, #8
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	40021000 	.word	0x40021000

08000a30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08a      	sub	sp, #40	; 0x28
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000a50:	d14c      	bne.n	8000aec <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a52:	4b28      	ldr	r3, [pc, #160]	; (8000af4 <HAL_ADC_MspInit+0xc4>)
 8000a54:	695b      	ldr	r3, [r3, #20]
 8000a56:	4a27      	ldr	r2, [pc, #156]	; (8000af4 <HAL_ADC_MspInit+0xc4>)
 8000a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a5c:	6153      	str	r3, [r2, #20]
 8000a5e:	4b25      	ldr	r3, [pc, #148]	; (8000af4 <HAL_ADC_MspInit+0xc4>)
 8000a60:	695b      	ldr	r3, [r3, #20]
 8000a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a66:	613b      	str	r3, [r7, #16]
 8000a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b22      	ldr	r3, [pc, #136]	; (8000af4 <HAL_ADC_MspInit+0xc4>)
 8000a6c:	695b      	ldr	r3, [r3, #20]
 8000a6e:	4a21      	ldr	r2, [pc, #132]	; (8000af4 <HAL_ADC_MspInit+0xc4>)
 8000a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a74:	6153      	str	r3, [r2, #20]
 8000a76:	4b1f      	ldr	r3, [pc, #124]	; (8000af4 <HAL_ADC_MspInit+0xc4>)
 8000a78:	695b      	ldr	r3, [r3, #20]
 8000a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a82:	2301      	movs	r3, #1
 8000a84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a86:	2303      	movs	r3, #3
 8000a88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8e:	f107 0314 	add.w	r3, r7, #20
 8000a92:	4619      	mov	r1, r3
 8000a94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a98:	f001 fcc4 	bl	8002424 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000a9c:	4b16      	ldr	r3, [pc, #88]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000a9e:	4a17      	ldr	r2, [pc, #92]	; (8000afc <HAL_ADC_MspInit+0xcc>)
 8000aa0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000aa2:	4b15      	ldr	r3, [pc, #84]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aa8:	4b13      	ldr	r3, [pc, #76]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000aae:	4b12      	ldr	r3, [pc, #72]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000ab0:	2280      	movs	r2, #128	; 0x80
 8000ab2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ab4:	4b10      	ldr	r3, [pc, #64]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000ab6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000aba:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000abc:	4b0e      	ldr	r3, [pc, #56]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000abe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ac2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000ac6:	2220      	movs	r2, #32
 8000ac8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000aca:	4b0b      	ldr	r3, [pc, #44]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000ad0:	4809      	ldr	r0, [pc, #36]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000ad2:	f001 fb10 	bl	80020f6 <HAL_DMA_Init>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000adc:	f7ff fe1a 	bl	8000714 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	4a05      	ldr	r2, [pc, #20]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000ae4:	639a      	str	r2, [r3, #56]	; 0x38
 8000ae6:	4a04      	ldr	r2, [pc, #16]	; (8000af8 <HAL_ADC_MspInit+0xc8>)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000aec:	bf00      	nop
 8000aee:	3728      	adds	r7, #40	; 0x28
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40021000 	.word	0x40021000
 8000af8:	200000dc 	.word	0x200000dc
 8000afc:	40020008 	.word	0x40020008

08000b00 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08a      	sub	sp, #40	; 0x28
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b08:	f107 0314 	add.w	r3, r7, #20
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
 8000b14:	60da      	str	r2, [r3, #12]
 8000b16:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b20:	d130      	bne.n	8000b84 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b22:	4b1a      	ldr	r3, [pc, #104]	; (8000b8c <HAL_TIM_Encoder_MspInit+0x8c>)
 8000b24:	69db      	ldr	r3, [r3, #28]
 8000b26:	4a19      	ldr	r2, [pc, #100]	; (8000b8c <HAL_TIM_Encoder_MspInit+0x8c>)
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	61d3      	str	r3, [r2, #28]
 8000b2e:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <HAL_TIM_Encoder_MspInit+0x8c>)
 8000b30:	69db      	ldr	r3, [r3, #28]
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	613b      	str	r3, [r7, #16]
 8000b38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3a:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <HAL_TIM_Encoder_MspInit+0x8c>)
 8000b3c:	695b      	ldr	r3, [r3, #20]
 8000b3e:	4a13      	ldr	r2, [pc, #76]	; (8000b8c <HAL_TIM_Encoder_MspInit+0x8c>)
 8000b40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b44:	6153      	str	r3, [r2, #20]
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <HAL_TIM_Encoder_MspInit+0x8c>)
 8000b48:	695b      	ldr	r3, [r3, #20]
 8000b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8000b52:	2322      	movs	r3, #34	; 0x22
 8000b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	2302      	movs	r3, #2
 8000b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b62:	2301      	movs	r3, #1
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b70:	f001 fc58 	bl	8002424 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b74:	2200      	movs	r2, #0
 8000b76:	2100      	movs	r1, #0
 8000b78:	201c      	movs	r0, #28
 8000b7a:	f001 fa86 	bl	800208a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b7e:	201c      	movs	r0, #28
 8000b80:	f001 fa9f 	bl	80020c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b84:	bf00      	nop
 8000b86:	3728      	adds	r7, #40	; 0x28
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	40021000 	.word	0x40021000

08000b90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b08a      	sub	sp, #40	; 0x28
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	605a      	str	r2, [r3, #4]
 8000ba2:	609a      	str	r2, [r3, #8]
 8000ba4:	60da      	str	r2, [r3, #12]
 8000ba6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a17      	ldr	r2, [pc, #92]	; (8000c0c <HAL_UART_MspInit+0x7c>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d128      	bne.n	8000c04 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bb2:	4b17      	ldr	r3, [pc, #92]	; (8000c10 <HAL_UART_MspInit+0x80>)
 8000bb4:	69db      	ldr	r3, [r3, #28]
 8000bb6:	4a16      	ldr	r2, [pc, #88]	; (8000c10 <HAL_UART_MspInit+0x80>)
 8000bb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bbc:	61d3      	str	r3, [r2, #28]
 8000bbe:	4b14      	ldr	r3, [pc, #80]	; (8000c10 <HAL_UART_MspInit+0x80>)
 8000bc0:	69db      	ldr	r3, [r3, #28]
 8000bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bca:	4b11      	ldr	r3, [pc, #68]	; (8000c10 <HAL_UART_MspInit+0x80>)
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	4a10      	ldr	r2, [pc, #64]	; (8000c10 <HAL_UART_MspInit+0x80>)
 8000bd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bd4:	6153      	str	r3, [r2, #20]
 8000bd6:	4b0e      	ldr	r3, [pc, #56]	; (8000c10 <HAL_UART_MspInit+0x80>)
 8000bd8:	695b      	ldr	r3, [r3, #20]
 8000bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000be2:	230c      	movs	r3, #12
 8000be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be6:	2302      	movs	r3, #2
 8000be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bf2:	2307      	movs	r3, #7
 8000bf4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf6:	f107 0314 	add.w	r3, r7, #20
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c00:	f001 fc10 	bl	8002424 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c04:	bf00      	nop
 8000c06:	3728      	adds	r7, #40	; 0x28
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40004400 	.word	0x40004400
 8000c10:	40021000 	.word	0x40021000

08000c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <NMI_Handler+0x4>

08000c1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1e:	e7fe      	b.n	8000c1e <HardFault_Handler+0x4>

08000c20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c24:	e7fe      	b.n	8000c24 <MemManage_Handler+0x4>

08000c26 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c2a:	e7fe      	b.n	8000c2a <BusFault_Handler+0x4>

08000c2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c30:	e7fe      	b.n	8000c30 <UsageFault_Handler+0x4>

08000c32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr

08000c4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c60:	f000 f8ce 	bl	8000e00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c6c:	4802      	ldr	r0, [pc, #8]	; (8000c78 <DMA1_Channel1_IRQHandler+0x10>)
 8000c6e:	f001 fae8 	bl	8002242 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	200000dc 	.word	0x200000dc

08000c7c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c80:	4802      	ldr	r0, [pc, #8]	; (8000c8c <TIM2_IRQHandler+0x10>)
 8000c82:	f003 fab3 	bl	80041ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000120 	.word	0x20000120

08000c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c98:	4a14      	ldr	r2, [pc, #80]	; (8000cec <_sbrk+0x5c>)
 8000c9a:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <_sbrk+0x60>)
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca4:	4b13      	ldr	r3, [pc, #76]	; (8000cf4 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cac:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <_sbrk+0x64>)
 8000cae:	4a12      	ldr	r2, [pc, #72]	; (8000cf8 <_sbrk+0x68>)
 8000cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cb2:	4b10      	ldr	r3, [pc, #64]	; (8000cf4 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d207      	bcs.n	8000cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc0:	f004 f918 	bl	8004ef4 <__errno>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cca:	f04f 33ff 	mov.w	r3, #4294967295
 8000cce:	e009      	b.n	8000ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <_sbrk+0x64>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	4a05      	ldr	r2, [pc, #20]	; (8000cf4 <_sbrk+0x64>)
 8000ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20004000 	.word	0x20004000
 8000cf0:	00000400 	.word	0x00000400
 8000cf4:	200002ac 	.word	0x200002ac
 8000cf8:	200002c8 	.word	0x200002c8

08000cfc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <SystemInit+0x20>)
 8000d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d06:	4a05      	ldr	r2, [pc, #20]	; (8000d1c <SystemInit+0x20>)
 8000d08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000d20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d58 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d24:	f7ff ffea 	bl	8000cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d28:	480c      	ldr	r0, [pc, #48]	; (8000d5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000d2a:	490d      	ldr	r1, [pc, #52]	; (8000d60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d2c:	4a0d      	ldr	r2, [pc, #52]	; (8000d64 <LoopForever+0xe>)
  movs r3, #0
 8000d2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d30:	e002      	b.n	8000d38 <LoopCopyDataInit>

08000d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d36:	3304      	adds	r3, #4

08000d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d3c:	d3f9      	bcc.n	8000d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d3e:	4a0a      	ldr	r2, [pc, #40]	; (8000d68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d40:	4c0a      	ldr	r4, [pc, #40]	; (8000d6c <LoopForever+0x16>)
  movs r3, #0
 8000d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d44:	e001      	b.n	8000d4a <LoopFillZerobss>

08000d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d48:	3204      	adds	r2, #4

08000d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d4c:	d3fb      	bcc.n	8000d46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d4e:	f004 f8d7 	bl	8004f00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d52:	f7ff fab9 	bl	80002c8 <main>

08000d56 <LoopForever>:

LoopForever:
    b LoopForever
 8000d56:	e7fe      	b.n	8000d56 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000d58:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000d5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d60:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d64:	080058c4 	.word	0x080058c4
  ldr r2, =_sbss
 8000d68:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d6c:	200002c4 	.word	0x200002c4

08000d70 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d70:	e7fe      	b.n	8000d70 <ADC1_IRQHandler>
	...

08000d74 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d78:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <HAL_Init+0x28>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a07      	ldr	r2, [pc, #28]	; (8000d9c <HAL_Init+0x28>)
 8000d7e:	f043 0310 	orr.w	r3, r3, #16
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d84:	2003      	movs	r0, #3
 8000d86:	f001 f975 	bl	8002074 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f000 f808 	bl	8000da0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d90:	f7ff fe2a 	bl	80009e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d94:	2300      	movs	r3, #0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40022000 	.word	0x40022000

08000da0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da8:	4b12      	ldr	r3, [pc, #72]	; (8000df4 <HAL_InitTick+0x54>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <HAL_InitTick+0x58>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	4619      	mov	r1, r3
 8000db2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000db6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f001 f98d 	bl	80020de <HAL_SYSTICK_Config>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e00e      	b.n	8000dec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2b0f      	cmp	r3, #15
 8000dd2:	d80a      	bhi.n	8000dea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	6879      	ldr	r1, [r7, #4]
 8000dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ddc:	f001 f955 	bl	800208a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000de0:	4a06      	ldr	r2, [pc, #24]	; (8000dfc <HAL_InitTick+0x5c>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000de6:	2300      	movs	r3, #0
 8000de8:	e000      	b.n	8000dec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000000 	.word	0x20000000
 8000df8:	20000008 	.word	0x20000008
 8000dfc:	20000004 	.word	0x20000004

08000e00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e04:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <HAL_IncTick+0x20>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	461a      	mov	r2, r3
 8000e0a:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <HAL_IncTick+0x24>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4413      	add	r3, r2
 8000e10:	4a04      	ldr	r2, [pc, #16]	; (8000e24 <HAL_IncTick+0x24>)
 8000e12:	6013      	str	r3, [r2, #0]
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	20000008 	.word	0x20000008
 8000e24:	200002b0 	.word	0x200002b0

08000e28 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000e2c:	4b03      	ldr	r3, [pc, #12]	; (8000e3c <HAL_GetTick+0x14>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	200002b0 	.word	0x200002b0

08000e40 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000e48:	bf00      	nop
 8000e4a:	370c      	adds	r7, #12
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000e5c:	bf00      	nop
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000e70:	bf00      	nop
 8000e72:	370c      	adds	r7, #12
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b09a      	sub	sp, #104	; 0x68
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e84:	2300      	movs	r3, #0
 8000e86:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d101      	bne.n	8000e9c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	e169      	b.n	8001170 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	691b      	ldr	r3, [r3, #16]
 8000ea0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea6:	f003 0310 	and.w	r3, r3, #16
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d176      	bne.n	8000f9c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d152      	bne.n	8000f5c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2200      	movs	r2, #0
 8000eba:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff fdad 	bl	8000a30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	689b      	ldr	r3, [r3, #8]
 8000edc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d13b      	bne.n	8000f5c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f000 fed9 	bl	8001c9c <ADC_Disable>
 8000eea:	4603      	mov	r3, r0
 8000eec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef4:	f003 0310 	and.w	r3, r3, #16
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d12f      	bne.n	8000f5c <HAL_ADC_Init+0xe0>
 8000efc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d12b      	bne.n	8000f5c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f08:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000f0c:	f023 0302 	bic.w	r3, r3, #2
 8000f10:	f043 0202 	orr.w	r2, r3, #2
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	689a      	ldr	r2, [r3, #8]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000f26:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	689a      	ldr	r2, [r3, #8]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f36:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f38:	4b8f      	ldr	r3, [pc, #572]	; (8001178 <HAL_ADC_Init+0x2fc>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a8f      	ldr	r2, [pc, #572]	; (800117c <HAL_ADC_Init+0x300>)
 8000f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f42:	0c9a      	lsrs	r2, r3, #18
 8000f44:	4613      	mov	r3, r2
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	4413      	add	r3, r2
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f4e:	e002      	b.n	8000f56 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	3b01      	subs	r3, #1
 8000f54:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d1f9      	bne.n	8000f50 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d007      	beq.n	8000f7a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000f74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000f78:	d110      	bne.n	8000f9c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7e:	f023 0312 	bic.w	r3, r3, #18
 8000f82:	f043 0210 	orr.w	r2, r3, #16
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8e:	f043 0201 	orr.w	r2, r3, #1
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa0:	f003 0310 	and.w	r3, r3, #16
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	f040 80d6 	bne.w	8001156 <HAL_ADC_Init+0x2da>
 8000faa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	f040 80d1 	bne.w	8001156 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f040 80c9 	bne.w	8001156 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000fcc:	f043 0202 	orr.w	r2, r3, #2
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000fd4:	4b6a      	ldr	r3, [pc, #424]	; (8001180 <HAL_ADC_Init+0x304>)
 8000fd6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000fd8:	2300      	movs	r3, #0
 8000fda:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	f003 0303 	and.w	r3, r3, #3
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d108      	bne.n	8000ffc <HAL_ADC_Init+0x180>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 0301 	and.w	r3, r3, #1
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d101      	bne.n	8000ffc <HAL_ADC_Init+0x180>
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e000      	b.n	8000ffe <HAL_ADC_Init+0x182>
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d11c      	bne.n	800103c <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001002:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001004:	2b00      	cmp	r3, #0
 8001006:	d010      	beq.n	800102a <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	2b01      	cmp	r3, #1
 8001012:	d107      	bne.n	8001024 <HAL_ADC_Init+0x1a8>
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f003 0301 	and.w	r3, r3, #1
 800101c:	2b01      	cmp	r3, #1
 800101e:	d101      	bne.n	8001024 <HAL_ADC_Init+0x1a8>
 8001020:	2301      	movs	r3, #1
 8001022:	e000      	b.n	8001026 <HAL_ADC_Init+0x1aa>
 8001024:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001026:	2b00      	cmp	r3, #0
 8001028:	d108      	bne.n	800103c <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800102a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	431a      	orrs	r2, r3
 8001038:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800103a:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	7e5b      	ldrb	r3, [r3, #25]
 8001040:	035b      	lsls	r3, r3, #13
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001046:	2a01      	cmp	r2, #1
 8001048:	d002      	beq.n	8001050 <HAL_ADC_Init+0x1d4>
 800104a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800104e:	e000      	b.n	8001052 <HAL_ADC_Init+0x1d6>
 8001050:	2200      	movs	r2, #0
 8001052:	431a      	orrs	r2, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	431a      	orrs	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	4313      	orrs	r3, r2
 8001060:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001062:	4313      	orrs	r3, r2
 8001064:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f893 3020 	ldrb.w	r3, [r3, #32]
 800106c:	2b01      	cmp	r3, #1
 800106e:	d11b      	bne.n	80010a8 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	7e5b      	ldrb	r3, [r3, #25]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d109      	bne.n	800108c <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800107c:	3b01      	subs	r3, #1
 800107e:	045a      	lsls	r2, r3, #17
 8001080:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001082:	4313      	orrs	r3, r2
 8001084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001088:	663b      	str	r3, [r7, #96]	; 0x60
 800108a:	e00d      	b.n	80010a8 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001090:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001094:	f043 0220 	orr.w	r2, r3, #32
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010a0:	f043 0201 	orr.w	r2, r3, #1
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d007      	beq.n	80010c0 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010b8:	4313      	orrs	r3, r2
 80010ba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80010bc:	4313      	orrs	r3, r2
 80010be:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	689b      	ldr	r3, [r3, #8]
 80010c6:	f003 030c 	and.w	r3, r3, #12
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d114      	bne.n	80010f8 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	6812      	ldr	r2, [r2, #0]
 80010d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80010dc:	f023 0302 	bic.w	r3, r3, #2
 80010e0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	7e1b      	ldrb	r3, [r3, #24]
 80010e6:	039a      	lsls	r2, r3, #14
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	4313      	orrs	r3, r2
 80010f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80010f4:	4313      	orrs	r3, r2
 80010f6:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	68da      	ldr	r2, [r3, #12]
 80010fe:	4b21      	ldr	r3, [pc, #132]	; (8001184 <HAL_ADC_Init+0x308>)
 8001100:	4013      	ands	r3, r2
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	6812      	ldr	r2, [r2, #0]
 8001106:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001108:	430b      	orrs	r3, r1
 800110a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	691b      	ldr	r3, [r3, #16]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d10c      	bne.n	800112e <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	f023 010f 	bic.w	r1, r3, #15
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	69db      	ldr	r3, [r3, #28]
 8001122:	1e5a      	subs	r2, r3, #1
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	430a      	orrs	r2, r1
 800112a:	631a      	str	r2, [r3, #48]	; 0x30
 800112c:	e007      	b.n	800113e <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f022 020f 	bic.w	r2, r2, #15
 800113c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2200      	movs	r2, #0
 8001142:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001148:	f023 0303 	bic.w	r3, r3, #3
 800114c:	f043 0201 	orr.w	r2, r3, #1
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	641a      	str	r2, [r3, #64]	; 0x40
 8001154:	e00a      	b.n	800116c <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115a:	f023 0312 	bic.w	r3, r3, #18
 800115e:	f043 0210 	orr.w	r2, r3, #16
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001166:	2301      	movs	r3, #1
 8001168:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800116c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001170:	4618      	mov	r0, r3
 8001172:	3768      	adds	r7, #104	; 0x68
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000000 	.word	0x20000000
 800117c:	431bde83 	.word	0x431bde83
 8001180:	50000300 	.word	0x50000300
 8001184:	fff0c007 	.word	0xfff0c007

08001188 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001190:	2300      	movs	r3, #0
 8001192:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f003 0304 	and.w	r3, r3, #4
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d158      	bne.n	8001254 <HAL_ADC_Start+0xcc>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d101      	bne.n	80011b0 <HAL_ADC_Start+0x28>
 80011ac:	2302      	movs	r3, #2
 80011ae:	e054      	b.n	800125a <HAL_ADC_Start+0xd2>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2201      	movs	r2, #1
 80011b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f000 fd0b 	bl	8001bd4 <ADC_Enable>
 80011be:	4603      	mov	r3, r0
 80011c0:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80011c2:	7bfb      	ldrb	r3, [r7, #15]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d140      	bne.n	800124a <HAL_ADC_Start+0xc2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80011d0:	f023 0301 	bic.w	r3, r3, #1
 80011d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	641a      	str	r2, [r3, #64]	; 0x40
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	68db      	ldr	r3, [r3, #12]
 80011ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d007      	beq.n	8001206 <HAL_ADC_Start+0x7e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011fe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	641a      	str	r2, [r3, #64]	; 0x40
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800120e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001212:	d106      	bne.n	8001222 <HAL_ADC_Start+0x9a>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001218:	f023 0206 	bic.w	r2, r3, #6
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	645a      	str	r2, [r3, #68]	; 0x44
 8001220:	e002      	b.n	8001228 <HAL_ADC_Start+0xa0>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2200      	movs	r2, #0
 800122c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	221c      	movs	r2, #28
 8001236:	601a      	str	r2, [r3, #0]
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	689a      	ldr	r2, [r3, #8]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f042 0204 	orr.w	r2, r2, #4
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	e006      	b.n	8001258 <HAL_ADC_Start+0xd0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2200      	movs	r2, #0
 800124e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001252:	e001      	b.n	8001258 <HAL_ADC_Start+0xd0>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001254:	2302      	movs	r3, #2
 8001256:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001258:	7bfb      	ldrb	r3, [r7, #15]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b084      	sub	sp, #16
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800126a:	2300      	movs	r3, #0
 800126c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001274:	2b01      	cmp	r3, #1
 8001276:	d101      	bne.n	800127c <HAL_ADC_Stop+0x1a>
 8001278:	2302      	movs	r3, #2
 800127a:	e023      	b.n	80012c4 <HAL_ADC_Stop+0x62>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2201      	movs	r2, #1
 8001280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001284:	216c      	movs	r1, #108	; 0x6c
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f000 fd6e 	bl	8001d68 <ADC_ConversionStop>
 800128c:	4603      	mov	r3, r0
 800128e:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d111      	bne.n	80012ba <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f000 fd00 	bl	8001c9c <ADC_Disable>
 800129c:	4603      	mov	r3, r0
 800129e:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d109      	bne.n	80012ba <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012aa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012ae:	f023 0301 	bic.w	r3, r3, #1
 80012b2:	f043 0201 	orr.w	r2, r3, #1
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	695b      	ldr	r3, [r3, #20]
 80012de:	2b08      	cmp	r3, #8
 80012e0:	d102      	bne.n	80012e8 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80012e2:	2308      	movs	r3, #8
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	e02e      	b.n	8001346 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012e8:	4b56      	ldr	r3, [pc, #344]	; (8001444 <HAL_ADC_PollForConversion+0x178>)
 80012ea:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f003 031f 	and.w	r3, r3, #31
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d112      	bne.n	800131e <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	68db      	ldr	r3, [r3, #12]
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	2b01      	cmp	r3, #1
 8001304:	d11d      	bne.n	8001342 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130a:	f043 0220 	orr.w	r2, r3, #32
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2200      	movs	r2, #0
 8001316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e08d      	b.n	800143a <HAL_ADC_PollForConversion+0x16e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d00b      	beq.n	8001342 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	f043 0220 	orr.w	r2, r3, #32
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2200      	movs	r2, #0
 800133a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e07b      	b.n	800143a <HAL_ADC_PollForConversion+0x16e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001342:	230c      	movs	r3, #12
 8001344:	617b      	str	r3, [r7, #20]
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	613b      	str	r3, [r7, #16]
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800134e:	f7ff fd6b 	bl	8000e28 <HAL_GetTick>
 8001352:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001354:	e021      	b.n	800139a <HAL_ADC_PollForConversion+0xce>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800135c:	d01d      	beq.n	800139a <HAL_ADC_PollForConversion+0xce>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d007      	beq.n	8001374 <HAL_ADC_PollForConversion+0xa8>
 8001364:	f7ff fd60 	bl	8000e28 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	683a      	ldr	r2, [r7, #0]
 8001370:	429a      	cmp	r2, r3
 8001372:	d212      	bcs.n	800139a <HAL_ADC_PollForConversion+0xce>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	4013      	ands	r3, r2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d10b      	bne.n	800139a <HAL_ADC_PollForConversion+0xce>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	f043 0204 	orr.w	r2, r3, #4
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2200      	movs	r2, #0
 8001392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e04f      	b.n	800143a <HAL_ADC_PollForConversion+0x16e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	4013      	ands	r3, r2
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d0d6      	beq.n	8001356 <HAL_ADC_PollForConversion+0x8a>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ac:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	68db      	ldr	r3, [r3, #12]
 80013ba:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d131      	bne.n	8001426 <HAL_ADC_PollForConversion+0x15a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d12c      	bne.n	8001426 <HAL_ADC_PollForConversion+0x15a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0308 	and.w	r3, r3, #8
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d125      	bne.n	8001426 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d112      	bne.n	800140e <HAL_ADC_PollForConversion+0x142>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d112      	bne.n	8001426 <HAL_ADC_PollForConversion+0x15a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001404:	f043 0201 	orr.w	r2, r3, #1
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	641a      	str	r2, [r3, #64]	; 0x40
 800140c:	e00b      	b.n	8001426 <HAL_ADC_PollForConversion+0x15a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001412:	f043 0220 	orr.w	r2, r3, #32
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141e:	f043 0201 	orr.w	r2, r3, #1
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800142c:	2b00      	cmp	r3, #0
 800142e:	d103      	bne.n	8001438 <HAL_ADC_PollForConversion+0x16c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	697a      	ldr	r2, [r7, #20]
 8001436:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3718      	adds	r7, #24
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	50000300 	.word	0x50000300

08001448 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001454:	2300      	movs	r3, #0
 8001456:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	2b00      	cmp	r3, #0
 8001464:	d17e      	bne.n	8001564 <HAL_ADC_Start_DMA+0x11c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800146c:	2b01      	cmp	r3, #1
 800146e:	d101      	bne.n	8001474 <HAL_ADC_Start_DMA+0x2c>
 8001470:	2302      	movs	r3, #2
 8001472:	e07a      	b.n	800156a <HAL_ADC_Start_DMA+0x122>
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2201      	movs	r2, #1
 8001478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f000 fba9 	bl	8001bd4 <ADC_Enable>
 8001482:	4603      	mov	r3, r0
 8001484:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001486:	7dfb      	ldrb	r3, [r7, #23]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d166      	bne.n	800155a <HAL_ADC_Start_DMA+0x112>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001490:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001494:	f023 0301 	bic.w	r3, r3, #1
 8001498:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	641a      	str	r2, [r3, #64]	; 0x40
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d007      	beq.n	80014ca <HAL_ADC_Start_DMA+0x82>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	641a      	str	r2, [r3, #64]	; 0x40
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80014d6:	d106      	bne.n	80014e6 <HAL_ADC_Start_DMA+0x9e>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014dc:	f023 0206 	bic.w	r2, r3, #6
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	645a      	str	r2, [r3, #68]	; 0x44
 80014e4:	e002      	b.n	80014ec <HAL_ADC_Start_DMA+0xa4>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2200      	movs	r2, #0
 80014ea:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	2200      	movs	r2, #0
 80014f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014f8:	4a1e      	ldr	r2, [pc, #120]	; (8001574 <HAL_ADC_Start_DMA+0x12c>)
 80014fa:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001500:	4a1d      	ldr	r2, [pc, #116]	; (8001578 <HAL_ADC_Start_DMA+0x130>)
 8001502:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001508:	4a1c      	ldr	r2, [pc, #112]	; (800157c <HAL_ADC_Start_DMA+0x134>)
 800150a:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	221c      	movs	r2, #28
 8001512:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	685a      	ldr	r2, [r3, #4]
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f042 0210 	orr.w	r2, r2, #16
 8001522:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f042 0201 	orr.w	r2, r2, #1
 8001532:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	3340      	adds	r3, #64	; 0x40
 800153e:	4619      	mov	r1, r3
 8001540:	68ba      	ldr	r2, [r7, #8]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f000 fe1e 	bl	8002184 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	689a      	ldr	r2, [r3, #8]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f042 0204 	orr.w	r2, r2, #4
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	e006      	b.n	8001568 <HAL_ADC_Start_DMA+0x120>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2200      	movs	r2, #0
 800155e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001562:	e001      	b.n	8001568 <HAL_ADC_Start_DMA+0x120>
      __HAL_UNLOCK(hadc);
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001564:	2302      	movs	r3, #2
 8001566:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001568:	7dfb      	ldrb	r3, [r7, #23]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3718      	adds	r7, #24
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	08001b09 	.word	0x08001b09
 8001578:	08001b83 	.word	0x08001b83
 800157c:	08001b9f 	.word	0x08001b9f

08001580 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800158e:	4618      	mov	r0, r3
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
	...

0800159c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800159c:	b480      	push	{r7}
 800159e:	b09b      	sub	sp, #108	; 0x6c
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015a6:	2300      	movs	r3, #0
 80015a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d101      	bne.n	80015be <HAL_ADC_ConfigChannel+0x22>
 80015ba:	2302      	movs	r3, #2
 80015bc:	e299      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x556>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2201      	movs	r2, #1
 80015c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	f040 827d 	bne.w	8001ad0 <HAL_ADC_ConfigChannel+0x534>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	2b04      	cmp	r3, #4
 80015dc:	d81c      	bhi.n	8001618 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685a      	ldr	r2, [r3, #4]
 80015e8:	4613      	mov	r3, r2
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	4413      	add	r3, r2
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	461a      	mov	r2, r3
 80015f2:	231f      	movs	r3, #31
 80015f4:	4093      	lsls	r3, r2
 80015f6:	43db      	mvns	r3, r3
 80015f8:	4019      	ands	r1, r3
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	6818      	ldr	r0, [r3, #0]
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685a      	ldr	r2, [r3, #4]
 8001602:	4613      	mov	r3, r2
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	4413      	add	r3, r2
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	fa00 f203 	lsl.w	r2, r0, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	430a      	orrs	r2, r1
 8001614:	631a      	str	r2, [r3, #48]	; 0x30
 8001616:	e063      	b.n	80016e0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	2b09      	cmp	r3, #9
 800161e:	d81e      	bhi.n	800165e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685a      	ldr	r2, [r3, #4]
 800162a:	4613      	mov	r3, r2
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	4413      	add	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	3b1e      	subs	r3, #30
 8001634:	221f      	movs	r2, #31
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	43db      	mvns	r3, r3
 800163c:	4019      	ands	r1, r3
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	6818      	ldr	r0, [r3, #0]
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685a      	ldr	r2, [r3, #4]
 8001646:	4613      	mov	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	4413      	add	r3, r2
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	3b1e      	subs	r3, #30
 8001650:	fa00 f203 	lsl.w	r2, r0, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	430a      	orrs	r2, r1
 800165a:	635a      	str	r2, [r3, #52]	; 0x34
 800165c:	e040      	b.n	80016e0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	2b0e      	cmp	r3, #14
 8001664:	d81e      	bhi.n	80016a4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685a      	ldr	r2, [r3, #4]
 8001670:	4613      	mov	r3, r2
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	4413      	add	r3, r2
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	3b3c      	subs	r3, #60	; 0x3c
 800167a:	221f      	movs	r2, #31
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	4019      	ands	r1, r3
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	6818      	ldr	r0, [r3, #0]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685a      	ldr	r2, [r3, #4]
 800168c:	4613      	mov	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	4413      	add	r3, r2
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	3b3c      	subs	r3, #60	; 0x3c
 8001696:	fa00 f203 	lsl.w	r2, r0, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	430a      	orrs	r2, r1
 80016a0:	639a      	str	r2, [r3, #56]	; 0x38
 80016a2:	e01d      	b.n	80016e0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685a      	ldr	r2, [r3, #4]
 80016ae:	4613      	mov	r3, r2
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	4413      	add	r3, r2
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	3b5a      	subs	r3, #90	; 0x5a
 80016b8:	221f      	movs	r2, #31
 80016ba:	fa02 f303 	lsl.w	r3, r2, r3
 80016be:	43db      	mvns	r3, r3
 80016c0:	4019      	ands	r1, r3
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	6818      	ldr	r0, [r3, #0]
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685a      	ldr	r2, [r3, #4]
 80016ca:	4613      	mov	r3, r2
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	4413      	add	r3, r2
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	3b5a      	subs	r3, #90	; 0x5a
 80016d4:	fa00 f203 	lsl.w	r2, r0, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	430a      	orrs	r2, r1
 80016de:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 030c 	and.w	r3, r3, #12
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f040 80e5 	bne.w	80018ba <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b09      	cmp	r3, #9
 80016f6:	d91c      	bls.n	8001732 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	6999      	ldr	r1, [r3, #24]
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	4613      	mov	r3, r2
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	4413      	add	r3, r2
 8001708:	3b1e      	subs	r3, #30
 800170a:	2207      	movs	r2, #7
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	43db      	mvns	r3, r3
 8001712:	4019      	ands	r1, r3
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	6898      	ldr	r0, [r3, #8]
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4613      	mov	r3, r2
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	4413      	add	r3, r2
 8001722:	3b1e      	subs	r3, #30
 8001724:	fa00 f203 	lsl.w	r2, r0, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	430a      	orrs	r2, r1
 800172e:	619a      	str	r2, [r3, #24]
 8001730:	e019      	b.n	8001766 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	6959      	ldr	r1, [r3, #20]
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	4613      	mov	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	4413      	add	r3, r2
 8001742:	2207      	movs	r2, #7
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	4019      	ands	r1, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	6898      	ldr	r0, [r3, #8]
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4613      	mov	r3, r2
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	4413      	add	r3, r2
 800175a:	fa00 f203 	lsl.w	r2, r0, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	430a      	orrs	r2, r1
 8001764:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	695a      	ldr	r2, [r3, #20]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	08db      	lsrs	r3, r3, #3
 8001772:	f003 0303 	and.w	r3, r3, #3
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	691b      	ldr	r3, [r3, #16]
 8001782:	3b01      	subs	r3, #1
 8001784:	2b03      	cmp	r3, #3
 8001786:	d84f      	bhi.n	8001828 <HAL_ADC_ConfigChannel+0x28c>
 8001788:	a201      	add	r2, pc, #4	; (adr r2, 8001790 <HAL_ADC_ConfigChannel+0x1f4>)
 800178a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800178e:	bf00      	nop
 8001790:	080017a1 	.word	0x080017a1
 8001794:	080017c3 	.word	0x080017c3
 8001798:	080017e5 	.word	0x080017e5
 800179c:	08001807 	.word	0x08001807
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017a6:	4b99      	ldr	r3, [pc, #612]	; (8001a0c <HAL_ADC_ConfigChannel+0x470>)
 80017a8:	4013      	ands	r3, r2
 80017aa:	683a      	ldr	r2, [r7, #0]
 80017ac:	6812      	ldr	r2, [r2, #0]
 80017ae:	0691      	lsls	r1, r2, #26
 80017b0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017b2:	430a      	orrs	r2, r1
 80017b4:	431a      	orrs	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80017be:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80017c0:	e07e      	b.n	80018c0 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80017c8:	4b90      	ldr	r3, [pc, #576]	; (8001a0c <HAL_ADC_ConfigChannel+0x470>)
 80017ca:	4013      	ands	r3, r2
 80017cc:	683a      	ldr	r2, [r7, #0]
 80017ce:	6812      	ldr	r2, [r2, #0]
 80017d0:	0691      	lsls	r1, r2, #26
 80017d2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017d4:	430a      	orrs	r2, r1
 80017d6:	431a      	orrs	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80017e0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80017e2:	e06d      	b.n	80018c0 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80017ea:	4b88      	ldr	r3, [pc, #544]	; (8001a0c <HAL_ADC_ConfigChannel+0x470>)
 80017ec:	4013      	ands	r3, r2
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	0691      	lsls	r1, r2, #26
 80017f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017f6:	430a      	orrs	r2, r1
 80017f8:	431a      	orrs	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001802:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001804:	e05c      	b.n	80018c0 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800180c:	4b7f      	ldr	r3, [pc, #508]	; (8001a0c <HAL_ADC_ConfigChannel+0x470>)
 800180e:	4013      	ands	r3, r2
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	6812      	ldr	r2, [r2, #0]
 8001814:	0691      	lsls	r1, r2, #26
 8001816:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001818:	430a      	orrs	r2, r1
 800181a:	431a      	orrs	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001824:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001826:	e04b      	b.n	80018c0 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800182e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	069b      	lsls	r3, r3, #26
 8001838:	429a      	cmp	r2, r3
 800183a:	d107      	bne.n	800184c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800184a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001852:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	069b      	lsls	r3, r3, #26
 800185c:	429a      	cmp	r2, r3
 800185e:	d107      	bne.n	8001870 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800186e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001876:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	069b      	lsls	r3, r3, #26
 8001880:	429a      	cmp	r2, r3
 8001882:	d107      	bne.n	8001894 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001892:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800189a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	069b      	lsls	r3, r3, #26
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d10a      	bne.n	80018be <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80018b6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80018b8:	e001      	b.n	80018be <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80018ba:	bf00      	nop
 80018bc:	e000      	b.n	80018c0 <HAL_ADC_ConfigChannel+0x324>
      break;
 80018be:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	f003 0303 	and.w	r3, r3, #3
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d108      	bne.n	80018e0 <HAL_ADC_ConfigChannel+0x344>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0301 	and.w	r3, r3, #1
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d101      	bne.n	80018e0 <HAL_ADC_ConfigChannel+0x344>
 80018dc:	2301      	movs	r3, #1
 80018de:	e000      	b.n	80018e2 <HAL_ADC_ConfigChannel+0x346>
 80018e0:	2300      	movs	r3, #0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	f040 80ff 	bne.w	8001ae6 <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d00f      	beq.n	8001910 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2201      	movs	r2, #1
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	43da      	mvns	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	400a      	ands	r2, r1
 800190a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800190e:	e049      	b.n	80019a4 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2201      	movs	r2, #1
 800191e:	409a      	lsls	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	430a      	orrs	r2, r1
 8001926:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2b09      	cmp	r3, #9
 8001930:	d91c      	bls.n	800196c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6999      	ldr	r1, [r3, #24]
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	4613      	mov	r3, r2
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	4413      	add	r3, r2
 8001942:	3b1b      	subs	r3, #27
 8001944:	2207      	movs	r2, #7
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	43db      	mvns	r3, r3
 800194c:	4019      	ands	r1, r3
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	6898      	ldr	r0, [r3, #8]
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	4613      	mov	r3, r2
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	4413      	add	r3, r2
 800195c:	3b1b      	subs	r3, #27
 800195e:	fa00 f203 	lsl.w	r2, r0, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	430a      	orrs	r2, r1
 8001968:	619a      	str	r2, [r3, #24]
 800196a:	e01b      	b.n	80019a4 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6959      	ldr	r1, [r3, #20]
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	1c5a      	adds	r2, r3, #1
 8001978:	4613      	mov	r3, r2
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	4413      	add	r3, r2
 800197e:	2207      	movs	r2, #7
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	4019      	ands	r1, r3
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	6898      	ldr	r0, [r3, #8]
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	1c5a      	adds	r2, r3, #1
 8001992:	4613      	mov	r3, r2
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	4413      	add	r3, r2
 8001998:	fa00 f203 	lsl.w	r2, r0, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	430a      	orrs	r2, r1
 80019a2:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019a4:	4b1a      	ldr	r3, [pc, #104]	; (8001a10 <HAL_ADC_ConfigChannel+0x474>)
 80019a6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2b10      	cmp	r3, #16
 80019ae:	d105      	bne.n	80019bc <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80019b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d014      	beq.n	80019e6 <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80019c0:	2b11      	cmp	r3, #17
 80019c2:	d105      	bne.n	80019d0 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80019c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d00a      	beq.n	80019e6 <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80019d4:	2b12      	cmp	r3, #18
 80019d6:	f040 8086 	bne.w	8001ae6 <HAL_ADC_ConfigChannel+0x54a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80019da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d17f      	bne.n	8001ae6 <HAL_ADC_ConfigChannel+0x54a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80019e6:	2300      	movs	r3, #0
 80019e8:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f003 0303 	and.w	r3, r3, #3
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d10d      	bne.n	8001a14 <HAL_ADC_ConfigChannel+0x478>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d106      	bne.n	8001a14 <HAL_ADC_ConfigChannel+0x478>
 8001a06:	2301      	movs	r3, #1
 8001a08:	e005      	b.n	8001a16 <HAL_ADC_ConfigChannel+0x47a>
 8001a0a:	bf00      	nop
 8001a0c:	83fff000 	.word	0x83fff000
 8001a10:	50000300 	.word	0x50000300
 8001a14:	2300      	movs	r3, #0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d150      	bne.n	8001abc <HAL_ADC_ConfigChannel+0x520>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001a1a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d010      	beq.n	8001a42 <HAL_ADC_ConfigChannel+0x4a6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f003 0303 	and.w	r3, r3, #3
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d107      	bne.n	8001a3c <HAL_ADC_ConfigChannel+0x4a0>
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0301 	and.w	r3, r3, #1
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d101      	bne.n	8001a3c <HAL_ADC_ConfigChannel+0x4a0>
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e000      	b.n	8001a3e <HAL_ADC_ConfigChannel+0x4a2>
 8001a3c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d13c      	bne.n	8001abc <HAL_ADC_ConfigChannel+0x520>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2b10      	cmp	r3, #16
 8001a48:	d11d      	bne.n	8001a86 <HAL_ADC_ConfigChannel+0x4ea>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a52:	d118      	bne.n	8001a86 <HAL_ADC_ConfigChannel+0x4ea>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001a54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001a5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a5e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a60:	4b27      	ldr	r3, [pc, #156]	; (8001b00 <HAL_ADC_ConfigChannel+0x564>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a27      	ldr	r2, [pc, #156]	; (8001b04 <HAL_ADC_ConfigChannel+0x568>)
 8001a66:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6a:	0c9a      	lsrs	r2, r3, #18
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	4413      	add	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a76:	e002      	b.n	8001a7e <HAL_ADC_ConfigChannel+0x4e2>
          {
            wait_loop_index--;
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d1f9      	bne.n	8001a78 <HAL_ADC_ConfigChannel+0x4dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001a84:	e02e      	b.n	8001ae4 <HAL_ADC_ConfigChannel+0x548>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2b11      	cmp	r3, #17
 8001a8c:	d10b      	bne.n	8001aa6 <HAL_ADC_ConfigChannel+0x50a>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a96:	d106      	bne.n	8001aa6 <HAL_ADC_ConfigChannel+0x50a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001a98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001aa0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001aa2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001aa4:	e01e      	b.n	8001ae4 <HAL_ADC_ConfigChannel+0x548>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2b12      	cmp	r3, #18
 8001aac:	d11a      	bne.n	8001ae4 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001aae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001ab6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ab8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001aba:	e013      	b.n	8001ae4 <HAL_ADC_ConfigChannel+0x548>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac0:	f043 0220 	orr.w	r2, r3, #32
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001ace:	e00a      	b.n	8001ae6 <HAL_ADC_ConfigChannel+0x54a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad4:	f043 0220 	orr.w	r2, r3, #32
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001ae2:	e000      	b.n	8001ae6 <HAL_ADC_ConfigChannel+0x54a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001ae4:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001aee:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	376c      	adds	r7, #108	; 0x6c
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	20000000 	.word	0x20000000
 8001b04:	431bde83 	.word	0x431bde83

08001b08 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b14:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d126      	bne.n	8001b70 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d115      	bne.n	8001b68 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d111      	bne.n	8001b68 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d105      	bne.n	8001b68 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b60:	f043 0201 	orr.w	r2, r3, #1
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001b68:	68f8      	ldr	r0, [r7, #12]
 8001b6a:	f7ff f969 	bl	8000e40 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001b6e:	e004      	b.n	8001b7a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	4798      	blx	r3
}
 8001b7a:	bf00      	nop
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b084      	sub	sp, #16
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001b90:	68f8      	ldr	r0, [r7, #12]
 8001b92:	f7ff f95f 	bl	8000e54 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8001b96:	bf00      	nop
 8001b98:	3710      	adds	r7, #16
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b084      	sub	sp, #16
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001baa:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bbc:	f043 0204 	orr.w	r2, r3, #4
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f7ff f94f 	bl	8000e68 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bca:	bf00      	nop
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
	...

08001bd4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f003 0303 	and.w	r3, r3, #3
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d108      	bne.n	8001c00 <ADC_Enable+0x2c>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0301 	and.w	r3, r3, #1
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d101      	bne.n	8001c00 <ADC_Enable+0x2c>
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e000      	b.n	8001c02 <ADC_Enable+0x2e>
 8001c00:	2300      	movs	r3, #0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d143      	bne.n	8001c8e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	689a      	ldr	r2, [r3, #8]
 8001c0c:	4b22      	ldr	r3, [pc, #136]	; (8001c98 <ADC_Enable+0xc4>)
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d00d      	beq.n	8001c30 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c18:	f043 0210 	orr.w	r2, r3, #16
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c24:	f043 0201 	orr.w	r2, r3, #1
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e02f      	b.n	8001c90 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	689a      	ldr	r2, [r3, #8]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f042 0201 	orr.w	r2, r2, #1
 8001c3e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001c40:	f7ff f8f2 	bl	8000e28 <HAL_GetTick>
 8001c44:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001c46:	e01b      	b.n	8001c80 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001c48:	f7ff f8ee 	bl	8000e28 <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d914      	bls.n	8001c80 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d00d      	beq.n	8001c80 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c68:	f043 0210 	orr.w	r2, r3, #16
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c74:	f043 0201 	orr.w	r2, r3, #1
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e007      	b.n	8001c90 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d1dc      	bne.n	8001c48 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3710      	adds	r7, #16
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	8000003f 	.word	0x8000003f

08001c9c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f003 0303 	and.w	r3, r3, #3
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d108      	bne.n	8001cc8 <ADC_Disable+0x2c>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d101      	bne.n	8001cc8 <ADC_Disable+0x2c>
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <ADC_Disable+0x2e>
 8001cc8:	2300      	movs	r3, #0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d047      	beq.n	8001d5e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f003 030d 	and.w	r3, r3, #13
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d10f      	bne.n	8001cfc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	689a      	ldr	r2, [r3, #8]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f042 0202 	orr.w	r2, r2, #2
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2203      	movs	r2, #3
 8001cf2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001cf4:	f7ff f898 	bl	8000e28 <HAL_GetTick>
 8001cf8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001cfa:	e029      	b.n	8001d50 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d00:	f043 0210 	orr.w	r2, r3, #16
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d0c:	f043 0201 	orr.w	r2, r3, #1
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e023      	b.n	8001d60 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d18:	f7ff f886 	bl	8000e28 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d914      	bls.n	8001d50 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d10d      	bne.n	8001d50 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d38:	f043 0210 	orr.w	r2, r3, #16
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d44:	f043 0201 	orr.w	r2, r3, #1
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e007      	b.n	8001d60 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d0dc      	beq.n	8001d18 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8001d72:	2300      	movs	r3, #0
 8001d74:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	f003 030c 	and.w	r3, r3, #12
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f000 809b 	beq.w	8001ec4 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d98:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d9c:	d12a      	bne.n	8001df4 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d126      	bne.n	8001df4 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d122      	bne.n	8001df4 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8001dae:	230c      	movs	r3, #12
 8001db0:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8001db2:	e014      	b.n	8001dde <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	4a46      	ldr	r2, [pc, #280]	; (8001ed0 <ADC_ConversionStop+0x168>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d90d      	bls.n	8001dd8 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc0:	f043 0210 	orr.w	r2, r3, #16
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dcc:	f043 0201 	orr.w	r2, r3, #1
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e076      	b.n	8001ec6 <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001de8:	2b40      	cmp	r3, #64	; 0x40
 8001dea:	d1e3      	bne.n	8001db4 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2240      	movs	r2, #64	; 0x40
 8001df2:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	2b60      	cmp	r3, #96	; 0x60
 8001df8:	d015      	beq.n	8001e26 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d10e      	bne.n	8001e26 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d107      	bne.n	8001e26 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	689a      	ldr	r2, [r3, #8]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f042 0210 	orr.w	r2, r2, #16
 8001e24:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	2b0c      	cmp	r3, #12
 8001e2a:	d015      	beq.n	8001e58 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	f003 0308 	and.w	r3, r3, #8
 8001e36:	2b08      	cmp	r3, #8
 8001e38:	d10e      	bne.n	8001e58 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d107      	bne.n	8001e58 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	689a      	ldr	r2, [r3, #8]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f042 0220 	orr.w	r2, r2, #32
 8001e56:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	2b60      	cmp	r3, #96	; 0x60
 8001e5c:	d005      	beq.n	8001e6a <ADC_ConversionStop+0x102>
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	2b6c      	cmp	r3, #108	; 0x6c
 8001e62:	d105      	bne.n	8001e70 <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8001e64:	230c      	movs	r3, #12
 8001e66:	617b      	str	r3, [r7, #20]
        break;
 8001e68:	e005      	b.n	8001e76 <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001e6a:	2308      	movs	r3, #8
 8001e6c:	617b      	str	r3, [r7, #20]
        break;
 8001e6e:	e002      	b.n	8001e76 <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001e70:	2304      	movs	r3, #4
 8001e72:	617b      	str	r3, [r7, #20]
        break;
 8001e74:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8001e76:	f7fe ffd7 	bl	8000e28 <HAL_GetTick>
 8001e7a:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8001e7c:	e01b      	b.n	8001eb6 <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001e7e:	f7fe ffd3 	bl	8000e28 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b0b      	cmp	r3, #11
 8001e8a:	d914      	bls.n	8001eb6 <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	4013      	ands	r3, r2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d00d      	beq.n	8001eb6 <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9e:	f043 0210 	orr.w	r2, r3, #16
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eaa:	f043 0201 	orr.w	r2, r3, #1
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e007      	b.n	8001ec6 <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1dc      	bne.n	8001e7e <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3718      	adds	r7, #24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	000993ff 	.word	0x000993ff

08001ed4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ee4:	4b0c      	ldr	r3, [pc, #48]	; (8001f18 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eea:	68ba      	ldr	r2, [r7, #8]
 8001eec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001efc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f06:	4a04      	ldr	r2, [pc, #16]	; (8001f18 <__NVIC_SetPriorityGrouping+0x44>)
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	60d3      	str	r3, [r2, #12]
}
 8001f0c:	bf00      	nop
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	e000ed00 	.word	0xe000ed00

08001f1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f20:	4b04      	ldr	r3, [pc, #16]	; (8001f34 <__NVIC_GetPriorityGrouping+0x18>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	0a1b      	lsrs	r3, r3, #8
 8001f26:	f003 0307 	and.w	r3, r3, #7
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	db0b      	blt.n	8001f62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	f003 021f 	and.w	r2, r3, #31
 8001f50:	4907      	ldr	r1, [pc, #28]	; (8001f70 <__NVIC_EnableIRQ+0x38>)
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	095b      	lsrs	r3, r3, #5
 8001f58:	2001      	movs	r0, #1
 8001f5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	e000e100 	.word	0xe000e100

08001f74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	6039      	str	r1, [r7, #0]
 8001f7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	db0a      	blt.n	8001f9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	b2da      	uxtb	r2, r3
 8001f8c:	490c      	ldr	r1, [pc, #48]	; (8001fc0 <__NVIC_SetPriority+0x4c>)
 8001f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f92:	0112      	lsls	r2, r2, #4
 8001f94:	b2d2      	uxtb	r2, r2
 8001f96:	440b      	add	r3, r1
 8001f98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f9c:	e00a      	b.n	8001fb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	b2da      	uxtb	r2, r3
 8001fa2:	4908      	ldr	r1, [pc, #32]	; (8001fc4 <__NVIC_SetPriority+0x50>)
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	f003 030f 	and.w	r3, r3, #15
 8001faa:	3b04      	subs	r3, #4
 8001fac:	0112      	lsls	r2, r2, #4
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	440b      	add	r3, r1
 8001fb2:	761a      	strb	r2, [r3, #24]
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	e000e100 	.word	0xe000e100
 8001fc4:	e000ed00 	.word	0xe000ed00

08001fc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b089      	sub	sp, #36	; 0x24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	f1c3 0307 	rsb	r3, r3, #7
 8001fe2:	2b04      	cmp	r3, #4
 8001fe4:	bf28      	it	cs
 8001fe6:	2304      	movcs	r3, #4
 8001fe8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	3304      	adds	r3, #4
 8001fee:	2b06      	cmp	r3, #6
 8001ff0:	d902      	bls.n	8001ff8 <NVIC_EncodePriority+0x30>
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	3b03      	subs	r3, #3
 8001ff6:	e000      	b.n	8001ffa <NVIC_EncodePriority+0x32>
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43da      	mvns	r2, r3
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	401a      	ands	r2, r3
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002010:	f04f 31ff 	mov.w	r1, #4294967295
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	fa01 f303 	lsl.w	r3, r1, r3
 800201a:	43d9      	mvns	r1, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002020:	4313      	orrs	r3, r2
         );
}
 8002022:	4618      	mov	r0, r3
 8002024:	3724      	adds	r7, #36	; 0x24
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
	...

08002030 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3b01      	subs	r3, #1
 800203c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002040:	d301      	bcc.n	8002046 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002042:	2301      	movs	r3, #1
 8002044:	e00f      	b.n	8002066 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002046:	4a0a      	ldr	r2, [pc, #40]	; (8002070 <SysTick_Config+0x40>)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3b01      	subs	r3, #1
 800204c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800204e:	210f      	movs	r1, #15
 8002050:	f04f 30ff 	mov.w	r0, #4294967295
 8002054:	f7ff ff8e 	bl	8001f74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002058:	4b05      	ldr	r3, [pc, #20]	; (8002070 <SysTick_Config+0x40>)
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800205e:	4b04      	ldr	r3, [pc, #16]	; (8002070 <SysTick_Config+0x40>)
 8002060:	2207      	movs	r2, #7
 8002062:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	e000e010 	.word	0xe000e010

08002074 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7ff ff29 	bl	8001ed4 <__NVIC_SetPriorityGrouping>
}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b086      	sub	sp, #24
 800208e:	af00      	add	r7, sp, #0
 8002090:	4603      	mov	r3, r0
 8002092:	60b9      	str	r1, [r7, #8]
 8002094:	607a      	str	r2, [r7, #4]
 8002096:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800209c:	f7ff ff3e 	bl	8001f1c <__NVIC_GetPriorityGrouping>
 80020a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	68b9      	ldr	r1, [r7, #8]
 80020a6:	6978      	ldr	r0, [r7, #20]
 80020a8:	f7ff ff8e 	bl	8001fc8 <NVIC_EncodePriority>
 80020ac:	4602      	mov	r2, r0
 80020ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020b2:	4611      	mov	r1, r2
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff ff5d 	bl	8001f74 <__NVIC_SetPriority>
}
 80020ba:	bf00      	nop
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b082      	sub	sp, #8
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	4603      	mov	r3, r0
 80020ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff ff31 	bl	8001f38 <__NVIC_EnableIRQ>
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	b082      	sub	sp, #8
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff ffa2 	bl	8002030 <SysTick_Config>
 80020ec:	4603      	mov	r3, r0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b084      	sub	sp, #16
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d101      	bne.n	800210c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e037      	b.n	800217c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2202      	movs	r2, #2
 8002110:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002122:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002126:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002130:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800213c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	695b      	ldr	r3, [r3, #20]
 8002142:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002148:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	69db      	ldr	r3, [r3, #28]
 800214e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002150:	68fa      	ldr	r2, [r7, #12]
 8002152:	4313      	orrs	r3, r2
 8002154:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f940 	bl	80023e4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2201      	movs	r2, #1
 800216e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800217a:	2300      	movs	r3, #0
}  
 800217c:	4618      	mov	r0, r3
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	607a      	str	r2, [r7, #4]
 8002190:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002192:	2300      	movs	r3, #0
 8002194:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f893 3020 	ldrb.w	r3, [r3, #32]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_DMA_Start_IT+0x20>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e04a      	b.n	800223a <HAL_DMA_Start_IT+0xb6>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d13a      	bne.n	800222c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2202      	movs	r2, #2
 80021ba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2200      	movs	r2, #0
 80021c2:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 0201 	bic.w	r2, r2, #1
 80021d2:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	68b9      	ldr	r1, [r7, #8]
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f000 f8d4 	bl	8002388 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d008      	beq.n	80021fa <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f042 020e 	orr.w	r2, r2, #14
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	e00f      	b.n	800221a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f042 020a 	orr.w	r2, r2, #10
 8002208:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 0204 	bic.w	r2, r2, #4
 8002218:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f042 0201 	orr.w	r2, r2, #1
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	e005      	b.n	8002238 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2200      	movs	r2, #0
 8002230:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002234:	2302      	movs	r3, #2
 8002236:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8002238:	7dfb      	ldrb	r3, [r7, #23]
} 
 800223a:	4618      	mov	r0, r3
 800223c:	3718      	adds	r7, #24
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b084      	sub	sp, #16
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	2204      	movs	r2, #4
 8002260:	409a      	lsls	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4013      	ands	r3, r2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d024      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x72>
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b00      	cmp	r3, #0
 8002272:	d01f      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0320 	and.w	r3, r3, #32
 800227e:	2b00      	cmp	r3, #0
 8002280:	d107      	bne.n	8002292 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f022 0204 	bic.w	r2, r2, #4
 8002290:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800229a:	2104      	movs	r1, #4
 800229c:	fa01 f202 	lsl.w	r2, r1, r2
 80022a0:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d06a      	beq.n	8002380 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80022b2:	e065      	b.n	8002380 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b8:	2202      	movs	r2, #2
 80022ba:	409a      	lsls	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d02c      	beq.n	800231e <HAL_DMA_IRQHandler+0xdc>
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d027      	beq.n	800231e <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0320 	and.w	r3, r3, #32
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10b      	bne.n	80022f4 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 020a 	bic.w	r2, r2, #10
 80022ea:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022fc:	2102      	movs	r1, #2
 80022fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002302:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002310:	2b00      	cmp	r3, #0
 8002312:	d035      	beq.n	8002380 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800231c:	e030      	b.n	8002380 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	2208      	movs	r2, #8
 8002324:	409a      	lsls	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	4013      	ands	r3, r2
 800232a:	2b00      	cmp	r3, #0
 800232c:	d028      	beq.n	8002380 <HAL_DMA_IRQHandler+0x13e>
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	f003 0308 	and.w	r3, r3, #8
 8002334:	2b00      	cmp	r3, #0
 8002336:	d023      	beq.n	8002380 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f022 020e 	bic.w	r2, r2, #14
 8002346:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002350:	2101      	movs	r1, #1
 8002352:	fa01 f202 	lsl.w	r2, r1, r2
 8002356:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	2b00      	cmp	r3, #0
 8002374:	d004      	beq.n	8002380 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	4798      	blx	r3
    }
  }
}  
 800237e:	e7ff      	b.n	8002380 <HAL_DMA_IRQHandler+0x13e>
 8002380:	bf00      	nop
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
 8002394:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800239e:	2101      	movs	r1, #1
 80023a0:	fa01 f202 	lsl.w	r2, r1, r2
 80023a4:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	683a      	ldr	r2, [r7, #0]
 80023ac:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	2b10      	cmp	r3, #16
 80023b4:	d108      	bne.n	80023c8 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68ba      	ldr	r2, [r7, #8]
 80023c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80023c6:	e007      	b.n	80023d8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	60da      	str	r2, [r3, #12]
}
 80023d8:	bf00      	nop
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	461a      	mov	r2, r3
 80023f2:	4b09      	ldr	r3, [pc, #36]	; (8002418 <DMA_CalcBaseAndBitshift+0x34>)
 80023f4:	4413      	add	r3, r2
 80023f6:	4a09      	ldr	r2, [pc, #36]	; (800241c <DMA_CalcBaseAndBitshift+0x38>)
 80023f8:	fba2 2303 	umull	r2, r3, r2, r3
 80023fc:	091b      	lsrs	r3, r3, #4
 80023fe:	009a      	lsls	r2, r3, #2
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a06      	ldr	r2, [pc, #24]	; (8002420 <DMA_CalcBaseAndBitshift+0x3c>)
 8002408:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	bffdfff8 	.word	0xbffdfff8
 800241c:	cccccccd 	.word	0xcccccccd
 8002420:	40020000 	.word	0x40020000

08002424 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002424:	b480      	push	{r7}
 8002426:	b087      	sub	sp, #28
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002432:	e14e      	b.n	80026d2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	2101      	movs	r1, #1
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	fa01 f303 	lsl.w	r3, r1, r3
 8002440:	4013      	ands	r3, r2
 8002442:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2b00      	cmp	r3, #0
 8002448:	f000 8140 	beq.w	80026cc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f003 0303 	and.w	r3, r3, #3
 8002454:	2b01      	cmp	r3, #1
 8002456:	d005      	beq.n	8002464 <HAL_GPIO_Init+0x40>
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f003 0303 	and.w	r3, r3, #3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d130      	bne.n	80024c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	2203      	movs	r2, #3
 8002470:	fa02 f303 	lsl.w	r3, r2, r3
 8002474:	43db      	mvns	r3, r3
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	4013      	ands	r3, r2
 800247a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	68da      	ldr	r2, [r3, #12]
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	693a      	ldr	r2, [r7, #16]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800249a:	2201      	movs	r2, #1
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	4013      	ands	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	091b      	lsrs	r3, r3, #4
 80024b0:	f003 0201 	and.w	r2, r3, #1
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 0303 	and.w	r3, r3, #3
 80024ce:	2b03      	cmp	r3, #3
 80024d0:	d017      	beq.n	8002502 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	2203      	movs	r2, #3
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	4013      	ands	r3, r2
 80024e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	689a      	ldr	r2, [r3, #8]
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	2b02      	cmp	r3, #2
 800250c:	d123      	bne.n	8002556 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	08da      	lsrs	r2, r3, #3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3208      	adds	r2, #8
 8002516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800251a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	f003 0307 	and.w	r3, r3, #7
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	220f      	movs	r2, #15
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43db      	mvns	r3, r3
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	4013      	ands	r3, r2
 8002530:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	691a      	ldr	r2, [r3, #16]
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	08da      	lsrs	r2, r3, #3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3208      	adds	r2, #8
 8002550:	6939      	ldr	r1, [r7, #16]
 8002552:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	2203      	movs	r2, #3
 8002562:	fa02 f303 	lsl.w	r3, r2, r3
 8002566:	43db      	mvns	r3, r3
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	4013      	ands	r3, r2
 800256c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f003 0203 	and.w	r2, r3, #3
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	4313      	orrs	r3, r2
 8002582:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002592:	2b00      	cmp	r3, #0
 8002594:	f000 809a 	beq.w	80026cc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002598:	4b55      	ldr	r3, [pc, #340]	; (80026f0 <HAL_GPIO_Init+0x2cc>)
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	4a54      	ldr	r2, [pc, #336]	; (80026f0 <HAL_GPIO_Init+0x2cc>)
 800259e:	f043 0301 	orr.w	r3, r3, #1
 80025a2:	6193      	str	r3, [r2, #24]
 80025a4:	4b52      	ldr	r3, [pc, #328]	; (80026f0 <HAL_GPIO_Init+0x2cc>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	60bb      	str	r3, [r7, #8]
 80025ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025b0:	4a50      	ldr	r2, [pc, #320]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	089b      	lsrs	r3, r3, #2
 80025b6:	3302      	adds	r3, #2
 80025b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f003 0303 	and.w	r3, r3, #3
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	220f      	movs	r2, #15
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	4013      	ands	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80025da:	d013      	beq.n	8002604 <HAL_GPIO_Init+0x1e0>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a46      	ldr	r2, [pc, #280]	; (80026f8 <HAL_GPIO_Init+0x2d4>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d00d      	beq.n	8002600 <HAL_GPIO_Init+0x1dc>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a45      	ldr	r2, [pc, #276]	; (80026fc <HAL_GPIO_Init+0x2d8>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d007      	beq.n	80025fc <HAL_GPIO_Init+0x1d8>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a44      	ldr	r2, [pc, #272]	; (8002700 <HAL_GPIO_Init+0x2dc>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d101      	bne.n	80025f8 <HAL_GPIO_Init+0x1d4>
 80025f4:	2303      	movs	r3, #3
 80025f6:	e006      	b.n	8002606 <HAL_GPIO_Init+0x1e2>
 80025f8:	2305      	movs	r3, #5
 80025fa:	e004      	b.n	8002606 <HAL_GPIO_Init+0x1e2>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e002      	b.n	8002606 <HAL_GPIO_Init+0x1e2>
 8002600:	2301      	movs	r3, #1
 8002602:	e000      	b.n	8002606 <HAL_GPIO_Init+0x1e2>
 8002604:	2300      	movs	r3, #0
 8002606:	697a      	ldr	r2, [r7, #20]
 8002608:	f002 0203 	and.w	r2, r2, #3
 800260c:	0092      	lsls	r2, r2, #2
 800260e:	4093      	lsls	r3, r2
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	4313      	orrs	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002616:	4937      	ldr	r1, [pc, #220]	; (80026f4 <HAL_GPIO_Init+0x2d0>)
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	089b      	lsrs	r3, r3, #2
 800261c:	3302      	adds	r3, #2
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002624:	4b37      	ldr	r3, [pc, #220]	; (8002704 <HAL_GPIO_Init+0x2e0>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	43db      	mvns	r3, r3
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	4013      	ands	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d003      	beq.n	8002648 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4313      	orrs	r3, r2
 8002646:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002648:	4a2e      	ldr	r2, [pc, #184]	; (8002704 <HAL_GPIO_Init+0x2e0>)
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800264e:	4b2d      	ldr	r3, [pc, #180]	; (8002704 <HAL_GPIO_Init+0x2e0>)
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	43db      	mvns	r3, r3
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	4013      	ands	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d003      	beq.n	8002672 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002672:	4a24      	ldr	r2, [pc, #144]	; (8002704 <HAL_GPIO_Init+0x2e0>)
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002678:	4b22      	ldr	r3, [pc, #136]	; (8002704 <HAL_GPIO_Init+0x2e0>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	43db      	mvns	r3, r3
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	4013      	ands	r3, r2
 8002686:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d003      	beq.n	800269c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	4313      	orrs	r3, r2
 800269a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800269c:	4a19      	ldr	r2, [pc, #100]	; (8002704 <HAL_GPIO_Init+0x2e0>)
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026a2:	4b18      	ldr	r3, [pc, #96]	; (8002704 <HAL_GPIO_Init+0x2e0>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	43db      	mvns	r3, r3
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	4013      	ands	r3, r2
 80026b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80026c6:	4a0f      	ldr	r2, [pc, #60]	; (8002704 <HAL_GPIO_Init+0x2e0>)
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	3301      	adds	r3, #1
 80026d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	fa22 f303 	lsr.w	r3, r2, r3
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f47f aea9 	bne.w	8002434 <HAL_GPIO_Init+0x10>
  }
}
 80026e2:	bf00      	nop
 80026e4:	bf00      	nop
 80026e6:	371c      	adds	r7, #28
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	40021000 	.word	0x40021000
 80026f4:	40010000 	.word	0x40010000
 80026f8:	48000400 	.word	0x48000400
 80026fc:	48000800 	.word	0x48000800
 8002700:	48000c00 	.word	0x48000c00
 8002704:	40010400 	.word	0x40010400

08002708 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	460b      	mov	r3, r1
 8002712:	807b      	strh	r3, [r7, #2]
 8002714:	4613      	mov	r3, r2
 8002716:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002718:	787b      	ldrb	r3, [r7, #1]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800271e:	887a      	ldrh	r2, [r7, #2]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002724:	e002      	b.n	800272c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002726:	887a      	ldrh	r2, [r7, #2]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800273e:	af00      	add	r7, sp, #0
 8002740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002744:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002748:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800274a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800274e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d102      	bne.n	800275e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	f001 b823 	b.w	80037a4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800275e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002762:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 817d 	beq.w	8002a6e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002774:	4bbc      	ldr	r3, [pc, #752]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 030c 	and.w	r3, r3, #12
 800277c:	2b04      	cmp	r3, #4
 800277e:	d00c      	beq.n	800279a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002780:	4bb9      	ldr	r3, [pc, #740]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f003 030c 	and.w	r3, r3, #12
 8002788:	2b08      	cmp	r3, #8
 800278a:	d15c      	bne.n	8002846 <HAL_RCC_OscConfig+0x10e>
 800278c:	4bb6      	ldr	r3, [pc, #728]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002798:	d155      	bne.n	8002846 <HAL_RCC_OscConfig+0x10e>
 800279a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800279e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80027a6:	fa93 f3a3 	rbit	r3, r3
 80027aa:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80027ae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027b2:	fab3 f383 	clz	r3, r3
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	095b      	lsrs	r3, r3, #5
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	f043 0301 	orr.w	r3, r3, #1
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d102      	bne.n	80027cc <HAL_RCC_OscConfig+0x94>
 80027c6:	4ba8      	ldr	r3, [pc, #672]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	e015      	b.n	80027f8 <HAL_RCC_OscConfig+0xc0>
 80027cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027d0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80027d8:	fa93 f3a3 	rbit	r3, r3
 80027dc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80027e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027e4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80027e8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80027ec:	fa93 f3a3 	rbit	r3, r3
 80027f0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80027f4:	4b9c      	ldr	r3, [pc, #624]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80027f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027fc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002800:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002804:	fa92 f2a2 	rbit	r2, r2
 8002808:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800280c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002810:	fab2 f282 	clz	r2, r2
 8002814:	b2d2      	uxtb	r2, r2
 8002816:	f042 0220 	orr.w	r2, r2, #32
 800281a:	b2d2      	uxtb	r2, r2
 800281c:	f002 021f 	and.w	r2, r2, #31
 8002820:	2101      	movs	r1, #1
 8002822:	fa01 f202 	lsl.w	r2, r1, r2
 8002826:	4013      	ands	r3, r2
 8002828:	2b00      	cmp	r3, #0
 800282a:	f000 811f 	beq.w	8002a6c <HAL_RCC_OscConfig+0x334>
 800282e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002832:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	f040 8116 	bne.w	8002a6c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	f000 bfaf 	b.w	80037a4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002846:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800284a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002856:	d106      	bne.n	8002866 <HAL_RCC_OscConfig+0x12e>
 8002858:	4b83      	ldr	r3, [pc, #524]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a82      	ldr	r2, [pc, #520]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 800285e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	e036      	b.n	80028d4 <HAL_RCC_OscConfig+0x19c>
 8002866:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800286a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d10c      	bne.n	8002890 <HAL_RCC_OscConfig+0x158>
 8002876:	4b7c      	ldr	r3, [pc, #496]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a7b      	ldr	r2, [pc, #492]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 800287c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	4b79      	ldr	r3, [pc, #484]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a78      	ldr	r2, [pc, #480]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 8002888:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800288c:	6013      	str	r3, [r2, #0]
 800288e:	e021      	b.n	80028d4 <HAL_RCC_OscConfig+0x19c>
 8002890:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002894:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028a0:	d10c      	bne.n	80028bc <HAL_RCC_OscConfig+0x184>
 80028a2:	4b71      	ldr	r3, [pc, #452]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a70      	ldr	r2, [pc, #448]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80028a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	4b6e      	ldr	r3, [pc, #440]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a6d      	ldr	r2, [pc, #436]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80028b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	e00b      	b.n	80028d4 <HAL_RCC_OscConfig+0x19c>
 80028bc:	4b6a      	ldr	r3, [pc, #424]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a69      	ldr	r2, [pc, #420]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80028c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028c6:	6013      	str	r3, [r2, #0]
 80028c8:	4b67      	ldr	r3, [pc, #412]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a66      	ldr	r2, [pc, #408]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80028ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028d2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028d4:	4b64      	ldr	r3, [pc, #400]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80028d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d8:	f023 020f 	bic.w	r2, r3, #15
 80028dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	495f      	ldr	r1, [pc, #380]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d059      	beq.n	80029b2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fe:	f7fe fa93 	bl	8000e28 <HAL_GetTick>
 8002902:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002906:	e00a      	b.n	800291e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002908:	f7fe fa8e 	bl	8000e28 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b64      	cmp	r3, #100	; 0x64
 8002916:	d902      	bls.n	800291e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	f000 bf43 	b.w	80037a4 <HAL_RCC_OscConfig+0x106c>
 800291e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002922:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002926:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800292a:	fa93 f3a3 	rbit	r3, r3
 800292e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002932:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002936:	fab3 f383 	clz	r3, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	095b      	lsrs	r3, r3, #5
 800293e:	b2db      	uxtb	r3, r3
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b01      	cmp	r3, #1
 8002948:	d102      	bne.n	8002950 <HAL_RCC_OscConfig+0x218>
 800294a:	4b47      	ldr	r3, [pc, #284]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	e015      	b.n	800297c <HAL_RCC_OscConfig+0x244>
 8002950:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002954:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002958:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800295c:	fa93 f3a3 	rbit	r3, r3
 8002960:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002964:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002968:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800296c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002970:	fa93 f3a3 	rbit	r3, r3
 8002974:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002978:	4b3b      	ldr	r3, [pc, #236]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 800297a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002980:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002984:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002988:	fa92 f2a2 	rbit	r2, r2
 800298c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002990:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002994:	fab2 f282 	clz	r2, r2
 8002998:	b2d2      	uxtb	r2, r2
 800299a:	f042 0220 	orr.w	r2, r2, #32
 800299e:	b2d2      	uxtb	r2, r2
 80029a0:	f002 021f 	and.w	r2, r2, #31
 80029a4:	2101      	movs	r1, #1
 80029a6:	fa01 f202 	lsl.w	r2, r1, r2
 80029aa:	4013      	ands	r3, r2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0ab      	beq.n	8002908 <HAL_RCC_OscConfig+0x1d0>
 80029b0:	e05d      	b.n	8002a6e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b2:	f7fe fa39 	bl	8000e28 <HAL_GetTick>
 80029b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ba:	e00a      	b.n	80029d2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029bc:	f7fe fa34 	bl	8000e28 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b64      	cmp	r3, #100	; 0x64
 80029ca:	d902      	bls.n	80029d2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	f000 bee9 	b.w	80037a4 <HAL_RCC_OscConfig+0x106c>
 80029d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029d6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029da:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80029de:	fa93 f3a3 	rbit	r3, r3
 80029e2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80029e6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ea:	fab3 f383 	clz	r3, r3
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	095b      	lsrs	r3, r3, #5
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	f043 0301 	orr.w	r3, r3, #1
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d102      	bne.n	8002a04 <HAL_RCC_OscConfig+0x2cc>
 80029fe:	4b1a      	ldr	r3, [pc, #104]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	e015      	b.n	8002a30 <HAL_RCC_OscConfig+0x2f8>
 8002a04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a08:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002a10:	fa93 f3a3 	rbit	r3, r3
 8002a14:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002a18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a1c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002a20:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002a24:	fa93 f3a3 	rbit	r3, r3
 8002a28:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002a2c:	4b0e      	ldr	r3, [pc, #56]	; (8002a68 <HAL_RCC_OscConfig+0x330>)
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a30:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a34:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002a38:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002a3c:	fa92 f2a2 	rbit	r2, r2
 8002a40:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002a44:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002a48:	fab2 f282 	clz	r2, r2
 8002a4c:	b2d2      	uxtb	r2, r2
 8002a4e:	f042 0220 	orr.w	r2, r2, #32
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	f002 021f 	and.w	r2, r2, #31
 8002a58:	2101      	movs	r1, #1
 8002a5a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a5e:	4013      	ands	r3, r2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1ab      	bne.n	80029bc <HAL_RCC_OscConfig+0x284>
 8002a64:	e003      	b.n	8002a6e <HAL_RCC_OscConfig+0x336>
 8002a66:	bf00      	nop
 8002a68:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 817d 	beq.w	8002d7e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002a84:	4ba6      	ldr	r3, [pc, #664]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 030c 	and.w	r3, r3, #12
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00b      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002a90:	4ba3      	ldr	r3, [pc, #652]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 030c 	and.w	r3, r3, #12
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d172      	bne.n	8002b82 <HAL_RCC_OscConfig+0x44a>
 8002a9c:	4ba0      	ldr	r3, [pc, #640]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d16c      	bne.n	8002b82 <HAL_RCC_OscConfig+0x44a>
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aae:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002ab2:	fa93 f3a3 	rbit	r3, r3
 8002ab6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002aba:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002abe:	fab3 f383 	clz	r3, r3
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	095b      	lsrs	r3, r3, #5
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	f043 0301 	orr.w	r3, r3, #1
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d102      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x3a0>
 8002ad2:	4b93      	ldr	r3, [pc, #588]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	e013      	b.n	8002b00 <HAL_RCC_OscConfig+0x3c8>
 8002ad8:	2302      	movs	r3, #2
 8002ada:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ade:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002ae2:	fa93 f3a3 	rbit	r3, r3
 8002ae6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002aea:	2302      	movs	r3, #2
 8002aec:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002af0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002af4:	fa93 f3a3 	rbit	r3, r3
 8002af8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002afc:	4b88      	ldr	r3, [pc, #544]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b00:	2202      	movs	r2, #2
 8002b02:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002b06:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002b0a:	fa92 f2a2 	rbit	r2, r2
 8002b0e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002b12:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002b16:	fab2 f282 	clz	r2, r2
 8002b1a:	b2d2      	uxtb	r2, r2
 8002b1c:	f042 0220 	orr.w	r2, r2, #32
 8002b20:	b2d2      	uxtb	r2, r2
 8002b22:	f002 021f 	and.w	r2, r2, #31
 8002b26:	2101      	movs	r1, #1
 8002b28:	fa01 f202 	lsl.w	r2, r1, r2
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00a      	beq.n	8002b48 <HAL_RCC_OscConfig+0x410>
 8002b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b36:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d002      	beq.n	8002b48 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	f000 be2e 	b.w	80037a4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b48:	4b75      	ldr	r3, [pc, #468]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b54:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	695b      	ldr	r3, [r3, #20]
 8002b5c:	21f8      	movs	r1, #248	; 0xf8
 8002b5e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b62:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002b66:	fa91 f1a1 	rbit	r1, r1
 8002b6a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002b6e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002b72:	fab1 f181 	clz	r1, r1
 8002b76:	b2c9      	uxtb	r1, r1
 8002b78:	408b      	lsls	r3, r1
 8002b7a:	4969      	ldr	r1, [pc, #420]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b80:	e0fd      	b.n	8002d7e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f000 8088 	beq.w	8002ca4 <HAL_RCC_OscConfig+0x56c>
 8002b94:	2301      	movs	r3, #1
 8002b96:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002b9e:	fa93 f3a3 	rbit	r3, r3
 8002ba2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002ba6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002baa:	fab3 f383 	clz	r3, r3
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002bb4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	461a      	mov	r2, r3
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7fe f932 	bl	8000e28 <HAL_GetTick>
 8002bc4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bc8:	e00a      	b.n	8002be0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bca:	f7fe f92d 	bl	8000e28 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d902      	bls.n	8002be0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	f000 bde2 	b.w	80037a4 <HAL_RCC_OscConfig+0x106c>
 8002be0:	2302      	movs	r3, #2
 8002be2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002bea:	fa93 f3a3 	rbit	r3, r3
 8002bee:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002bf2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bf6:	fab3 f383 	clz	r3, r3
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	095b      	lsrs	r3, r3, #5
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	f043 0301 	orr.w	r3, r3, #1
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d102      	bne.n	8002c10 <HAL_RCC_OscConfig+0x4d8>
 8002c0a:	4b45      	ldr	r3, [pc, #276]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	e013      	b.n	8002c38 <HAL_RCC_OscConfig+0x500>
 8002c10:	2302      	movs	r3, #2
 8002c12:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c16:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002c1a:	fa93 f3a3 	rbit	r3, r3
 8002c1e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002c22:	2302      	movs	r3, #2
 8002c24:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002c28:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002c2c:	fa93 f3a3 	rbit	r3, r3
 8002c30:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002c34:	4b3a      	ldr	r3, [pc, #232]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c38:	2202      	movs	r2, #2
 8002c3a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002c3e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002c42:	fa92 f2a2 	rbit	r2, r2
 8002c46:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002c4a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002c4e:	fab2 f282 	clz	r2, r2
 8002c52:	b2d2      	uxtb	r2, r2
 8002c54:	f042 0220 	orr.w	r2, r2, #32
 8002c58:	b2d2      	uxtb	r2, r2
 8002c5a:	f002 021f 	and.w	r2, r2, #31
 8002c5e:	2101      	movs	r1, #1
 8002c60:	fa01 f202 	lsl.w	r2, r1, r2
 8002c64:	4013      	ands	r3, r2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d0af      	beq.n	8002bca <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c6a:	4b2d      	ldr	r3, [pc, #180]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	21f8      	movs	r1, #248	; 0xf8
 8002c80:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c84:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002c88:	fa91 f1a1 	rbit	r1, r1
 8002c8c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002c90:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002c94:	fab1 f181 	clz	r1, r1
 8002c98:	b2c9      	uxtb	r1, r1
 8002c9a:	408b      	lsls	r3, r1
 8002c9c:	4920      	ldr	r1, [pc, #128]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	600b      	str	r3, [r1, #0]
 8002ca2:	e06c      	b.n	8002d7e <HAL_RCC_OscConfig+0x646>
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002caa:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002cae:	fa93 f3a3 	rbit	r3, r3
 8002cb2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002cb6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cba:	fab3 f383 	clz	r3, r3
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002cc4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	461a      	mov	r2, r3
 8002ccc:	2300      	movs	r3, #0
 8002cce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd0:	f7fe f8aa 	bl	8000e28 <HAL_GetTick>
 8002cd4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cd8:	e00a      	b.n	8002cf0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cda:	f7fe f8a5 	bl	8000e28 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d902      	bls.n	8002cf0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	f000 bd5a 	b.w	80037a4 <HAL_RCC_OscConfig+0x106c>
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002cfa:	fa93 f3a3 	rbit	r3, r3
 8002cfe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002d02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d06:	fab3 f383 	clz	r3, r3
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	095b      	lsrs	r3, r3, #5
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d104      	bne.n	8002d24 <HAL_RCC_OscConfig+0x5ec>
 8002d1a:	4b01      	ldr	r3, [pc, #4]	; (8002d20 <HAL_RCC_OscConfig+0x5e8>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	e015      	b.n	8002d4c <HAL_RCC_OscConfig+0x614>
 8002d20:	40021000 	.word	0x40021000
 8002d24:	2302      	movs	r3, #2
 8002d26:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002d2e:	fa93 f3a3 	rbit	r3, r3
 8002d32:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002d36:	2302      	movs	r3, #2
 8002d38:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002d3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002d40:	fa93 f3a3 	rbit	r3, r3
 8002d44:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002d48:	4bc8      	ldr	r3, [pc, #800]	; (800306c <HAL_RCC_OscConfig+0x934>)
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4c:	2202      	movs	r2, #2
 8002d4e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002d52:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002d56:	fa92 f2a2 	rbit	r2, r2
 8002d5a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002d5e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002d62:	fab2 f282 	clz	r2, r2
 8002d66:	b2d2      	uxtb	r2, r2
 8002d68:	f042 0220 	orr.w	r2, r2, #32
 8002d6c:	b2d2      	uxtb	r2, r2
 8002d6e:	f002 021f 	and.w	r2, r2, #31
 8002d72:	2101      	movs	r1, #1
 8002d74:	fa01 f202 	lsl.w	r2, r1, r2
 8002d78:	4013      	ands	r3, r2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d1ad      	bne.n	8002cda <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0308 	and.w	r3, r3, #8
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f000 8110 	beq.w	8002fb4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d98:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d079      	beq.n	8002e98 <HAL_RCC_OscConfig+0x760>
 8002da4:	2301      	movs	r3, #1
 8002da6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002daa:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002dae:	fa93 f3a3 	rbit	r3, r3
 8002db2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002db6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dba:	fab3 f383 	clz	r3, r3
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4bab      	ldr	r3, [pc, #684]	; (8003070 <HAL_RCC_OscConfig+0x938>)
 8002dc4:	4413      	add	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	461a      	mov	r2, r3
 8002dca:	2301      	movs	r3, #1
 8002dcc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dce:	f7fe f82b 	bl	8000e28 <HAL_GetTick>
 8002dd2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dd6:	e00a      	b.n	8002dee <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dd8:	f7fe f826 	bl	8000e28 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d902      	bls.n	8002dee <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	f000 bcdb 	b.w	80037a4 <HAL_RCC_OscConfig+0x106c>
 8002dee:	2302      	movs	r3, #2
 8002df0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002df8:	fa93 f3a3 	rbit	r3, r3
 8002dfc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002e00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e04:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002e08:	2202      	movs	r2, #2
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e10:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	fa93 f2a3 	rbit	r2, r3
 8002e1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002e2c:	2202      	movs	r2, #2
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	fa93 f2a3 	rbit	r2, r3
 8002e3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e42:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002e46:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e48:	4b88      	ldr	r3, [pc, #544]	; (800306c <HAL_RCC_OscConfig+0x934>)
 8002e4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e50:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002e54:	2102      	movs	r1, #2
 8002e56:	6019      	str	r1, [r3, #0]
 8002e58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e5c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	fa93 f1a3 	rbit	r1, r3
 8002e66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e6a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002e6e:	6019      	str	r1, [r3, #0]
  return result;
 8002e70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e74:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	fab3 f383 	clz	r3, r3
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	f003 031f 	and.w	r3, r3, #31
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e90:	4013      	ands	r3, r2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0a0      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x6a0>
 8002e96:	e08d      	b.n	8002fb4 <HAL_RCC_OscConfig+0x87c>
 8002e98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ea8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	fa93 f2a3 	rbit	r2, r3
 8002eb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eb6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002eba:	601a      	str	r2, [r3, #0]
  return result;
 8002ebc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ec0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002ec4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ec6:	fab3 f383 	clz	r3, r3
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	461a      	mov	r2, r3
 8002ece:	4b68      	ldr	r3, [pc, #416]	; (8003070 <HAL_RCC_OscConfig+0x938>)
 8002ed0:	4413      	add	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eda:	f7fd ffa5 	bl	8000e28 <HAL_GetTick>
 8002ede:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ee2:	e00a      	b.n	8002efa <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ee4:	f7fd ffa0 	bl	8000e28 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d902      	bls.n	8002efa <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	f000 bc55 	b.w	80037a4 <HAL_RCC_OscConfig+0x106c>
 8002efa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002efe:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002f02:	2202      	movs	r2, #2
 8002f04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f0a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	fa93 f2a3 	rbit	r2, r3
 8002f14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f18:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002f1c:	601a      	str	r2, [r3, #0]
 8002f1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f22:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002f26:	2202      	movs	r2, #2
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f2e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	fa93 f2a3 	rbit	r2, r3
 8002f38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f3c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002f40:	601a      	str	r2, [r3, #0]
 8002f42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f46:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002f4a:	2202      	movs	r2, #2
 8002f4c:	601a      	str	r2, [r3, #0]
 8002f4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f52:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	fa93 f2a3 	rbit	r2, r3
 8002f5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f60:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002f64:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f66:	4b41      	ldr	r3, [pc, #260]	; (800306c <HAL_RCC_OscConfig+0x934>)
 8002f68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f6e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002f72:	2102      	movs	r1, #2
 8002f74:	6019      	str	r1, [r3, #0]
 8002f76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f7a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	fa93 f1a3 	rbit	r1, r3
 8002f84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f88:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002f8c:	6019      	str	r1, [r3, #0]
  return result;
 8002f8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f92:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	fab3 f383 	clz	r3, r3
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	f003 031f 	and.w	r3, r3, #31
 8002fa8:	2101      	movs	r1, #1
 8002faa:	fa01 f303 	lsl.w	r3, r1, r3
 8002fae:	4013      	ands	r3, r2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d197      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0304 	and.w	r3, r3, #4
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f000 81a1 	beq.w	800330c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fd0:	4b26      	ldr	r3, [pc, #152]	; (800306c <HAL_RCC_OscConfig+0x934>)
 8002fd2:	69db      	ldr	r3, [r3, #28]
 8002fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d116      	bne.n	800300a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fdc:	4b23      	ldr	r3, [pc, #140]	; (800306c <HAL_RCC_OscConfig+0x934>)
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	4a22      	ldr	r2, [pc, #136]	; (800306c <HAL_RCC_OscConfig+0x934>)
 8002fe2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fe6:	61d3      	str	r3, [r2, #28]
 8002fe8:	4b20      	ldr	r3, [pc, #128]	; (800306c <HAL_RCC_OscConfig+0x934>)
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002ff0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ff4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002ff8:	601a      	str	r2, [r3, #0]
 8002ffa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ffe:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003002:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003004:	2301      	movs	r3, #1
 8003006:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800300a:	4b1a      	ldr	r3, [pc, #104]	; (8003074 <HAL_RCC_OscConfig+0x93c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003012:	2b00      	cmp	r3, #0
 8003014:	d11a      	bne.n	800304c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003016:	4b17      	ldr	r3, [pc, #92]	; (8003074 <HAL_RCC_OscConfig+0x93c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a16      	ldr	r2, [pc, #88]	; (8003074 <HAL_RCC_OscConfig+0x93c>)
 800301c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003020:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003022:	f7fd ff01 	bl	8000e28 <HAL_GetTick>
 8003026:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800302a:	e009      	b.n	8003040 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800302c:	f7fd fefc 	bl	8000e28 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b64      	cmp	r3, #100	; 0x64
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e3b1      	b.n	80037a4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003040:	4b0c      	ldr	r3, [pc, #48]	; (8003074 <HAL_RCC_OscConfig+0x93c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003048:	2b00      	cmp	r3, #0
 800304a:	d0ef      	beq.n	800302c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800304c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003050:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d10d      	bne.n	8003078 <HAL_RCC_OscConfig+0x940>
 800305c:	4b03      	ldr	r3, [pc, #12]	; (800306c <HAL_RCC_OscConfig+0x934>)
 800305e:	6a1b      	ldr	r3, [r3, #32]
 8003060:	4a02      	ldr	r2, [pc, #8]	; (800306c <HAL_RCC_OscConfig+0x934>)
 8003062:	f043 0301 	orr.w	r3, r3, #1
 8003066:	6213      	str	r3, [r2, #32]
 8003068:	e03c      	b.n	80030e4 <HAL_RCC_OscConfig+0x9ac>
 800306a:	bf00      	nop
 800306c:	40021000 	.word	0x40021000
 8003070:	10908120 	.word	0x10908120
 8003074:	40007000 	.word	0x40007000
 8003078:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800307c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d10c      	bne.n	80030a2 <HAL_RCC_OscConfig+0x96a>
 8003088:	4bc1      	ldr	r3, [pc, #772]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 800308a:	6a1b      	ldr	r3, [r3, #32]
 800308c:	4ac0      	ldr	r2, [pc, #768]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 800308e:	f023 0301 	bic.w	r3, r3, #1
 8003092:	6213      	str	r3, [r2, #32]
 8003094:	4bbe      	ldr	r3, [pc, #760]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 8003096:	6a1b      	ldr	r3, [r3, #32]
 8003098:	4abd      	ldr	r2, [pc, #756]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 800309a:	f023 0304 	bic.w	r3, r3, #4
 800309e:	6213      	str	r3, [r2, #32]
 80030a0:	e020      	b.n	80030e4 <HAL_RCC_OscConfig+0x9ac>
 80030a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	2b05      	cmp	r3, #5
 80030b0:	d10c      	bne.n	80030cc <HAL_RCC_OscConfig+0x994>
 80030b2:	4bb7      	ldr	r3, [pc, #732]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 80030b4:	6a1b      	ldr	r3, [r3, #32]
 80030b6:	4ab6      	ldr	r2, [pc, #728]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 80030b8:	f043 0304 	orr.w	r3, r3, #4
 80030bc:	6213      	str	r3, [r2, #32]
 80030be:	4bb4      	ldr	r3, [pc, #720]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	4ab3      	ldr	r2, [pc, #716]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 80030c4:	f043 0301 	orr.w	r3, r3, #1
 80030c8:	6213      	str	r3, [r2, #32]
 80030ca:	e00b      	b.n	80030e4 <HAL_RCC_OscConfig+0x9ac>
 80030cc:	4bb0      	ldr	r3, [pc, #704]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 80030ce:	6a1b      	ldr	r3, [r3, #32]
 80030d0:	4aaf      	ldr	r2, [pc, #700]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 80030d2:	f023 0301 	bic.w	r3, r3, #1
 80030d6:	6213      	str	r3, [r2, #32]
 80030d8:	4bad      	ldr	r3, [pc, #692]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 80030da:	6a1b      	ldr	r3, [r3, #32]
 80030dc:	4aac      	ldr	r2, [pc, #688]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 80030de:	f023 0304 	bic.w	r3, r3, #4
 80030e2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 8081 	beq.w	80031f8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f6:	f7fd fe97 	bl	8000e28 <HAL_GetTick>
 80030fa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030fe:	e00b      	b.n	8003118 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003100:	f7fd fe92 	bl	8000e28 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003110:	4293      	cmp	r3, r2
 8003112:	d901      	bls.n	8003118 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e345      	b.n	80037a4 <HAL_RCC_OscConfig+0x106c>
 8003118:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800311c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003120:	2202      	movs	r2, #2
 8003122:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003124:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003128:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	fa93 f2a3 	rbit	r2, r3
 8003132:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003136:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003140:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003144:	2202      	movs	r2, #2
 8003146:	601a      	str	r2, [r3, #0]
 8003148:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800314c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	fa93 f2a3 	rbit	r2, r3
 8003156:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800315a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800315e:	601a      	str	r2, [r3, #0]
  return result;
 8003160:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003164:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003168:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800316a:	fab3 f383 	clz	r3, r3
 800316e:	b2db      	uxtb	r3, r3
 8003170:	095b      	lsrs	r3, r3, #5
 8003172:	b2db      	uxtb	r3, r3
 8003174:	f043 0302 	orr.w	r3, r3, #2
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d102      	bne.n	8003184 <HAL_RCC_OscConfig+0xa4c>
 800317e:	4b84      	ldr	r3, [pc, #528]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 8003180:	6a1b      	ldr	r3, [r3, #32]
 8003182:	e013      	b.n	80031ac <HAL_RCC_OscConfig+0xa74>
 8003184:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003188:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800318c:	2202      	movs	r2, #2
 800318e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003190:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003194:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	fa93 f2a3 	rbit	r2, r3
 800319e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031a2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	4b79      	ldr	r3, [pc, #484]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 80031aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031b0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80031b4:	2102      	movs	r1, #2
 80031b6:	6011      	str	r1, [r2, #0]
 80031b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031bc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80031c0:	6812      	ldr	r2, [r2, #0]
 80031c2:	fa92 f1a2 	rbit	r1, r2
 80031c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031ca:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80031ce:	6011      	str	r1, [r2, #0]
  return result;
 80031d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80031d4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80031d8:	6812      	ldr	r2, [r2, #0]
 80031da:	fab2 f282 	clz	r2, r2
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	f002 021f 	and.w	r2, r2, #31
 80031ea:	2101      	movs	r1, #1
 80031ec:	fa01 f202 	lsl.w	r2, r1, r2
 80031f0:	4013      	ands	r3, r2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d084      	beq.n	8003100 <HAL_RCC_OscConfig+0x9c8>
 80031f6:	e07f      	b.n	80032f8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f8:	f7fd fe16 	bl	8000e28 <HAL_GetTick>
 80031fc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003200:	e00b      	b.n	800321a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003202:	f7fd fe11 	bl	8000e28 <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003212:	4293      	cmp	r3, r2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e2c4      	b.n	80037a4 <HAL_RCC_OscConfig+0x106c>
 800321a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800321e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003222:	2202      	movs	r2, #2
 8003224:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003226:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800322a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	fa93 f2a3 	rbit	r2, r3
 8003234:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003238:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003242:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003246:	2202      	movs	r2, #2
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800324e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	fa93 f2a3 	rbit	r2, r3
 8003258:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800325c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003260:	601a      	str	r2, [r3, #0]
  return result;
 8003262:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003266:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800326a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800326c:	fab3 f383 	clz	r3, r3
 8003270:	b2db      	uxtb	r3, r3
 8003272:	095b      	lsrs	r3, r3, #5
 8003274:	b2db      	uxtb	r3, r3
 8003276:	f043 0302 	orr.w	r3, r3, #2
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d102      	bne.n	8003286 <HAL_RCC_OscConfig+0xb4e>
 8003280:	4b43      	ldr	r3, [pc, #268]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	e013      	b.n	80032ae <HAL_RCC_OscConfig+0xb76>
 8003286:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800328a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800328e:	2202      	movs	r2, #2
 8003290:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003292:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003296:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	fa93 f2a3 	rbit	r2, r3
 80032a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032a4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80032a8:	601a      	str	r2, [r3, #0]
 80032aa:	4b39      	ldr	r3, [pc, #228]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 80032ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032b2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80032b6:	2102      	movs	r1, #2
 80032b8:	6011      	str	r1, [r2, #0]
 80032ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032be:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80032c2:	6812      	ldr	r2, [r2, #0]
 80032c4:	fa92 f1a2 	rbit	r1, r2
 80032c8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032cc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80032d0:	6011      	str	r1, [r2, #0]
  return result;
 80032d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032d6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80032da:	6812      	ldr	r2, [r2, #0]
 80032dc:	fab2 f282 	clz	r2, r2
 80032e0:	b2d2      	uxtb	r2, r2
 80032e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032e6:	b2d2      	uxtb	r2, r2
 80032e8:	f002 021f 	and.w	r2, r2, #31
 80032ec:	2101      	movs	r1, #1
 80032ee:	fa01 f202 	lsl.w	r2, r1, r2
 80032f2:	4013      	ands	r3, r2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d184      	bne.n	8003202 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80032f8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d105      	bne.n	800330c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003300:	4b23      	ldr	r3, [pc, #140]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 8003302:	69db      	ldr	r3, [r3, #28]
 8003304:	4a22      	ldr	r2, [pc, #136]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 8003306:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800330a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800330c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003310:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	69db      	ldr	r3, [r3, #28]
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 8242 	beq.w	80037a2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800331e:	4b1c      	ldr	r3, [pc, #112]	; (8003390 <HAL_RCC_OscConfig+0xc58>)
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	f003 030c 	and.w	r3, r3, #12
 8003326:	2b08      	cmp	r3, #8
 8003328:	f000 8213 	beq.w	8003752 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800332c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003330:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	69db      	ldr	r3, [r3, #28]
 8003338:	2b02      	cmp	r3, #2
 800333a:	f040 8162 	bne.w	8003602 <HAL_RCC_OscConfig+0xeca>
 800333e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003342:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003346:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800334a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003350:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	fa93 f2a3 	rbit	r2, r3
 800335a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800335e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003362:	601a      	str	r2, [r3, #0]
  return result;
 8003364:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003368:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800336c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800336e:	fab3 f383 	clz	r3, r3
 8003372:	b2db      	uxtb	r3, r3
 8003374:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003378:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	461a      	mov	r2, r3
 8003380:	2300      	movs	r3, #0
 8003382:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003384:	f7fd fd50 	bl	8000e28 <HAL_GetTick>
 8003388:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800338c:	e00c      	b.n	80033a8 <HAL_RCC_OscConfig+0xc70>
 800338e:	bf00      	nop
 8003390:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003394:	f7fd fd48 	bl	8000e28 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e1fd      	b.n	80037a4 <HAL_RCC_OscConfig+0x106c>
 80033a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ac:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80033b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ba:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	fa93 f2a3 	rbit	r2, r3
 80033c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80033cc:	601a      	str	r2, [r3, #0]
  return result;
 80033ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80033d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033d8:	fab3 f383 	clz	r3, r3
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	095b      	lsrs	r3, r3, #5
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	f043 0301 	orr.w	r3, r3, #1
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d102      	bne.n	80033f2 <HAL_RCC_OscConfig+0xcba>
 80033ec:	4bb0      	ldr	r3, [pc, #704]	; (80036b0 <HAL_RCC_OscConfig+0xf78>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	e027      	b.n	8003442 <HAL_RCC_OscConfig+0xd0a>
 80033f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033f6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80033fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003404:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	fa93 f2a3 	rbit	r2, r3
 800340e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003412:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003416:	601a      	str	r2, [r3, #0]
 8003418:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800341c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003420:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800342a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	fa93 f2a3 	rbit	r2, r3
 8003434:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003438:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800343c:	601a      	str	r2, [r3, #0]
 800343e:	4b9c      	ldr	r3, [pc, #624]	; (80036b0 <HAL_RCC_OscConfig+0xf78>)
 8003440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003442:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003446:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800344a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800344e:	6011      	str	r1, [r2, #0]
 8003450:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003454:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003458:	6812      	ldr	r2, [r2, #0]
 800345a:	fa92 f1a2 	rbit	r1, r2
 800345e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003462:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003466:	6011      	str	r1, [r2, #0]
  return result;
 8003468:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800346c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003470:	6812      	ldr	r2, [r2, #0]
 8003472:	fab2 f282 	clz	r2, r2
 8003476:	b2d2      	uxtb	r2, r2
 8003478:	f042 0220 	orr.w	r2, r2, #32
 800347c:	b2d2      	uxtb	r2, r2
 800347e:	f002 021f 	and.w	r2, r2, #31
 8003482:	2101      	movs	r1, #1
 8003484:	fa01 f202 	lsl.w	r2, r1, r2
 8003488:	4013      	ands	r3, r2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d182      	bne.n	8003394 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800348e:	4b88      	ldr	r3, [pc, #544]	; (80036b0 <HAL_RCC_OscConfig+0xf78>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003496:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800349a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80034a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6a1b      	ldr	r3, [r3, #32]
 80034ae:	430b      	orrs	r3, r1
 80034b0:	497f      	ldr	r1, [pc, #508]	; (80036b0 <HAL_RCC_OscConfig+0xf78>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	604b      	str	r3, [r1, #4]
 80034b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ba:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80034be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80034c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034c8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	fa93 f2a3 	rbit	r2, r3
 80034d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034d6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80034da:	601a      	str	r2, [r3, #0]
  return result;
 80034dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034e0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80034e4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034e6:	fab3 f383 	clz	r3, r3
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80034f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	461a      	mov	r2, r3
 80034f8:	2301      	movs	r3, #1
 80034fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fc:	f7fd fc94 	bl	8000e28 <HAL_GetTick>
 8003500:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003504:	e009      	b.n	800351a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003506:	f7fd fc8f 	bl	8000e28 <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e144      	b.n	80037a4 <HAL_RCC_OscConfig+0x106c>
 800351a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800351e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003522:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003526:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003528:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800352c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	fa93 f2a3 	rbit	r2, r3
 8003536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800353a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800353e:	601a      	str	r2, [r3, #0]
  return result;
 8003540:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003544:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003548:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800354a:	fab3 f383 	clz	r3, r3
 800354e:	b2db      	uxtb	r3, r3
 8003550:	095b      	lsrs	r3, r3, #5
 8003552:	b2db      	uxtb	r3, r3
 8003554:	f043 0301 	orr.w	r3, r3, #1
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b01      	cmp	r3, #1
 800355c:	d102      	bne.n	8003564 <HAL_RCC_OscConfig+0xe2c>
 800355e:	4b54      	ldr	r3, [pc, #336]	; (80036b0 <HAL_RCC_OscConfig+0xf78>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	e027      	b.n	80035b4 <HAL_RCC_OscConfig+0xe7c>
 8003564:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003568:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800356c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003570:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003572:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003576:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	fa93 f2a3 	rbit	r2, r3
 8003580:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003584:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003588:	601a      	str	r2, [r3, #0]
 800358a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800358e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003592:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800359c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	fa93 f2a3 	rbit	r2, r3
 80035a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035aa:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	4b3f      	ldr	r3, [pc, #252]	; (80036b0 <HAL_RCC_OscConfig+0xf78>)
 80035b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80035b8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80035bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80035c0:	6011      	str	r1, [r2, #0]
 80035c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80035c6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80035ca:	6812      	ldr	r2, [r2, #0]
 80035cc:	fa92 f1a2 	rbit	r1, r2
 80035d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80035d4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80035d8:	6011      	str	r1, [r2, #0]
  return result;
 80035da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80035de:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80035e2:	6812      	ldr	r2, [r2, #0]
 80035e4:	fab2 f282 	clz	r2, r2
 80035e8:	b2d2      	uxtb	r2, r2
 80035ea:	f042 0220 	orr.w	r2, r2, #32
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	f002 021f 	and.w	r2, r2, #31
 80035f4:	2101      	movs	r1, #1
 80035f6:	fa01 f202 	lsl.w	r2, r1, r2
 80035fa:	4013      	ands	r3, r2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d082      	beq.n	8003506 <HAL_RCC_OscConfig+0xdce>
 8003600:	e0cf      	b.n	80037a2 <HAL_RCC_OscConfig+0x106a>
 8003602:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003606:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800360a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800360e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003610:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003614:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	fa93 f2a3 	rbit	r2, r3
 800361e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003622:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003626:	601a      	str	r2, [r3, #0]
  return result;
 8003628:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800362c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003630:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003632:	fab3 f383 	clz	r3, r3
 8003636:	b2db      	uxtb	r3, r3
 8003638:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800363c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	461a      	mov	r2, r3
 8003644:	2300      	movs	r3, #0
 8003646:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003648:	f7fd fbee 	bl	8000e28 <HAL_GetTick>
 800364c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003650:	e009      	b.n	8003666 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003652:	f7fd fbe9 	bl	8000e28 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e09e      	b.n	80037a4 <HAL_RCC_OscConfig+0x106c>
 8003666:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800366a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800366e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003672:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003674:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003678:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	fa93 f2a3 	rbit	r2, r3
 8003682:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003686:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800368a:	601a      	str	r2, [r3, #0]
  return result;
 800368c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003690:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003694:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003696:	fab3 f383 	clz	r3, r3
 800369a:	b2db      	uxtb	r3, r3
 800369c:	095b      	lsrs	r3, r3, #5
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	f043 0301 	orr.w	r3, r3, #1
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d104      	bne.n	80036b4 <HAL_RCC_OscConfig+0xf7c>
 80036aa:	4b01      	ldr	r3, [pc, #4]	; (80036b0 <HAL_RCC_OscConfig+0xf78>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	e029      	b.n	8003704 <HAL_RCC_OscConfig+0xfcc>
 80036b0:	40021000 	.word	0x40021000
 80036b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036b8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80036bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036c6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	fa93 f2a3 	rbit	r2, r3
 80036d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036d4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80036d8:	601a      	str	r2, [r3, #0]
 80036da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036de:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80036e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ec:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	fa93 f2a3 	rbit	r2, r3
 80036f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036fa:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	4b2b      	ldr	r3, [pc, #172]	; (80037b0 <HAL_RCC_OscConfig+0x1078>)
 8003702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003704:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003708:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800370c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003710:	6011      	str	r1, [r2, #0]
 8003712:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003716:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800371a:	6812      	ldr	r2, [r2, #0]
 800371c:	fa92 f1a2 	rbit	r1, r2
 8003720:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003724:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003728:	6011      	str	r1, [r2, #0]
  return result;
 800372a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800372e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003732:	6812      	ldr	r2, [r2, #0]
 8003734:	fab2 f282 	clz	r2, r2
 8003738:	b2d2      	uxtb	r2, r2
 800373a:	f042 0220 	orr.w	r2, r2, #32
 800373e:	b2d2      	uxtb	r2, r2
 8003740:	f002 021f 	and.w	r2, r2, #31
 8003744:	2101      	movs	r1, #1
 8003746:	fa01 f202 	lsl.w	r2, r1, r2
 800374a:	4013      	ands	r3, r2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d180      	bne.n	8003652 <HAL_RCC_OscConfig+0xf1a>
 8003750:	e027      	b.n	80037a2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003752:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003756:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	69db      	ldr	r3, [r3, #28]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d101      	bne.n	8003766 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e01e      	b.n	80037a4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003766:	4b12      	ldr	r3, [pc, #72]	; (80037b0 <HAL_RCC_OscConfig+0x1078>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800376e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003772:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003776:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800377a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	429a      	cmp	r2, r3
 8003784:	d10b      	bne.n	800379e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003786:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800378a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800378e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003792:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800379a:	429a      	cmp	r2, r3
 800379c:	d001      	beq.n	80037a2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e000      	b.n	80037a4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	40021000 	.word	0x40021000

080037b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b09e      	sub	sp, #120	; 0x78
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80037be:	2300      	movs	r3, #0
 80037c0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d101      	bne.n	80037cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e162      	b.n	8003a92 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037cc:	4b90      	ldr	r3, [pc, #576]	; (8003a10 <HAL_RCC_ClockConfig+0x25c>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0307 	and.w	r3, r3, #7
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d910      	bls.n	80037fc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037da:	4b8d      	ldr	r3, [pc, #564]	; (8003a10 <HAL_RCC_ClockConfig+0x25c>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f023 0207 	bic.w	r2, r3, #7
 80037e2:	498b      	ldr	r1, [pc, #556]	; (8003a10 <HAL_RCC_ClockConfig+0x25c>)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ea:	4b89      	ldr	r3, [pc, #548]	; (8003a10 <HAL_RCC_ClockConfig+0x25c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d001      	beq.n	80037fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e14a      	b.n	8003a92 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d008      	beq.n	800381a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003808:	4b82      	ldr	r3, [pc, #520]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	497f      	ldr	r1, [pc, #508]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 8003816:	4313      	orrs	r3, r2
 8003818:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 80dc 	beq.w	80039e0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d13c      	bne.n	80038aa <HAL_RCC_ClockConfig+0xf6>
 8003830:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003834:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003836:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003838:	fa93 f3a3 	rbit	r3, r3
 800383c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800383e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003840:	fab3 f383 	clz	r3, r3
 8003844:	b2db      	uxtb	r3, r3
 8003846:	095b      	lsrs	r3, r3, #5
 8003848:	b2db      	uxtb	r3, r3
 800384a:	f043 0301 	orr.w	r3, r3, #1
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b01      	cmp	r3, #1
 8003852:	d102      	bne.n	800385a <HAL_RCC_ClockConfig+0xa6>
 8003854:	4b6f      	ldr	r3, [pc, #444]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	e00f      	b.n	800387a <HAL_RCC_ClockConfig+0xc6>
 800385a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800385e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003860:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003862:	fa93 f3a3 	rbit	r3, r3
 8003866:	667b      	str	r3, [r7, #100]	; 0x64
 8003868:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800386c:	663b      	str	r3, [r7, #96]	; 0x60
 800386e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003870:	fa93 f3a3 	rbit	r3, r3
 8003874:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003876:	4b67      	ldr	r3, [pc, #412]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 8003878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800387e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003880:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003882:	fa92 f2a2 	rbit	r2, r2
 8003886:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003888:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800388a:	fab2 f282 	clz	r2, r2
 800388e:	b2d2      	uxtb	r2, r2
 8003890:	f042 0220 	orr.w	r2, r2, #32
 8003894:	b2d2      	uxtb	r2, r2
 8003896:	f002 021f 	and.w	r2, r2, #31
 800389a:	2101      	movs	r1, #1
 800389c:	fa01 f202 	lsl.w	r2, r1, r2
 80038a0:	4013      	ands	r3, r2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d17b      	bne.n	800399e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e0f3      	b.n	8003a92 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d13c      	bne.n	800392c <HAL_RCC_ClockConfig+0x178>
 80038b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038b6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038ba:	fa93 f3a3 	rbit	r3, r3
 80038be:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80038c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038c2:	fab3 f383 	clz	r3, r3
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	095b      	lsrs	r3, r3, #5
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	f043 0301 	orr.w	r3, r3, #1
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d102      	bne.n	80038dc <HAL_RCC_ClockConfig+0x128>
 80038d6:	4b4f      	ldr	r3, [pc, #316]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	e00f      	b.n	80038fc <HAL_RCC_ClockConfig+0x148>
 80038dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038e0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038e4:	fa93 f3a3 	rbit	r3, r3
 80038e8:	647b      	str	r3, [r7, #68]	; 0x44
 80038ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038ee:	643b      	str	r3, [r7, #64]	; 0x40
 80038f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038f2:	fa93 f3a3 	rbit	r3, r3
 80038f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038f8:	4b46      	ldr	r3, [pc, #280]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 80038fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003900:	63ba      	str	r2, [r7, #56]	; 0x38
 8003902:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003904:	fa92 f2a2 	rbit	r2, r2
 8003908:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800390a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800390c:	fab2 f282 	clz	r2, r2
 8003910:	b2d2      	uxtb	r2, r2
 8003912:	f042 0220 	orr.w	r2, r2, #32
 8003916:	b2d2      	uxtb	r2, r2
 8003918:	f002 021f 	and.w	r2, r2, #31
 800391c:	2101      	movs	r1, #1
 800391e:	fa01 f202 	lsl.w	r2, r1, r2
 8003922:	4013      	ands	r3, r2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d13a      	bne.n	800399e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e0b2      	b.n	8003a92 <HAL_RCC_ClockConfig+0x2de>
 800392c:	2302      	movs	r3, #2
 800392e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003932:	fa93 f3a3 	rbit	r3, r3
 8003936:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800393a:	fab3 f383 	clz	r3, r3
 800393e:	b2db      	uxtb	r3, r3
 8003940:	095b      	lsrs	r3, r3, #5
 8003942:	b2db      	uxtb	r3, r3
 8003944:	f043 0301 	orr.w	r3, r3, #1
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b01      	cmp	r3, #1
 800394c:	d102      	bne.n	8003954 <HAL_RCC_ClockConfig+0x1a0>
 800394e:	4b31      	ldr	r3, [pc, #196]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	e00d      	b.n	8003970 <HAL_RCC_ClockConfig+0x1bc>
 8003954:	2302      	movs	r3, #2
 8003956:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800395a:	fa93 f3a3 	rbit	r3, r3
 800395e:	627b      	str	r3, [r7, #36]	; 0x24
 8003960:	2302      	movs	r3, #2
 8003962:	623b      	str	r3, [r7, #32]
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	fa93 f3a3 	rbit	r3, r3
 800396a:	61fb      	str	r3, [r7, #28]
 800396c:	4b29      	ldr	r3, [pc, #164]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 800396e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003970:	2202      	movs	r2, #2
 8003972:	61ba      	str	r2, [r7, #24]
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	fa92 f2a2 	rbit	r2, r2
 800397a:	617a      	str	r2, [r7, #20]
  return result;
 800397c:	697a      	ldr	r2, [r7, #20]
 800397e:	fab2 f282 	clz	r2, r2
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	f042 0220 	orr.w	r2, r2, #32
 8003988:	b2d2      	uxtb	r2, r2
 800398a:	f002 021f 	and.w	r2, r2, #31
 800398e:	2101      	movs	r1, #1
 8003990:	fa01 f202 	lsl.w	r2, r1, r2
 8003994:	4013      	ands	r3, r2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d101      	bne.n	800399e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e079      	b.n	8003a92 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800399e:	4b1d      	ldr	r3, [pc, #116]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f023 0203 	bic.w	r2, r3, #3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	491a      	ldr	r1, [pc, #104]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039b0:	f7fd fa3a 	bl	8000e28 <HAL_GetTick>
 80039b4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b6:	e00a      	b.n	80039ce <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b8:	f7fd fa36 	bl	8000e28 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d901      	bls.n	80039ce <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e061      	b.n	8003a92 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ce:	4b11      	ldr	r3, [pc, #68]	; (8003a14 <HAL_RCC_ClockConfig+0x260>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f003 020c 	and.w	r2, r3, #12
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	429a      	cmp	r2, r3
 80039de:	d1eb      	bne.n	80039b8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039e0:	4b0b      	ldr	r3, [pc, #44]	; (8003a10 <HAL_RCC_ClockConfig+0x25c>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d214      	bcs.n	8003a18 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ee:	4b08      	ldr	r3, [pc, #32]	; (8003a10 <HAL_RCC_ClockConfig+0x25c>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f023 0207 	bic.w	r2, r3, #7
 80039f6:	4906      	ldr	r1, [pc, #24]	; (8003a10 <HAL_RCC_ClockConfig+0x25c>)
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fe:	4b04      	ldr	r3, [pc, #16]	; (8003a10 <HAL_RCC_ClockConfig+0x25c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d005      	beq.n	8003a18 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e040      	b.n	8003a92 <HAL_RCC_ClockConfig+0x2de>
 8003a10:	40022000 	.word	0x40022000
 8003a14:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d008      	beq.n	8003a36 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a24:	4b1d      	ldr	r3, [pc, #116]	; (8003a9c <HAL_RCC_ClockConfig+0x2e8>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	491a      	ldr	r1, [pc, #104]	; (8003a9c <HAL_RCC_ClockConfig+0x2e8>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0308 	and.w	r3, r3, #8
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d009      	beq.n	8003a56 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a42:	4b16      	ldr	r3, [pc, #88]	; (8003a9c <HAL_RCC_ClockConfig+0x2e8>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	4912      	ldr	r1, [pc, #72]	; (8003a9c <HAL_RCC_ClockConfig+0x2e8>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003a56:	f000 f829 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 8003a5a:	4601      	mov	r1, r0
 8003a5c:	4b0f      	ldr	r3, [pc, #60]	; (8003a9c <HAL_RCC_ClockConfig+0x2e8>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a64:	22f0      	movs	r2, #240	; 0xf0
 8003a66:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	fa92 f2a2 	rbit	r2, r2
 8003a6e:	60fa      	str	r2, [r7, #12]
  return result;
 8003a70:	68fa      	ldr	r2, [r7, #12]
 8003a72:	fab2 f282 	clz	r2, r2
 8003a76:	b2d2      	uxtb	r2, r2
 8003a78:	40d3      	lsrs	r3, r2
 8003a7a:	4a09      	ldr	r2, [pc, #36]	; (8003aa0 <HAL_RCC_ClockConfig+0x2ec>)
 8003a7c:	5cd3      	ldrb	r3, [r2, r3]
 8003a7e:	fa21 f303 	lsr.w	r3, r1, r3
 8003a82:	4a08      	ldr	r2, [pc, #32]	; (8003aa4 <HAL_RCC_ClockConfig+0x2f0>)
 8003a84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003a86:	4b08      	ldr	r3, [pc, #32]	; (8003aa8 <HAL_RCC_ClockConfig+0x2f4>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fd f988 	bl	8000da0 <HAL_InitTick>
  
  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3778      	adds	r7, #120	; 0x78
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	40021000 	.word	0x40021000
 8003aa0:	08005850 	.word	0x08005850
 8003aa4:	20000000 	.word	0x20000000
 8003aa8:	20000004 	.word	0x20000004

08003aac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b08b      	sub	sp, #44	; 0x2c
 8003ab0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	61fb      	str	r3, [r7, #28]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	61bb      	str	r3, [r7, #24]
 8003aba:	2300      	movs	r3, #0
 8003abc:	627b      	str	r3, [r7, #36]	; 0x24
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003ac6:	4b29      	ldr	r3, [pc, #164]	; (8003b6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f003 030c 	and.w	r3, r3, #12
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d002      	beq.n	8003adc <HAL_RCC_GetSysClockFreq+0x30>
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d003      	beq.n	8003ae2 <HAL_RCC_GetSysClockFreq+0x36>
 8003ada:	e03c      	b.n	8003b56 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003adc:	4b24      	ldr	r3, [pc, #144]	; (8003b70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003ade:	623b      	str	r3, [r7, #32]
      break;
 8003ae0:	e03c      	b.n	8003b5c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003ae8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003aec:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aee:	68ba      	ldr	r2, [r7, #8]
 8003af0:	fa92 f2a2 	rbit	r2, r2
 8003af4:	607a      	str	r2, [r7, #4]
  return result;
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	fab2 f282 	clz	r2, r2
 8003afc:	b2d2      	uxtb	r2, r2
 8003afe:	40d3      	lsrs	r3, r2
 8003b00:	4a1c      	ldr	r2, [pc, #112]	; (8003b74 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003b02:	5cd3      	ldrb	r3, [r2, r3]
 8003b04:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003b06:	4b19      	ldr	r3, [pc, #100]	; (8003b6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0a:	f003 030f 	and.w	r3, r3, #15
 8003b0e:	220f      	movs	r2, #15
 8003b10:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	fa92 f2a2 	rbit	r2, r2
 8003b18:	60fa      	str	r2, [r7, #12]
  return result;
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	fab2 f282 	clz	r2, r2
 8003b20:	b2d2      	uxtb	r2, r2
 8003b22:	40d3      	lsrs	r3, r2
 8003b24:	4a14      	ldr	r2, [pc, #80]	; (8003b78 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003b26:	5cd3      	ldrb	r3, [r2, r3]
 8003b28:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003b34:	4a0e      	ldr	r2, [pc, #56]	; (8003b70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	fb02 f303 	mul.w	r3, r2, r3
 8003b42:	627b      	str	r3, [r7, #36]	; 0x24
 8003b44:	e004      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	4a0c      	ldr	r2, [pc, #48]	; (8003b7c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003b4a:	fb02 f303 	mul.w	r3, r2, r3
 8003b4e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b52:	623b      	str	r3, [r7, #32]
      break;
 8003b54:	e002      	b.n	8003b5c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b56:	4b06      	ldr	r3, [pc, #24]	; (8003b70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003b58:	623b      	str	r3, [r7, #32]
      break;
 8003b5a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b5c:	6a3b      	ldr	r3, [r7, #32]
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	372c      	adds	r7, #44	; 0x2c
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	007a1200 	.word	0x007a1200
 8003b74:	08005868 	.word	0x08005868
 8003b78:	08005878 	.word	0x08005878
 8003b7c:	003d0900 	.word	0x003d0900

08003b80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b80:	b480      	push	{r7}
 8003b82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b84:	4b03      	ldr	r3, [pc, #12]	; (8003b94 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b86:	681b      	ldr	r3, [r3, #0]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	20000000 	.word	0x20000000

08003b98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003b9e:	f7ff ffef 	bl	8003b80 <HAL_RCC_GetHCLKFreq>
 8003ba2:	4601      	mov	r1, r0
 8003ba4:	4b0b      	ldr	r3, [pc, #44]	; (8003bd4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003bac:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003bb0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	fa92 f2a2 	rbit	r2, r2
 8003bb8:	603a      	str	r2, [r7, #0]
  return result;
 8003bba:	683a      	ldr	r2, [r7, #0]
 8003bbc:	fab2 f282 	clz	r2, r2
 8003bc0:	b2d2      	uxtb	r2, r2
 8003bc2:	40d3      	lsrs	r3, r2
 8003bc4:	4a04      	ldr	r2, [pc, #16]	; (8003bd8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003bc6:	5cd3      	ldrb	r3, [r2, r3]
 8003bc8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	08005860 	.word	0x08005860

08003bdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003be2:	f7ff ffcd 	bl	8003b80 <HAL_RCC_GetHCLKFreq>
 8003be6:	4601      	mov	r1, r0
 8003be8:	4b0b      	ldr	r3, [pc, #44]	; (8003c18 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003bf0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003bf4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	fa92 f2a2 	rbit	r2, r2
 8003bfc:	603a      	str	r2, [r7, #0]
  return result;
 8003bfe:	683a      	ldr	r2, [r7, #0]
 8003c00:	fab2 f282 	clz	r2, r2
 8003c04:	b2d2      	uxtb	r2, r2
 8003c06:	40d3      	lsrs	r3, r2
 8003c08:	4a04      	ldr	r2, [pc, #16]	; (8003c1c <HAL_RCC_GetPCLK2Freq+0x40>)
 8003c0a:	5cd3      	ldrb	r3, [r2, r3]
 8003c0c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003c10:	4618      	mov	r0, r3
 8003c12:	3708      	adds	r7, #8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	08005860 	.word	0x08005860

08003c20 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b092      	sub	sp, #72	; 0x48
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003c30:	2300      	movs	r3, #0
 8003c32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	f000 80d4 	beq.w	8003dec <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c44:	4b4e      	ldr	r3, [pc, #312]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c46:	69db      	ldr	r3, [r3, #28]
 8003c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d10e      	bne.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c50:	4b4b      	ldr	r3, [pc, #300]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c52:	69db      	ldr	r3, [r3, #28]
 8003c54:	4a4a      	ldr	r2, [pc, #296]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c5a:	61d3      	str	r3, [r2, #28]
 8003c5c:	4b48      	ldr	r3, [pc, #288]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c5e:	69db      	ldr	r3, [r3, #28]
 8003c60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c64:	60bb      	str	r3, [r7, #8]
 8003c66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c6e:	4b45      	ldr	r3, [pc, #276]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d118      	bne.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c7a:	4b42      	ldr	r3, [pc, #264]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a41      	ldr	r2, [pc, #260]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c84:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c86:	f7fd f8cf 	bl	8000e28 <HAL_GetTick>
 8003c8a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c8c:	e008      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c8e:	f7fd f8cb 	bl	8000e28 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b64      	cmp	r3, #100	; 0x64
 8003c9a:	d901      	bls.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e14b      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ca0:	4b38      	ldr	r3, [pc, #224]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0f0      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003cac:	4b34      	ldr	r3, [pc, #208]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cb4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003cb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f000 8084 	beq.w	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cc6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d07c      	beq.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ccc:	4b2c      	ldr	r3, [pc, #176]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cce:	6a1b      	ldr	r3, [r3, #32]
 8003cd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003cd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003cda:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cde:	fa93 f3a3 	rbit	r3, r3
 8003ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ce6:	fab3 f383 	clz	r3, r3
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	461a      	mov	r2, r3
 8003cee:	4b26      	ldr	r3, [pc, #152]	; (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003cf0:	4413      	add	r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	6013      	str	r3, [r2, #0]
 8003cfa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003cfe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d02:	fa93 f3a3 	rbit	r3, r3
 8003d06:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003d08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d0a:	fab3 f383 	clz	r3, r3
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	461a      	mov	r2, r3
 8003d12:	4b1d      	ldr	r3, [pc, #116]	; (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d14:	4413      	add	r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	461a      	mov	r2, r3
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d1e:	4a18      	ldr	r2, [pc, #96]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d22:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d04b      	beq.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2e:	f7fd f87b 	bl	8000e28 <HAL_GetTick>
 8003d32:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d34:	e00a      	b.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d36:	f7fd f877 	bl	8000e28 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d901      	bls.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e0f5      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d52:	fa93 f3a3 	rbit	r3, r3
 8003d56:	627b      	str	r3, [r7, #36]	; 0x24
 8003d58:	2302      	movs	r3, #2
 8003d5a:	623b      	str	r3, [r7, #32]
 8003d5c:	6a3b      	ldr	r3, [r7, #32]
 8003d5e:	fa93 f3a3 	rbit	r3, r3
 8003d62:	61fb      	str	r3, [r7, #28]
  return result;
 8003d64:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d66:	fab3 f383 	clz	r3, r3
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	095b      	lsrs	r3, r3, #5
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	f043 0302 	orr.w	r3, r3, #2
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d108      	bne.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003d7a:	4b01      	ldr	r3, [pc, #4]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
 8003d7e:	e00d      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003d80:	40021000 	.word	0x40021000
 8003d84:	40007000 	.word	0x40007000
 8003d88:	10908100 	.word	0x10908100
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	fa93 f3a3 	rbit	r3, r3
 8003d96:	617b      	str	r3, [r7, #20]
 8003d98:	4b69      	ldr	r3, [pc, #420]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	613a      	str	r2, [r7, #16]
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	fa92 f2a2 	rbit	r2, r2
 8003da6:	60fa      	str	r2, [r7, #12]
  return result;
 8003da8:	68fa      	ldr	r2, [r7, #12]
 8003daa:	fab2 f282 	clz	r2, r2
 8003dae:	b2d2      	uxtb	r2, r2
 8003db0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003db4:	b2d2      	uxtb	r2, r2
 8003db6:	f002 021f 	and.w	r2, r2, #31
 8003dba:	2101      	movs	r1, #1
 8003dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d0b7      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003dc6:	4b5e      	ldr	r3, [pc, #376]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	495b      	ldr	r1, [pc, #364]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003dd8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d105      	bne.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003de0:	4b57      	ldr	r3, [pc, #348]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003de2:	69db      	ldr	r3, [r3, #28]
 8003de4:	4a56      	ldr	r2, [pc, #344]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003de6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0301 	and.w	r3, r3, #1
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d008      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003df8:	4b51      	ldr	r3, [pc, #324]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfc:	f023 0203 	bic.w	r2, r3, #3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	494e      	ldr	r1, [pc, #312]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0320 	and.w	r3, r3, #32
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d008      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e16:	4b4a      	ldr	r3, [pc, #296]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1a:	f023 0210 	bic.w	r2, r3, #16
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	4947      	ldr	r1, [pc, #284]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d008      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003e34:	4b42      	ldr	r3, [pc, #264]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e40:	493f      	ldr	r1, [pc, #252]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d008      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e52:	4b3b      	ldr	r3, [pc, #236]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e56:	f023 0220 	bic.w	r2, r3, #32
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	4938      	ldr	r1, [pc, #224]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d008      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e70:	4b33      	ldr	r3, [pc, #204]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e74:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	4930      	ldr	r1, [pc, #192]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d008      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e8e:	4b2c      	ldr	r3, [pc, #176]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	4929      	ldr	r1, [pc, #164]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d008      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8003eac:	4b24      	ldr	r3, [pc, #144]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	699b      	ldr	r3, [r3, #24]
 8003eb8:	4921      	ldr	r1, [pc, #132]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d008      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003eca:	4b1d      	ldr	r3, [pc, #116]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ece:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	491a      	ldr	r1, [pc, #104]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d008      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003ee8:	4b15      	ldr	r3, [pc, #84]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eec:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef4:	4912      	ldr	r1, [pc, #72]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d008      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003f06:	4b0e      	ldr	r3, [pc, #56]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f12:	490b      	ldr	r1, [pc, #44]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d008      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003f24:	4b06      	ldr	r3, [pc, #24]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f28:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f30:	4903      	ldr	r1, [pc, #12]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3748      	adds	r7, #72	; 0x48
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	40021000 	.word	0x40021000

08003f44 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b086      	sub	sp, #24
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d101      	bne.n	8003f58 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e097      	b.n	8004088 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d106      	bne.n	8003f72 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f7fc fdc7 	bl	8000b00 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2202      	movs	r2, #2
 8003f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6812      	ldr	r2, [r2, #0]
 8003f84:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8003f88:	f023 0307 	bic.w	r3, r3, #7
 8003f8c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	3304      	adds	r3, #4
 8003f96:	4619      	mov	r1, r3
 8003f98:	4610      	mov	r0, r2
 8003f9a:	f000 fa6f 	bl	800447c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fc6:	f023 0303 	bic.w	r3, r3, #3
 8003fca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	021b      	lsls	r3, r3, #8
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	693a      	ldr	r2, [r7, #16]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003fe4:	f023 030c 	bic.w	r3, r3, #12
 8003fe8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ff0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ff4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	68da      	ldr	r2, [r3, #12]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	021b      	lsls	r3, r3, #8
 8004000:	4313      	orrs	r3, r2
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	4313      	orrs	r3, r2
 8004006:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	011a      	lsls	r2, r3, #4
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	031b      	lsls	r3, r3, #12
 8004014:	4313      	orrs	r3, r2
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	4313      	orrs	r3, r2
 800401a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004022:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800402a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	011b      	lsls	r3, r3, #4
 8004036:	4313      	orrs	r3, r2
 8004038:	68fa      	ldr	r2, [r7, #12]
 800403a:	4313      	orrs	r3, r2
 800403c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	697a      	ldr	r2, [r7, #20]
 8004044:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040a0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80040a8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80040b0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80040b8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d110      	bne.n	80040e2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80040c0:	7bfb      	ldrb	r3, [r7, #15]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d102      	bne.n	80040cc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80040c6:	7b7b      	ldrb	r3, [r7, #13]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d001      	beq.n	80040d0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e089      	b.n	80041e4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2202      	movs	r2, #2
 80040d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2202      	movs	r2, #2
 80040dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040e0:	e031      	b.n	8004146 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	2b04      	cmp	r3, #4
 80040e6:	d110      	bne.n	800410a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80040e8:	7bbb      	ldrb	r3, [r7, #14]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d102      	bne.n	80040f4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80040ee:	7b3b      	ldrb	r3, [r7, #12]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d001      	beq.n	80040f8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e075      	b.n	80041e4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2202      	movs	r2, #2
 80040fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004108:	e01d      	b.n	8004146 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800410a:	7bfb      	ldrb	r3, [r7, #15]
 800410c:	2b01      	cmp	r3, #1
 800410e:	d108      	bne.n	8004122 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004110:	7bbb      	ldrb	r3, [r7, #14]
 8004112:	2b01      	cmp	r3, #1
 8004114:	d105      	bne.n	8004122 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004116:	7b7b      	ldrb	r3, [r7, #13]
 8004118:	2b01      	cmp	r3, #1
 800411a:	d102      	bne.n	8004122 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800411c:	7b3b      	ldrb	r3, [r7, #12]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d001      	beq.n	8004126 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e05e      	b.n	80041e4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2202      	movs	r2, #2
 800412a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2202      	movs	r2, #2
 8004132:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2202      	movs	r2, #2
 800413a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2202      	movs	r2, #2
 8004142:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d003      	beq.n	8004154 <HAL_TIM_Encoder_Start_IT+0xc4>
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	2b04      	cmp	r3, #4
 8004150:	d010      	beq.n	8004174 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004152:	e01f      	b.n	8004194 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2201      	movs	r2, #1
 800415a:	2100      	movs	r1, #0
 800415c:	4618      	mov	r0, r3
 800415e:	f000 f9fb 	bl	8004558 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68da      	ldr	r2, [r3, #12]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f042 0202 	orr.w	r2, r2, #2
 8004170:	60da      	str	r2, [r3, #12]
      break;
 8004172:	e02e      	b.n	80041d2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2201      	movs	r2, #1
 800417a:	2104      	movs	r1, #4
 800417c:	4618      	mov	r0, r3
 800417e:	f000 f9eb 	bl	8004558 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68da      	ldr	r2, [r3, #12]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f042 0204 	orr.w	r2, r2, #4
 8004190:	60da      	str	r2, [r3, #12]
      break;
 8004192:	e01e      	b.n	80041d2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2201      	movs	r2, #1
 800419a:	2100      	movs	r1, #0
 800419c:	4618      	mov	r0, r3
 800419e:	f000 f9db 	bl	8004558 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2201      	movs	r2, #1
 80041a8:	2104      	movs	r1, #4
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 f9d4 	bl	8004558 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68da      	ldr	r2, [r3, #12]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f042 0202 	orr.w	r2, r2, #2
 80041be:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68da      	ldr	r2, [r3, #12]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f042 0204 	orr.w	r2, r2, #4
 80041ce:	60da      	str	r2, [r3, #12]
      break;
 80041d0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f042 0201 	orr.w	r2, r2, #1
 80041e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d122      	bne.n	8004248 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b02      	cmp	r3, #2
 800420e:	d11b      	bne.n	8004248 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f06f 0202 	mvn.w	r2, #2
 8004218:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2201      	movs	r2, #1
 800421e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	699b      	ldr	r3, [r3, #24]
 8004226:	f003 0303 	and.w	r3, r3, #3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f7fc f826 	bl	8000280 <HAL_TIM_IC_CaptureCallback>
 8004234:	e005      	b.n	8004242 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f901 	bl	800443e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 f908 	bl	8004452 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b04      	cmp	r3, #4
 8004254:	d122      	bne.n	800429c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	f003 0304 	and.w	r3, r3, #4
 8004260:	2b04      	cmp	r3, #4
 8004262:	d11b      	bne.n	800429c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f06f 0204 	mvn.w	r2, #4
 800426c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2202      	movs	r2, #2
 8004272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800427e:	2b00      	cmp	r3, #0
 8004280:	d003      	beq.n	800428a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f7fb fffc 	bl	8000280 <HAL_TIM_IC_CaptureCallback>
 8004288:	e005      	b.n	8004296 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f8d7 	bl	800443e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 f8de 	bl	8004452 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	f003 0308 	and.w	r3, r3, #8
 80042a6:	2b08      	cmp	r3, #8
 80042a8:	d122      	bne.n	80042f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	f003 0308 	and.w	r3, r3, #8
 80042b4:	2b08      	cmp	r3, #8
 80042b6:	d11b      	bne.n	80042f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f06f 0208 	mvn.w	r2, #8
 80042c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2204      	movs	r2, #4
 80042c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	69db      	ldr	r3, [r3, #28]
 80042ce:	f003 0303 	and.w	r3, r3, #3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d003      	beq.n	80042de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fb ffd2 	bl	8000280 <HAL_TIM_IC_CaptureCallback>
 80042dc:	e005      	b.n	80042ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f8ad 	bl	800443e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 f8b4 	bl	8004452 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	f003 0310 	and.w	r3, r3, #16
 80042fa:	2b10      	cmp	r3, #16
 80042fc:	d122      	bne.n	8004344 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	f003 0310 	and.w	r3, r3, #16
 8004308:	2b10      	cmp	r3, #16
 800430a:	d11b      	bne.n	8004344 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f06f 0210 	mvn.w	r2, #16
 8004314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2208      	movs	r2, #8
 800431a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004326:	2b00      	cmp	r3, #0
 8004328:	d003      	beq.n	8004332 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f7fb ffa8 	bl	8000280 <HAL_TIM_IC_CaptureCallback>
 8004330:	e005      	b.n	800433e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f883 	bl	800443e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 f88a 	bl	8004452 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	f003 0301 	and.w	r3, r3, #1
 800434e:	2b01      	cmp	r3, #1
 8004350:	d10e      	bne.n	8004370 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	f003 0301 	and.w	r3, r3, #1
 800435c:	2b01      	cmp	r3, #1
 800435e:	d107      	bne.n	8004370 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f06f 0201 	mvn.w	r2, #1
 8004368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f85d 	bl	800442a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800437a:	2b80      	cmp	r3, #128	; 0x80
 800437c:	d10e      	bne.n	800439c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004388:	2b80      	cmp	r3, #128	; 0x80
 800438a:	d107      	bne.n	800439c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f974 	bl	8004684 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043aa:	d10e      	bne.n	80043ca <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043b6:	2b80      	cmp	r3, #128	; 0x80
 80043b8:	d107      	bne.n	80043ca <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80043c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f967 	bl	8004698 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043d4:	2b40      	cmp	r3, #64	; 0x40
 80043d6:	d10e      	bne.n	80043f6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e2:	2b40      	cmp	r3, #64	; 0x40
 80043e4:	d107      	bne.n	80043f6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f838 	bl	8004466 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	691b      	ldr	r3, [r3, #16]
 80043fc:	f003 0320 	and.w	r3, r3, #32
 8004400:	2b20      	cmp	r3, #32
 8004402:	d10e      	bne.n	8004422 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f003 0320 	and.w	r3, r3, #32
 800440e:	2b20      	cmp	r3, #32
 8004410:	d107      	bne.n	8004422 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f06f 0220 	mvn.w	r2, #32
 800441a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 f927 	bl	8004670 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004422:	bf00      	nop
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800442a:	b480      	push	{r7}
 800442c:	b083      	sub	sp, #12
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004432:	bf00      	nop
 8004434:	370c      	adds	r7, #12
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr

0800443e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800443e:	b480      	push	{r7}
 8004440:	b083      	sub	sp, #12
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004446:	bf00      	nop
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr

08004452 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004452:	b480      	push	{r7}
 8004454:	b083      	sub	sp, #12
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr

08004466 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004466:	b480      	push	{r7}
 8004468:	b083      	sub	sp, #12
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800446e:	bf00      	nop
 8004470:	370c      	adds	r7, #12
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
	...

0800447c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	4a2e      	ldr	r2, [pc, #184]	; (8004548 <TIM_Base_SetConfig+0xcc>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d003      	beq.n	800449c <TIM_Base_SetConfig+0x20>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800449a:	d108      	bne.n	80044ae <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a25      	ldr	r2, [pc, #148]	; (8004548 <TIM_Base_SetConfig+0xcc>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d00f      	beq.n	80044d6 <TIM_Base_SetConfig+0x5a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044bc:	d00b      	beq.n	80044d6 <TIM_Base_SetConfig+0x5a>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a22      	ldr	r2, [pc, #136]	; (800454c <TIM_Base_SetConfig+0xd0>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d007      	beq.n	80044d6 <TIM_Base_SetConfig+0x5a>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a21      	ldr	r2, [pc, #132]	; (8004550 <TIM_Base_SetConfig+0xd4>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d003      	beq.n	80044d6 <TIM_Base_SetConfig+0x5a>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a20      	ldr	r2, [pc, #128]	; (8004554 <TIM_Base_SetConfig+0xd8>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d108      	bne.n	80044e8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	689a      	ldr	r2, [r3, #8]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a0e      	ldr	r2, [pc, #56]	; (8004548 <TIM_Base_SetConfig+0xcc>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d00b      	beq.n	800452c <TIM_Base_SetConfig+0xb0>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a0d      	ldr	r2, [pc, #52]	; (800454c <TIM_Base_SetConfig+0xd0>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d007      	beq.n	800452c <TIM_Base_SetConfig+0xb0>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a0c      	ldr	r2, [pc, #48]	; (8004550 <TIM_Base_SetConfig+0xd4>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d003      	beq.n	800452c <TIM_Base_SetConfig+0xb0>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a0b      	ldr	r2, [pc, #44]	; (8004554 <TIM_Base_SetConfig+0xd8>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d103      	bne.n	8004534 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	691a      	ldr	r2, [r3, #16]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	615a      	str	r2, [r3, #20]
}
 800453a:	bf00      	nop
 800453c:	3714      	adds	r7, #20
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	40012c00 	.word	0x40012c00
 800454c:	40014000 	.word	0x40014000
 8004550:	40014400 	.word	0x40014400
 8004554:	40014800 	.word	0x40014800

08004558 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004558:	b480      	push	{r7}
 800455a:	b087      	sub	sp, #28
 800455c:	af00      	add	r7, sp, #0
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f003 031f 	and.w	r3, r3, #31
 800456a:	2201      	movs	r2, #1
 800456c:	fa02 f303 	lsl.w	r3, r2, r3
 8004570:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6a1a      	ldr	r2, [r3, #32]
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	43db      	mvns	r3, r3
 800457a:	401a      	ands	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6a1a      	ldr	r2, [r3, #32]
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	f003 031f 	and.w	r3, r3, #31
 800458a:	6879      	ldr	r1, [r7, #4]
 800458c:	fa01 f303 	lsl.w	r3, r1, r3
 8004590:	431a      	orrs	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	621a      	str	r2, [r3, #32]
}
 8004596:	bf00      	nop
 8004598:	371c      	adds	r7, #28
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
	...

080045a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d101      	bne.n	80045bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045b8:	2302      	movs	r3, #2
 80045ba:	e04f      	b.n	800465c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a21      	ldr	r2, [pc, #132]	; (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d108      	bne.n	80045f8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80045ec:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68fa      	ldr	r2, [r7, #12]
 8004606:	4313      	orrs	r3, r2
 8004608:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a14      	ldr	r2, [pc, #80]	; (8004668 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d009      	beq.n	8004630 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004624:	d004      	beq.n	8004630 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a10      	ldr	r2, [pc, #64]	; (800466c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d10c      	bne.n	800464a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004636:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	4313      	orrs	r3, r2
 8004640:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68ba      	ldr	r2, [r7, #8]
 8004648:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800465a:	2300      	movs	r3, #0
}
 800465c:	4618      	mov	r0, r3
 800465e:	3714      	adds	r7, #20
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr
 8004668:	40012c00 	.word	0x40012c00
 800466c:	40014000 	.word	0x40014000

08004670 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004678:	bf00      	nop
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004684:	b480      	push	{r7}
 8004686:	b083      	sub	sp, #12
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800468c:	bf00      	nop
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004698:	b480      	push	{r7}
 800469a:	b083      	sub	sp, #12
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80046a0:	bf00      	nop
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d101      	bne.n	80046be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e040      	b.n	8004740 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d106      	bne.n	80046d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f7fc fa5e 	bl	8000b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2224      	movs	r2, #36	; 0x24
 80046d8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f022 0201 	bic.w	r2, r2, #1
 80046e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f8b6 	bl	800485c <UART_SetConfig>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e022      	b.n	8004740 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d002      	beq.n	8004708 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 f9e0 	bl	8004ac8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685a      	ldr	r2, [r3, #4]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004716:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	689a      	ldr	r2, [r3, #8]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004726:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 0201 	orr.w	r2, r2, #1
 8004736:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 fa67 	bl	8004c0c <UART_CheckIdleState>
 800473e:	4603      	mov	r3, r0
}
 8004740:	4618      	mov	r0, r3
 8004742:	3708      	adds	r7, #8
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b08a      	sub	sp, #40	; 0x28
 800474c:	af02      	add	r7, sp, #8
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	60b9      	str	r1, [r7, #8]
 8004752:	603b      	str	r3, [r7, #0]
 8004754:	4613      	mov	r3, r2
 8004756:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800475c:	2b20      	cmp	r3, #32
 800475e:	d178      	bne.n	8004852 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d002      	beq.n	800476c <HAL_UART_Transmit+0x24>
 8004766:	88fb      	ldrh	r3, [r7, #6]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d101      	bne.n	8004770 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e071      	b.n	8004854 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2221      	movs	r2, #33	; 0x21
 800477c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800477e:	f7fc fb53 	bl	8000e28 <HAL_GetTick>
 8004782:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	88fa      	ldrh	r2, [r7, #6]
 8004788:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	88fa      	ldrh	r2, [r7, #6]
 8004790:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800479c:	d108      	bne.n	80047b0 <HAL_UART_Transmit+0x68>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	691b      	ldr	r3, [r3, #16]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d104      	bne.n	80047b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80047a6:	2300      	movs	r3, #0
 80047a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	61bb      	str	r3, [r7, #24]
 80047ae:	e003      	b.n	80047b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047b4:	2300      	movs	r3, #0
 80047b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80047b8:	e030      	b.n	800481c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2200      	movs	r2, #0
 80047c2:	2180      	movs	r1, #128	; 0x80
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f000 fac9 	bl	8004d5c <UART_WaitOnFlagUntilTimeout>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d004      	beq.n	80047da <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2220      	movs	r2, #32
 80047d4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e03c      	b.n	8004854 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10b      	bne.n	80047f8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	881a      	ldrh	r2, [r3, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047ec:	b292      	uxth	r2, r2
 80047ee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	3302      	adds	r3, #2
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	e008      	b.n	800480a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	781a      	ldrb	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	b292      	uxth	r2, r2
 8004802:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	3301      	adds	r3, #1
 8004808:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004810:	b29b      	uxth	r3, r3
 8004812:	3b01      	subs	r3, #1
 8004814:	b29a      	uxth	r2, r3
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004822:	b29b      	uxth	r3, r3
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1c8      	bne.n	80047ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	9300      	str	r3, [sp, #0]
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2200      	movs	r2, #0
 8004830:	2140      	movs	r1, #64	; 0x40
 8004832:	68f8      	ldr	r0, [r7, #12]
 8004834:	f000 fa92 	bl	8004d5c <UART_WaitOnFlagUntilTimeout>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d004      	beq.n	8004848 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2220      	movs	r2, #32
 8004842:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e005      	b.n	8004854 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2220      	movs	r2, #32
 800484c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800484e:	2300      	movs	r3, #0
 8004850:	e000      	b.n	8004854 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004852:	2302      	movs	r3, #2
  }
}
 8004854:	4618      	mov	r0, r3
 8004856:	3720      	adds	r7, #32
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b088      	sub	sp, #32
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004864:	2300      	movs	r3, #0
 8004866:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689a      	ldr	r2, [r3, #8]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	691b      	ldr	r3, [r3, #16]
 8004870:	431a      	orrs	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	431a      	orrs	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	69db      	ldr	r3, [r3, #28]
 800487c:	4313      	orrs	r3, r2
 800487e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	4b8a      	ldr	r3, [pc, #552]	; (8004ab0 <UART_SetConfig+0x254>)
 8004888:	4013      	ands	r3, r2
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6812      	ldr	r2, [r2, #0]
 800488e:	6979      	ldr	r1, [r7, #20]
 8004890:	430b      	orrs	r3, r1
 8004892:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68da      	ldr	r2, [r3, #12]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	697a      	ldr	r2, [r7, #20]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a78      	ldr	r2, [pc, #480]	; (8004ab4 <UART_SetConfig+0x258>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d120      	bne.n	800491a <UART_SetConfig+0xbe>
 80048d8:	4b77      	ldr	r3, [pc, #476]	; (8004ab8 <UART_SetConfig+0x25c>)
 80048da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048dc:	f003 0303 	and.w	r3, r3, #3
 80048e0:	2b03      	cmp	r3, #3
 80048e2:	d817      	bhi.n	8004914 <UART_SetConfig+0xb8>
 80048e4:	a201      	add	r2, pc, #4	; (adr r2, 80048ec <UART_SetConfig+0x90>)
 80048e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ea:	bf00      	nop
 80048ec:	080048fd 	.word	0x080048fd
 80048f0:	08004909 	.word	0x08004909
 80048f4:	0800490f 	.word	0x0800490f
 80048f8:	08004903 	.word	0x08004903
 80048fc:	2300      	movs	r3, #0
 80048fe:	77fb      	strb	r3, [r7, #31]
 8004900:	e01d      	b.n	800493e <UART_SetConfig+0xe2>
 8004902:	2302      	movs	r3, #2
 8004904:	77fb      	strb	r3, [r7, #31]
 8004906:	e01a      	b.n	800493e <UART_SetConfig+0xe2>
 8004908:	2304      	movs	r3, #4
 800490a:	77fb      	strb	r3, [r7, #31]
 800490c:	e017      	b.n	800493e <UART_SetConfig+0xe2>
 800490e:	2308      	movs	r3, #8
 8004910:	77fb      	strb	r3, [r7, #31]
 8004912:	e014      	b.n	800493e <UART_SetConfig+0xe2>
 8004914:	2310      	movs	r3, #16
 8004916:	77fb      	strb	r3, [r7, #31]
 8004918:	e011      	b.n	800493e <UART_SetConfig+0xe2>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a67      	ldr	r2, [pc, #412]	; (8004abc <UART_SetConfig+0x260>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d102      	bne.n	800492a <UART_SetConfig+0xce>
 8004924:	2300      	movs	r3, #0
 8004926:	77fb      	strb	r3, [r7, #31]
 8004928:	e009      	b.n	800493e <UART_SetConfig+0xe2>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a64      	ldr	r2, [pc, #400]	; (8004ac0 <UART_SetConfig+0x264>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d102      	bne.n	800493a <UART_SetConfig+0xde>
 8004934:	2300      	movs	r3, #0
 8004936:	77fb      	strb	r3, [r7, #31]
 8004938:	e001      	b.n	800493e <UART_SetConfig+0xe2>
 800493a:	2310      	movs	r3, #16
 800493c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	69db      	ldr	r3, [r3, #28]
 8004942:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004946:	d15a      	bne.n	80049fe <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004948:	7ffb      	ldrb	r3, [r7, #31]
 800494a:	2b08      	cmp	r3, #8
 800494c:	d827      	bhi.n	800499e <UART_SetConfig+0x142>
 800494e:	a201      	add	r2, pc, #4	; (adr r2, 8004954 <UART_SetConfig+0xf8>)
 8004950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004954:	08004979 	.word	0x08004979
 8004958:	08004981 	.word	0x08004981
 800495c:	08004989 	.word	0x08004989
 8004960:	0800499f 	.word	0x0800499f
 8004964:	0800498f 	.word	0x0800498f
 8004968:	0800499f 	.word	0x0800499f
 800496c:	0800499f 	.word	0x0800499f
 8004970:	0800499f 	.word	0x0800499f
 8004974:	08004997 	.word	0x08004997
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004978:	f7ff f90e 	bl	8003b98 <HAL_RCC_GetPCLK1Freq>
 800497c:	61b8      	str	r0, [r7, #24]
        break;
 800497e:	e013      	b.n	80049a8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004980:	f7ff f92c 	bl	8003bdc <HAL_RCC_GetPCLK2Freq>
 8004984:	61b8      	str	r0, [r7, #24]
        break;
 8004986:	e00f      	b.n	80049a8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004988:	4b4e      	ldr	r3, [pc, #312]	; (8004ac4 <UART_SetConfig+0x268>)
 800498a:	61bb      	str	r3, [r7, #24]
        break;
 800498c:	e00c      	b.n	80049a8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800498e:	f7ff f88d 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 8004992:	61b8      	str	r0, [r7, #24]
        break;
 8004994:	e008      	b.n	80049a8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004996:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800499a:	61bb      	str	r3, [r7, #24]
        break;
 800499c:	e004      	b.n	80049a8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800499e:	2300      	movs	r3, #0
 80049a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	77bb      	strb	r3, [r7, #30]
        break;
 80049a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d074      	beq.n	8004a98 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	005a      	lsls	r2, r3, #1
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	085b      	lsrs	r3, r3, #1
 80049b8:	441a      	add	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	2b0f      	cmp	r3, #15
 80049c8:	d916      	bls.n	80049f8 <UART_SetConfig+0x19c>
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049d0:	d212      	bcs.n	80049f8 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	f023 030f 	bic.w	r3, r3, #15
 80049da:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	085b      	lsrs	r3, r3, #1
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	f003 0307 	and.w	r3, r3, #7
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	89fb      	ldrh	r3, [r7, #14]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	89fa      	ldrh	r2, [r7, #14]
 80049f4:	60da      	str	r2, [r3, #12]
 80049f6:	e04f      	b.n	8004a98 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	77bb      	strb	r3, [r7, #30]
 80049fc:	e04c      	b.n	8004a98 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049fe:	7ffb      	ldrb	r3, [r7, #31]
 8004a00:	2b08      	cmp	r3, #8
 8004a02:	d828      	bhi.n	8004a56 <UART_SetConfig+0x1fa>
 8004a04:	a201      	add	r2, pc, #4	; (adr r2, 8004a0c <UART_SetConfig+0x1b0>)
 8004a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a0a:	bf00      	nop
 8004a0c:	08004a31 	.word	0x08004a31
 8004a10:	08004a39 	.word	0x08004a39
 8004a14:	08004a41 	.word	0x08004a41
 8004a18:	08004a57 	.word	0x08004a57
 8004a1c:	08004a47 	.word	0x08004a47
 8004a20:	08004a57 	.word	0x08004a57
 8004a24:	08004a57 	.word	0x08004a57
 8004a28:	08004a57 	.word	0x08004a57
 8004a2c:	08004a4f 	.word	0x08004a4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a30:	f7ff f8b2 	bl	8003b98 <HAL_RCC_GetPCLK1Freq>
 8004a34:	61b8      	str	r0, [r7, #24]
        break;
 8004a36:	e013      	b.n	8004a60 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a38:	f7ff f8d0 	bl	8003bdc <HAL_RCC_GetPCLK2Freq>
 8004a3c:	61b8      	str	r0, [r7, #24]
        break;
 8004a3e:	e00f      	b.n	8004a60 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a40:	4b20      	ldr	r3, [pc, #128]	; (8004ac4 <UART_SetConfig+0x268>)
 8004a42:	61bb      	str	r3, [r7, #24]
        break;
 8004a44:	e00c      	b.n	8004a60 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a46:	f7ff f831 	bl	8003aac <HAL_RCC_GetSysClockFreq>
 8004a4a:	61b8      	str	r0, [r7, #24]
        break;
 8004a4c:	e008      	b.n	8004a60 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a52:	61bb      	str	r3, [r7, #24]
        break;
 8004a54:	e004      	b.n	8004a60 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004a56:	2300      	movs	r3, #0
 8004a58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	77bb      	strb	r3, [r7, #30]
        break;
 8004a5e:	bf00      	nop
    }

    if (pclk != 0U)
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d018      	beq.n	8004a98 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	085a      	lsrs	r2, r3, #1
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	441a      	add	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a78:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	2b0f      	cmp	r3, #15
 8004a7e:	d909      	bls.n	8004a94 <UART_SetConfig+0x238>
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a86:	d205      	bcs.n	8004a94 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	60da      	str	r2, [r3, #12]
 8004a92:	e001      	b.n	8004a98 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004aa4:	7fbb      	ldrb	r3, [r7, #30]
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3720      	adds	r7, #32
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
 8004aae:	bf00      	nop
 8004ab0:	efff69f3 	.word	0xefff69f3
 8004ab4:	40013800 	.word	0x40013800
 8004ab8:	40021000 	.word	0x40021000
 8004abc:	40004400 	.word	0x40004400
 8004ac0:	40004800 	.word	0x40004800
 8004ac4:	007a1200 	.word	0x007a1200

08004ac8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad4:	f003 0301 	and.w	r3, r3, #1
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00a      	beq.n	8004af2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	430a      	orrs	r2, r1
 8004af0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00a      	beq.n	8004b14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	430a      	orrs	r2, r1
 8004b12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b18:	f003 0304 	and.w	r3, r3, #4
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d00a      	beq.n	8004b36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3a:	f003 0308 	and.w	r3, r3, #8
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00a      	beq.n	8004b58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	430a      	orrs	r2, r1
 8004b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5c:	f003 0310 	and.w	r3, r3, #16
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00a      	beq.n	8004b7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	f003 0320 	and.w	r3, r3, #32
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00a      	beq.n	8004b9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	430a      	orrs	r2, r1
 8004b9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d01a      	beq.n	8004bde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bc6:	d10a      	bne.n	8004bde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00a      	beq.n	8004c00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	430a      	orrs	r2, r1
 8004bfe:	605a      	str	r2, [r3, #4]
  }
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b098      	sub	sp, #96	; 0x60
 8004c10:	af02      	add	r7, sp, #8
 8004c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c1c:	f7fc f904 	bl	8000e28 <HAL_GetTick>
 8004c20:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f003 0308 	and.w	r3, r3, #8
 8004c2c:	2b08      	cmp	r3, #8
 8004c2e:	d12e      	bne.n	8004c8e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c30:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c34:	9300      	str	r3, [sp, #0]
 8004c36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f000 f88c 	bl	8004d5c <UART_WaitOnFlagUntilTimeout>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d021      	beq.n	8004c8e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c52:	e853 3f00 	ldrex	r3, [r3]
 8004c56:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c5e:	653b      	str	r3, [r7, #80]	; 0x50
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	461a      	mov	r2, r3
 8004c66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c68:	647b      	str	r3, [r7, #68]	; 0x44
 8004c6a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004c6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c70:	e841 2300 	strex	r3, r2, [r1]
 8004c74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1e6      	bne.n	8004c4a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e062      	b.n	8004d54 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0304 	and.w	r3, r3, #4
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	d149      	bne.n	8004d30 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ca0:	9300      	str	r3, [sp, #0]
 8004ca2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 f856 	bl	8004d5c <UART_WaitOnFlagUntilTimeout>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d03c      	beq.n	8004d30 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbe:	e853 3f00 	ldrex	r3, [r3]
 8004cc2:	623b      	str	r3, [r7, #32]
   return(result);
 8004cc4:	6a3b      	ldr	r3, [r7, #32]
 8004cc6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004cca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cd4:	633b      	str	r3, [r7, #48]	; 0x30
 8004cd6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cdc:	e841 2300 	strex	r3, r2, [r1]
 8004ce0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1e6      	bne.n	8004cb6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	3308      	adds	r3, #8
 8004cee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	e853 3f00 	ldrex	r3, [r3]
 8004cf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0301 	bic.w	r3, r3, #1
 8004cfe:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	3308      	adds	r3, #8
 8004d06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d08:	61fa      	str	r2, [r7, #28]
 8004d0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d0c:	69b9      	ldr	r1, [r7, #24]
 8004d0e:	69fa      	ldr	r2, [r7, #28]
 8004d10:	e841 2300 	strex	r3, r2, [r1]
 8004d14:	617b      	str	r3, [r7, #20]
   return(result);
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1e5      	bne.n	8004ce8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2220      	movs	r2, #32
 8004d20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e011      	b.n	8004d54 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2220      	movs	r2, #32
 8004d34:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2220      	movs	r2, #32
 8004d3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3758      	adds	r7, #88	; 0x58
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	603b      	str	r3, [r7, #0]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d6c:	e049      	b.n	8004e02 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d74:	d045      	beq.n	8004e02 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d76:	f7fc f857 	bl	8000e28 <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	69ba      	ldr	r2, [r7, #24]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d302      	bcc.n	8004d8c <UART_WaitOnFlagUntilTimeout+0x30>
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d101      	bne.n	8004d90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e048      	b.n	8004e22 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d031      	beq.n	8004e02 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	69db      	ldr	r3, [r3, #28]
 8004da4:	f003 0308 	and.w	r3, r3, #8
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	d110      	bne.n	8004dce <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2208      	movs	r2, #8
 8004db2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004db4:	68f8      	ldr	r0, [r7, #12]
 8004db6:	f000 f838 	bl	8004e2a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2208      	movs	r2, #8
 8004dbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e029      	b.n	8004e22 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	69db      	ldr	r3, [r3, #28]
 8004dd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ddc:	d111      	bne.n	8004e02 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004de6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 f81e 	bl	8004e2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2220      	movs	r2, #32
 8004df2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e00f      	b.n	8004e22 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	69da      	ldr	r2, [r3, #28]
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	bf0c      	ite	eq
 8004e12:	2301      	moveq	r3, #1
 8004e14:	2300      	movne	r3, #0
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	461a      	mov	r2, r3
 8004e1a:	79fb      	ldrb	r3, [r7, #7]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d0a6      	beq.n	8004d6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}

08004e2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e2a:	b480      	push	{r7}
 8004e2c:	b095      	sub	sp, #84	; 0x54
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e3a:	e853 3f00 	ldrex	r3, [r3]
 8004e3e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e42:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e50:	643b      	str	r3, [r7, #64]	; 0x40
 8004e52:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e54:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e58:	e841 2300 	strex	r3, r2, [r1]
 8004e5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d1e6      	bne.n	8004e32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	3308      	adds	r3, #8
 8004e6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e6c:	6a3b      	ldr	r3, [r7, #32]
 8004e6e:	e853 3f00 	ldrex	r3, [r3]
 8004e72:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	f023 0301 	bic.w	r3, r3, #1
 8004e7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	3308      	adds	r3, #8
 8004e82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e84:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e8c:	e841 2300 	strex	r3, r2, [r1]
 8004e90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1e5      	bne.n	8004e64 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d118      	bne.n	8004ed2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	e853 3f00 	ldrex	r3, [r3]
 8004eac:	60bb      	str	r3, [r7, #8]
   return(result);
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	f023 0310 	bic.w	r3, r3, #16
 8004eb4:	647b      	str	r3, [r7, #68]	; 0x44
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	461a      	mov	r2, r3
 8004ebc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ebe:	61bb      	str	r3, [r7, #24]
 8004ec0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec2:	6979      	ldr	r1, [r7, #20]
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	e841 2300 	strex	r3, r2, [r1]
 8004eca:	613b      	str	r3, [r7, #16]
   return(result);
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1e6      	bne.n	8004ea0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004ee6:	bf00      	nop
 8004ee8:	3754      	adds	r7, #84	; 0x54
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
	...

08004ef4 <__errno>:
 8004ef4:	4b01      	ldr	r3, [pc, #4]	; (8004efc <__errno+0x8>)
 8004ef6:	6818      	ldr	r0, [r3, #0]
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	2000000c 	.word	0x2000000c

08004f00 <__libc_init_array>:
 8004f00:	b570      	push	{r4, r5, r6, lr}
 8004f02:	4d0d      	ldr	r5, [pc, #52]	; (8004f38 <__libc_init_array+0x38>)
 8004f04:	4c0d      	ldr	r4, [pc, #52]	; (8004f3c <__libc_init_array+0x3c>)
 8004f06:	1b64      	subs	r4, r4, r5
 8004f08:	10a4      	asrs	r4, r4, #2
 8004f0a:	2600      	movs	r6, #0
 8004f0c:	42a6      	cmp	r6, r4
 8004f0e:	d109      	bne.n	8004f24 <__libc_init_array+0x24>
 8004f10:	4d0b      	ldr	r5, [pc, #44]	; (8004f40 <__libc_init_array+0x40>)
 8004f12:	4c0c      	ldr	r4, [pc, #48]	; (8004f44 <__libc_init_array+0x44>)
 8004f14:	f000 fc8e 	bl	8005834 <_init>
 8004f18:	1b64      	subs	r4, r4, r5
 8004f1a:	10a4      	asrs	r4, r4, #2
 8004f1c:	2600      	movs	r6, #0
 8004f1e:	42a6      	cmp	r6, r4
 8004f20:	d105      	bne.n	8004f2e <__libc_init_array+0x2e>
 8004f22:	bd70      	pop	{r4, r5, r6, pc}
 8004f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f28:	4798      	blx	r3
 8004f2a:	3601      	adds	r6, #1
 8004f2c:	e7ee      	b.n	8004f0c <__libc_init_array+0xc>
 8004f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f32:	4798      	blx	r3
 8004f34:	3601      	adds	r6, #1
 8004f36:	e7f2      	b.n	8004f1e <__libc_init_array+0x1e>
 8004f38:	080058bc 	.word	0x080058bc
 8004f3c:	080058bc 	.word	0x080058bc
 8004f40:	080058bc 	.word	0x080058bc
 8004f44:	080058c0 	.word	0x080058c0

08004f48 <memset>:
 8004f48:	4402      	add	r2, r0
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d100      	bne.n	8004f52 <memset+0xa>
 8004f50:	4770      	bx	lr
 8004f52:	f803 1b01 	strb.w	r1, [r3], #1
 8004f56:	e7f9      	b.n	8004f4c <memset+0x4>

08004f58 <siprintf>:
 8004f58:	b40e      	push	{r1, r2, r3}
 8004f5a:	b500      	push	{lr}
 8004f5c:	b09c      	sub	sp, #112	; 0x70
 8004f5e:	ab1d      	add	r3, sp, #116	; 0x74
 8004f60:	9002      	str	r0, [sp, #8]
 8004f62:	9006      	str	r0, [sp, #24]
 8004f64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004f68:	4809      	ldr	r0, [pc, #36]	; (8004f90 <siprintf+0x38>)
 8004f6a:	9107      	str	r1, [sp, #28]
 8004f6c:	9104      	str	r1, [sp, #16]
 8004f6e:	4909      	ldr	r1, [pc, #36]	; (8004f94 <siprintf+0x3c>)
 8004f70:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f74:	9105      	str	r1, [sp, #20]
 8004f76:	6800      	ldr	r0, [r0, #0]
 8004f78:	9301      	str	r3, [sp, #4]
 8004f7a:	a902      	add	r1, sp, #8
 8004f7c:	f000 f868 	bl	8005050 <_svfiprintf_r>
 8004f80:	9b02      	ldr	r3, [sp, #8]
 8004f82:	2200      	movs	r2, #0
 8004f84:	701a      	strb	r2, [r3, #0]
 8004f86:	b01c      	add	sp, #112	; 0x70
 8004f88:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f8c:	b003      	add	sp, #12
 8004f8e:	4770      	bx	lr
 8004f90:	2000000c 	.word	0x2000000c
 8004f94:	ffff0208 	.word	0xffff0208

08004f98 <__ssputs_r>:
 8004f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f9c:	688e      	ldr	r6, [r1, #8]
 8004f9e:	429e      	cmp	r6, r3
 8004fa0:	4682      	mov	sl, r0
 8004fa2:	460c      	mov	r4, r1
 8004fa4:	4690      	mov	r8, r2
 8004fa6:	461f      	mov	r7, r3
 8004fa8:	d838      	bhi.n	800501c <__ssputs_r+0x84>
 8004faa:	898a      	ldrh	r2, [r1, #12]
 8004fac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004fb0:	d032      	beq.n	8005018 <__ssputs_r+0x80>
 8004fb2:	6825      	ldr	r5, [r4, #0]
 8004fb4:	6909      	ldr	r1, [r1, #16]
 8004fb6:	eba5 0901 	sub.w	r9, r5, r1
 8004fba:	6965      	ldr	r5, [r4, #20]
 8004fbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004fc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	444b      	add	r3, r9
 8004fc8:	106d      	asrs	r5, r5, #1
 8004fca:	429d      	cmp	r5, r3
 8004fcc:	bf38      	it	cc
 8004fce:	461d      	movcc	r5, r3
 8004fd0:	0553      	lsls	r3, r2, #21
 8004fd2:	d531      	bpl.n	8005038 <__ssputs_r+0xa0>
 8004fd4:	4629      	mov	r1, r5
 8004fd6:	f000 fb63 	bl	80056a0 <_malloc_r>
 8004fda:	4606      	mov	r6, r0
 8004fdc:	b950      	cbnz	r0, 8004ff4 <__ssputs_r+0x5c>
 8004fde:	230c      	movs	r3, #12
 8004fe0:	f8ca 3000 	str.w	r3, [sl]
 8004fe4:	89a3      	ldrh	r3, [r4, #12]
 8004fe6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fea:	81a3      	strh	r3, [r4, #12]
 8004fec:	f04f 30ff 	mov.w	r0, #4294967295
 8004ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ff4:	6921      	ldr	r1, [r4, #16]
 8004ff6:	464a      	mov	r2, r9
 8004ff8:	f000 fabe 	bl	8005578 <memcpy>
 8004ffc:	89a3      	ldrh	r3, [r4, #12]
 8004ffe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005002:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005006:	81a3      	strh	r3, [r4, #12]
 8005008:	6126      	str	r6, [r4, #16]
 800500a:	6165      	str	r5, [r4, #20]
 800500c:	444e      	add	r6, r9
 800500e:	eba5 0509 	sub.w	r5, r5, r9
 8005012:	6026      	str	r6, [r4, #0]
 8005014:	60a5      	str	r5, [r4, #8]
 8005016:	463e      	mov	r6, r7
 8005018:	42be      	cmp	r6, r7
 800501a:	d900      	bls.n	800501e <__ssputs_r+0x86>
 800501c:	463e      	mov	r6, r7
 800501e:	6820      	ldr	r0, [r4, #0]
 8005020:	4632      	mov	r2, r6
 8005022:	4641      	mov	r1, r8
 8005024:	f000 fab6 	bl	8005594 <memmove>
 8005028:	68a3      	ldr	r3, [r4, #8]
 800502a:	1b9b      	subs	r3, r3, r6
 800502c:	60a3      	str	r3, [r4, #8]
 800502e:	6823      	ldr	r3, [r4, #0]
 8005030:	4433      	add	r3, r6
 8005032:	6023      	str	r3, [r4, #0]
 8005034:	2000      	movs	r0, #0
 8005036:	e7db      	b.n	8004ff0 <__ssputs_r+0x58>
 8005038:	462a      	mov	r2, r5
 800503a:	f000 fba5 	bl	8005788 <_realloc_r>
 800503e:	4606      	mov	r6, r0
 8005040:	2800      	cmp	r0, #0
 8005042:	d1e1      	bne.n	8005008 <__ssputs_r+0x70>
 8005044:	6921      	ldr	r1, [r4, #16]
 8005046:	4650      	mov	r0, sl
 8005048:	f000 fabe 	bl	80055c8 <_free_r>
 800504c:	e7c7      	b.n	8004fde <__ssputs_r+0x46>
	...

08005050 <_svfiprintf_r>:
 8005050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005054:	4698      	mov	r8, r3
 8005056:	898b      	ldrh	r3, [r1, #12]
 8005058:	061b      	lsls	r3, r3, #24
 800505a:	b09d      	sub	sp, #116	; 0x74
 800505c:	4607      	mov	r7, r0
 800505e:	460d      	mov	r5, r1
 8005060:	4614      	mov	r4, r2
 8005062:	d50e      	bpl.n	8005082 <_svfiprintf_r+0x32>
 8005064:	690b      	ldr	r3, [r1, #16]
 8005066:	b963      	cbnz	r3, 8005082 <_svfiprintf_r+0x32>
 8005068:	2140      	movs	r1, #64	; 0x40
 800506a:	f000 fb19 	bl	80056a0 <_malloc_r>
 800506e:	6028      	str	r0, [r5, #0]
 8005070:	6128      	str	r0, [r5, #16]
 8005072:	b920      	cbnz	r0, 800507e <_svfiprintf_r+0x2e>
 8005074:	230c      	movs	r3, #12
 8005076:	603b      	str	r3, [r7, #0]
 8005078:	f04f 30ff 	mov.w	r0, #4294967295
 800507c:	e0d1      	b.n	8005222 <_svfiprintf_r+0x1d2>
 800507e:	2340      	movs	r3, #64	; 0x40
 8005080:	616b      	str	r3, [r5, #20]
 8005082:	2300      	movs	r3, #0
 8005084:	9309      	str	r3, [sp, #36]	; 0x24
 8005086:	2320      	movs	r3, #32
 8005088:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800508c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005090:	2330      	movs	r3, #48	; 0x30
 8005092:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800523c <_svfiprintf_r+0x1ec>
 8005096:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800509a:	f04f 0901 	mov.w	r9, #1
 800509e:	4623      	mov	r3, r4
 80050a0:	469a      	mov	sl, r3
 80050a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050a6:	b10a      	cbz	r2, 80050ac <_svfiprintf_r+0x5c>
 80050a8:	2a25      	cmp	r2, #37	; 0x25
 80050aa:	d1f9      	bne.n	80050a0 <_svfiprintf_r+0x50>
 80050ac:	ebba 0b04 	subs.w	fp, sl, r4
 80050b0:	d00b      	beq.n	80050ca <_svfiprintf_r+0x7a>
 80050b2:	465b      	mov	r3, fp
 80050b4:	4622      	mov	r2, r4
 80050b6:	4629      	mov	r1, r5
 80050b8:	4638      	mov	r0, r7
 80050ba:	f7ff ff6d 	bl	8004f98 <__ssputs_r>
 80050be:	3001      	adds	r0, #1
 80050c0:	f000 80aa 	beq.w	8005218 <_svfiprintf_r+0x1c8>
 80050c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050c6:	445a      	add	r2, fp
 80050c8:	9209      	str	r2, [sp, #36]	; 0x24
 80050ca:	f89a 3000 	ldrb.w	r3, [sl]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f000 80a2 	beq.w	8005218 <_svfiprintf_r+0x1c8>
 80050d4:	2300      	movs	r3, #0
 80050d6:	f04f 32ff 	mov.w	r2, #4294967295
 80050da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050de:	f10a 0a01 	add.w	sl, sl, #1
 80050e2:	9304      	str	r3, [sp, #16]
 80050e4:	9307      	str	r3, [sp, #28]
 80050e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050ea:	931a      	str	r3, [sp, #104]	; 0x68
 80050ec:	4654      	mov	r4, sl
 80050ee:	2205      	movs	r2, #5
 80050f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050f4:	4851      	ldr	r0, [pc, #324]	; (800523c <_svfiprintf_r+0x1ec>)
 80050f6:	f7fb f873 	bl	80001e0 <memchr>
 80050fa:	9a04      	ldr	r2, [sp, #16]
 80050fc:	b9d8      	cbnz	r0, 8005136 <_svfiprintf_r+0xe6>
 80050fe:	06d0      	lsls	r0, r2, #27
 8005100:	bf44      	itt	mi
 8005102:	2320      	movmi	r3, #32
 8005104:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005108:	0711      	lsls	r1, r2, #28
 800510a:	bf44      	itt	mi
 800510c:	232b      	movmi	r3, #43	; 0x2b
 800510e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005112:	f89a 3000 	ldrb.w	r3, [sl]
 8005116:	2b2a      	cmp	r3, #42	; 0x2a
 8005118:	d015      	beq.n	8005146 <_svfiprintf_r+0xf6>
 800511a:	9a07      	ldr	r2, [sp, #28]
 800511c:	4654      	mov	r4, sl
 800511e:	2000      	movs	r0, #0
 8005120:	f04f 0c0a 	mov.w	ip, #10
 8005124:	4621      	mov	r1, r4
 8005126:	f811 3b01 	ldrb.w	r3, [r1], #1
 800512a:	3b30      	subs	r3, #48	; 0x30
 800512c:	2b09      	cmp	r3, #9
 800512e:	d94e      	bls.n	80051ce <_svfiprintf_r+0x17e>
 8005130:	b1b0      	cbz	r0, 8005160 <_svfiprintf_r+0x110>
 8005132:	9207      	str	r2, [sp, #28]
 8005134:	e014      	b.n	8005160 <_svfiprintf_r+0x110>
 8005136:	eba0 0308 	sub.w	r3, r0, r8
 800513a:	fa09 f303 	lsl.w	r3, r9, r3
 800513e:	4313      	orrs	r3, r2
 8005140:	9304      	str	r3, [sp, #16]
 8005142:	46a2      	mov	sl, r4
 8005144:	e7d2      	b.n	80050ec <_svfiprintf_r+0x9c>
 8005146:	9b03      	ldr	r3, [sp, #12]
 8005148:	1d19      	adds	r1, r3, #4
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	9103      	str	r1, [sp, #12]
 800514e:	2b00      	cmp	r3, #0
 8005150:	bfbb      	ittet	lt
 8005152:	425b      	neglt	r3, r3
 8005154:	f042 0202 	orrlt.w	r2, r2, #2
 8005158:	9307      	strge	r3, [sp, #28]
 800515a:	9307      	strlt	r3, [sp, #28]
 800515c:	bfb8      	it	lt
 800515e:	9204      	strlt	r2, [sp, #16]
 8005160:	7823      	ldrb	r3, [r4, #0]
 8005162:	2b2e      	cmp	r3, #46	; 0x2e
 8005164:	d10c      	bne.n	8005180 <_svfiprintf_r+0x130>
 8005166:	7863      	ldrb	r3, [r4, #1]
 8005168:	2b2a      	cmp	r3, #42	; 0x2a
 800516a:	d135      	bne.n	80051d8 <_svfiprintf_r+0x188>
 800516c:	9b03      	ldr	r3, [sp, #12]
 800516e:	1d1a      	adds	r2, r3, #4
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	9203      	str	r2, [sp, #12]
 8005174:	2b00      	cmp	r3, #0
 8005176:	bfb8      	it	lt
 8005178:	f04f 33ff 	movlt.w	r3, #4294967295
 800517c:	3402      	adds	r4, #2
 800517e:	9305      	str	r3, [sp, #20]
 8005180:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800524c <_svfiprintf_r+0x1fc>
 8005184:	7821      	ldrb	r1, [r4, #0]
 8005186:	2203      	movs	r2, #3
 8005188:	4650      	mov	r0, sl
 800518a:	f7fb f829 	bl	80001e0 <memchr>
 800518e:	b140      	cbz	r0, 80051a2 <_svfiprintf_r+0x152>
 8005190:	2340      	movs	r3, #64	; 0x40
 8005192:	eba0 000a 	sub.w	r0, r0, sl
 8005196:	fa03 f000 	lsl.w	r0, r3, r0
 800519a:	9b04      	ldr	r3, [sp, #16]
 800519c:	4303      	orrs	r3, r0
 800519e:	3401      	adds	r4, #1
 80051a0:	9304      	str	r3, [sp, #16]
 80051a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051a6:	4826      	ldr	r0, [pc, #152]	; (8005240 <_svfiprintf_r+0x1f0>)
 80051a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051ac:	2206      	movs	r2, #6
 80051ae:	f7fb f817 	bl	80001e0 <memchr>
 80051b2:	2800      	cmp	r0, #0
 80051b4:	d038      	beq.n	8005228 <_svfiprintf_r+0x1d8>
 80051b6:	4b23      	ldr	r3, [pc, #140]	; (8005244 <_svfiprintf_r+0x1f4>)
 80051b8:	bb1b      	cbnz	r3, 8005202 <_svfiprintf_r+0x1b2>
 80051ba:	9b03      	ldr	r3, [sp, #12]
 80051bc:	3307      	adds	r3, #7
 80051be:	f023 0307 	bic.w	r3, r3, #7
 80051c2:	3308      	adds	r3, #8
 80051c4:	9303      	str	r3, [sp, #12]
 80051c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051c8:	4433      	add	r3, r6
 80051ca:	9309      	str	r3, [sp, #36]	; 0x24
 80051cc:	e767      	b.n	800509e <_svfiprintf_r+0x4e>
 80051ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80051d2:	460c      	mov	r4, r1
 80051d4:	2001      	movs	r0, #1
 80051d6:	e7a5      	b.n	8005124 <_svfiprintf_r+0xd4>
 80051d8:	2300      	movs	r3, #0
 80051da:	3401      	adds	r4, #1
 80051dc:	9305      	str	r3, [sp, #20]
 80051de:	4619      	mov	r1, r3
 80051e0:	f04f 0c0a 	mov.w	ip, #10
 80051e4:	4620      	mov	r0, r4
 80051e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051ea:	3a30      	subs	r2, #48	; 0x30
 80051ec:	2a09      	cmp	r2, #9
 80051ee:	d903      	bls.n	80051f8 <_svfiprintf_r+0x1a8>
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d0c5      	beq.n	8005180 <_svfiprintf_r+0x130>
 80051f4:	9105      	str	r1, [sp, #20]
 80051f6:	e7c3      	b.n	8005180 <_svfiprintf_r+0x130>
 80051f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80051fc:	4604      	mov	r4, r0
 80051fe:	2301      	movs	r3, #1
 8005200:	e7f0      	b.n	80051e4 <_svfiprintf_r+0x194>
 8005202:	ab03      	add	r3, sp, #12
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	462a      	mov	r2, r5
 8005208:	4b0f      	ldr	r3, [pc, #60]	; (8005248 <_svfiprintf_r+0x1f8>)
 800520a:	a904      	add	r1, sp, #16
 800520c:	4638      	mov	r0, r7
 800520e:	f3af 8000 	nop.w
 8005212:	1c42      	adds	r2, r0, #1
 8005214:	4606      	mov	r6, r0
 8005216:	d1d6      	bne.n	80051c6 <_svfiprintf_r+0x176>
 8005218:	89ab      	ldrh	r3, [r5, #12]
 800521a:	065b      	lsls	r3, r3, #25
 800521c:	f53f af2c 	bmi.w	8005078 <_svfiprintf_r+0x28>
 8005220:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005222:	b01d      	add	sp, #116	; 0x74
 8005224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005228:	ab03      	add	r3, sp, #12
 800522a:	9300      	str	r3, [sp, #0]
 800522c:	462a      	mov	r2, r5
 800522e:	4b06      	ldr	r3, [pc, #24]	; (8005248 <_svfiprintf_r+0x1f8>)
 8005230:	a904      	add	r1, sp, #16
 8005232:	4638      	mov	r0, r7
 8005234:	f000 f87a 	bl	800532c <_printf_i>
 8005238:	e7eb      	b.n	8005212 <_svfiprintf_r+0x1c2>
 800523a:	bf00      	nop
 800523c:	08005888 	.word	0x08005888
 8005240:	08005892 	.word	0x08005892
 8005244:	00000000 	.word	0x00000000
 8005248:	08004f99 	.word	0x08004f99
 800524c:	0800588e 	.word	0x0800588e

08005250 <_printf_common>:
 8005250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005254:	4616      	mov	r6, r2
 8005256:	4699      	mov	r9, r3
 8005258:	688a      	ldr	r2, [r1, #8]
 800525a:	690b      	ldr	r3, [r1, #16]
 800525c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005260:	4293      	cmp	r3, r2
 8005262:	bfb8      	it	lt
 8005264:	4613      	movlt	r3, r2
 8005266:	6033      	str	r3, [r6, #0]
 8005268:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800526c:	4607      	mov	r7, r0
 800526e:	460c      	mov	r4, r1
 8005270:	b10a      	cbz	r2, 8005276 <_printf_common+0x26>
 8005272:	3301      	adds	r3, #1
 8005274:	6033      	str	r3, [r6, #0]
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	0699      	lsls	r1, r3, #26
 800527a:	bf42      	ittt	mi
 800527c:	6833      	ldrmi	r3, [r6, #0]
 800527e:	3302      	addmi	r3, #2
 8005280:	6033      	strmi	r3, [r6, #0]
 8005282:	6825      	ldr	r5, [r4, #0]
 8005284:	f015 0506 	ands.w	r5, r5, #6
 8005288:	d106      	bne.n	8005298 <_printf_common+0x48>
 800528a:	f104 0a19 	add.w	sl, r4, #25
 800528e:	68e3      	ldr	r3, [r4, #12]
 8005290:	6832      	ldr	r2, [r6, #0]
 8005292:	1a9b      	subs	r3, r3, r2
 8005294:	42ab      	cmp	r3, r5
 8005296:	dc26      	bgt.n	80052e6 <_printf_common+0x96>
 8005298:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800529c:	1e13      	subs	r3, r2, #0
 800529e:	6822      	ldr	r2, [r4, #0]
 80052a0:	bf18      	it	ne
 80052a2:	2301      	movne	r3, #1
 80052a4:	0692      	lsls	r2, r2, #26
 80052a6:	d42b      	bmi.n	8005300 <_printf_common+0xb0>
 80052a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052ac:	4649      	mov	r1, r9
 80052ae:	4638      	mov	r0, r7
 80052b0:	47c0      	blx	r8
 80052b2:	3001      	adds	r0, #1
 80052b4:	d01e      	beq.n	80052f4 <_printf_common+0xa4>
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	68e5      	ldr	r5, [r4, #12]
 80052ba:	6832      	ldr	r2, [r6, #0]
 80052bc:	f003 0306 	and.w	r3, r3, #6
 80052c0:	2b04      	cmp	r3, #4
 80052c2:	bf08      	it	eq
 80052c4:	1aad      	subeq	r5, r5, r2
 80052c6:	68a3      	ldr	r3, [r4, #8]
 80052c8:	6922      	ldr	r2, [r4, #16]
 80052ca:	bf0c      	ite	eq
 80052cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052d0:	2500      	movne	r5, #0
 80052d2:	4293      	cmp	r3, r2
 80052d4:	bfc4      	itt	gt
 80052d6:	1a9b      	subgt	r3, r3, r2
 80052d8:	18ed      	addgt	r5, r5, r3
 80052da:	2600      	movs	r6, #0
 80052dc:	341a      	adds	r4, #26
 80052de:	42b5      	cmp	r5, r6
 80052e0:	d11a      	bne.n	8005318 <_printf_common+0xc8>
 80052e2:	2000      	movs	r0, #0
 80052e4:	e008      	b.n	80052f8 <_printf_common+0xa8>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4652      	mov	r2, sl
 80052ea:	4649      	mov	r1, r9
 80052ec:	4638      	mov	r0, r7
 80052ee:	47c0      	blx	r8
 80052f0:	3001      	adds	r0, #1
 80052f2:	d103      	bne.n	80052fc <_printf_common+0xac>
 80052f4:	f04f 30ff 	mov.w	r0, #4294967295
 80052f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052fc:	3501      	adds	r5, #1
 80052fe:	e7c6      	b.n	800528e <_printf_common+0x3e>
 8005300:	18e1      	adds	r1, r4, r3
 8005302:	1c5a      	adds	r2, r3, #1
 8005304:	2030      	movs	r0, #48	; 0x30
 8005306:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800530a:	4422      	add	r2, r4
 800530c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005310:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005314:	3302      	adds	r3, #2
 8005316:	e7c7      	b.n	80052a8 <_printf_common+0x58>
 8005318:	2301      	movs	r3, #1
 800531a:	4622      	mov	r2, r4
 800531c:	4649      	mov	r1, r9
 800531e:	4638      	mov	r0, r7
 8005320:	47c0      	blx	r8
 8005322:	3001      	adds	r0, #1
 8005324:	d0e6      	beq.n	80052f4 <_printf_common+0xa4>
 8005326:	3601      	adds	r6, #1
 8005328:	e7d9      	b.n	80052de <_printf_common+0x8e>
	...

0800532c <_printf_i>:
 800532c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005330:	7e0f      	ldrb	r7, [r1, #24]
 8005332:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005334:	2f78      	cmp	r7, #120	; 0x78
 8005336:	4691      	mov	r9, r2
 8005338:	4680      	mov	r8, r0
 800533a:	460c      	mov	r4, r1
 800533c:	469a      	mov	sl, r3
 800533e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005342:	d807      	bhi.n	8005354 <_printf_i+0x28>
 8005344:	2f62      	cmp	r7, #98	; 0x62
 8005346:	d80a      	bhi.n	800535e <_printf_i+0x32>
 8005348:	2f00      	cmp	r7, #0
 800534a:	f000 80d8 	beq.w	80054fe <_printf_i+0x1d2>
 800534e:	2f58      	cmp	r7, #88	; 0x58
 8005350:	f000 80a3 	beq.w	800549a <_printf_i+0x16e>
 8005354:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005358:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800535c:	e03a      	b.n	80053d4 <_printf_i+0xa8>
 800535e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005362:	2b15      	cmp	r3, #21
 8005364:	d8f6      	bhi.n	8005354 <_printf_i+0x28>
 8005366:	a101      	add	r1, pc, #4	; (adr r1, 800536c <_printf_i+0x40>)
 8005368:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800536c:	080053c5 	.word	0x080053c5
 8005370:	080053d9 	.word	0x080053d9
 8005374:	08005355 	.word	0x08005355
 8005378:	08005355 	.word	0x08005355
 800537c:	08005355 	.word	0x08005355
 8005380:	08005355 	.word	0x08005355
 8005384:	080053d9 	.word	0x080053d9
 8005388:	08005355 	.word	0x08005355
 800538c:	08005355 	.word	0x08005355
 8005390:	08005355 	.word	0x08005355
 8005394:	08005355 	.word	0x08005355
 8005398:	080054e5 	.word	0x080054e5
 800539c:	08005409 	.word	0x08005409
 80053a0:	080054c7 	.word	0x080054c7
 80053a4:	08005355 	.word	0x08005355
 80053a8:	08005355 	.word	0x08005355
 80053ac:	08005507 	.word	0x08005507
 80053b0:	08005355 	.word	0x08005355
 80053b4:	08005409 	.word	0x08005409
 80053b8:	08005355 	.word	0x08005355
 80053bc:	08005355 	.word	0x08005355
 80053c0:	080054cf 	.word	0x080054cf
 80053c4:	682b      	ldr	r3, [r5, #0]
 80053c6:	1d1a      	adds	r2, r3, #4
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	602a      	str	r2, [r5, #0]
 80053cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053d4:	2301      	movs	r3, #1
 80053d6:	e0a3      	b.n	8005520 <_printf_i+0x1f4>
 80053d8:	6820      	ldr	r0, [r4, #0]
 80053da:	6829      	ldr	r1, [r5, #0]
 80053dc:	0606      	lsls	r6, r0, #24
 80053de:	f101 0304 	add.w	r3, r1, #4
 80053e2:	d50a      	bpl.n	80053fa <_printf_i+0xce>
 80053e4:	680e      	ldr	r6, [r1, #0]
 80053e6:	602b      	str	r3, [r5, #0]
 80053e8:	2e00      	cmp	r6, #0
 80053ea:	da03      	bge.n	80053f4 <_printf_i+0xc8>
 80053ec:	232d      	movs	r3, #45	; 0x2d
 80053ee:	4276      	negs	r6, r6
 80053f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053f4:	485e      	ldr	r0, [pc, #376]	; (8005570 <_printf_i+0x244>)
 80053f6:	230a      	movs	r3, #10
 80053f8:	e019      	b.n	800542e <_printf_i+0x102>
 80053fa:	680e      	ldr	r6, [r1, #0]
 80053fc:	602b      	str	r3, [r5, #0]
 80053fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005402:	bf18      	it	ne
 8005404:	b236      	sxthne	r6, r6
 8005406:	e7ef      	b.n	80053e8 <_printf_i+0xbc>
 8005408:	682b      	ldr	r3, [r5, #0]
 800540a:	6820      	ldr	r0, [r4, #0]
 800540c:	1d19      	adds	r1, r3, #4
 800540e:	6029      	str	r1, [r5, #0]
 8005410:	0601      	lsls	r1, r0, #24
 8005412:	d501      	bpl.n	8005418 <_printf_i+0xec>
 8005414:	681e      	ldr	r6, [r3, #0]
 8005416:	e002      	b.n	800541e <_printf_i+0xf2>
 8005418:	0646      	lsls	r6, r0, #25
 800541a:	d5fb      	bpl.n	8005414 <_printf_i+0xe8>
 800541c:	881e      	ldrh	r6, [r3, #0]
 800541e:	4854      	ldr	r0, [pc, #336]	; (8005570 <_printf_i+0x244>)
 8005420:	2f6f      	cmp	r7, #111	; 0x6f
 8005422:	bf0c      	ite	eq
 8005424:	2308      	moveq	r3, #8
 8005426:	230a      	movne	r3, #10
 8005428:	2100      	movs	r1, #0
 800542a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800542e:	6865      	ldr	r5, [r4, #4]
 8005430:	60a5      	str	r5, [r4, #8]
 8005432:	2d00      	cmp	r5, #0
 8005434:	bfa2      	ittt	ge
 8005436:	6821      	ldrge	r1, [r4, #0]
 8005438:	f021 0104 	bicge.w	r1, r1, #4
 800543c:	6021      	strge	r1, [r4, #0]
 800543e:	b90e      	cbnz	r6, 8005444 <_printf_i+0x118>
 8005440:	2d00      	cmp	r5, #0
 8005442:	d04d      	beq.n	80054e0 <_printf_i+0x1b4>
 8005444:	4615      	mov	r5, r2
 8005446:	fbb6 f1f3 	udiv	r1, r6, r3
 800544a:	fb03 6711 	mls	r7, r3, r1, r6
 800544e:	5dc7      	ldrb	r7, [r0, r7]
 8005450:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005454:	4637      	mov	r7, r6
 8005456:	42bb      	cmp	r3, r7
 8005458:	460e      	mov	r6, r1
 800545a:	d9f4      	bls.n	8005446 <_printf_i+0x11a>
 800545c:	2b08      	cmp	r3, #8
 800545e:	d10b      	bne.n	8005478 <_printf_i+0x14c>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	07de      	lsls	r6, r3, #31
 8005464:	d508      	bpl.n	8005478 <_printf_i+0x14c>
 8005466:	6923      	ldr	r3, [r4, #16]
 8005468:	6861      	ldr	r1, [r4, #4]
 800546a:	4299      	cmp	r1, r3
 800546c:	bfde      	ittt	le
 800546e:	2330      	movle	r3, #48	; 0x30
 8005470:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005474:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005478:	1b52      	subs	r2, r2, r5
 800547a:	6122      	str	r2, [r4, #16]
 800547c:	f8cd a000 	str.w	sl, [sp]
 8005480:	464b      	mov	r3, r9
 8005482:	aa03      	add	r2, sp, #12
 8005484:	4621      	mov	r1, r4
 8005486:	4640      	mov	r0, r8
 8005488:	f7ff fee2 	bl	8005250 <_printf_common>
 800548c:	3001      	adds	r0, #1
 800548e:	d14c      	bne.n	800552a <_printf_i+0x1fe>
 8005490:	f04f 30ff 	mov.w	r0, #4294967295
 8005494:	b004      	add	sp, #16
 8005496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800549a:	4835      	ldr	r0, [pc, #212]	; (8005570 <_printf_i+0x244>)
 800549c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80054a0:	6829      	ldr	r1, [r5, #0]
 80054a2:	6823      	ldr	r3, [r4, #0]
 80054a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80054a8:	6029      	str	r1, [r5, #0]
 80054aa:	061d      	lsls	r5, r3, #24
 80054ac:	d514      	bpl.n	80054d8 <_printf_i+0x1ac>
 80054ae:	07df      	lsls	r7, r3, #31
 80054b0:	bf44      	itt	mi
 80054b2:	f043 0320 	orrmi.w	r3, r3, #32
 80054b6:	6023      	strmi	r3, [r4, #0]
 80054b8:	b91e      	cbnz	r6, 80054c2 <_printf_i+0x196>
 80054ba:	6823      	ldr	r3, [r4, #0]
 80054bc:	f023 0320 	bic.w	r3, r3, #32
 80054c0:	6023      	str	r3, [r4, #0]
 80054c2:	2310      	movs	r3, #16
 80054c4:	e7b0      	b.n	8005428 <_printf_i+0xfc>
 80054c6:	6823      	ldr	r3, [r4, #0]
 80054c8:	f043 0320 	orr.w	r3, r3, #32
 80054cc:	6023      	str	r3, [r4, #0]
 80054ce:	2378      	movs	r3, #120	; 0x78
 80054d0:	4828      	ldr	r0, [pc, #160]	; (8005574 <_printf_i+0x248>)
 80054d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80054d6:	e7e3      	b.n	80054a0 <_printf_i+0x174>
 80054d8:	0659      	lsls	r1, r3, #25
 80054da:	bf48      	it	mi
 80054dc:	b2b6      	uxthmi	r6, r6
 80054de:	e7e6      	b.n	80054ae <_printf_i+0x182>
 80054e0:	4615      	mov	r5, r2
 80054e2:	e7bb      	b.n	800545c <_printf_i+0x130>
 80054e4:	682b      	ldr	r3, [r5, #0]
 80054e6:	6826      	ldr	r6, [r4, #0]
 80054e8:	6961      	ldr	r1, [r4, #20]
 80054ea:	1d18      	adds	r0, r3, #4
 80054ec:	6028      	str	r0, [r5, #0]
 80054ee:	0635      	lsls	r5, r6, #24
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	d501      	bpl.n	80054f8 <_printf_i+0x1cc>
 80054f4:	6019      	str	r1, [r3, #0]
 80054f6:	e002      	b.n	80054fe <_printf_i+0x1d2>
 80054f8:	0670      	lsls	r0, r6, #25
 80054fa:	d5fb      	bpl.n	80054f4 <_printf_i+0x1c8>
 80054fc:	8019      	strh	r1, [r3, #0]
 80054fe:	2300      	movs	r3, #0
 8005500:	6123      	str	r3, [r4, #16]
 8005502:	4615      	mov	r5, r2
 8005504:	e7ba      	b.n	800547c <_printf_i+0x150>
 8005506:	682b      	ldr	r3, [r5, #0]
 8005508:	1d1a      	adds	r2, r3, #4
 800550a:	602a      	str	r2, [r5, #0]
 800550c:	681d      	ldr	r5, [r3, #0]
 800550e:	6862      	ldr	r2, [r4, #4]
 8005510:	2100      	movs	r1, #0
 8005512:	4628      	mov	r0, r5
 8005514:	f7fa fe64 	bl	80001e0 <memchr>
 8005518:	b108      	cbz	r0, 800551e <_printf_i+0x1f2>
 800551a:	1b40      	subs	r0, r0, r5
 800551c:	6060      	str	r0, [r4, #4]
 800551e:	6863      	ldr	r3, [r4, #4]
 8005520:	6123      	str	r3, [r4, #16]
 8005522:	2300      	movs	r3, #0
 8005524:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005528:	e7a8      	b.n	800547c <_printf_i+0x150>
 800552a:	6923      	ldr	r3, [r4, #16]
 800552c:	462a      	mov	r2, r5
 800552e:	4649      	mov	r1, r9
 8005530:	4640      	mov	r0, r8
 8005532:	47d0      	blx	sl
 8005534:	3001      	adds	r0, #1
 8005536:	d0ab      	beq.n	8005490 <_printf_i+0x164>
 8005538:	6823      	ldr	r3, [r4, #0]
 800553a:	079b      	lsls	r3, r3, #30
 800553c:	d413      	bmi.n	8005566 <_printf_i+0x23a>
 800553e:	68e0      	ldr	r0, [r4, #12]
 8005540:	9b03      	ldr	r3, [sp, #12]
 8005542:	4298      	cmp	r0, r3
 8005544:	bfb8      	it	lt
 8005546:	4618      	movlt	r0, r3
 8005548:	e7a4      	b.n	8005494 <_printf_i+0x168>
 800554a:	2301      	movs	r3, #1
 800554c:	4632      	mov	r2, r6
 800554e:	4649      	mov	r1, r9
 8005550:	4640      	mov	r0, r8
 8005552:	47d0      	blx	sl
 8005554:	3001      	adds	r0, #1
 8005556:	d09b      	beq.n	8005490 <_printf_i+0x164>
 8005558:	3501      	adds	r5, #1
 800555a:	68e3      	ldr	r3, [r4, #12]
 800555c:	9903      	ldr	r1, [sp, #12]
 800555e:	1a5b      	subs	r3, r3, r1
 8005560:	42ab      	cmp	r3, r5
 8005562:	dcf2      	bgt.n	800554a <_printf_i+0x21e>
 8005564:	e7eb      	b.n	800553e <_printf_i+0x212>
 8005566:	2500      	movs	r5, #0
 8005568:	f104 0619 	add.w	r6, r4, #25
 800556c:	e7f5      	b.n	800555a <_printf_i+0x22e>
 800556e:	bf00      	nop
 8005570:	08005899 	.word	0x08005899
 8005574:	080058aa 	.word	0x080058aa

08005578 <memcpy>:
 8005578:	440a      	add	r2, r1
 800557a:	4291      	cmp	r1, r2
 800557c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005580:	d100      	bne.n	8005584 <memcpy+0xc>
 8005582:	4770      	bx	lr
 8005584:	b510      	push	{r4, lr}
 8005586:	f811 4b01 	ldrb.w	r4, [r1], #1
 800558a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800558e:	4291      	cmp	r1, r2
 8005590:	d1f9      	bne.n	8005586 <memcpy+0xe>
 8005592:	bd10      	pop	{r4, pc}

08005594 <memmove>:
 8005594:	4288      	cmp	r0, r1
 8005596:	b510      	push	{r4, lr}
 8005598:	eb01 0402 	add.w	r4, r1, r2
 800559c:	d902      	bls.n	80055a4 <memmove+0x10>
 800559e:	4284      	cmp	r4, r0
 80055a0:	4623      	mov	r3, r4
 80055a2:	d807      	bhi.n	80055b4 <memmove+0x20>
 80055a4:	1e43      	subs	r3, r0, #1
 80055a6:	42a1      	cmp	r1, r4
 80055a8:	d008      	beq.n	80055bc <memmove+0x28>
 80055aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80055ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80055b2:	e7f8      	b.n	80055a6 <memmove+0x12>
 80055b4:	4402      	add	r2, r0
 80055b6:	4601      	mov	r1, r0
 80055b8:	428a      	cmp	r2, r1
 80055ba:	d100      	bne.n	80055be <memmove+0x2a>
 80055bc:	bd10      	pop	{r4, pc}
 80055be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80055c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80055c6:	e7f7      	b.n	80055b8 <memmove+0x24>

080055c8 <_free_r>:
 80055c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80055ca:	2900      	cmp	r1, #0
 80055cc:	d044      	beq.n	8005658 <_free_r+0x90>
 80055ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055d2:	9001      	str	r0, [sp, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f1a1 0404 	sub.w	r4, r1, #4
 80055da:	bfb8      	it	lt
 80055dc:	18e4      	addlt	r4, r4, r3
 80055de:	f000 f913 	bl	8005808 <__malloc_lock>
 80055e2:	4a1e      	ldr	r2, [pc, #120]	; (800565c <_free_r+0x94>)
 80055e4:	9801      	ldr	r0, [sp, #4]
 80055e6:	6813      	ldr	r3, [r2, #0]
 80055e8:	b933      	cbnz	r3, 80055f8 <_free_r+0x30>
 80055ea:	6063      	str	r3, [r4, #4]
 80055ec:	6014      	str	r4, [r2, #0]
 80055ee:	b003      	add	sp, #12
 80055f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055f4:	f000 b90e 	b.w	8005814 <__malloc_unlock>
 80055f8:	42a3      	cmp	r3, r4
 80055fa:	d908      	bls.n	800560e <_free_r+0x46>
 80055fc:	6825      	ldr	r5, [r4, #0]
 80055fe:	1961      	adds	r1, r4, r5
 8005600:	428b      	cmp	r3, r1
 8005602:	bf01      	itttt	eq
 8005604:	6819      	ldreq	r1, [r3, #0]
 8005606:	685b      	ldreq	r3, [r3, #4]
 8005608:	1949      	addeq	r1, r1, r5
 800560a:	6021      	streq	r1, [r4, #0]
 800560c:	e7ed      	b.n	80055ea <_free_r+0x22>
 800560e:	461a      	mov	r2, r3
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	b10b      	cbz	r3, 8005618 <_free_r+0x50>
 8005614:	42a3      	cmp	r3, r4
 8005616:	d9fa      	bls.n	800560e <_free_r+0x46>
 8005618:	6811      	ldr	r1, [r2, #0]
 800561a:	1855      	adds	r5, r2, r1
 800561c:	42a5      	cmp	r5, r4
 800561e:	d10b      	bne.n	8005638 <_free_r+0x70>
 8005620:	6824      	ldr	r4, [r4, #0]
 8005622:	4421      	add	r1, r4
 8005624:	1854      	adds	r4, r2, r1
 8005626:	42a3      	cmp	r3, r4
 8005628:	6011      	str	r1, [r2, #0]
 800562a:	d1e0      	bne.n	80055ee <_free_r+0x26>
 800562c:	681c      	ldr	r4, [r3, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	6053      	str	r3, [r2, #4]
 8005632:	4421      	add	r1, r4
 8005634:	6011      	str	r1, [r2, #0]
 8005636:	e7da      	b.n	80055ee <_free_r+0x26>
 8005638:	d902      	bls.n	8005640 <_free_r+0x78>
 800563a:	230c      	movs	r3, #12
 800563c:	6003      	str	r3, [r0, #0]
 800563e:	e7d6      	b.n	80055ee <_free_r+0x26>
 8005640:	6825      	ldr	r5, [r4, #0]
 8005642:	1961      	adds	r1, r4, r5
 8005644:	428b      	cmp	r3, r1
 8005646:	bf04      	itt	eq
 8005648:	6819      	ldreq	r1, [r3, #0]
 800564a:	685b      	ldreq	r3, [r3, #4]
 800564c:	6063      	str	r3, [r4, #4]
 800564e:	bf04      	itt	eq
 8005650:	1949      	addeq	r1, r1, r5
 8005652:	6021      	streq	r1, [r4, #0]
 8005654:	6054      	str	r4, [r2, #4]
 8005656:	e7ca      	b.n	80055ee <_free_r+0x26>
 8005658:	b003      	add	sp, #12
 800565a:	bd30      	pop	{r4, r5, pc}
 800565c:	200002b4 	.word	0x200002b4

08005660 <sbrk_aligned>:
 8005660:	b570      	push	{r4, r5, r6, lr}
 8005662:	4e0e      	ldr	r6, [pc, #56]	; (800569c <sbrk_aligned+0x3c>)
 8005664:	460c      	mov	r4, r1
 8005666:	6831      	ldr	r1, [r6, #0]
 8005668:	4605      	mov	r5, r0
 800566a:	b911      	cbnz	r1, 8005672 <sbrk_aligned+0x12>
 800566c:	f000 f8bc 	bl	80057e8 <_sbrk_r>
 8005670:	6030      	str	r0, [r6, #0]
 8005672:	4621      	mov	r1, r4
 8005674:	4628      	mov	r0, r5
 8005676:	f000 f8b7 	bl	80057e8 <_sbrk_r>
 800567a:	1c43      	adds	r3, r0, #1
 800567c:	d00a      	beq.n	8005694 <sbrk_aligned+0x34>
 800567e:	1cc4      	adds	r4, r0, #3
 8005680:	f024 0403 	bic.w	r4, r4, #3
 8005684:	42a0      	cmp	r0, r4
 8005686:	d007      	beq.n	8005698 <sbrk_aligned+0x38>
 8005688:	1a21      	subs	r1, r4, r0
 800568a:	4628      	mov	r0, r5
 800568c:	f000 f8ac 	bl	80057e8 <_sbrk_r>
 8005690:	3001      	adds	r0, #1
 8005692:	d101      	bne.n	8005698 <sbrk_aligned+0x38>
 8005694:	f04f 34ff 	mov.w	r4, #4294967295
 8005698:	4620      	mov	r0, r4
 800569a:	bd70      	pop	{r4, r5, r6, pc}
 800569c:	200002b8 	.word	0x200002b8

080056a0 <_malloc_r>:
 80056a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056a4:	1ccd      	adds	r5, r1, #3
 80056a6:	f025 0503 	bic.w	r5, r5, #3
 80056aa:	3508      	adds	r5, #8
 80056ac:	2d0c      	cmp	r5, #12
 80056ae:	bf38      	it	cc
 80056b0:	250c      	movcc	r5, #12
 80056b2:	2d00      	cmp	r5, #0
 80056b4:	4607      	mov	r7, r0
 80056b6:	db01      	blt.n	80056bc <_malloc_r+0x1c>
 80056b8:	42a9      	cmp	r1, r5
 80056ba:	d905      	bls.n	80056c8 <_malloc_r+0x28>
 80056bc:	230c      	movs	r3, #12
 80056be:	603b      	str	r3, [r7, #0]
 80056c0:	2600      	movs	r6, #0
 80056c2:	4630      	mov	r0, r6
 80056c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056c8:	4e2e      	ldr	r6, [pc, #184]	; (8005784 <_malloc_r+0xe4>)
 80056ca:	f000 f89d 	bl	8005808 <__malloc_lock>
 80056ce:	6833      	ldr	r3, [r6, #0]
 80056d0:	461c      	mov	r4, r3
 80056d2:	bb34      	cbnz	r4, 8005722 <_malloc_r+0x82>
 80056d4:	4629      	mov	r1, r5
 80056d6:	4638      	mov	r0, r7
 80056d8:	f7ff ffc2 	bl	8005660 <sbrk_aligned>
 80056dc:	1c43      	adds	r3, r0, #1
 80056de:	4604      	mov	r4, r0
 80056e0:	d14d      	bne.n	800577e <_malloc_r+0xde>
 80056e2:	6834      	ldr	r4, [r6, #0]
 80056e4:	4626      	mov	r6, r4
 80056e6:	2e00      	cmp	r6, #0
 80056e8:	d140      	bne.n	800576c <_malloc_r+0xcc>
 80056ea:	6823      	ldr	r3, [r4, #0]
 80056ec:	4631      	mov	r1, r6
 80056ee:	4638      	mov	r0, r7
 80056f0:	eb04 0803 	add.w	r8, r4, r3
 80056f4:	f000 f878 	bl	80057e8 <_sbrk_r>
 80056f8:	4580      	cmp	r8, r0
 80056fa:	d13a      	bne.n	8005772 <_malloc_r+0xd2>
 80056fc:	6821      	ldr	r1, [r4, #0]
 80056fe:	3503      	adds	r5, #3
 8005700:	1a6d      	subs	r5, r5, r1
 8005702:	f025 0503 	bic.w	r5, r5, #3
 8005706:	3508      	adds	r5, #8
 8005708:	2d0c      	cmp	r5, #12
 800570a:	bf38      	it	cc
 800570c:	250c      	movcc	r5, #12
 800570e:	4629      	mov	r1, r5
 8005710:	4638      	mov	r0, r7
 8005712:	f7ff ffa5 	bl	8005660 <sbrk_aligned>
 8005716:	3001      	adds	r0, #1
 8005718:	d02b      	beq.n	8005772 <_malloc_r+0xd2>
 800571a:	6823      	ldr	r3, [r4, #0]
 800571c:	442b      	add	r3, r5
 800571e:	6023      	str	r3, [r4, #0]
 8005720:	e00e      	b.n	8005740 <_malloc_r+0xa0>
 8005722:	6822      	ldr	r2, [r4, #0]
 8005724:	1b52      	subs	r2, r2, r5
 8005726:	d41e      	bmi.n	8005766 <_malloc_r+0xc6>
 8005728:	2a0b      	cmp	r2, #11
 800572a:	d916      	bls.n	800575a <_malloc_r+0xba>
 800572c:	1961      	adds	r1, r4, r5
 800572e:	42a3      	cmp	r3, r4
 8005730:	6025      	str	r5, [r4, #0]
 8005732:	bf18      	it	ne
 8005734:	6059      	strne	r1, [r3, #4]
 8005736:	6863      	ldr	r3, [r4, #4]
 8005738:	bf08      	it	eq
 800573a:	6031      	streq	r1, [r6, #0]
 800573c:	5162      	str	r2, [r4, r5]
 800573e:	604b      	str	r3, [r1, #4]
 8005740:	4638      	mov	r0, r7
 8005742:	f104 060b 	add.w	r6, r4, #11
 8005746:	f000 f865 	bl	8005814 <__malloc_unlock>
 800574a:	f026 0607 	bic.w	r6, r6, #7
 800574e:	1d23      	adds	r3, r4, #4
 8005750:	1af2      	subs	r2, r6, r3
 8005752:	d0b6      	beq.n	80056c2 <_malloc_r+0x22>
 8005754:	1b9b      	subs	r3, r3, r6
 8005756:	50a3      	str	r3, [r4, r2]
 8005758:	e7b3      	b.n	80056c2 <_malloc_r+0x22>
 800575a:	6862      	ldr	r2, [r4, #4]
 800575c:	42a3      	cmp	r3, r4
 800575e:	bf0c      	ite	eq
 8005760:	6032      	streq	r2, [r6, #0]
 8005762:	605a      	strne	r2, [r3, #4]
 8005764:	e7ec      	b.n	8005740 <_malloc_r+0xa0>
 8005766:	4623      	mov	r3, r4
 8005768:	6864      	ldr	r4, [r4, #4]
 800576a:	e7b2      	b.n	80056d2 <_malloc_r+0x32>
 800576c:	4634      	mov	r4, r6
 800576e:	6876      	ldr	r6, [r6, #4]
 8005770:	e7b9      	b.n	80056e6 <_malloc_r+0x46>
 8005772:	230c      	movs	r3, #12
 8005774:	603b      	str	r3, [r7, #0]
 8005776:	4638      	mov	r0, r7
 8005778:	f000 f84c 	bl	8005814 <__malloc_unlock>
 800577c:	e7a1      	b.n	80056c2 <_malloc_r+0x22>
 800577e:	6025      	str	r5, [r4, #0]
 8005780:	e7de      	b.n	8005740 <_malloc_r+0xa0>
 8005782:	bf00      	nop
 8005784:	200002b4 	.word	0x200002b4

08005788 <_realloc_r>:
 8005788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800578c:	4680      	mov	r8, r0
 800578e:	4614      	mov	r4, r2
 8005790:	460e      	mov	r6, r1
 8005792:	b921      	cbnz	r1, 800579e <_realloc_r+0x16>
 8005794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005798:	4611      	mov	r1, r2
 800579a:	f7ff bf81 	b.w	80056a0 <_malloc_r>
 800579e:	b92a      	cbnz	r2, 80057ac <_realloc_r+0x24>
 80057a0:	f7ff ff12 	bl	80055c8 <_free_r>
 80057a4:	4625      	mov	r5, r4
 80057a6:	4628      	mov	r0, r5
 80057a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057ac:	f000 f838 	bl	8005820 <_malloc_usable_size_r>
 80057b0:	4284      	cmp	r4, r0
 80057b2:	4607      	mov	r7, r0
 80057b4:	d802      	bhi.n	80057bc <_realloc_r+0x34>
 80057b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80057ba:	d812      	bhi.n	80057e2 <_realloc_r+0x5a>
 80057bc:	4621      	mov	r1, r4
 80057be:	4640      	mov	r0, r8
 80057c0:	f7ff ff6e 	bl	80056a0 <_malloc_r>
 80057c4:	4605      	mov	r5, r0
 80057c6:	2800      	cmp	r0, #0
 80057c8:	d0ed      	beq.n	80057a6 <_realloc_r+0x1e>
 80057ca:	42bc      	cmp	r4, r7
 80057cc:	4622      	mov	r2, r4
 80057ce:	4631      	mov	r1, r6
 80057d0:	bf28      	it	cs
 80057d2:	463a      	movcs	r2, r7
 80057d4:	f7ff fed0 	bl	8005578 <memcpy>
 80057d8:	4631      	mov	r1, r6
 80057da:	4640      	mov	r0, r8
 80057dc:	f7ff fef4 	bl	80055c8 <_free_r>
 80057e0:	e7e1      	b.n	80057a6 <_realloc_r+0x1e>
 80057e2:	4635      	mov	r5, r6
 80057e4:	e7df      	b.n	80057a6 <_realloc_r+0x1e>
	...

080057e8 <_sbrk_r>:
 80057e8:	b538      	push	{r3, r4, r5, lr}
 80057ea:	4d06      	ldr	r5, [pc, #24]	; (8005804 <_sbrk_r+0x1c>)
 80057ec:	2300      	movs	r3, #0
 80057ee:	4604      	mov	r4, r0
 80057f0:	4608      	mov	r0, r1
 80057f2:	602b      	str	r3, [r5, #0]
 80057f4:	f7fb fa4c 	bl	8000c90 <_sbrk>
 80057f8:	1c43      	adds	r3, r0, #1
 80057fa:	d102      	bne.n	8005802 <_sbrk_r+0x1a>
 80057fc:	682b      	ldr	r3, [r5, #0]
 80057fe:	b103      	cbz	r3, 8005802 <_sbrk_r+0x1a>
 8005800:	6023      	str	r3, [r4, #0]
 8005802:	bd38      	pop	{r3, r4, r5, pc}
 8005804:	200002bc 	.word	0x200002bc

08005808 <__malloc_lock>:
 8005808:	4801      	ldr	r0, [pc, #4]	; (8005810 <__malloc_lock+0x8>)
 800580a:	f000 b811 	b.w	8005830 <__retarget_lock_acquire_recursive>
 800580e:	bf00      	nop
 8005810:	200002c0 	.word	0x200002c0

08005814 <__malloc_unlock>:
 8005814:	4801      	ldr	r0, [pc, #4]	; (800581c <__malloc_unlock+0x8>)
 8005816:	f000 b80c 	b.w	8005832 <__retarget_lock_release_recursive>
 800581a:	bf00      	nop
 800581c:	200002c0 	.word	0x200002c0

08005820 <_malloc_usable_size_r>:
 8005820:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005824:	1f18      	subs	r0, r3, #4
 8005826:	2b00      	cmp	r3, #0
 8005828:	bfbc      	itt	lt
 800582a:	580b      	ldrlt	r3, [r1, r0]
 800582c:	18c0      	addlt	r0, r0, r3
 800582e:	4770      	bx	lr

08005830 <__retarget_lock_acquire_recursive>:
 8005830:	4770      	bx	lr

08005832 <__retarget_lock_release_recursive>:
 8005832:	4770      	bx	lr

08005834 <_init>:
 8005834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005836:	bf00      	nop
 8005838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800583a:	bc08      	pop	{r3}
 800583c:	469e      	mov	lr, r3
 800583e:	4770      	bx	lr

08005840 <_fini>:
 8005840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005842:	bf00      	nop
 8005844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005846:	bc08      	pop	{r3}
 8005848:	469e      	mov	lr, r3
 800584a:	4770      	bx	lr
