`timescale 1ns/100ps
module tb_fase1 (); 
	localparam T=20; 
	
	// DUV instance 
	reg CLK, RESET; 
	micro duv (.clk(CLK), .reset(RESET)); 
	
	//	clock generation
	always 
	begin 
		#(T/2)  CLK = ~CLK; 
	end
	
	// Test procedure
	
	initial 
	begin 
		CLK = 1'b1; 
		RESET = 1'b0;
		#1
		RESET = 1'b1; 
		#100000
		
		$display("Test finished"); 
		$stop; 
	end
	
endmodule 