{
  "name": "core_arch::x86_64::avx512f::_mm_cvttss_u64",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128::as_f32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x4": "Constructor"
      }
    },
    "core_arch::x86_64::avx512f::vcvttss2usi64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ],
    "core_arch::simd::f32x4": [
      "Plain"
    ]
  },
  "path": 12293,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86_64/avx512f.rs:149:1: 151:2",
  "src": "pub fn _mm_cvttss_u64(a: __m128) -> u64 {\n    unsafe { vcvttss2usi64(a.as_f32x4(), _MM_FROUND_CUR_DIRECTION) }\n}",
  "mir": "fn core_arch::x86_64::avx512f::_mm_cvttss_u64(_1: core_arch::x86::__m128) -> u64 {\n    let mut _0: u64;\n    let mut _2: core_arch::simd::f32x4;\n    debug a => _1;\n    bb0: {\n        StorageLive(_2);\n        _2 = core_arch::x86::__m128::as_f32x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_arch::x86_64::avx512f::vcvttss2usi64(move _2, core_arch::x86::sse41::_MM_FROUND_CUR_DIRECTION) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Convert the lower single-precision (32-bit) floating-point element in a to an unsigned 64-bit integer with truncation, and store the result in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_cvttss_u64&expand=2027)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}