Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 23 11:24:37 2021
| Host         : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 236 register/latch pins with no clock driven by root clock pin: I_clk_100M (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: I_hard_mode (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: I_rst_n (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: step_cnt_inst/clk_1ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 499 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.751        0.000                      0                 2320        0.073        0.000                      0                 2320        3.000        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_25m/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25m    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25m    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25m/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_25m         20.751        0.000                      0                 2320        0.073        0.000                      0                 2320       19.020        0.000                       0                   406  
  clkfbout_clk_25m                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25m/inst/clk_in1
  To Clock:  clk_25m/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25m
  To Clock:  clk_out1_clk_25m

Setup :            0  Failing Endpoints,  Worst Slack       20.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.751ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.730ns  (logic 6.409ns (34.218%)  route 12.321ns (65.782%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 41.632 - 40.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.610     1.610    vga_inst/clk_out1
    SLICE_X59Y76         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.456     2.066 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=20, routed)          1.298     3.364    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.488 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=14, routed)          0.657     4.145    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I3_O)        0.117     4.262 r  vga_inst/pixel_y_easy2_carry_i_6/O
                         net (fo=28, routed)          0.892     5.154    vga_inst/W_pixel_y[2]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.377     5.531 r  vga_inst/i___0_carry_i_8/O
                         net (fo=3, routed)           0.686     6.217    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_0[2]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.725     6.942 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.942    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.164 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.596     7.760    vga_inst/pixel_y_easy21_in[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I1_O)        0.299     8.059 r  vga_inst/O_read_addr_i_26/O
                         net (fo=1, routed)           0.519     8.578    vga_inst/O_read_addr_i_26_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.702 r  vga_inst/O_read_addr_i_2/O
                         net (fo=4, routed)           1.077     9.779    pctrl_inst/A[8]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[12])
                                                      3.841    13.620 f  pctrl_inst/O_read_addr/P[12]
                         net (fo=58, routed)          6.155    19.775    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addrb[12]
    SLICE_X82Y107        LUT6 (Prop_lut6_I3_O)        0.124    19.899 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52/O
                         net (fo=1, routed)           0.441    20.340    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__52_n_0
    RAMB36_X3Y21         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.632    41.632    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.632    
                         clock uncertainty           -0.098    41.535    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.092    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.092    
                         arrival time                         -20.340    
  -------------------------------------------------------------------
                         slack                                 20.751    

Slack (MET) :             20.789ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.690ns  (logic 6.409ns (34.292%)  route 12.281ns (65.708%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 41.629 - 40.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.610     1.610    vga_inst/clk_out1
    SLICE_X59Y76         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.456     2.066 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=20, routed)          1.298     3.364    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.488 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=14, routed)          0.657     4.145    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I3_O)        0.117     4.262 r  vga_inst/pixel_y_easy2_carry_i_6/O
                         net (fo=28, routed)          0.892     5.154    vga_inst/W_pixel_y[2]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.377     5.531 r  vga_inst/i___0_carry_i_8/O
                         net (fo=3, routed)           0.686     6.217    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_0[2]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.725     6.942 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.942    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.164 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.596     7.760    vga_inst/pixel_y_easy21_in[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I1_O)        0.299     8.059 r  vga_inst/O_read_addr_i_26/O
                         net (fo=1, routed)           0.519     8.578    vga_inst/O_read_addr_i_26_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.702 r  vga_inst/O_read_addr_i_2/O
                         net (fo=4, routed)           1.077     9.779    pctrl_inst/A[8]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[12])
                                                      3.841    13.620 r  pctrl_inst/O_read_addr/P[12]
                         net (fo=58, routed)          6.115    19.735    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addrb[12]
    SLICE_X82Y112        LUT6 (Prop_lut6_I2_O)        0.124    19.859 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.441    20.300    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43_n_0
    RAMB36_X3Y22         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.629    41.629    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.629    
                         clock uncertainty           -0.098    41.532    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.089    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.089    
                         arrival time                         -20.300    
  -------------------------------------------------------------------
                         slack                                 20.789    

Slack (MET) :             20.799ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 6.409ns (34.327%)  route 12.261ns (65.673%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 41.620 - 40.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.610     1.610    vga_inst/clk_out1
    SLICE_X59Y76         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.456     2.066 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=20, routed)          1.298     3.364    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.488 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=14, routed)          0.657     4.145    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I3_O)        0.117     4.262 r  vga_inst/pixel_y_easy2_carry_i_6/O
                         net (fo=28, routed)          0.892     5.154    vga_inst/W_pixel_y[2]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.377     5.531 r  vga_inst/i___0_carry_i_8/O
                         net (fo=3, routed)           0.686     6.217    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_0[2]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.725     6.942 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.942    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.164 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.596     7.760    vga_inst/pixel_y_easy21_in[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I1_O)        0.299     8.059 r  vga_inst/O_read_addr_i_26/O
                         net (fo=1, routed)           0.519     8.578    vga_inst/O_read_addr_i_26_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.702 r  vga_inst/O_read_addr_i_2/O
                         net (fo=4, routed)           1.077     9.779    pctrl_inst/A[8]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      3.841    13.620 f  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          6.096    19.716    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/addrb[14]
    SLICE_X82Y122        LUT6 (Prop_lut6_I1_O)        0.124    19.840 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31/O
                         net (fo=1, routed)           0.441    20.281    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__31_n_0
    RAMB36_X3Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.620    41.620    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.620    
                         clock uncertainty           -0.098    41.523    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.080    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.080    
                         arrival time                         -20.281    
  -------------------------------------------------------------------
                         slack                                 20.799    

Slack (MET) :             20.844ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.622ns  (logic 6.409ns (34.416%)  route 12.213ns (65.584%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 41.617 - 40.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.610     1.610    vga_inst/clk_out1
    SLICE_X59Y76         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.456     2.066 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=20, routed)          1.298     3.364    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.488 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=14, routed)          0.657     4.145    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I3_O)        0.117     4.262 r  vga_inst/pixel_y_easy2_carry_i_6/O
                         net (fo=28, routed)          0.892     5.154    vga_inst/W_pixel_y[2]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.377     5.531 r  vga_inst/i___0_carry_i_8/O
                         net (fo=3, routed)           0.686     6.217    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_0[2]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.725     6.942 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.942    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.164 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.596     7.760    vga_inst/pixel_y_easy21_in[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I1_O)        0.299     8.059 r  vga_inst/O_read_addr_i_26/O
                         net (fo=1, routed)           0.519     8.578    vga_inst/O_read_addr_i_26_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.702 r  vga_inst/O_read_addr_i_2/O
                         net (fo=4, routed)           1.077     9.779    pctrl_inst/A[8]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    13.620 r  pctrl_inst/O_read_addr/P[13]
                         net (fo=58, routed)          6.148    19.767    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addrb[13]
    SLICE_X72Y117        LUT6 (Prop_lut6_I4_O)        0.124    19.891 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.341    20.233    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49_n_0
    RAMB36_X2Y23         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.617    41.617    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.617    
                         clock uncertainty           -0.098    41.520    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.077    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.077    
                         arrival time                         -20.233    
  -------------------------------------------------------------------
                         slack                                 20.844    

Slack (MET) :             20.987ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.483ns  (logic 6.409ns (34.675%)  route 12.074ns (65.325%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 41.621 - 40.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.610     1.610    vga_inst/clk_out1
    SLICE_X59Y76         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.456     2.066 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=20, routed)          1.298     3.364    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.488 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=14, routed)          0.657     4.145    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I3_O)        0.117     4.262 r  vga_inst/pixel_y_easy2_carry_i_6/O
                         net (fo=28, routed)          0.892     5.154    vga_inst/W_pixel_y[2]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.377     5.531 r  vga_inst/i___0_carry_i_8/O
                         net (fo=3, routed)           0.686     6.217    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_0[2]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.725     6.942 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.942    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.164 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.596     7.760    vga_inst/pixel_y_easy21_in[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I1_O)        0.299     8.059 r  vga_inst/O_read_addr_i_26/O
                         net (fo=1, routed)           0.519     8.578    vga_inst/O_read_addr_i_26_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.702 r  vga_inst/O_read_addr_i_2/O
                         net (fo=4, routed)           1.077     9.779    pctrl_inst/A[8]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841    13.620 f  pctrl_inst/O_read_addr/P[13]
                         net (fo=58, routed)          6.008    19.628    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/addrb[13]
    SLICE_X72Y112        LUT6 (Prop_lut6_I4_O)        0.124    19.752 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34/O
                         net (fo=1, routed)           0.341    20.093    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__34_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.621    41.621    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.621    
                         clock uncertainty           -0.098    41.524    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.081    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.081    
                         arrival time                         -20.093    
  -------------------------------------------------------------------
                         slack                                 20.987    

Slack (MET) :             21.158ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.316ns  (logic 6.409ns (34.991%)  route 11.907ns (65.009%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 41.625 - 40.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.610     1.610    vga_inst/clk_out1
    SLICE_X59Y76         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.456     2.066 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=20, routed)          1.298     3.364    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.488 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=14, routed)          0.657     4.145    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I3_O)        0.117     4.262 r  vga_inst/pixel_y_easy2_carry_i_6/O
                         net (fo=28, routed)          0.892     5.154    vga_inst/W_pixel_y[2]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.377     5.531 r  vga_inst/i___0_carry_i_8/O
                         net (fo=3, routed)           0.686     6.217    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_0[2]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.725     6.942 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.942    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.164 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.596     7.760    vga_inst/pixel_y_easy21_in[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I1_O)        0.299     8.059 r  vga_inst/O_read_addr_i_26/O
                         net (fo=1, routed)           0.519     8.578    vga_inst/O_read_addr_i_26_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.702 r  vga_inst/O_read_addr_i_2/O
                         net (fo=4, routed)           1.077     9.779    pctrl_inst/A[8]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      3.841    13.620 r  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          5.742    19.361    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addrb[14]
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124    19.485 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=1, routed)           0.441    19.927    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38_n_0
    RAMB36_X3Y23         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.625    41.625    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.625    
                         clock uncertainty           -0.098    41.528    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.085    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.085    
                         arrival time                         -19.927    
  -------------------------------------------------------------------
                         slack                                 21.158    

Slack (MET) :             21.185ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.256ns  (logic 6.285ns (34.426%)  route 11.971ns (65.574%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 41.716 - 40.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.610     1.610    vga_inst/clk_out1
    SLICE_X59Y76         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.456     2.066 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=20, routed)          1.298     3.364    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.488 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=14, routed)          0.657     4.145    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I3_O)        0.117     4.262 r  vga_inst/pixel_y_easy2_carry_i_6/O
                         net (fo=28, routed)          0.892     5.154    vga_inst/W_pixel_y[2]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.377     5.531 r  vga_inst/i___0_carry_i_8/O
                         net (fo=3, routed)           0.686     6.217    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_0[2]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.725     6.942 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.942    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.164 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.596     7.760    vga_inst/pixel_y_easy21_in[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I1_O)        0.299     8.059 r  vga_inst/O_read_addr_i_26/O
                         net (fo=1, routed)           0.519     8.578    vga_inst/O_read_addr_i_26_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.702 r  vga_inst/O_read_addr_i_2/O
                         net (fo=4, routed)           1.077     9.779    pctrl_inst/A[8]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      3.841    13.620 r  pctrl_inst/O_read_addr/P[0]
                         net (fo=57, routed)          6.247    19.867    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y30         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.716    41.716    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.716    
                         clock uncertainty           -0.098    41.618    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    41.052    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.052    
                         arrival time                         -19.867    
  -------------------------------------------------------------------
                         slack                                 21.185    

Slack (MET) :             21.212ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.137ns  (logic 6.285ns (34.653%)  route 11.852ns (65.347%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 41.623 - 40.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.610     1.610    vga_inst/clk_out1
    SLICE_X59Y76         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.456     2.066 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=20, routed)          1.298     3.364    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.488 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=14, routed)          0.657     4.145    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I3_O)        0.117     4.262 r  vga_inst/pixel_y_easy2_carry_i_6/O
                         net (fo=28, routed)          0.892     5.154    vga_inst/W_pixel_y[2]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.377     5.531 r  vga_inst/i___0_carry_i_8/O
                         net (fo=3, routed)           0.686     6.217    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_0[2]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.725     6.942 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.942    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.164 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.596     7.760    vga_inst/pixel_y_easy21_in[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I1_O)        0.299     8.059 r  vga_inst/O_read_addr_i_26/O
                         net (fo=1, routed)           0.519     8.578    vga_inst/O_read_addr_i_26_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.702 r  vga_inst/O_read_addr_i_2/O
                         net (fo=4, routed)           1.077     9.779    pctrl_inst/A[8]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841    13.620 r  pctrl_inst/O_read_addr/P[4]
                         net (fo=57, routed)          6.128    19.747    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y28         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.623    41.623    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.623    
                         clock uncertainty           -0.098    41.526    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    40.960    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.960    
                         arrival time                         -19.747    
  -------------------------------------------------------------------
                         slack                                 21.212    

Slack (MET) :             21.217ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.132ns  (logic 6.285ns (34.663%)  route 11.847ns (65.337%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 41.623 - 40.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.610     1.610    vga_inst/clk_out1
    SLICE_X59Y76         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.456     2.066 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=20, routed)          1.298     3.364    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.488 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=14, routed)          0.657     4.145    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I3_O)        0.117     4.262 r  vga_inst/pixel_y_easy2_carry_i_6/O
                         net (fo=28, routed)          0.892     5.154    vga_inst/W_pixel_y[2]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.377     5.531 r  vga_inst/i___0_carry_i_8/O
                         net (fo=3, routed)           0.686     6.217    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_0[2]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.725     6.942 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.942    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.164 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.596     7.760    vga_inst/pixel_y_easy21_in[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I1_O)        0.299     8.059 r  vga_inst/O_read_addr_i_26/O
                         net (fo=1, routed)           0.519     8.578    vga_inst/O_read_addr_i_26_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.702 r  vga_inst/O_read_addr_i_2/O
                         net (fo=4, routed)           1.077     9.779    pctrl_inst/A[8]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841    13.620 r  pctrl_inst/O_read_addr/P[10]
                         net (fo=57, routed)          6.123    19.742    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[10]
    RAMB36_X2Y28         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.623    41.623    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.623    
                         clock uncertainty           -0.098    41.526    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.960    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.960    
                         arrival time                         -19.742    
  -------------------------------------------------------------------
                         slack                                 21.217    

Slack (MET) :             21.298ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        18.144ns  (logic 6.285ns (34.640%)  route 11.859ns (65.360%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 41.716 - 40.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.610     1.610    vga_inst/clk_out1
    SLICE_X59Y76         FDCE                                         r  vga_inst/R_v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.456     2.066 r  vga_inst/R_v_cnt_reg[0]/Q
                         net (fo=20, routed)          1.298     3.364    vga_inst/R_v_cnt_reg_n_0_[0]
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.488 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=14, routed)          0.657     4.145    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X66Y74         LUT5 (Prop_lut5_I3_O)        0.117     4.262 r  vga_inst/pixel_y_easy2_carry_i_6/O
                         net (fo=28, routed)          0.892     5.154    vga_inst/W_pixel_y[2]
    SLICE_X65Y71         LUT2 (Prop_lut2_I0_O)        0.377     5.531 r  vga_inst/i___0_carry_i_8/O
                         net (fo=3, routed)           0.686     6.217    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_0[2]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.725     6.942 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.942    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.164 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.596     7.760    vga_inst/pixel_y_easy21_in[4]
    SLICE_X64Y76         LUT6 (Prop_lut6_I1_O)        0.299     8.059 r  vga_inst/O_read_addr_i_26/O
                         net (fo=1, routed)           0.519     8.578    vga_inst/O_read_addr_i_26_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     8.702 r  vga_inst/O_read_addr_i_2/O
                         net (fo=4, routed)           1.077     9.779    pctrl_inst/A[8]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841    13.620 r  pctrl_inst/O_read_addr/P[7]
                         net (fo=57, routed)          6.134    19.754    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y30         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.716    41.716    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y30         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.716    
                         clock uncertainty           -0.098    41.618    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    41.052    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.052    
                         arrival time                         -19.754    
  -------------------------------------------------------------------
                         slack                                 21.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.996%)  route 0.286ns (67.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.567     0.567    rx_inst/clk_out1
    SLICE_X63Y99         FDRE                                         r  rx_inst/RxD_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  rx_inst/RxD_data_reg[1]/Q
                         net (fo=58, routed)          0.286     0.994    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.880     0.880    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.625    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.921    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.466%)  route 0.274ns (62.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.567     0.567    rx_inst/clk_out1
    SLICE_X62Y99         FDRE                                         r  rx_inst/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  rx_inst/RxD_data_reg[3]/Q
                         net (fo=58, routed)          0.274     1.004    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.879     0.879    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.624    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.920    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.328%)  route 0.340ns (70.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.567     0.567    rx_inst/clk_out1
    SLICE_X63Y99         FDRE                                         r  rx_inst/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  rx_inst/RxD_data_reg[0]/Q
                         net (fo=57, routed)          0.340     1.047    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.879     0.879    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.624    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.920    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 gamectrl_inst/O_pos_g_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/O_pos_h_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.252%)  route 0.091ns (32.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.554     0.554    gamectrl_inst/clk_out1
    SLICE_X67Y73         FDPE                                         r  gamectrl_inst/O_pos_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  gamectrl_inst/O_pos_g_reg[3]/Q
                         net (fo=7, routed)           0.091     0.785    gamectrl_inst/O_pos_h_reg[3]_0[3]
    SLICE_X66Y73         LUT5 (Prop_lut5_I4_O)        0.045     0.830 r  gamectrl_inst/O_pos_h[3]_i_2/O
                         net (fo=1, routed)           0.000     0.830    gamectrl_inst/O_pos_h[3]_i_2_n_0
    SLICE_X66Y73         FDPE                                         r  gamectrl_inst/O_pos_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.823     0.823    gamectrl_inst/clk_out1
    SLICE_X66Y73         FDPE                                         r  gamectrl_inst/O_pos_h_reg[3]/C
                         clock pessimism             -0.256     0.567    
    SLICE_X66Y73         FDPE (Hold_fdpe_C_D)         0.121     0.688    gamectrl_inst/O_pos_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.128ns (21.798%)  route 0.459ns (78.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.565     0.565    imc_inst/clk_out1
    SLICE_X61Y97         FDCE                                         r  imc_inst/R_write_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.128     0.693 r  imc_inst/R_write_addr_reg[9]/Q
                         net (fo=59, routed)          0.459     1.152    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.877     0.877    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.877    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.007    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.554     0.554    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X71Y76         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=6, routed)           0.079     0.774    gamectrl_inst/rand_mv_inst/lfsr_inst/W_LFSR_Data[0]
    SLICE_X71Y76         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.823     0.823    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X71Y76         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]/C
                         clock pessimism             -0.269     0.554    
    SLICE_X71Y76         FDRE (Hold_fdre_C_D)         0.075     0.629    gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.906%)  route 0.503ns (78.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.565     0.565    imc_inst/clk_out1
    SLICE_X61Y97         FDCE                                         r  imc_inst/R_write_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  imc_inst/R_write_addr_reg[11]/Q
                         net (fo=59, routed)          0.503     1.208    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.877     0.877    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.877    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.060    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.793%)  route 0.506ns (78.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.564     0.564    imc_inst/clk_out1
    SLICE_X61Y96         FDCE                                         r  imc_inst/R_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  imc_inst/R_write_addr_reg[2]/Q
                         net (fo=59, routed)          0.506     1.211    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.877     0.877    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.877    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.060    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.128ns (21.345%)  route 0.472ns (78.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.564     0.564    imc_inst/clk_out1
    SLICE_X61Y96         FDCE                                         r  imc_inst/R_write_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.128     0.692 r  imc_inst/R_write_addr_reg[7]/Q
                         net (fo=59, routed)          0.472     1.163    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.877     0.877    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.877    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     1.007    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.706%)  route 0.290ns (67.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.564     0.564    imc_inst/clk_out1
    SLICE_X61Y96         FDCE                                         r  imc_inst/R_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  imc_inst/R_write_addr_reg[1]/Q
                         net (fo=59, routed)          0.290     0.995    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.880     0.880    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.646    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.829    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y27     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y27     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y15     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y15     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X74Y76     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y76     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y76     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X74Y76     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y89     ass_down/t2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y88     ass_left/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y88     ass_left/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y93     ass_left/count_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y88     ass_left/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X68Y88     ass_left/count_reg[3]/C
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X74Y76     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y76     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X74Y76     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y76     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y90     pctrl_inst/pixel_black_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y75     pctrl_inst/pixel_black_tmp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y97     rx_inst/FSM_sequential_RxD_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y97     rx_inst/FSM_sequential_RxD_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X53Y97     rx_inst/FSM_sequential_RxD_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y87     ass_down/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25m
  To Clock:  clkfbout_clk_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_25m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBOUT



