{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574053687038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574053687045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 00:08:06 2019 " "Processing started: Mon Nov 18 00:08:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574053687045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053687045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053687045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574053687527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574053687527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Behavior " "Found design unit 1: part2-Behavior" {  } { { "part2.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/part2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053697448 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/part2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053697448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053697448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshd/desktop/docs/school/ece 201/labs/lab 10/lab10.1/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/joshd/desktop/docs/school/ece 201/labs/lab 10/lab10.1/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "../Lab10.1/debounce.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053697451 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../Lab10.1/debounce.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.1/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053697451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053697451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TflipFlop-Behavior " "Found design unit 1: TflipFlop-Behavior" {  } { { "TflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/TflipFlop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053697455 ""} { "Info" "ISGN_ENTITY_NAME" "1 TflipFlop " "Found entity 1: TflipFlop" {  } { { "TflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/TflipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053697455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053697455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bytetohex7seg.vhd 4 2 " "Found 4 design units, including 2 entities, in source file bytetohex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byteToHex7Seg-Behavior " "Found design unit 1: byteToHex7Seg-Behavior" {  } { { "byteToHex7Seg.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/byteToHex7Seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053697458 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fourBitToHex7Seg-Behavior " "Found design unit 2: fourBitToHex7Seg-Behavior" {  } { { "byteToHex7Seg.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/byteToHex7Seg.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053697458 ""} { "Info" "ISGN_ENTITY_NAME" "1 byteToHex7Seg " "Found entity 1: byteToHex7Seg" {  } { { "byteToHex7Seg.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/byteToHex7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053697458 ""} { "Info" "ISGN_ENTITY_NAME" "2 fourBitToHex7Seg " "Found entity 2: fourBitToHex7Seg" {  } { { "byteToHex7Seg.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/byteToHex7Seg.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574053697458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053697458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574053697489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clk part2.vhd(18) " "Verilog HDL or VHDL warning at part2.vhd(18): object \"Clk\" assigned a value but never read" {  } { { "part2.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/part2.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574053697490 "|part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:CLKDB0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:CLKDB0\"" {  } { { "part2.vhd" "CLKDB0" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/part2.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053697530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteToHex7Seg byteToHex7Seg:bth0 " "Elaborating entity \"byteToHex7Seg\" for hierarchy \"byteToHex7Seg:bth0\"" {  } { { "part2.vhd" "bth0" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/part2.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053697535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitToHex7Seg byteToHex7Seg:bth0\|fourBitToHex7Seg:bth0 " "Elaborating entity \"fourBitToHex7Seg\" for hierarchy \"byteToHex7Seg:bth0\|fourBitToHex7Seg:bth0\"" {  } { { "byteToHex7Seg.vhd" "bth0" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/byteToHex7Seg.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053697536 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574053698085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574053698517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574053698517 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key " "No output dependent on input pin \"key\"" {  } { { "part2.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 10/Lab10.2/part2.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574053698578 "|part2|key"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574053698578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574053698578 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574053698578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574053698578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574053698578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574053698613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 00:08:18 2019 " "Processing ended: Mon Nov 18 00:08:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574053698613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574053698613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574053698613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574053698613 ""}
