/* liberty_memcomp Version: 4.0.5-beta15 */
/* common_memcomp Version: 4.0.5-beta20 */
/* lang compiler Version: 4.1.6-beta1 Jul 19 2012 13:55:19 */
/*
 *       CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *      
 *       Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
 *      
 *       Use of this Software is subject to the terms and conditions of the
 *       applicable license agreement with ARM Physical IP, Inc.
 *       In addition, this Software is protected by patents, copyright law 
 *       and international treaties.
 *      
 *       The copyright notice(s) in this Software does not indicate actual or
 *       intended publication of this Software.
 *
 *      Liberty model for Synchronous Dual-Port Ram
 *
 *
 *       Instance Name:              SRAMdpw64d256
 *       Words:                      256
 *       Bits:                       64
 *       Mux:                        4
 *       Drive:                      6
 *       Write Mask:                 Off
 *       Write Thru:                 Off
 *       Extra Margin Adjustment:    On
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Tue Jan 16 16:32:27 2024
 *       Version: 	r1p1
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Synopsys Design Compiler, Cadence RTL Compiler,
 *                     Magma Talus and Magma Blast.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from EDA tools, 
 *          use the version 3.0 or 2.1 option. This ensures the SDF will annotate to 
 *          simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_tt_1p10v_1p10v_85c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Jan 16 16:32:27 2024";
  comment             : "Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.";


  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 85.000;
  nom_voltage         : 1.100;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 0.500;
  slew_lower_threshold_pct_fall : 30.000;
  slew_upper_threshold_pct_fall : 70.000;
  slew_lower_threshold_pct_rise : 30.000;
  slew_upper_threshold_pct_rise : 70.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 0.000;
  k_process_cell_leakage_power  : 0.000;
  k_process_cell_rise           : 0.000;
  k_process_fall_transition     : 0.000;
  k_process_hold_fall           : 0.000;
  k_process_hold_rise           : 0.000;
  k_process_internal_power      : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low : 0.000;
  k_process_pin_cap             : 0.000;
  k_process_recovery_fall       : 0.000;
  k_process_recovery_rise       : 0.000;
  k_process_rise_transition     : 0.000;
  k_process_setup_fall          : 0.000;
  k_process_setup_rise          : 0.000;
  k_process_wire_cap            : 0.000;
  k_process_wire_res            : 0.000;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.000;
  k_temp_fall_transition        : 0.000;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.000;
  k_volt_fall_transition        : 0.000;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1.1);
  voltage_map (VDDPE, 1.1);
  voltage_map (VSSE, 0);
  operating_conditions(tt_1p10v_1p10v_85c) {
    process      : 1;
    temperature  : 85.000;
    voltage      : 1.100;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : tt_1p10v_1p10v_85c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  lu_table_template(SRAMdpw64d256_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_memload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_bmuxload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (SRAMdpw64d256_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 64;
    bit_from : 63;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_SCAN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPMW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0 ;
    downto : true ;
  }
  cell(SRAMdpw64d256) {
    area : 30945.766350;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    retention_cell : "mtcmos";
    /* Peak current of all modes. */
    peak_current : 77.977003;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 5.087e-03;
    memory() {
      type : ram;
      address_width : 8;
      word_width : 64;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pin(CENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.135996, 0.142190, 0.159804, 0.184426, 0.212675, 0.335851, 0.550885", \
           "0.137593, 0.143727, 0.161470, 0.185961, 0.214245, 0.337459, 0.553204", \
           "0.144994, 0.151485, 0.168670, 0.193227, 0.221810, 0.345055, 0.560940", \
           "0.160227, 0.166551, 0.184013, 0.208739, 0.236947, 0.360056, 0.575250", \
           "0.179785, 0.186033, 0.203749, 0.228545, 0.256983, 0.379752, 0.594815", \
           "0.201395, 0.207748, 0.225480, 0.250172, 0.278441, 0.400706, 0.616233", \
           "0.224636, 0.230764, 0.248490, 0.273292, 0.301615, 0.422700, 0.638562" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.115597, 0.120861, 0.135834, 0.156762, 0.180774, 0.285473, 0.468252", \
           "0.116954, 0.122168, 0.137250, 0.158066, 0.182108, 0.286840, 0.470224", \
           "0.123245, 0.128762, 0.143370, 0.164243, 0.188538, 0.293297, 0.476799", \
           "0.136193, 0.141569, 0.156411, 0.177428, 0.201405, 0.306047, 0.488963", \
           "0.152817, 0.158128, 0.173187, 0.194263, 0.218436, 0.322790, 0.505592", \
           "0.171185, 0.176586, 0.191658, 0.212646, 0.236675, 0.340600, 0.523798", \
           "0.190940, 0.196149, 0.211217, 0.232298, 0.256373, 0.359295, 0.542778" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032933, 0.040387, 0.064567, 0.110867, 0.165978, 0.403756, 0.802510", \
           "0.033214, 0.040081, 0.066464, 0.111420, 0.165630, 0.403801, 0.825784", \
           "0.033005, 0.040273, 0.066311, 0.111702, 0.166374, 0.403460, 0.800529", \
           "0.032966, 0.040207, 0.066276, 0.110465, 0.165193, 0.398303, 0.799811", \
           "0.033163, 0.040198, 0.066194, 0.111052, 0.165814, 0.400095, 0.798491", \
           "0.033032, 0.040216, 0.066065, 0.110793, 0.166302, 0.406459, 0.818905", \
           "0.033314, 0.040475, 0.066388, 0.110359, 0.168047, 0.401799, 0.790553" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032933, 0.040387, 0.064567, 0.110867, 0.165978, 0.403756, 0.802510", \
           "0.033214, 0.040081, 0.066464, 0.111420, 0.165630, 0.403801, 0.825784", \
           "0.033005, 0.040273, 0.066311, 0.111702, 0.166374, 0.403460, 0.800529", \
           "0.032966, 0.040207, 0.066276, 0.110465, 0.165193, 0.398303, 0.799811", \
           "0.033163, 0.040198, 0.066194, 0.111052, 0.165814, 0.400095, 0.798491", \
           "0.033032, 0.040216, 0.066065, 0.110793, 0.166302, 0.406459, 0.818905", \
           "0.033314, 0.040475, 0.066388, 0.110359, 0.168047, 0.401799, 0.790553" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.137971, 0.144705, 0.164170, 0.191164, 0.222030, 0.350934, 0.575599", \
           "0.139504, 0.146471, 0.165764, 0.192438, 0.223823, 0.352571, 0.580010", \
           "0.145562, 0.152659, 0.172151, 0.199258, 0.230100, 0.358806, 0.586216", \
           "0.159503, 0.166357, 0.185701, 0.212845, 0.242829, 0.373365, 0.597430", \
           "0.177820, 0.185172, 0.204253, 0.231371, 0.262036, 0.391221, 0.616430", \
           "0.197901, 0.204718, 0.224361, 0.251197, 0.281964, 0.411608, 0.637346", \
           "0.217696, 0.224639, 0.244071, 0.270900, 0.300773, 0.429118, 0.655912" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.117275, 0.122999, 0.139545, 0.162489, 0.188726, 0.298294, 0.489259", \
           "0.118579, 0.124500, 0.140899, 0.163572, 0.190250, 0.299685, 0.493008", \
           "0.123728, 0.129760, 0.146328, 0.169369, 0.195585, 0.304985, 0.498284", \
           "0.135578, 0.141404, 0.157845, 0.180918, 0.206404, 0.317360, 0.507815", \
           "0.151147, 0.157397, 0.173615, 0.196666, 0.222730, 0.332538, 0.523966", \
           "0.168215, 0.174010, 0.190707, 0.213517, 0.239669, 0.349867, 0.541744", \
           "0.185042, 0.190943, 0.207460, 0.230265, 0.255657, 0.364750, 0.557526" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035267, 0.042761, 0.071208, 0.110200, 0.169739, 0.409292, 0.830133", \
           "0.035322, 0.042633, 0.070342, 0.114121, 0.171740, 0.410695, 0.836740", \
           "0.035669, 0.042738, 0.069558, 0.114710, 0.169431, 0.410410, 0.831509", \
           "0.035149, 0.042776, 0.070817, 0.115553, 0.170130, 0.413055, 0.825155", \
           "0.036367, 0.042912, 0.071333, 0.115802, 0.171678, 0.410869, 0.828499", \
           "0.035145, 0.042777, 0.069529, 0.114416, 0.169567, 0.412823, 0.833998", \
           "0.034951, 0.042759, 0.069518, 0.114784, 0.169806, 0.407612, 0.829147" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035267, 0.042761, 0.071208, 0.110200, 0.169739, 0.409292, 0.830133", \
           "0.035322, 0.042633, 0.070342, 0.114121, 0.171740, 0.410695, 0.836740", \
           "0.035669, 0.042738, 0.069558, 0.114710, 0.169431, 0.410410, 0.831509", \
           "0.035149, 0.042776, 0.070817, 0.115553, 0.170130, 0.413055, 0.825155", \
           "0.036367, 0.042912, 0.071333, 0.115802, 0.171678, 0.410869, 0.828499", \
           "0.035145, 0.042777, 0.069529, 0.114416, 0.169567, 0.412823, 0.833998", \
           "0.034951, 0.042759, 0.069518, 0.114784, 0.169806, 0.407612, 0.829147" \
         );
        }
      }
      timing() {
        related_pin : "TCENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.182552, 0.188746, 0.206360, 0.230982, 0.259231, 0.382407, 0.597441", \
           "0.184260, 0.190395, 0.208138, 0.232628, 0.260912, 0.384126, 0.599871", \
           "0.191570, 0.198061, 0.215246, 0.239802, 0.268385, 0.391631, 0.607516", \
           "0.205934, 0.212259, 0.229720, 0.254447, 0.282654, 0.405763, 0.620958", \
           "0.228249, 0.234497, 0.252213, 0.277009, 0.305447, 0.428217, 0.643279", \
           "0.258501, 0.264855, 0.282587, 0.307279, 0.335548, 0.457813, 0.673340", \
           "0.291219, 0.297347, 0.315073, 0.339874, 0.368198, 0.489283, 0.705145" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.155169, 0.160434, 0.175406, 0.196335, 0.220347, 0.325046, 0.507825", \
           "0.156621, 0.161835, 0.176917, 0.197734, 0.221775, 0.326507, 0.509891", \
           "0.162834, 0.168352, 0.182959, 0.203832, 0.228127, 0.332886, 0.516388", \
           "0.175044, 0.180420, 0.195262, 0.216280, 0.240256, 0.344899, 0.527814", \
           "0.194012, 0.199322, 0.214381, 0.235458, 0.259630, 0.363984, 0.546787", \
           "0.219726, 0.225127, 0.240199, 0.261187, 0.285216, 0.389141, 0.572339", \
           "0.247536, 0.252745, 0.267812, 0.288893, 0.312968, 0.415890, 0.599373" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032990, 0.040394, 0.066205, 0.101486, 0.150113, 0.402990, 0.811724", \
           "0.033069, 0.040501, 0.065687, 0.103070, 0.154913, 0.403617, 0.810453", \
           "0.032943, 0.040131, 0.066072, 0.110782, 0.165225, 0.404441, 0.816101", \
           "0.032956, 0.040047, 0.066445, 0.111180, 0.165229, 0.399035, 0.827450", \
           "0.033095, 0.040224, 0.066327, 0.110633, 0.165356, 0.405272, 0.807290", \
           "0.033197, 0.041674, 0.067832, 0.111069, 0.165841, 0.396479, 0.805235", \
           "0.033547, 0.040181, 0.066191, 0.110105, 0.164734, 0.395528, 0.791434" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032990, 0.040394, 0.066205, 0.101486, 0.150113, 0.402990, 0.811724", \
           "0.033069, 0.040501, 0.065687, 0.103070, 0.154913, 0.403617, 0.810453", \
           "0.032943, 0.040131, 0.066072, 0.110782, 0.165225, 0.404441, 0.816101", \
           "0.032956, 0.040047, 0.066445, 0.111180, 0.165229, 0.399035, 0.827450", \
           "0.033095, 0.040224, 0.066327, 0.110633, 0.165356, 0.405272, 0.807290", \
           "0.033197, 0.041674, 0.067832, 0.111069, 0.165841, 0.396479, 0.805235", \
           "0.033547, 0.040181, 0.066191, 0.110105, 0.164734, 0.395528, 0.791434" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.183406, 0.190140, 0.209605, 0.236599, 0.267465, 0.396368, 0.621034", \
           "0.184862, 0.191829, 0.211121, 0.237796, 0.269181, 0.397928, 0.625367", \
           "0.190732, 0.197829, 0.217321, 0.244428, 0.275271, 0.403976, 0.631386", \
           "0.204119, 0.210973, 0.230316, 0.257460, 0.287444, 0.417980, 0.642045", \
           "0.224452, 0.231804, 0.250885, 0.278003, 0.308667, 0.437853, 0.663062", \
           "0.252789, 0.259607, 0.279250, 0.306086, 0.336853, 0.466497, 0.692235", \
           "0.281618, 0.288561, 0.307993, 0.334822, 0.364696, 0.493040, 0.719835" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.155895, 0.161619, 0.178164, 0.201109, 0.227346, 0.336913, 0.527879", \
           "0.157132, 0.163054, 0.179453, 0.202126, 0.228804, 0.338239, 0.531562", \
           "0.162122, 0.168154, 0.184723, 0.207764, 0.233980, 0.343380, 0.536678", \
           "0.173501, 0.179327, 0.195769, 0.218841, 0.244328, 0.355283, 0.545738", \
           "0.190784, 0.197033, 0.213252, 0.236302, 0.262367, 0.372175, 0.563602", \
           "0.214871, 0.220666, 0.237363, 0.260173, 0.286325, 0.396522, 0.588400", \
           "0.239375, 0.245277, 0.261794, 0.284599, 0.309991, 0.419084, 0.611859" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034982, 0.045208, 0.071507, 0.111318, 0.168928, 0.409329, 0.821985", \
           "0.036344, 0.043578, 0.074366, 0.114896, 0.168976, 0.410424, 0.824356", \
           "0.036455, 0.044879, 0.074067, 0.115292, 0.169165, 0.408994, 0.838351", \
           "0.035545, 0.042836, 0.069396, 0.112112, 0.165228, 0.406183, 0.818294", \
           "0.035114, 0.043491, 0.068306, 0.112549, 0.167831, 0.413920, 0.837275", \
           "0.035949, 0.044242, 0.072496, 0.116877, 0.171323, 0.410876, 0.825244", \
           "0.035918, 0.043353, 0.069058, 0.112557, 0.168308, 0.407028, 0.818860" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034982, 0.045208, 0.071507, 0.111318, 0.168928, 0.409329, 0.821985", \
           "0.036344, 0.043578, 0.074366, 0.114896, 0.168976, 0.410424, 0.824356", \
           "0.036455, 0.044879, 0.074067, 0.115292, 0.169165, 0.408994, 0.838351", \
           "0.035545, 0.042836, 0.069396, 0.112112, 0.165228, 0.406183, 0.818294", \
           "0.035114, 0.043491, 0.068306, 0.112549, 0.167831, 0.413920, 0.837275", \
           "0.035949, 0.044242, 0.072496, 0.116877, 0.171323, 0.410876, 0.825244", \
           "0.035918, 0.043353, 0.069058, 0.112557, 0.168308, 0.407028, 0.818860" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENA & TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b0 && TCENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.425535, 0.431728, 0.449343, 0.473965, 0.502214, 0.625389, 0.840424", \
           "0.427320, 0.433454, 0.451197, 0.475687, 0.503972, 0.627186, 0.842931", \
           "0.436113, 0.442604, 0.459789, 0.484346, 0.512928, 0.636174, 0.852059", \
           "0.453321, 0.459646, 0.477107, 0.501834, 0.530041, 0.653150, 0.868345", \
           "0.476231, 0.482479, 0.500195, 0.524991, 0.553429, 0.676198, 0.891261", \
           "0.502227, 0.508580, 0.526313, 0.551004, 0.579273, 0.701538, 0.917065", \
           "0.528516, 0.534644, 0.552371, 0.577172, 0.605495, 0.726580, 0.942442" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.361705, 0.366969, 0.381941, 0.402870, 0.426882, 0.531581, 0.714360", \
           "0.363222, 0.368436, 0.383518, 0.404334, 0.428376, 0.533108, 0.716492", \
           "0.370696, 0.376213, 0.390821, 0.411694, 0.435989, 0.540748, 0.724250", \
           "0.385323, 0.390699, 0.405541, 0.426559, 0.450535, 0.555178, 0.738093", \
           "0.404797, 0.410107, 0.425166, 0.446243, 0.470415, 0.574769, 0.757572", \
           "0.426893, 0.432293, 0.447366, 0.468353, 0.492382, 0.596307, 0.779505", \
           "0.449239, 0.454448, 0.469515, 0.490596, 0.514671, 0.617593, 0.801076" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033043, 0.040718, 0.066252, 0.110612, 0.165452, 0.404835, 0.820459", \
           "0.033125, 0.040120, 0.066127, 0.111386, 0.165096, 0.406106, 0.810356", \
           "0.032997, 0.040256, 0.066579, 0.110966, 0.165259, 0.399935, 0.804176", \
           "0.033019, 0.040346, 0.066340, 0.111023, 0.164920, 0.404543, 0.800753", \
           "0.032903, 0.040702, 0.066040, 0.110719, 0.164868, 0.401575, 0.821254", \
           "0.033114, 0.040039, 0.066685, 0.111303, 0.165192, 0.403949, 0.810944", \
           "0.033061, 0.040243, 0.066192, 0.111289, 0.164981, 0.399319, 0.798716" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033043, 0.040718, 0.066252, 0.110612, 0.165452, 0.404835, 0.820459", \
           "0.033125, 0.040120, 0.066127, 0.111386, 0.165096, 0.406106, 0.810356", \
           "0.032997, 0.040256, 0.066579, 0.110966, 0.165259, 0.399935, 0.804176", \
           "0.033019, 0.040346, 0.066340, 0.111023, 0.164920, 0.404543, 0.800753", \
           "0.032903, 0.040702, 0.066040, 0.110719, 0.164868, 0.401575, 0.821254", \
           "0.033114, 0.040039, 0.066685, 0.111303, 0.165192, 0.403949, 0.810944", \
           "0.033061, 0.040243, 0.066192, 0.111289, 0.164981, 0.399319, 0.798716" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.384592, 0.391326, 0.410791, 0.437785, 0.468651, 0.597554, 0.822220", \
           "0.386748, 0.393715, 0.413007, 0.439682, 0.471067, 0.599815, 0.827254", \
           "0.395304, 0.402401, 0.421893, 0.449000, 0.479843, 0.608548, 0.835958", \
           "0.413303, 0.420156, 0.439500, 0.466644, 0.496628, 0.627164, 0.851229", \
           "0.433597, 0.440950, 0.460031, 0.487149, 0.517813, 0.646998, 0.872207", \
           "0.456338, 0.463156, 0.482798, 0.509634, 0.540401, 0.670045, 0.895783", \
           "0.479137, 0.486080, 0.505512, 0.532341, 0.562215, 0.690559, 0.917354" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.326903, 0.332627, 0.349172, 0.372117, 0.398354, 0.507921, 0.698887", \
           "0.328736, 0.334658, 0.351056, 0.373730, 0.400407, 0.509842, 0.703166", \
           "0.336009, 0.342041, 0.358609, 0.381650, 0.407866, 0.517266, 0.710565", \
           "0.351307, 0.357133, 0.373575, 0.396647, 0.422134, 0.533089, 0.723544", \
           "0.368558, 0.374807, 0.391026, 0.414076, 0.440141, 0.549949, 0.741376", \
           "0.387887, 0.393682, 0.410379, 0.433189, 0.459341, 0.569538, 0.761416", \
           "0.407267, 0.413168, 0.429685, 0.452490, 0.477882, 0.586975, 0.779751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036678, 0.043431, 0.073530, 0.111615, 0.168491, 0.407142, 0.819654", \
           "0.035318, 0.045142, 0.073427, 0.113939, 0.168578, 0.408192, 0.837103", \
           "0.035642, 0.044937, 0.073701, 0.114046, 0.168712, 0.412597, 0.838910", \
           "0.034939, 0.042915, 0.073683, 0.113625, 0.168616, 0.412983, 0.837571", \
           "0.036305, 0.042916, 0.074277, 0.113891, 0.166625, 0.412895, 0.825110", \
           "0.035896, 0.044914, 0.073317, 0.114203, 0.168742, 0.409130, 0.823798", \
           "0.036919, 0.044926, 0.070914, 0.114539, 0.168522, 0.411560, 0.821400" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036678, 0.043431, 0.073530, 0.111615, 0.168491, 0.407142, 0.819654", \
           "0.035318, 0.045142, 0.073427, 0.113939, 0.168578, 0.408192, 0.837103", \
           "0.035642, 0.044937, 0.073701, 0.114046, 0.168712, 0.412597, 0.838910", \
           "0.034939, 0.042915, 0.073683, 0.113625, 0.168616, 0.412983, 0.837571", \
           "0.036305, 0.042916, 0.074277, 0.113891, 0.166625, 0.412895, 0.825110", \
           "0.035896, 0.044914, 0.073317, 0.114203, 0.168742, 0.409130, 0.823798", \
           "0.036919, 0.044926, 0.070914, 0.114539, 0.168522, 0.411560, 0.821400" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENA & !TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b1 && TCENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.323720, 0.329914, 0.347528, 0.372150, 0.400399, 0.523575, 0.738609", \
           "0.325682, 0.331817, 0.349560, 0.374050, 0.402334, 0.525548, 0.741293", \
           "0.335040, 0.341532, 0.358717, 0.383273, 0.411856, 0.535102, 0.750986", \
           "0.352610, 0.358935, 0.376396, 0.401123, 0.429330, 0.552439, 0.767634", \
           "0.373596, 0.379844, 0.397560, 0.422356, 0.450794, 0.573564, 0.788626", \
           "0.395911, 0.402265, 0.419997, 0.444689, 0.472958, 0.595223, 0.810750", \
           "0.418743, 0.424871, 0.442598, 0.467399, 0.495722, 0.616807, 0.832669" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.275162, 0.280427, 0.295399, 0.316327, 0.340339, 0.445038, 0.627818", \
           "0.276830, 0.282044, 0.297126, 0.317942, 0.341984, 0.446716, 0.630099", \
           "0.284784, 0.290302, 0.304909, 0.325782, 0.350077, 0.454836, 0.638338", \
           "0.299719, 0.305095, 0.319937, 0.340955, 0.364931, 0.469573, 0.652489", \
           "0.317557, 0.322867, 0.337926, 0.359003, 0.383175, 0.487529, 0.670332", \
           "0.336525, 0.341925, 0.356998, 0.377985, 0.402014, 0.505939, 0.689137", \
           "0.355932, 0.361141, 0.376208, 0.397289, 0.421364, 0.524286, 0.707769" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032795, 0.040352, 0.066056, 0.110236, 0.164909, 0.403019, 0.798246", \
           "0.033081, 0.040077, 0.066054, 0.110611, 0.165617, 0.406608, 0.813340", \
           "0.033108, 0.040622, 0.066434, 0.110782, 0.165650, 0.404184, 0.813603", \
           "0.033540, 0.040380, 0.066487, 0.110282, 0.165618, 0.403198, 0.814963", \
           "0.032933, 0.040194, 0.066387, 0.110163, 0.165566, 0.397661, 0.812383", \
           "0.033034, 0.040148, 0.066078, 0.110410, 0.165031, 0.397730, 0.821684", \
           "0.033235, 0.040411, 0.065935, 0.110634, 0.165528, 0.394702, 0.806886" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032795, 0.040352, 0.066056, 0.110236, 0.164909, 0.403019, 0.798246", \
           "0.033081, 0.040077, 0.066054, 0.110611, 0.165617, 0.406608, 0.813340", \
           "0.033108, 0.040622, 0.066434, 0.110782, 0.165650, 0.404184, 0.813603", \
           "0.033540, 0.040380, 0.066487, 0.110282, 0.165618, 0.403198, 0.814963", \
           "0.032933, 0.040194, 0.066387, 0.110163, 0.165566, 0.397661, 0.812383", \
           "0.033034, 0.040148, 0.066078, 0.110410, 0.165031, 0.397730, 0.821684", \
           "0.033235, 0.040411, 0.065935, 0.110634, 0.165528, 0.394702, 0.806886" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.350000, 0.356735, 0.376200, 0.403193, 0.434060, 0.562963, 0.787628", \
           "0.351946, 0.358913, 0.378206, 0.404880, 0.436265, 0.565013, 0.792452", \
           "0.360218, 0.367315, 0.386807, 0.413914, 0.444756, 0.573462, 0.800872", \
           "0.377703, 0.384557, 0.403900, 0.431044, 0.461028, 0.591564, 0.815629", \
           "0.400137, 0.407489, 0.426570, 0.453688, 0.484353, 0.613538, 0.838747", \
           "0.426125, 0.432943, 0.452586, 0.479422, 0.510188, 0.639833, 0.865571", \
           "0.452351, 0.459293, 0.478726, 0.505554, 0.535428, 0.663773, 0.890567" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.297500, 0.303224, 0.319770, 0.342714, 0.368951, 0.478519, 0.669484", \
           "0.299154, 0.305076, 0.321475, 0.344148, 0.370825, 0.480261, 0.673584", \
           "0.306185, 0.312217, 0.328786, 0.351826, 0.378043, 0.487443, 0.680741", \
           "0.321048, 0.326873, 0.343315, 0.366388, 0.391874, 0.502830, 0.693285", \
           "0.340117, 0.346366, 0.362585, 0.385635, 0.411700, 0.521507, 0.712935", \
           "0.362206, 0.368002, 0.384698, 0.407508, 0.433660, 0.543858, 0.735735", \
           "0.384498, 0.390399, 0.406917, 0.429721, 0.455114, 0.564207, 0.756982" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035507, 0.043003, 0.074214, 0.114666, 0.171531, 0.405781, 0.819972", \
           "0.035982, 0.043339, 0.068920, 0.117640, 0.169049, 0.405760, 0.822750", \
           "0.035760, 0.043253, 0.069190, 0.114664, 0.167875, 0.405788, 0.836987", \
           "0.035659, 0.043057, 0.069166, 0.114659, 0.174221, 0.408972, 0.821279", \
           "0.035604, 0.042918, 0.069189, 0.113461, 0.167509, 0.405662, 0.820361", \
           "0.035655, 0.042912, 0.071806, 0.113526, 0.169462, 0.416150, 0.841188", \
           "0.035075, 0.043533, 0.070515, 0.111793, 0.169633, 0.409371, 0.822249" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035507, 0.043003, 0.074214, 0.114666, 0.171531, 0.405781, 0.819972", \
           "0.035982, 0.043339, 0.068920, 0.117640, 0.169049, 0.405760, 0.822750", \
           "0.035760, 0.043253, 0.069190, 0.114664, 0.167875, 0.405788, 0.836987", \
           "0.035659, 0.043057, 0.069166, 0.114659, 0.174221, 0.408972, 0.821279", \
           "0.035604, 0.042918, 0.069189, 0.113461, 0.167509, 0.405662, 0.820361", \
           "0.035655, 0.042912, 0.071806, 0.113526, 0.169462, 0.416150, 0.841188", \
           "0.035075, 0.043533, 0.070515, 0.111793, 0.169633, 0.409371, 0.822249" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145521, 0.152255, 0.171720, 0.198714, 0.229580, 0.358483, 0.583149", \
           "0.147665, 0.154632, 0.173924, 0.200599, 0.231984, 0.360731, 0.588170", \
           "0.156115, 0.163212, 0.182704, 0.209811, 0.240654, 0.369359, 0.596770", \
           "0.173325, 0.180179, 0.199522, 0.226666, 0.256650, 0.387186, 0.611251", \
           "0.192591, 0.199944, 0.219025, 0.246142, 0.276807, 0.405992, 0.631201", \
           "0.213493, 0.220310, 0.239953, 0.266789, 0.297556, 0.427200, 0.652938", \
           "0.234206, 0.241149, 0.260581, 0.287410, 0.317283, 0.445628, 0.672423" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123693, 0.129417, 0.145962, 0.168907, 0.195143, 0.304711, 0.495676", \
           "0.125515, 0.131437, 0.147836, 0.170509, 0.197186, 0.306622, 0.499945", \
           "0.132698, 0.138730, 0.155299, 0.178339, 0.204556, 0.313955, 0.507254", \
           "0.147326, 0.153152, 0.169594, 0.192666, 0.218153, 0.329108, 0.519563", \
           "0.163703, 0.169952, 0.186171, 0.209221, 0.235286, 0.345093, 0.536521", \
           "0.181469, 0.187264, 0.203960, 0.226771, 0.252923, 0.363120, 0.554997", \
           "0.199075, 0.204977, 0.221494, 0.244299, 0.269691, 0.378784, 0.571559" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033912, 0.040515, 0.066536, 0.110849, 0.165401, 0.397098, 0.817316", \
           "0.033668, 0.040499, 0.066426, 0.110379, 0.165473, 0.397032, 0.817163", \
           "0.032863, 0.040343, 0.066519, 0.110980, 0.165283, 0.398403, 0.821258", \
           "0.033365, 0.040612, 0.066304, 0.110521, 0.165168, 0.398873, 0.827677", \
           "0.034239, 0.040991, 0.066749, 0.110064, 0.165398, 0.406544, 0.813999", \
           "0.033271, 0.040600, 0.068468, 0.110926, 0.166068, 0.395516, 0.813138", \
           "0.033352, 0.040520, 0.066687, 0.109957, 0.165847, 0.398082, 0.830983" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033912, 0.040515, 0.066536, 0.110849, 0.165401, 0.397098, 0.817316", \
           "0.033668, 0.040499, 0.066426, 0.110379, 0.165473, 0.397032, 0.817163", \
           "0.032863, 0.040343, 0.066519, 0.110980, 0.165283, 0.398403, 0.821258", \
           "0.033365, 0.040612, 0.066304, 0.110521, 0.165168, 0.398873, 0.827677", \
           "0.034239, 0.040991, 0.066749, 0.110064, 0.165398, 0.406544, 0.813999", \
           "0.033271, 0.040600, 0.068468, 0.110926, 0.166068, 0.395516, 0.813138", \
           "0.033352, 0.040520, 0.066687, 0.109957, 0.165847, 0.398082, 0.830983" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.150785, 0.157520, 0.176985, 0.203978, 0.234845, 0.363748, 0.588413", \
           "0.152816, 0.159782, 0.179075, 0.205749, 0.237135, 0.365882, 0.593321", \
           "0.161025, 0.168122, 0.187614, 0.214721, 0.245564, 0.374269, 0.601679", \
           "0.178903, 0.185756, 0.205100, 0.232244, 0.262228, 0.392764, 0.616829", \
           "0.202665, 0.210017, 0.229098, 0.256216, 0.286880, 0.416066, 0.641275", \
           "0.231281, 0.238099, 0.257742, 0.284578, 0.315345, 0.444989, 0.670727", \
           "0.260151, 0.267094, 0.286526, 0.313355, 0.343229, 0.471574, 0.698368" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.128167, 0.133892, 0.150437, 0.173382, 0.199618, 0.309186, 0.500151", \
           "0.129893, 0.135815, 0.152214, 0.174887, 0.201564, 0.311000, 0.504323", \
           "0.136871, 0.142904, 0.159472, 0.182513, 0.208729, 0.318129, 0.511427", \
           "0.152067, 0.157893, 0.174335, 0.197407, 0.222894, 0.333849, 0.524304", \
           "0.172265, 0.178514, 0.194733, 0.217784, 0.243848, 0.353656, 0.545083", \
           "0.196589, 0.202384, 0.219081, 0.241891, 0.268043, 0.378240, 0.570118", \
           "0.221129, 0.227030, 0.243548, 0.266352, 0.291744, 0.400837, 0.593613" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035037, 0.042629, 0.069908, 0.112649, 0.167438, 0.406761, 0.827959", \
           "0.036077, 0.044563, 0.069963, 0.114143, 0.169303, 0.409737, 0.819944", \
           "0.035014, 0.042996, 0.068920, 0.112993, 0.167023, 0.408936, 0.824429", \
           "0.035273, 0.042775, 0.069129, 0.112170, 0.167184, 0.407236, 0.825166", \
           "0.035396, 0.043016, 0.069273, 0.113898, 0.166519, 0.407185, 0.820615", \
           "0.036197, 0.043725, 0.071450, 0.114141, 0.168233, 0.416823, 0.826635", \
           "0.036098, 0.043066, 0.068769, 0.112425, 0.168270, 0.406566, 0.823421" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035037, 0.042629, 0.069908, 0.112649, 0.167438, 0.406761, 0.827959", \
           "0.036077, 0.044563, 0.069963, 0.114143, 0.169303, 0.409737, 0.819944", \
           "0.035014, 0.042996, 0.068920, 0.112993, 0.167023, 0.408936, 0.824429", \
           "0.035273, 0.042775, 0.069129, 0.112170, 0.167184, 0.407236, 0.825166", \
           "0.035396, 0.043016, 0.069273, 0.113898, 0.166519, 0.407185, 0.820615", \
           "0.036197, 0.043725, 0.071450, 0.114141, 0.168233, 0.416823, 0.826635", \
           "0.036098, 0.043066, 0.068769, 0.112425, 0.168270, 0.406566, 0.823421" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931" \
         );
        }
      }
    }
    pin(WENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "WENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136060, 0.142254, 0.159868, 0.184490, 0.212739, 0.335914, 0.550949", \
           "0.137548, 0.143683, 0.161426, 0.185916, 0.214200, 0.337415, 0.553160", \
           "0.144865, 0.151356, 0.168541, 0.193097, 0.221680, 0.344926, 0.560810", \
           "0.160054, 0.166378, 0.183840, 0.208566, 0.236774, 0.359883, 0.575077", \
           "0.179600, 0.185847, 0.203564, 0.228360, 0.256798, 0.379567, 0.594629", \
           "0.201080, 0.207433, 0.225165, 0.249857, 0.278126, 0.400391, 0.615918", \
           "0.224171, 0.230299, 0.248026, 0.272827, 0.301151, 0.422235, 0.638097" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.115651, 0.120916, 0.135888, 0.156816, 0.180828, 0.285527, 0.468306", \
           "0.116916, 0.122130, 0.137212, 0.158029, 0.182070, 0.286803, 0.470186", \
           "0.123135, 0.128652, 0.143260, 0.164133, 0.188428, 0.293187, 0.476689", \
           "0.136046, 0.141422, 0.156264, 0.177281, 0.201258, 0.305900, 0.488816", \
           "0.152660, 0.157970, 0.173029, 0.194106, 0.218278, 0.322632, 0.505435", \
           "0.170918, 0.176318, 0.191391, 0.212378, 0.236407, 0.340332, 0.523530", \
           "0.190546, 0.195754, 0.210822, 0.231903, 0.255978, 0.358900, 0.542383" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033754, 0.040985, 0.066963, 0.111110, 0.166378, 0.403502, 0.812566", \
           "0.033713, 0.041110, 0.066675, 0.111539, 0.165516, 0.404107, 0.811055", \
           "0.033640, 0.040791, 0.066950, 0.111495, 0.165811, 0.404994, 0.817478", \
           "0.033567, 0.040819, 0.067071, 0.111817, 0.165861, 0.399889, 0.828669", \
           "0.033951, 0.041015, 0.067038, 0.111576, 0.166097, 0.405858, 0.807981", \
           "0.033966, 0.042296, 0.068603, 0.111742, 0.166457, 0.400441, 0.805793", \
           "0.034125, 0.040925, 0.066869, 0.110879, 0.165342, 0.398570, 0.792651" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033754, 0.040985, 0.066963, 0.111110, 0.166378, 0.403502, 0.812566", \
           "0.033713, 0.041110, 0.066675, 0.111539, 0.165516, 0.404107, 0.811055", \
           "0.033640, 0.040791, 0.066950, 0.111495, 0.165811, 0.404994, 0.817478", \
           "0.033567, 0.040819, 0.067071, 0.111817, 0.165861, 0.399889, 0.828669", \
           "0.033951, 0.041015, 0.067038, 0.111576, 0.166097, 0.405858, 0.807981", \
           "0.033966, 0.042296, 0.068603, 0.111742, 0.166457, 0.400441, 0.805793", \
           "0.034125, 0.040925, 0.066869, 0.110879, 0.165342, 0.398570, 0.792651" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.138467, 0.145201, 0.164666, 0.191660, 0.222527, 0.351430, 0.576095", \
           "0.139905, 0.146872, 0.166164, 0.192839, 0.224224, 0.352971, 0.580411", \
           "0.145917, 0.153014, 0.172506, 0.199613, 0.230456, 0.359161, 0.586571", \
           "0.159812, 0.166666, 0.186009, 0.213153, 0.243137, 0.373673, 0.597738", \
           "0.178186, 0.185538, 0.204619, 0.231737, 0.262401, 0.391587, 0.616796", \
           "0.198242, 0.205059, 0.224702, 0.251538, 0.282305, 0.411949, 0.637687", \
           "0.217927, 0.224870, 0.244302, 0.271131, 0.301004, 0.429349, 0.656143" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.117697, 0.123421, 0.139966, 0.162911, 0.189148, 0.298715, 0.489681", \
           "0.118919, 0.124841, 0.141240, 0.163913, 0.190590, 0.300026, 0.493349", \
           "0.124030, 0.130062, 0.146630, 0.169671, 0.195887, 0.305287, 0.498586", \
           "0.135840, 0.141666, 0.158108, 0.181180, 0.206667, 0.317622, 0.508077", \
           "0.151458, 0.157707, 0.173926, 0.196976, 0.223041, 0.332849, 0.524276", \
           "0.168505, 0.174300, 0.190997, 0.213807, 0.239959, 0.350157, 0.542034", \
           "0.185238, 0.191139, 0.207657, 0.230461, 0.255854, 0.364947, 0.557722" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035590, 0.045667, 0.071485, 0.110576, 0.167351, 0.403979, 0.811431", \
           "0.036976, 0.044092, 0.074285, 0.114231, 0.167356, 0.403910, 0.811593", \
           "0.037041, 0.045303, 0.074155, 0.114610, 0.167455, 0.403652, 0.828479", \
           "0.036139, 0.043428, 0.069478, 0.111506, 0.163831, 0.401162, 0.808077", \
           "0.035712, 0.043982, 0.068406, 0.111898, 0.166266, 0.408287, 0.824339", \
           "0.036463, 0.044735, 0.072559, 0.116184, 0.169652, 0.406027, 0.812431", \
           "0.036487, 0.043745, 0.069160, 0.111958, 0.166741, 0.402444, 0.808471" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035590, 0.045667, 0.071485, 0.110576, 0.167351, 0.403979, 0.811431", \
           "0.036976, 0.044092, 0.074285, 0.114231, 0.167356, 0.403910, 0.811593", \
           "0.037041, 0.045303, 0.074155, 0.114610, 0.167455, 0.403652, 0.828479", \
           "0.036139, 0.043428, 0.069478, 0.111506, 0.163831, 0.401162, 0.808077", \
           "0.035712, 0.043982, 0.068406, 0.111898, 0.166266, 0.408287, 0.824339", \
           "0.036463, 0.044735, 0.072559, 0.116184, 0.169652, 0.406027, 0.812431", \
           "0.036487, 0.043745, 0.069160, 0.111958, 0.166741, 0.402444, 0.808471" \
         );
        }
      }
      timing() {
        related_pin : "TWENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180886, 0.187079, 0.204694, 0.229315, 0.257565, 0.380740, 0.595774", \
           "0.182374, 0.188508, 0.206251, 0.230742, 0.259026, 0.382240, 0.597985", \
           "0.189690, 0.196181, 0.213366, 0.237923, 0.266506, 0.389751, 0.605636", \
           "0.204879, 0.211204, 0.228665, 0.253392, 0.281599, 0.404708, 0.619903", \
           "0.224426, 0.230673, 0.248390, 0.273186, 0.301624, 0.424393, 0.639455", \
           "0.245905, 0.252259, 0.269991, 0.294682, 0.322952, 0.445217, 0.660744", \
           "0.268997, 0.275125, 0.292851, 0.317653, 0.345976, 0.467061, 0.682923" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.153753, 0.159017, 0.173990, 0.194918, 0.218930, 0.323629, 0.506408", \
           "0.155018, 0.160232, 0.175314, 0.196130, 0.220172, 0.324904, 0.508288", \
           "0.161237, 0.166754, 0.181361, 0.202234, 0.226530, 0.331289, 0.514791", \
           "0.174147, 0.179523, 0.194365, 0.215383, 0.239359, 0.344002, 0.526918", \
           "0.190762, 0.196072, 0.211131, 0.232208, 0.256380, 0.360734, 0.543537", \
           "0.209019, 0.214420, 0.229492, 0.250480, 0.274509, 0.378434, 0.561632", \
           "0.228647, 0.233856, 0.248924, 0.270005, 0.294080, 0.397002, 0.580484" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033754, 0.040985, 0.066963, 0.111110, 0.166378, 0.403502, 0.812566", \
           "0.033713, 0.041110, 0.066675, 0.111539, 0.165516, 0.404107, 0.811055", \
           "0.033640, 0.040791, 0.066950, 0.111495, 0.165811, 0.404994, 0.817478", \
           "0.033567, 0.040819, 0.067071, 0.111817, 0.165861, 0.399889, 0.828669", \
           "0.033951, 0.041015, 0.067038, 0.111576, 0.166097, 0.405858, 0.807981", \
           "0.033966, 0.042296, 0.068603, 0.111742, 0.166457, 0.400441, 0.805793", \
           "0.034125, 0.040925, 0.066869, 0.110879, 0.165342, 0.398570, 0.792651" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033754, 0.040985, 0.066963, 0.111110, 0.166378, 0.403502, 0.812566", \
           "0.033713, 0.041110, 0.066675, 0.111539, 0.165516, 0.404107, 0.811055", \
           "0.033640, 0.040791, 0.066950, 0.111495, 0.165811, 0.404994, 0.817478", \
           "0.033567, 0.040819, 0.067071, 0.111817, 0.165861, 0.399889, 0.828669", \
           "0.033951, 0.041015, 0.067038, 0.111576, 0.166097, 0.405858, 0.807981", \
           "0.033966, 0.042296, 0.068603, 0.111742, 0.166457, 0.400441, 0.805793", \
           "0.034125, 0.040925, 0.066869, 0.110879, 0.165342, 0.398570, 0.792651" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.182098, 0.188832, 0.208298, 0.235291, 0.266158, 0.395061, 0.619726", \
           "0.183536, 0.190503, 0.209795, 0.236470, 0.267855, 0.396603, 0.624042", \
           "0.189548, 0.196645, 0.216137, 0.243244, 0.274087, 0.402792, 0.630202", \
           "0.203443, 0.210297, 0.229640, 0.256784, 0.286768, 0.417304, 0.641369", \
           "0.221817, 0.229169, 0.248250, 0.275368, 0.306032, 0.435218, 0.660427", \
           "0.241873, 0.248690, 0.268333, 0.295169, 0.325936, 0.455580, 0.681318", \
           "0.261558, 0.268501, 0.287933, 0.314762, 0.344635, 0.472980, 0.699774" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.154783, 0.160508, 0.177053, 0.199997, 0.226234, 0.335802, 0.526767", \
           "0.156005, 0.161927, 0.178326, 0.200999, 0.227677, 0.337112, 0.530435", \
           "0.161116, 0.167148, 0.183716, 0.206757, 0.232974, 0.342373, 0.535672", \
           "0.172927, 0.178752, 0.195194, 0.218267, 0.243753, 0.354709, 0.545164", \
           "0.188544, 0.194794, 0.211012, 0.234063, 0.260127, 0.369935, 0.561363", \
           "0.205592, 0.211387, 0.228083, 0.250894, 0.277045, 0.387243, 0.579120", \
           "0.222324, 0.228226, 0.244743, 0.267547, 0.292940, 0.402033, 0.594808" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035590, 0.045667, 0.071485, 0.110576, 0.167351, 0.403979, 0.811431", \
           "0.036976, 0.044092, 0.074285, 0.114231, 0.167356, 0.403910, 0.811593", \
           "0.037041, 0.045303, 0.074155, 0.114610, 0.167455, 0.403652, 0.828479", \
           "0.036139, 0.043428, 0.069478, 0.111506, 0.163831, 0.401162, 0.808077", \
           "0.035712, 0.043982, 0.068406, 0.111898, 0.166266, 0.408287, 0.824339", \
           "0.036463, 0.044735, 0.072559, 0.116184, 0.169652, 0.406027, 0.812431", \
           "0.036487, 0.043745, 0.069160, 0.111958, 0.166741, 0.402444, 0.808471" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035590, 0.045667, 0.071485, 0.110576, 0.167351, 0.403979, 0.811431", \
           "0.036976, 0.044092, 0.074285, 0.114231, 0.167356, 0.403910, 0.811593", \
           "0.037041, 0.045303, 0.074155, 0.114610, 0.167455, 0.403652, 0.828479", \
           "0.036139, 0.043428, 0.069478, 0.111506, 0.163831, 0.401162, 0.808077", \
           "0.035712, 0.043982, 0.068406, 0.111898, 0.166266, 0.408287, 0.824339", \
           "0.036463, 0.044735, 0.072559, 0.116184, 0.169652, 0.406027, 0.812431", \
           "0.036487, 0.043745, 0.069160, 0.111958, 0.166741, 0.402444, 0.808471" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.251289, 0.257483, 0.275097, 0.299719, 0.327968, 0.451144, 0.666178", \
           "0.253259, 0.259394, 0.277137, 0.301627, 0.329911, 0.453126, 0.668871", \
           "0.262358, 0.268849, 0.286034, 0.310591, 0.339174, 0.462419, 0.678304", \
           "0.279359, 0.285684, 0.303145, 0.327872, 0.356079, 0.479188, 0.694383", \
           "0.298990, 0.305237, 0.322954, 0.347750, 0.376188, 0.498957, 0.714019", \
           "0.319476, 0.325830, 0.343562, 0.368254, 0.396523, 0.518788, 0.734315", \
           "0.340305, 0.346433, 0.364160, 0.388961, 0.417285, 0.538370, 0.754231" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.213596, 0.218860, 0.233833, 0.254761, 0.278773, 0.383472, 0.566251", \
           "0.215270, 0.220485, 0.235566, 0.256383, 0.280425, 0.385157, 0.568540", \
           "0.223004, 0.228522, 0.243129, 0.264002, 0.288298, 0.393056, 0.576558", \
           "0.237455, 0.242831, 0.257674, 0.278691, 0.302668, 0.407310, 0.590226", \
           "0.254141, 0.259452, 0.274511, 0.295587, 0.319760, 0.424114, 0.606916", \
           "0.271555, 0.276955, 0.292028, 0.313016, 0.337045, 0.440970, 0.624168", \
           "0.289260, 0.294468, 0.309536, 0.330617, 0.354692, 0.457614, 0.641097" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043647, 0.051582, 0.079748, 0.127697, 0.185847, 0.428877, 0.856832", \
           "0.043630, 0.051396, 0.079550, 0.127845, 0.185618, 0.428919, 0.857414", \
           "0.042775, 0.050411, 0.078608, 0.126955, 0.185708, 0.429697, 0.875014", \
           "0.043086, 0.050687, 0.080195, 0.127939, 0.187430, 0.430418, 0.851293", \
           "0.042740, 0.050990, 0.080164, 0.127780, 0.186074, 0.434554, 0.859172", \
           "0.043301, 0.051400, 0.079501, 0.128293, 0.186278, 0.426529, 0.858927", \
           "0.043425, 0.051664, 0.080241, 0.128075, 0.185921, 0.431252, 0.862580" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043647, 0.051582, 0.079748, 0.127697, 0.185847, 0.428877, 0.856832", \
           "0.043630, 0.051396, 0.079550, 0.127845, 0.185618, 0.428919, 0.857414", \
           "0.042775, 0.050411, 0.078608, 0.126955, 0.185708, 0.429697, 0.875014", \
           "0.043086, 0.050687, 0.080195, 0.127939, 0.187430, 0.430418, 0.851293", \
           "0.042740, 0.050990, 0.080164, 0.127780, 0.186074, 0.434554, 0.859172", \
           "0.043301, 0.051400, 0.079501, 0.128293, 0.186278, 0.426529, 0.858927", \
           "0.043425, 0.051664, 0.080241, 0.128075, 0.185921, 0.431252, 0.862580" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258673, 0.265407, 0.284873, 0.311866, 0.342733, 0.471636, 0.696301", \
           "0.260703, 0.267670, 0.286963, 0.313637, 0.345022, 0.473770, 0.701209", \
           "0.268913, 0.276010, 0.295502, 0.322609, 0.353451, 0.482157, 0.709567", \
           "0.286790, 0.293644, 0.312987, 0.340132, 0.370116, 0.500652, 0.724717", \
           "0.310553, 0.317905, 0.336986, 0.364104, 0.394768, 0.523954, 0.749163", \
           "0.339169, 0.345987, 0.365630, 0.392466, 0.423232, 0.552877, 0.778615", \
           "0.368039, 0.374982, 0.394414, 0.421243, 0.451117, 0.579461, 0.806256" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.219872, 0.225596, 0.242142, 0.265086, 0.291323, 0.400891, 0.591856", \
           "0.221598, 0.227520, 0.243918, 0.266592, 0.293269, 0.402705, 0.596028", \
           "0.228576, 0.234608, 0.251176, 0.274217, 0.300434, 0.409833, 0.603132", \
           "0.243772, 0.249597, 0.266039, 0.289112, 0.314598, 0.425554, 0.616009", \
           "0.263970, 0.270219, 0.286438, 0.309488, 0.335553, 0.445361, 0.636788", \
           "0.288294, 0.294089, 0.310785, 0.333596, 0.359748, 0.469945, 0.661822", \
           "0.312833, 0.318735, 0.335252, 0.358057, 0.383449, 0.492542, 0.685317" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043779, 0.051406, 0.078734, 0.123825, 0.179716, 0.420992, 0.837529", \
           "0.043929, 0.051406, 0.079454, 0.124360, 0.180094, 0.417594, 0.837002", \
           "0.044054, 0.051623, 0.078806, 0.123989, 0.179622, 0.417247, 0.841215", \
           "0.044833, 0.052309, 0.079231, 0.124847, 0.180152, 0.419667, 0.836422", \
           "0.044225, 0.051772, 0.079278, 0.124105, 0.179717, 0.419849, 0.832737", \
           "0.044448, 0.051842, 0.078835, 0.124222, 0.180701, 0.420469, 0.839443", \
           "0.046504, 0.052988, 0.079000, 0.124235, 0.179898, 0.418634, 0.830191" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043779, 0.051406, 0.078734, 0.123825, 0.179716, 0.420992, 0.837529", \
           "0.043929, 0.051406, 0.079454, 0.124360, 0.180094, 0.417594, 0.837002", \
           "0.044054, 0.051623, 0.078806, 0.123989, 0.179622, 0.417247, 0.841215", \
           "0.044833, 0.052309, 0.079231, 0.124847, 0.180152, 0.419667, 0.836422", \
           "0.044225, 0.051772, 0.079278, 0.124105, 0.179717, 0.419849, 0.832737", \
           "0.044448, 0.051842, 0.078835, 0.124222, 0.180701, 0.420469, 0.839443", \
           "0.046504, 0.052988, 0.079000, 0.124235, 0.179898, 0.418634, 0.830191" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENA & TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b0 && TWENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.347525, 0.353719, 0.371333, 0.395955, 0.424204, 0.547380, 0.762414", \
           "0.349222, 0.355357, 0.373100, 0.397590, 0.425874, 0.549089, 0.764834", \
           "0.357848, 0.364339, 0.381524, 0.406080, 0.434663, 0.557909, 0.773794", \
           "0.374839, 0.381164, 0.398625, 0.423351, 0.451559, 0.574668, 0.789863", \
           "0.396971, 0.403218, 0.420935, 0.445731, 0.474169, 0.596938, 0.812000", \
           "0.421251, 0.427605, 0.445337, 0.470029, 0.498298, 0.620563, 0.836090", \
           "0.445085, 0.451213, 0.468940, 0.493741, 0.522065, 0.643149, 0.859011" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.295397, 0.300661, 0.315633, 0.336562, 0.360574, 0.465273, 0.648052", \
           "0.296839, 0.302053, 0.317135, 0.337952, 0.361993, 0.466726, 0.650109", \
           "0.304171, 0.309688, 0.324296, 0.345168, 0.369464, 0.474223, 0.657725", \
           "0.318613, 0.323989, 0.338831, 0.359849, 0.383825, 0.488468, 0.671383", \
           "0.337425, 0.342735, 0.357795, 0.378871, 0.403043, 0.507397, 0.690200", \
           "0.358064, 0.363464, 0.378537, 0.399524, 0.423553, 0.527478, 0.710676", \
           "0.378323, 0.383531, 0.398599, 0.419680, 0.443755, 0.546677, 0.730160" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042801, 0.050808, 0.078740, 0.127117, 0.186330, 0.433536, 0.853227", \
           "0.042258, 0.050014, 0.078823, 0.126932, 0.185168, 0.432612, 0.849633", \
           "0.042269, 0.050213, 0.078786, 0.126777, 0.185870, 0.432041, 0.854397", \
           "0.042318, 0.050193, 0.078694, 0.126769, 0.186083, 0.431636, 0.849097", \
           "0.042419, 0.050255, 0.078712, 0.126815, 0.185325, 0.436009, 0.853788", \
           "0.042375, 0.050170, 0.079042, 0.127067, 0.186025, 0.431379, 0.851239", \
           "0.042413, 0.050363, 0.079184, 0.127469, 0.186037, 0.438106, 0.851124" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042801, 0.050808, 0.078740, 0.127117, 0.186330, 0.433536, 0.853227", \
           "0.042258, 0.050014, 0.078823, 0.126932, 0.185168, 0.432612, 0.849633", \
           "0.042269, 0.050213, 0.078786, 0.126777, 0.185870, 0.432041, 0.854397", \
           "0.042318, 0.050193, 0.078694, 0.126769, 0.186083, 0.431636, 0.849097", \
           "0.042419, 0.050255, 0.078712, 0.126815, 0.185325, 0.436009, 0.853788", \
           "0.042375, 0.050170, 0.079042, 0.127067, 0.186025, 0.431379, 0.851239", \
           "0.042413, 0.050363, 0.079184, 0.127469, 0.186037, 0.438106, 0.851124" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357654, 0.364388, 0.383853, 0.410847, 0.441714, 0.570617, 0.795282", \
           "0.359818, 0.366785, 0.386078, 0.412752, 0.444138, 0.572885, 0.800324", \
           "0.368345, 0.375442, 0.394934, 0.422041, 0.452884, 0.581589, 0.808999", \
           "0.385934, 0.392788, 0.412131, 0.439275, 0.469259, 0.599795, 0.823860", \
           "0.406456, 0.413808, 0.432889, 0.460007, 0.490671, 0.619857, 0.845066", \
           "0.429116, 0.435934, 0.455577, 0.482412, 0.513179, 0.642823, 0.868561", \
           "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.304006, 0.309730, 0.326275, 0.349220, 0.375457, 0.485024, 0.675990", \
           "0.305846, 0.311768, 0.328166, 0.350840, 0.377517, 0.486952, 0.680276", \
           "0.313094, 0.319126, 0.335694, 0.358735, 0.384951, 0.494351, 0.687650", \
           "0.328044, 0.333870, 0.350312, 0.373384, 0.398870, 0.509826, 0.700281", \
           "0.345487, 0.351737, 0.367956, 0.391006, 0.417071, 0.526878, 0.718306", \
           "0.364749, 0.370544, 0.387240, 0.410051, 0.436202, 0.546400, 0.738277", \
           "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043889, 0.051295, 0.078554, 0.124026, 0.179732, 0.419775, 0.833691", \
           "0.043776, 0.051280, 0.078697, 0.124146, 0.179842, 0.420275, 0.830924", \
           "0.043827, 0.051418, 0.078653, 0.124138, 0.180053, 0.420514, 0.831134", \
           "0.043823, 0.051281, 0.079062, 0.123973, 0.179614, 0.419841, 0.830382", \
           "0.043786, 0.051310, 0.078632, 0.123978, 0.179584, 0.419143, 0.836260", \
           "0.043927, 0.051333, 0.078566, 0.124133, 0.179620, 0.419172, 0.831913", \
           "0.043809, 0.051386, 0.078936, 0.124380, 0.179880, 0.417814, 0.830399" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043889, 0.051295, 0.078554, 0.124026, 0.179732, 0.419775, 0.833691", \
           "0.043776, 0.051280, 0.078697, 0.124146, 0.179842, 0.420275, 0.830924", \
           "0.043827, 0.051418, 0.078653, 0.124138, 0.180053, 0.420514, 0.831134", \
           "0.043823, 0.051281, 0.079062, 0.123973, 0.179614, 0.419841, 0.830382", \
           "0.043786, 0.051310, 0.078632, 0.123978, 0.179584, 0.419143, 0.836260", \
           "0.043927, 0.051333, 0.078566, 0.124133, 0.179620, 0.419172, 0.831913", \
           "0.043809, 0.051386, 0.078936, 0.124380, 0.179880, 0.417814, 0.830399" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENA & !TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b1 && TWENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.378067, 0.384261, 0.401875, 0.426497, 0.454746, 0.577922, 0.792956", \
           "0.380003, 0.386137, 0.403880, 0.428370, 0.456655, 0.579869, 0.795614", \
           "0.389223, 0.395715, 0.412900, 0.437456, 0.466039, 0.589285, 0.805169", \
           "0.406386, 0.412710, 0.430172, 0.454898, 0.483106, 0.606215, 0.821410", \
           "0.427140, 0.433387, 0.451104, 0.475900, 0.504338, 0.627107, 0.842169", \
           "0.449549, 0.455902, 0.473635, 0.498326, 0.526596, 0.648860, 0.864387", \
           "0.472790, 0.478918, 0.496644, 0.521446, 0.549769, 0.670854, 0.886716" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.321357, 0.326622, 0.341594, 0.362522, 0.386534, 0.491233, 0.674013", \
           "0.323002, 0.328217, 0.343298, 0.364115, 0.388157, 0.492889, 0.676272", \
           "0.330840, 0.336357, 0.350965, 0.371838, 0.396133, 0.500892, 0.684394", \
           "0.345428, 0.350804, 0.365646, 0.386663, 0.410640, 0.515282, 0.698198", \
           "0.363069, 0.368379, 0.383438, 0.404515, 0.428687, 0.533041, 0.715844", \
           "0.382117, 0.387517, 0.402590, 0.423577, 0.447606, 0.551531, 0.734729", \
           "0.401871, 0.407080, 0.422147, 0.443229, 0.467304, 0.570226, 0.753708" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042175, 0.050120, 0.078928, 0.127603, 0.185097, 0.429418, 0.871299", \
           "0.042251, 0.050105, 0.078734, 0.126622, 0.185332, 0.429328, 0.856606", \
           "0.042156, 0.050202, 0.078804, 0.127229, 0.186056, 0.430590, 0.856778", \
           "0.042186, 0.049934, 0.079016, 0.127286, 0.184988, 0.429495, 0.870009", \
           "0.042228, 0.050095, 0.079176, 0.127361, 0.185430, 0.430882, 0.837846", \
           "0.042574, 0.050079, 0.079022, 0.126612, 0.185923, 0.430975, 0.850466", \
           "0.043036, 0.050736, 0.079566, 0.126823, 0.193336, 0.427534, 0.854656" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042175, 0.050120, 0.078928, 0.127603, 0.185097, 0.429418, 0.871299", \
           "0.042251, 0.050105, 0.078734, 0.126622, 0.185332, 0.429328, 0.856606", \
           "0.042156, 0.050202, 0.078804, 0.127229, 0.186056, 0.430590, 0.856778", \
           "0.042186, 0.049934, 0.079016, 0.127286, 0.184988, 0.429495, 0.870009", \
           "0.042228, 0.050095, 0.079176, 0.127361, 0.185430, 0.430882, 0.837846", \
           "0.042574, 0.050079, 0.079022, 0.126612, 0.185923, 0.430975, 0.850466", \
           "0.043036, 0.050736, 0.079566, 0.126823, 0.193336, 0.427534, 0.854656" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.383793, 0.390528, 0.409993, 0.436986, 0.467853, 0.596756, 0.821421", \
           "0.385684, 0.392651, 0.411943, 0.438618, 0.470003, 0.598750, 0.826190", \
           "0.393700, 0.400797, 0.420289, 0.447396, 0.478239, 0.606944, 0.834354", \
           "0.410875, 0.417729, 0.437072, 0.464216, 0.494200, 0.624736, 0.848801", \
           "0.432531, 0.439883, 0.458964, 0.486082, 0.516746, 0.645931, 0.871140", \
           "0.456825, 0.463643, 0.483286, 0.510122, 0.540888, 0.670533, 0.896271", \
           "0.480585, 0.487528, 0.506960, 0.533789, 0.563662, 0.692007, 0.918802" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.326224, 0.331949, 0.348494, 0.371438, 0.397675, 0.507243, 0.698208", \
           "0.327831, 0.333753, 0.350152, 0.372825, 0.399502, 0.508938, 0.702261", \
           "0.334645, 0.340677, 0.357246, 0.380286, 0.406503, 0.515903, 0.709201", \
           "0.349244, 0.355069, 0.371511, 0.394584, 0.420070, 0.531026, 0.721481", \
           "0.367651, 0.373900, 0.390119, 0.413169, 0.439234, 0.549042, 0.740469", \
           "0.388301, 0.394096, 0.410793, 0.433603, 0.459755, 0.569953, 0.761830", \
           "0.408497, 0.414399, 0.430916, 0.453721, 0.479113, 0.588206, 0.780981" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043912, 0.051261, 0.078597, 0.124091, 0.179594, 0.420294, 0.834737", \
           "0.043821, 0.051287, 0.079261, 0.123867, 0.179637, 0.420338, 0.834724", \
           "0.043805, 0.051284, 0.078623, 0.124058, 0.179616, 0.420339, 0.837420", \
           "0.043782, 0.051239, 0.079060, 0.124049, 0.179931, 0.420393, 0.835703", \
           "0.044098, 0.051363, 0.079310, 0.124725, 0.180651, 0.419953, 0.835578", \
           "0.043722, 0.051748, 0.078936, 0.124382, 0.179818, 0.423314, 0.838244", \
           "0.044950, 0.052217, 0.078658, 0.124895, 0.180238, 0.418105, 0.834457" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043912, 0.051261, 0.078597, 0.124091, 0.179594, 0.420294, 0.834737", \
           "0.043821, 0.051287, 0.079261, 0.123867, 0.179637, 0.420338, 0.834724", \
           "0.043805, 0.051284, 0.078623, 0.124058, 0.179616, 0.420339, 0.837420", \
           "0.043782, 0.051239, 0.079060, 0.124049, 0.179931, 0.420393, 0.835703", \
           "0.044098, 0.051363, 0.079310, 0.124725, 0.180651, 0.419953, 0.835578", \
           "0.043722, 0.051748, 0.078936, 0.124382, 0.179818, 0.423314, 0.838244", \
           "0.044950, 0.052217, 0.078658, 0.124895, 0.180238, 0.418105, 0.834457" \
         );
        }
      }
    }
    bus(AYA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "AA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.140953, 0.147146, 0.164761, 0.189383, 0.217632, 0.340807, 0.555842", \
           "0.142483, 0.148618, 0.166361, 0.190851, 0.219135, 0.342350, 0.558095", \
           "0.150026, 0.156518, 0.173703, 0.198259, 0.226842, 0.350088, 0.565972", \
           "0.165962, 0.172286, 0.189748, 0.214474, 0.242682, 0.365791, 0.580986", \
           "0.187411, 0.193658, 0.211375, 0.236171, 0.264609, 0.387378, 0.602440", \
           "0.212051, 0.218404, 0.236136, 0.260828, 0.289097, 0.411362, 0.626889", \
           "0.238382, 0.244510, 0.262236, 0.287038, 0.315361, 0.436446, 0.652308" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.119810, 0.125074, 0.140047, 0.160975, 0.184987, 0.289686, 0.472465", \
           "0.121111, 0.126325, 0.141407, 0.162223, 0.186265, 0.290997, 0.474381", \
           "0.127523, 0.133040, 0.147647, 0.168520, 0.192816, 0.297575, 0.481076", \
           "0.141067, 0.146443, 0.161286, 0.182303, 0.206279, 0.310922, 0.493838", \
           "0.159299, 0.164609, 0.179668, 0.200745, 0.224917, 0.329271, 0.512074", \
           "0.180243, 0.185643, 0.200716, 0.221704, 0.245733, 0.349658, 0.532856", \
           "0.202625, 0.207833, 0.222901, 0.243982, 0.268057, 0.370979, 0.554462" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032369, 0.039511, 0.064903, 0.108221, 0.161886, 0.390407, 0.792838", \
           "0.032650, 0.039395, 0.064597, 0.107769, 0.161859, 0.395138, 0.798826", \
           "0.032255, 0.039167, 0.064668, 0.108416, 0.164137, 0.394100, 0.767984", \
           "0.032586, 0.039150, 0.064797, 0.107669, 0.161488, 0.387686, 0.790443", \
           "0.032546, 0.039481, 0.064754, 0.107736, 0.160898, 0.387791, 0.779007", \
           "0.032506, 0.039543, 0.064414, 0.108265, 0.161498, 0.393345, 0.781707", \
           "0.032757, 0.039672, 0.064808, 0.107709, 0.163325, 0.388994, 0.767911" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032369, 0.039511, 0.064903, 0.108221, 0.161886, 0.390407, 0.792838", \
           "0.032650, 0.039395, 0.064597, 0.107769, 0.161859, 0.395138, 0.798826", \
           "0.032255, 0.039167, 0.064668, 0.108416, 0.164137, 0.394100, 0.767984", \
           "0.032586, 0.039150, 0.064797, 0.107669, 0.161488, 0.387686, 0.790443", \
           "0.032546, 0.039481, 0.064754, 0.107736, 0.160898, 0.387791, 0.779007", \
           "0.032506, 0.039543, 0.064414, 0.108265, 0.161498, 0.393345, 0.781707", \
           "0.032757, 0.039672, 0.064808, 0.107709, 0.163325, 0.388994, 0.767911" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.147034, 0.153769, 0.173234, 0.200227, 0.231094, 0.359997, 0.584663", \
           "0.148439, 0.155406, 0.174699, 0.201373, 0.232759, 0.361506, 0.588945", \
           "0.154358, 0.161455, 0.180946, 0.208053, 0.238896, 0.367602, 0.595012", \
           "0.167864, 0.174718, 0.194061, 0.221206, 0.251189, 0.381726, 0.605790", \
           "0.187138, 0.194490, 0.213571, 0.240689, 0.271353, 0.400539, 0.625748", \
           "0.209180, 0.215998, 0.235641, 0.262477, 0.293243, 0.422888, 0.648626", \
           "0.230538, 0.237481, 0.256913, 0.283742, 0.313616, 0.441960, 0.668755" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.124979, 0.130703, 0.147249, 0.170193, 0.196430, 0.305998, 0.496963", \
           "0.126174, 0.132095, 0.148494, 0.171167, 0.197845, 0.307280, 0.500603", \
           "0.131204, 0.137236, 0.153805, 0.176845, 0.203062, 0.312461, 0.505760", \
           "0.142685, 0.148510, 0.164952, 0.188025, 0.213511, 0.324467, 0.514922", \
           "0.159067, 0.165316, 0.181535, 0.204586, 0.230650, 0.340458, 0.531885", \
           "0.177803, 0.183598, 0.200295, 0.223105, 0.249257, 0.359454, 0.551332", \
           "0.195958, 0.201859, 0.218376, 0.241181, 0.266573, 0.375666, 0.568442" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034593, 0.041805, 0.067865, 0.111070, 0.163818, 0.396744, 0.801443", \
           "0.034659, 0.041842, 0.068294, 0.111203, 0.166184, 0.396389, 0.807585", \
           "0.034936, 0.041825, 0.067787, 0.111123, 0.164488, 0.397130, 0.800107", \
           "0.034536, 0.041911, 0.068907, 0.111376, 0.163552, 0.399481, 0.801154", \
           "0.035490, 0.041860, 0.069329, 0.112683, 0.165131, 0.396716, 0.803932", \
           "0.034455, 0.041882, 0.067664, 0.110889, 0.164501, 0.399070, 0.809305", \
           "0.034643, 0.041699, 0.067720, 0.110807, 0.164832, 0.394953, 0.806982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034593, 0.041805, 0.067865, 0.111070, 0.163818, 0.396744, 0.801443", \
           "0.034659, 0.041842, 0.068294, 0.111203, 0.166184, 0.396389, 0.807585", \
           "0.034936, 0.041825, 0.067787, 0.111123, 0.164488, 0.397130, 0.800107", \
           "0.034536, 0.041911, 0.068907, 0.111376, 0.163552, 0.399481, 0.801154", \
           "0.035490, 0.041860, 0.069329, 0.112683, 0.165131, 0.396716, 0.803932", \
           "0.034455, 0.041882, 0.067664, 0.110889, 0.164501, 0.399070, 0.809305", \
           "0.034643, 0.041699, 0.067720, 0.110807, 0.164832, 0.394953, 0.806982" \
         );
        }
      }
      timing() {
        related_pin : "TAA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.196868, 0.203062, 0.220676, 0.245298, 0.273547, 0.396723, 0.611757", \
           "0.198398, 0.204533, 0.222276, 0.246766, 0.275051, 0.398265, 0.614010", \
           "0.205942, 0.212433, 0.229618, 0.254174, 0.282757, 0.406003, 0.621888", \
           "0.221877, 0.228202, 0.245663, 0.270390, 0.298597, 0.421706, 0.636901", \
           "0.243326, 0.249573, 0.267290, 0.292086, 0.320524, 0.443293, 0.658355", \
           "0.267966, 0.274319, 0.292052, 0.316743, 0.345013, 0.467277, 0.682804", \
           "0.294297, 0.300425, 0.318152, 0.342953, 0.371276, 0.492361, 0.708223" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.167338, 0.172603, 0.187575, 0.208503, 0.232515, 0.337214, 0.519993", \
           "0.168639, 0.173853, 0.188935, 0.209751, 0.233793, 0.338525, 0.521909", \
           "0.175051, 0.180568, 0.195175, 0.216048, 0.240344, 0.345103, 0.528605", \
           "0.188595, 0.193972, 0.208814, 0.229831, 0.253808, 0.358450, 0.541366", \
           "0.206827, 0.212137, 0.227197, 0.248273, 0.272445, 0.376799, 0.559602", \
           "0.227771, 0.233171, 0.248244, 0.269232, 0.293261, 0.397186, 0.580384", \
           "0.250153, 0.255361, 0.270429, 0.291510, 0.315585, 0.418507, 0.601990" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032644, 0.039413, 0.064858, 0.107748, 0.162055, 0.393793, 0.799240", \
           "0.032425, 0.039575, 0.064396, 0.107761, 0.161318, 0.394257, 0.790232", \
           "0.032496, 0.039819, 0.064686, 0.107816, 0.161367, 0.392456, 0.786385", \
           "0.032420, 0.039649, 0.064813, 0.108518, 0.161262, 0.384635, 0.790438", \
           "0.032394, 0.039488, 0.064389, 0.107877, 0.160168, 0.392202, 0.784945", \
           "0.032479, 0.040706, 0.066075, 0.108105, 0.161916, 0.389074, 0.785962", \
           "0.033167, 0.039358, 0.064921, 0.107325, 0.160814, 0.386090, 0.769595" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032644, 0.039413, 0.064858, 0.107748, 0.162055, 0.393793, 0.799240", \
           "0.032425, 0.039575, 0.064396, 0.107761, 0.161318, 0.394257, 0.790232", \
           "0.032496, 0.039819, 0.064686, 0.107816, 0.161367, 0.392456, 0.786385", \
           "0.032420, 0.039649, 0.064813, 0.108518, 0.161262, 0.384635, 0.790438", \
           "0.032394, 0.039488, 0.064389, 0.107877, 0.160168, 0.392202, 0.784945", \
           "0.032479, 0.040706, 0.066075, 0.108105, 0.161916, 0.389074, 0.785962", \
           "0.033167, 0.039358, 0.064921, 0.107325, 0.160814, 0.386090, 0.769595" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.201105, 0.207840, 0.227305, 0.254298, 0.285165, 0.414068, 0.638734", \
           "0.202510, 0.209477, 0.228770, 0.255444, 0.286830, 0.415577, 0.643016", \
           "0.208429, 0.215526, 0.235017, 0.262124, 0.292967, 0.421673, 0.649083", \
           "0.221935, 0.228789, 0.248132, 0.275277, 0.305260, 0.435797, 0.659861", \
           "0.241209, 0.248561, 0.267642, 0.294760, 0.325424, 0.454610, 0.679819", \
           "0.263251, 0.270069, 0.289712, 0.316548, 0.347314, 0.476959, 0.702697", \
           "0.284609, 0.291552, 0.310984, 0.337813, 0.367687, 0.496031, 0.722826" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.170940, 0.176664, 0.193209, 0.216154, 0.242390, 0.351958, 0.542924", \
           "0.172134, 0.178056, 0.194455, 0.217128, 0.243805, 0.353241, 0.546564", \
           "0.177164, 0.183197, 0.199765, 0.222806, 0.249022, 0.358422, 0.551720", \
           "0.188645, 0.194471, 0.210912, 0.233985, 0.259471, 0.370427, 0.560882", \
           "0.205027, 0.211277, 0.227496, 0.250546, 0.276611, 0.386418, 0.577846", \
           "0.223763, 0.229558, 0.246255, 0.269065, 0.295217, 0.405415, 0.597292", \
           "0.241918, 0.247819, 0.264337, 0.287141, 0.312534, 0.421627, 0.614402" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034502, 0.044261, 0.069592, 0.107877, 0.163962, 0.395747, 0.797172", \
           "0.035815, 0.042411, 0.072307, 0.111538, 0.163664, 0.393593, 0.794915", \
           "0.035676, 0.044049, 0.071651, 0.111657, 0.163390, 0.395427, 0.815380", \
           "0.034807, 0.041708, 0.067528, 0.108566, 0.160824, 0.393500, 0.794334", \
           "0.034875, 0.042341, 0.067072, 0.108857, 0.162273, 0.398894, 0.805516", \
           "0.035329, 0.042678, 0.070300, 0.113381, 0.166178, 0.398525, 0.797611", \
           "0.035232, 0.043097, 0.067531, 0.109142, 0.162705, 0.393541, 0.798153" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034502, 0.044261, 0.069592, 0.107877, 0.163962, 0.395747, 0.797172", \
           "0.035815, 0.042411, 0.072307, 0.111538, 0.163664, 0.393593, 0.794915", \
           "0.035676, 0.044049, 0.071651, 0.111657, 0.163390, 0.395427, 0.815380", \
           "0.034807, 0.041708, 0.067528, 0.108566, 0.160824, 0.393500, 0.794334", \
           "0.034875, 0.042341, 0.067072, 0.108857, 0.162273, 0.398894, 0.805516", \
           "0.035329, 0.042678, 0.070300, 0.113381, 0.166178, 0.398525, 0.797611", \
           "0.035232, 0.043097, 0.067531, 0.109142, 0.162705, 0.393541, 0.798153" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139377, 0.145570, 0.163185, 0.187807, 0.216056, 0.339231, 0.554266", \
           "0.141347, 0.147481, 0.165224, 0.189714, 0.217999, 0.341213, 0.556958", \
           "0.150446, 0.156937, 0.174122, 0.198678, 0.227261, 0.350507, 0.566391", \
           "0.167447, 0.173772, 0.191233, 0.215959, 0.244167, 0.367276, 0.582471", \
           "0.187077, 0.193325, 0.211041, 0.235837, 0.264275, 0.387045, 0.602107", \
           "0.207564, 0.213917, 0.231650, 0.256341, 0.284611, 0.406875, 0.622402", \
           "0.228393, 0.234521, 0.252247, 0.277049, 0.305372, 0.426457, 0.642319" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118470, 0.123735, 0.138707, 0.159636, 0.183647, 0.288347, 0.471126", \
           "0.120145, 0.125359, 0.140441, 0.161257, 0.185299, 0.290031, 0.473415", \
           "0.127879, 0.133396, 0.148004, 0.168876, 0.193172, 0.297931, 0.481433", \
           "0.142330, 0.147706, 0.162548, 0.183566, 0.207542, 0.312185, 0.495100", \
           "0.159016, 0.164326, 0.179385, 0.200462, 0.224634, 0.328988, 0.511791", \
           "0.176429, 0.181830, 0.196902, 0.217890, 0.241919, 0.345844, 0.529042", \
           "0.194134, 0.199343, 0.214410, 0.235491, 0.259566, 0.362488, 0.545971" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033570, 0.040184, 0.064533, 0.107759, 0.160749, 0.387470, 0.796898", \
           "0.033369, 0.039935, 0.064515, 0.107650, 0.160797, 0.387598, 0.797161", \
           "0.032416, 0.039728, 0.064473, 0.107737, 0.160505, 0.388079, 0.805198", \
           "0.032952, 0.039773, 0.065078, 0.107927, 0.160365, 0.385284, 0.785225", \
           "0.033910, 0.040429, 0.065085, 0.107554, 0.160630, 0.394701, 0.792214", \
           "0.032689, 0.039858, 0.066519, 0.108588, 0.161806, 0.386787, 0.791111", \
           "0.033119, 0.039670, 0.065251, 0.107290, 0.161805, 0.387143, 0.804412" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033570, 0.040184, 0.064533, 0.107759, 0.160749, 0.387470, 0.796898", \
           "0.033369, 0.039935, 0.064515, 0.107650, 0.160797, 0.387598, 0.797161", \
           "0.032416, 0.039728, 0.064473, 0.107737, 0.160505, 0.388079, 0.805198", \
           "0.032952, 0.039773, 0.065078, 0.107927, 0.160365, 0.385284, 0.785225", \
           "0.033910, 0.040429, 0.065085, 0.107554, 0.160630, 0.394701, 0.792214", \
           "0.032689, 0.039858, 0.066519, 0.108588, 0.161806, 0.386787, 0.791111", \
           "0.033119, 0.039670, 0.065251, 0.107290, 0.161805, 0.387143, 0.804412" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.144763, 0.151498, 0.170963, 0.197956, 0.228823, 0.357726, 0.582391", \
           "0.146794, 0.153760, 0.173053, 0.199727, 0.231113, 0.359860, 0.587299", \
           "0.155003, 0.162100, 0.181592, 0.208699, 0.239542, 0.368247, 0.595657", \
           "0.172881, 0.179734, 0.199078, 0.226222, 0.256206, 0.386742, 0.610807", \
           "0.196643, 0.203995, 0.223076, 0.250194, 0.280858, 0.410044, 0.635253", \
           "0.225259, 0.232077, 0.251720, 0.278556, 0.309323, 0.438967, 0.664705", \
           "0.254129, 0.261072, 0.280504, 0.307333, 0.337207, 0.465552, 0.692346" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123049, 0.128773, 0.145318, 0.168263, 0.194500, 0.304067, 0.495033", \
           "0.124775, 0.130696, 0.147095, 0.169768, 0.196446, 0.305881, 0.499204", \
           "0.131753, 0.137785, 0.154353, 0.177394, 0.203610, 0.313010, 0.506309", \
           "0.146948, 0.152774, 0.169216, 0.192289, 0.217775, 0.328731, 0.519186", \
           "0.167146, 0.173396, 0.189615, 0.212665, 0.238730, 0.348537, 0.539965", \
           "0.191470, 0.197265, 0.213962, 0.236772, 0.262924, 0.373122, 0.564999", \
           "0.216010, 0.221911, 0.238429, 0.261233, 0.286626, 0.395719, 0.588494" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034479, 0.041890, 0.068155, 0.108859, 0.162895, 0.395043, 0.802340", \
           "0.035835, 0.043538, 0.068118, 0.110701, 0.164404, 0.396666, 0.797655", \
           "0.034294, 0.042369, 0.067403, 0.109753, 0.160485, 0.394055, 0.800759", \
           "0.034769, 0.041990, 0.067157, 0.108590, 0.161972, 0.393847, 0.797548", \
           "0.034765, 0.042342, 0.067322, 0.110155, 0.161477, 0.395172, 0.793415", \
           "0.035683, 0.042856, 0.069595, 0.110350, 0.162747, 0.403571, 0.798580", \
           "0.035435, 0.042170, 0.067268, 0.109331, 0.163028, 0.394104, 0.797513" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034479, 0.041890, 0.068155, 0.108859, 0.162895, 0.395043, 0.802340", \
           "0.035835, 0.043538, 0.068118, 0.110701, 0.164404, 0.396666, 0.797655", \
           "0.034294, 0.042369, 0.067403, 0.109753, 0.160485, 0.394055, 0.800759", \
           "0.034769, 0.041990, 0.067157, 0.108590, 0.161972, 0.393847, 0.797548", \
           "0.034765, 0.042342, 0.067322, 0.110155, 0.161477, 0.395172, 0.793415", \
           "0.035683, 0.042856, 0.069595, 0.110350, 0.162747, 0.403571, 0.798580", \
           "0.035435, 0.042170, 0.067268, 0.109331, 0.163028, 0.394104, 0.797513" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575" \
         );
        }
      }
      pin(AYA[7]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[7] & TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b0 && TAA[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[7] & !TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b1 && TAA[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYA[6]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[6] & TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b0 && TAA[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[6] & !TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b1 && TAA[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYA[5]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[5] & TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b0 && TAA[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[5] & !TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b1 && TAA[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYA[4]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[4] & TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b0 && TAA[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[4] & !TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b1 && TAA[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYA[3]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[3] & TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b0 && TAA[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[3] & !TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b1 && TAA[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYA[2]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[2] & TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b0 && TAA[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[2] & !TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b1 && TAA[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYA[1]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[1] & TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b0 && TAA[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[1] & !TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b1 && TAA[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYA[0]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[0] & TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b0 && TAA[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[0] & !TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b1 && TAA[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
    }
    pin(CENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.135996, 0.142190, 0.159804, 0.184426, 0.212675, 0.335851, 0.550885", \
           "0.137593, 0.143727, 0.161470, 0.185961, 0.214245, 0.337459, 0.553204", \
           "0.144994, 0.151485, 0.168670, 0.193227, 0.221810, 0.345055, 0.560940", \
           "0.160227, 0.166551, 0.184013, 0.208739, 0.236947, 0.360056, 0.575250", \
           "0.179785, 0.186033, 0.203749, 0.228545, 0.256983, 0.379752, 0.594815", \
           "0.201395, 0.207748, 0.225480, 0.250172, 0.278441, 0.400706, 0.616233", \
           "0.224636, 0.230764, 0.248490, 0.273292, 0.301615, 0.422700, 0.638562" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.115597, 0.120861, 0.135834, 0.156762, 0.180774, 0.285473, 0.468252", \
           "0.116954, 0.122168, 0.137250, 0.158066, 0.182108, 0.286840, 0.470224", \
           "0.123245, 0.128762, 0.143370, 0.164243, 0.188538, 0.293297, 0.476799", \
           "0.136193, 0.141569, 0.156411, 0.177428, 0.201405, 0.306047, 0.488963", \
           "0.152817, 0.158128, 0.173187, 0.194263, 0.218436, 0.322790, 0.505592", \
           "0.171185, 0.176586, 0.191658, 0.212646, 0.236675, 0.340600, 0.523798", \
           "0.190940, 0.196149, 0.211217, 0.232298, 0.256373, 0.359295, 0.542778" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032933, 0.040387, 0.064567, 0.110867, 0.165978, 0.403756, 0.802510", \
           "0.033214, 0.040081, 0.066464, 0.111420, 0.165630, 0.403801, 0.825784", \
           "0.033005, 0.040273, 0.066311, 0.111702, 0.166374, 0.403460, 0.800529", \
           "0.032966, 0.040207, 0.066276, 0.110465, 0.165193, 0.398303, 0.799811", \
           "0.033163, 0.040198, 0.066194, 0.111052, 0.165814, 0.400095, 0.798491", \
           "0.033032, 0.040216, 0.066065, 0.110793, 0.166302, 0.406459, 0.818905", \
           "0.033314, 0.040475, 0.066388, 0.110359, 0.168047, 0.401799, 0.790553" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032933, 0.040387, 0.064567, 0.110867, 0.165978, 0.403756, 0.802510", \
           "0.033214, 0.040081, 0.066464, 0.111420, 0.165630, 0.403801, 0.825784", \
           "0.033005, 0.040273, 0.066311, 0.111702, 0.166374, 0.403460, 0.800529", \
           "0.032966, 0.040207, 0.066276, 0.110465, 0.165193, 0.398303, 0.799811", \
           "0.033163, 0.040198, 0.066194, 0.111052, 0.165814, 0.400095, 0.798491", \
           "0.033032, 0.040216, 0.066065, 0.110793, 0.166302, 0.406459, 0.818905", \
           "0.033314, 0.040475, 0.066388, 0.110359, 0.168047, 0.401799, 0.790553" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.137971, 0.144705, 0.164170, 0.191164, 0.222030, 0.350934, 0.575599", \
           "0.139504, 0.146471, 0.165764, 0.192438, 0.223823, 0.352571, 0.580010", \
           "0.145562, 0.152659, 0.172151, 0.199258, 0.230100, 0.358806, 0.586216", \
           "0.159503, 0.166357, 0.185701, 0.212845, 0.242829, 0.373365, 0.597430", \
           "0.177820, 0.185172, 0.204253, 0.231371, 0.262036, 0.391221, 0.616430", \
           "0.197901, 0.204718, 0.224361, 0.251197, 0.281964, 0.411608, 0.637346", \
           "0.217696, 0.224639, 0.244071, 0.270900, 0.300773, 0.429118, 0.655912" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.117275, 0.122999, 0.139545, 0.162489, 0.188726, 0.298294, 0.489259", \
           "0.118579, 0.124500, 0.140899, 0.163572, 0.190250, 0.299685, 0.493008", \
           "0.123728, 0.129760, 0.146328, 0.169369, 0.195585, 0.304985, 0.498284", \
           "0.135578, 0.141404, 0.157845, 0.180918, 0.206404, 0.317360, 0.507815", \
           "0.151147, 0.157397, 0.173615, 0.196666, 0.222730, 0.332538, 0.523966", \
           "0.168215, 0.174010, 0.190707, 0.213517, 0.239669, 0.349867, 0.541744", \
           "0.185042, 0.190943, 0.207460, 0.230265, 0.255657, 0.364750, 0.557526" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035267, 0.042761, 0.071208, 0.110200, 0.169739, 0.409292, 0.830133", \
           "0.035322, 0.042633, 0.070342, 0.114121, 0.171740, 0.410695, 0.836740", \
           "0.035669, 0.042738, 0.069558, 0.114710, 0.169431, 0.410410, 0.831509", \
           "0.035149, 0.042776, 0.070817, 0.115553, 0.170130, 0.413055, 0.825155", \
           "0.036367, 0.042912, 0.071333, 0.115802, 0.171678, 0.410869, 0.828499", \
           "0.035145, 0.042777, 0.069529, 0.114416, 0.169567, 0.412823, 0.833998", \
           "0.034951, 0.042759, 0.069518, 0.114784, 0.169806, 0.407612, 0.829147" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035267, 0.042761, 0.071208, 0.110200, 0.169739, 0.409292, 0.830133", \
           "0.035322, 0.042633, 0.070342, 0.114121, 0.171740, 0.410695, 0.836740", \
           "0.035669, 0.042738, 0.069558, 0.114710, 0.169431, 0.410410, 0.831509", \
           "0.035149, 0.042776, 0.070817, 0.115553, 0.170130, 0.413055, 0.825155", \
           "0.036367, 0.042912, 0.071333, 0.115802, 0.171678, 0.410869, 0.828499", \
           "0.035145, 0.042777, 0.069529, 0.114416, 0.169567, 0.412823, 0.833998", \
           "0.034951, 0.042759, 0.069518, 0.114784, 0.169806, 0.407612, 0.829147" \
         );
        }
      }
      timing() {
        related_pin : "TCENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.182552, 0.188746, 0.206360, 0.230982, 0.259231, 0.382407, 0.597441", \
           "0.184260, 0.190395, 0.208138, 0.232628, 0.260912, 0.384126, 0.599871", \
           "0.191570, 0.198061, 0.215246, 0.239802, 0.268385, 0.391631, 0.607516", \
           "0.205934, 0.212259, 0.229720, 0.254447, 0.282654, 0.405763, 0.620958", \
           "0.228249, 0.234497, 0.252213, 0.277009, 0.305447, 0.428217, 0.643279", \
           "0.258501, 0.264855, 0.282587, 0.307279, 0.335548, 0.457813, 0.673340", \
           "0.291219, 0.297347, 0.315073, 0.339874, 0.368198, 0.489283, 0.705145" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.155169, 0.160434, 0.175406, 0.196335, 0.220347, 0.325046, 0.507825", \
           "0.156621, 0.161835, 0.176917, 0.197734, 0.221775, 0.326507, 0.509891", \
           "0.162834, 0.168352, 0.182959, 0.203832, 0.228127, 0.332886, 0.516388", \
           "0.175044, 0.180420, 0.195262, 0.216280, 0.240256, 0.344899, 0.527814", \
           "0.194012, 0.199322, 0.214381, 0.235458, 0.259630, 0.363984, 0.546787", \
           "0.219726, 0.225127, 0.240199, 0.261187, 0.285216, 0.389141, 0.572339", \
           "0.247536, 0.252745, 0.267812, 0.288893, 0.312968, 0.415890, 0.599373" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032990, 0.040394, 0.066205, 0.101486, 0.150113, 0.402990, 0.811724", \
           "0.033069, 0.040501, 0.065687, 0.103070, 0.154913, 0.403617, 0.810453", \
           "0.032943, 0.040131, 0.066072, 0.110782, 0.165225, 0.404441, 0.816101", \
           "0.032956, 0.040047, 0.066445, 0.111180, 0.165229, 0.399035, 0.827450", \
           "0.033095, 0.040224, 0.066327, 0.110633, 0.165356, 0.405272, 0.807290", \
           "0.033197, 0.041674, 0.067832, 0.111069, 0.165841, 0.396479, 0.805235", \
           "0.033547, 0.040181, 0.066191, 0.110105, 0.164734, 0.395528, 0.791434" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032990, 0.040394, 0.066205, 0.101486, 0.150113, 0.402990, 0.811724", \
           "0.033069, 0.040501, 0.065687, 0.103070, 0.154913, 0.403617, 0.810453", \
           "0.032943, 0.040131, 0.066072, 0.110782, 0.165225, 0.404441, 0.816101", \
           "0.032956, 0.040047, 0.066445, 0.111180, 0.165229, 0.399035, 0.827450", \
           "0.033095, 0.040224, 0.066327, 0.110633, 0.165356, 0.405272, 0.807290", \
           "0.033197, 0.041674, 0.067832, 0.111069, 0.165841, 0.396479, 0.805235", \
           "0.033547, 0.040181, 0.066191, 0.110105, 0.164734, 0.395528, 0.791434" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.183406, 0.190140, 0.209605, 0.236599, 0.267465, 0.396368, 0.621034", \
           "0.184862, 0.191829, 0.211121, 0.237796, 0.269181, 0.397928, 0.625367", \
           "0.190732, 0.197829, 0.217321, 0.244428, 0.275271, 0.403976, 0.631386", \
           "0.204119, 0.210973, 0.230316, 0.257460, 0.287444, 0.417980, 0.642045", \
           "0.224452, 0.231804, 0.250885, 0.278003, 0.308667, 0.437853, 0.663062", \
           "0.252789, 0.259607, 0.279250, 0.306086, 0.336853, 0.466497, 0.692235", \
           "0.281618, 0.288561, 0.307993, 0.334822, 0.364696, 0.493040, 0.719835" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.155895, 0.161619, 0.178164, 0.201109, 0.227346, 0.336913, 0.527879", \
           "0.157132, 0.163054, 0.179453, 0.202126, 0.228804, 0.338239, 0.531562", \
           "0.162122, 0.168154, 0.184723, 0.207764, 0.233980, 0.343380, 0.536678", \
           "0.173501, 0.179327, 0.195769, 0.218841, 0.244328, 0.355283, 0.545738", \
           "0.190784, 0.197033, 0.213252, 0.236302, 0.262367, 0.372175, 0.563602", \
           "0.214871, 0.220666, 0.237363, 0.260173, 0.286325, 0.396522, 0.588400", \
           "0.239375, 0.245277, 0.261794, 0.284599, 0.309991, 0.419084, 0.611859" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034982, 0.045208, 0.071507, 0.111318, 0.168928, 0.409329, 0.821985", \
           "0.036344, 0.043578, 0.074366, 0.114896, 0.168976, 0.410424, 0.824356", \
           "0.036455, 0.044879, 0.074067, 0.115292, 0.169165, 0.408994, 0.838351", \
           "0.035545, 0.042836, 0.069396, 0.112112, 0.165228, 0.406183, 0.818294", \
           "0.035114, 0.043491, 0.068306, 0.112549, 0.167831, 0.413920, 0.837275", \
           "0.035949, 0.044242, 0.072496, 0.116877, 0.171323, 0.410876, 0.825244", \
           "0.035918, 0.043353, 0.069058, 0.112557, 0.168308, 0.407028, 0.818860" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034982, 0.045208, 0.071507, 0.111318, 0.168928, 0.409329, 0.821985", \
           "0.036344, 0.043578, 0.074366, 0.114896, 0.168976, 0.410424, 0.824356", \
           "0.036455, 0.044879, 0.074067, 0.115292, 0.169165, 0.408994, 0.838351", \
           "0.035545, 0.042836, 0.069396, 0.112112, 0.165228, 0.406183, 0.818294", \
           "0.035114, 0.043491, 0.068306, 0.112549, 0.167831, 0.413920, 0.837275", \
           "0.035949, 0.044242, 0.072496, 0.116877, 0.171323, 0.410876, 0.825244", \
           "0.035918, 0.043353, 0.069058, 0.112557, 0.168308, 0.407028, 0.818860" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENB & TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b0 && TCENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.425535, 0.431728, 0.449343, 0.473965, 0.502214, 0.625389, 0.840424", \
           "0.427320, 0.433454, 0.451197, 0.475687, 0.503972, 0.627186, 0.842931", \
           "0.436113, 0.442604, 0.459789, 0.484346, 0.512928, 0.636174, 0.852059", \
           "0.453321, 0.459646, 0.477107, 0.501834, 0.530041, 0.653150, 0.868345", \
           "0.476231, 0.482479, 0.500195, 0.524991, 0.553429, 0.676198, 0.891261", \
           "0.502227, 0.508580, 0.526313, 0.551004, 0.579273, 0.701538, 0.917065", \
           "0.528516, 0.534644, 0.552371, 0.577172, 0.605495, 0.726580, 0.942442" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.361705, 0.366969, 0.381941, 0.402870, 0.426882, 0.531581, 0.714360", \
           "0.363222, 0.368436, 0.383518, 0.404334, 0.428376, 0.533108, 0.716492", \
           "0.370696, 0.376213, 0.390821, 0.411694, 0.435989, 0.540748, 0.724250", \
           "0.385323, 0.390699, 0.405541, 0.426559, 0.450535, 0.555178, 0.738093", \
           "0.404797, 0.410107, 0.425166, 0.446243, 0.470415, 0.574769, 0.757572", \
           "0.426893, 0.432293, 0.447366, 0.468353, 0.492382, 0.596307, 0.779505", \
           "0.449239, 0.454448, 0.469515, 0.490596, 0.514671, 0.617593, 0.801076" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033043, 0.040718, 0.066252, 0.110612, 0.165452, 0.404835, 0.820459", \
           "0.033125, 0.040120, 0.066127, 0.111386, 0.165096, 0.406106, 0.810356", \
           "0.032997, 0.040256, 0.066579, 0.110966, 0.165259, 0.399935, 0.804176", \
           "0.033019, 0.040346, 0.066340, 0.111023, 0.164920, 0.404543, 0.800753", \
           "0.032903, 0.040702, 0.066040, 0.110719, 0.164868, 0.401575, 0.821254", \
           "0.033114, 0.040039, 0.066685, 0.111303, 0.165192, 0.403949, 0.810944", \
           "0.033061, 0.040243, 0.066192, 0.111289, 0.164981, 0.399319, 0.798716" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033043, 0.040718, 0.066252, 0.110612, 0.165452, 0.404835, 0.820459", \
           "0.033125, 0.040120, 0.066127, 0.111386, 0.165096, 0.406106, 0.810356", \
           "0.032997, 0.040256, 0.066579, 0.110966, 0.165259, 0.399935, 0.804176", \
           "0.033019, 0.040346, 0.066340, 0.111023, 0.164920, 0.404543, 0.800753", \
           "0.032903, 0.040702, 0.066040, 0.110719, 0.164868, 0.401575, 0.821254", \
           "0.033114, 0.040039, 0.066685, 0.111303, 0.165192, 0.403949, 0.810944", \
           "0.033061, 0.040243, 0.066192, 0.111289, 0.164981, 0.399319, 0.798716" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.384592, 0.391326, 0.410791, 0.437785, 0.468651, 0.597554, 0.822220", \
           "0.386748, 0.393715, 0.413007, 0.439682, 0.471067, 0.599815, 0.827254", \
           "0.395304, 0.402401, 0.421893, 0.449000, 0.479843, 0.608548, 0.835958", \
           "0.413303, 0.420156, 0.439500, 0.466644, 0.496628, 0.627164, 0.851229", \
           "0.433597, 0.440950, 0.460031, 0.487149, 0.517813, 0.646998, 0.872207", \
           "0.456338, 0.463156, 0.482798, 0.509634, 0.540401, 0.670045, 0.895783", \
           "0.479137, 0.486080, 0.505512, 0.532341, 0.562215, 0.690559, 0.917354" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.326903, 0.332627, 0.349172, 0.372117, 0.398354, 0.507921, 0.698887", \
           "0.328736, 0.334658, 0.351056, 0.373730, 0.400407, 0.509842, 0.703166", \
           "0.336009, 0.342041, 0.358609, 0.381650, 0.407866, 0.517266, 0.710565", \
           "0.351307, 0.357133, 0.373575, 0.396647, 0.422134, 0.533089, 0.723544", \
           "0.368558, 0.374807, 0.391026, 0.414076, 0.440141, 0.549949, 0.741376", \
           "0.387887, 0.393682, 0.410379, 0.433189, 0.459341, 0.569538, 0.761416", \
           "0.407267, 0.413168, 0.429685, 0.452490, 0.477882, 0.586975, 0.779751" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036678, 0.043431, 0.073530, 0.111615, 0.168491, 0.407142, 0.819654", \
           "0.035318, 0.045142, 0.073427, 0.113939, 0.168578, 0.408192, 0.837103", \
           "0.035642, 0.044937, 0.073701, 0.114046, 0.168712, 0.412597, 0.838910", \
           "0.034939, 0.042915, 0.073683, 0.113625, 0.168616, 0.412983, 0.837571", \
           "0.036305, 0.042916, 0.074277, 0.113891, 0.166625, 0.412895, 0.825110", \
           "0.035896, 0.044914, 0.073317, 0.114203, 0.168742, 0.409130, 0.823798", \
           "0.036919, 0.044926, 0.070914, 0.114539, 0.168522, 0.411560, 0.821400" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036678, 0.043431, 0.073530, 0.111615, 0.168491, 0.407142, 0.819654", \
           "0.035318, 0.045142, 0.073427, 0.113939, 0.168578, 0.408192, 0.837103", \
           "0.035642, 0.044937, 0.073701, 0.114046, 0.168712, 0.412597, 0.838910", \
           "0.034939, 0.042915, 0.073683, 0.113625, 0.168616, 0.412983, 0.837571", \
           "0.036305, 0.042916, 0.074277, 0.113891, 0.166625, 0.412895, 0.825110", \
           "0.035896, 0.044914, 0.073317, 0.114203, 0.168742, 0.409130, 0.823798", \
           "0.036919, 0.044926, 0.070914, 0.114539, 0.168522, 0.411560, 0.821400" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENB & !TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b1 && TCENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.323720, 0.329914, 0.347528, 0.372150, 0.400399, 0.523575, 0.738609", \
           "0.325682, 0.331817, 0.349560, 0.374050, 0.402334, 0.525548, 0.741293", \
           "0.335040, 0.341532, 0.358717, 0.383273, 0.411856, 0.535102, 0.750986", \
           "0.352610, 0.358935, 0.376396, 0.401123, 0.429330, 0.552439, 0.767634", \
           "0.373596, 0.379844, 0.397560, 0.422356, 0.450794, 0.573564, 0.788626", \
           "0.395911, 0.402265, 0.419997, 0.444689, 0.472958, 0.595223, 0.810750", \
           "0.418743, 0.424871, 0.442598, 0.467399, 0.495722, 0.616807, 0.832669" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.275162, 0.280427, 0.295399, 0.316327, 0.340339, 0.445038, 0.627818", \
           "0.276830, 0.282044, 0.297126, 0.317942, 0.341984, 0.446716, 0.630099", \
           "0.284784, 0.290302, 0.304909, 0.325782, 0.350077, 0.454836, 0.638338", \
           "0.299719, 0.305095, 0.319937, 0.340955, 0.364931, 0.469573, 0.652489", \
           "0.317557, 0.322867, 0.337926, 0.359003, 0.383175, 0.487529, 0.670332", \
           "0.336525, 0.341925, 0.356998, 0.377985, 0.402014, 0.505939, 0.689137", \
           "0.355932, 0.361141, 0.376208, 0.397289, 0.421364, 0.524286, 0.707769" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032795, 0.040352, 0.066056, 0.110236, 0.164909, 0.403019, 0.798246", \
           "0.033081, 0.040077, 0.066054, 0.110611, 0.165617, 0.406608, 0.813340", \
           "0.033108, 0.040622, 0.066434, 0.110782, 0.165650, 0.404184, 0.813603", \
           "0.033540, 0.040380, 0.066487, 0.110282, 0.165618, 0.403198, 0.814963", \
           "0.032933, 0.040194, 0.066387, 0.110163, 0.165566, 0.397661, 0.812383", \
           "0.033034, 0.040148, 0.066078, 0.110410, 0.165031, 0.397730, 0.821684", \
           "0.033235, 0.040411, 0.065935, 0.110634, 0.165528, 0.394702, 0.806886" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032795, 0.040352, 0.066056, 0.110236, 0.164909, 0.403019, 0.798246", \
           "0.033081, 0.040077, 0.066054, 0.110611, 0.165617, 0.406608, 0.813340", \
           "0.033108, 0.040622, 0.066434, 0.110782, 0.165650, 0.404184, 0.813603", \
           "0.033540, 0.040380, 0.066487, 0.110282, 0.165618, 0.403198, 0.814963", \
           "0.032933, 0.040194, 0.066387, 0.110163, 0.165566, 0.397661, 0.812383", \
           "0.033034, 0.040148, 0.066078, 0.110410, 0.165031, 0.397730, 0.821684", \
           "0.033235, 0.040411, 0.065935, 0.110634, 0.165528, 0.394702, 0.806886" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.350000, 0.356735, 0.376200, 0.403193, 0.434060, 0.562963, 0.787628", \
           "0.351946, 0.358913, 0.378206, 0.404880, 0.436265, 0.565013, 0.792452", \
           "0.360218, 0.367315, 0.386807, 0.413914, 0.444756, 0.573462, 0.800872", \
           "0.377703, 0.384557, 0.403900, 0.431044, 0.461028, 0.591564, 0.815629", \
           "0.400137, 0.407489, 0.426570, 0.453688, 0.484353, 0.613538, 0.838747", \
           "0.426125, 0.432943, 0.452586, 0.479422, 0.510188, 0.639833, 0.865571", \
           "0.452351, 0.459293, 0.478726, 0.505554, 0.535428, 0.663773, 0.890567" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.297500, 0.303224, 0.319770, 0.342714, 0.368951, 0.478519, 0.669484", \
           "0.299154, 0.305076, 0.321475, 0.344148, 0.370825, 0.480261, 0.673584", \
           "0.306185, 0.312217, 0.328786, 0.351826, 0.378043, 0.487443, 0.680741", \
           "0.321048, 0.326873, 0.343315, 0.366388, 0.391874, 0.502830, 0.693285", \
           "0.340117, 0.346366, 0.362585, 0.385635, 0.411700, 0.521507, 0.712935", \
           "0.362206, 0.368002, 0.384698, 0.407508, 0.433660, 0.543858, 0.735735", \
           "0.384498, 0.390399, 0.406917, 0.429721, 0.455114, 0.564207, 0.756982" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035507, 0.043003, 0.074214, 0.114666, 0.171531, 0.405781, 0.819972", \
           "0.035982, 0.043339, 0.068920, 0.117640, 0.169049, 0.405760, 0.822750", \
           "0.035760, 0.043253, 0.069190, 0.114664, 0.167875, 0.405788, 0.836987", \
           "0.035659, 0.043057, 0.069166, 0.114659, 0.174221, 0.408972, 0.821279", \
           "0.035604, 0.042918, 0.069189, 0.113461, 0.167509, 0.405662, 0.820361", \
           "0.035655, 0.042912, 0.071806, 0.113526, 0.169462, 0.416150, 0.841188", \
           "0.035075, 0.043533, 0.070515, 0.111793, 0.169633, 0.409371, 0.822249" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035507, 0.043003, 0.074214, 0.114666, 0.171531, 0.405781, 0.819972", \
           "0.035982, 0.043339, 0.068920, 0.117640, 0.169049, 0.405760, 0.822750", \
           "0.035760, 0.043253, 0.069190, 0.114664, 0.167875, 0.405788, 0.836987", \
           "0.035659, 0.043057, 0.069166, 0.114659, 0.174221, 0.408972, 0.821279", \
           "0.035604, 0.042918, 0.069189, 0.113461, 0.167509, 0.405662, 0.820361", \
           "0.035655, 0.042912, 0.071806, 0.113526, 0.169462, 0.416150, 0.841188", \
           "0.035075, 0.043533, 0.070515, 0.111793, 0.169633, 0.409371, 0.822249" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145521, 0.152255, 0.171720, 0.198714, 0.229580, 0.358483, 0.583149", \
           "0.147665, 0.154632, 0.173924, 0.200599, 0.231984, 0.360731, 0.588170", \
           "0.156115, 0.163212, 0.182704, 0.209811, 0.240654, 0.369359, 0.596770", \
           "0.173325, 0.180179, 0.199522, 0.226666, 0.256650, 0.387186, 0.611251", \
           "0.192591, 0.199944, 0.219025, 0.246142, 0.276807, 0.405992, 0.631201", \
           "0.213493, 0.220310, 0.239953, 0.266789, 0.297556, 0.427200, 0.652938", \
           "0.234206, 0.241149, 0.260581, 0.287410, 0.317283, 0.445628, 0.672423" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123693, 0.129417, 0.145962, 0.168907, 0.195143, 0.304711, 0.495676", \
           "0.125515, 0.131437, 0.147836, 0.170509, 0.197186, 0.306622, 0.499945", \
           "0.132698, 0.138730, 0.155299, 0.178339, 0.204556, 0.313955, 0.507254", \
           "0.147326, 0.153152, 0.169594, 0.192666, 0.218153, 0.329108, 0.519563", \
           "0.163703, 0.169952, 0.186171, 0.209221, 0.235286, 0.345093, 0.536521", \
           "0.181469, 0.187264, 0.203960, 0.226771, 0.252923, 0.363120, 0.554997", \
           "0.199075, 0.204977, 0.221494, 0.244299, 0.269691, 0.378784, 0.571559" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033912, 0.040515, 0.066536, 0.110849, 0.165401, 0.397098, 0.817316", \
           "0.033668, 0.040499, 0.066426, 0.110379, 0.165473, 0.397032, 0.817163", \
           "0.032863, 0.040343, 0.066519, 0.110980, 0.165283, 0.398403, 0.821258", \
           "0.033365, 0.040612, 0.066304, 0.110521, 0.165168, 0.398873, 0.827677", \
           "0.034239, 0.040991, 0.066749, 0.110064, 0.165398, 0.406544, 0.813999", \
           "0.033271, 0.040600, 0.068468, 0.110926, 0.166068, 0.395516, 0.813138", \
           "0.033352, 0.040520, 0.066687, 0.109957, 0.165847, 0.398082, 0.830983" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033912, 0.040515, 0.066536, 0.110849, 0.165401, 0.397098, 0.817316", \
           "0.033668, 0.040499, 0.066426, 0.110379, 0.165473, 0.397032, 0.817163", \
           "0.032863, 0.040343, 0.066519, 0.110980, 0.165283, 0.398403, 0.821258", \
           "0.033365, 0.040612, 0.066304, 0.110521, 0.165168, 0.398873, 0.827677", \
           "0.034239, 0.040991, 0.066749, 0.110064, 0.165398, 0.406544, 0.813999", \
           "0.033271, 0.040600, 0.068468, 0.110926, 0.166068, 0.395516, 0.813138", \
           "0.033352, 0.040520, 0.066687, 0.109957, 0.165847, 0.398082, 0.830983" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.150785, 0.157520, 0.176985, 0.203978, 0.234845, 0.363748, 0.588413", \
           "0.152816, 0.159782, 0.179075, 0.205749, 0.237135, 0.365882, 0.593321", \
           "0.161025, 0.168122, 0.187614, 0.214721, 0.245564, 0.374269, 0.601679", \
           "0.178903, 0.185756, 0.205100, 0.232244, 0.262228, 0.392764, 0.616829", \
           "0.202665, 0.210017, 0.229098, 0.256216, 0.286880, 0.416066, 0.641275", \
           "0.231281, 0.238099, 0.257742, 0.284578, 0.315345, 0.444989, 0.670727", \
           "0.260151, 0.267094, 0.286526, 0.313355, 0.343229, 0.471574, 0.698368" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.128167, 0.133892, 0.150437, 0.173382, 0.199618, 0.309186, 0.500151", \
           "0.129893, 0.135815, 0.152214, 0.174887, 0.201564, 0.311000, 0.504323", \
           "0.136871, 0.142904, 0.159472, 0.182513, 0.208729, 0.318129, 0.511427", \
           "0.152067, 0.157893, 0.174335, 0.197407, 0.222894, 0.333849, 0.524304", \
           "0.172265, 0.178514, 0.194733, 0.217784, 0.243848, 0.353656, 0.545083", \
           "0.196589, 0.202384, 0.219081, 0.241891, 0.268043, 0.378240, 0.570118", \
           "0.221129, 0.227030, 0.243548, 0.266352, 0.291744, 0.400837, 0.593613" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035037, 0.042629, 0.069908, 0.112649, 0.167438, 0.406761, 0.827959", \
           "0.036077, 0.044563, 0.069963, 0.114143, 0.169303, 0.409737, 0.819944", \
           "0.035014, 0.042996, 0.068920, 0.112993, 0.167023, 0.408936, 0.824429", \
           "0.035273, 0.042775, 0.069129, 0.112170, 0.167184, 0.407236, 0.825166", \
           "0.035396, 0.043016, 0.069273, 0.113898, 0.166519, 0.407185, 0.820615", \
           "0.036197, 0.043725, 0.071450, 0.114141, 0.168233, 0.416823, 0.826635", \
           "0.036098, 0.043066, 0.068769, 0.112425, 0.168270, 0.406566, 0.823421" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035037, 0.042629, 0.069908, 0.112649, 0.167438, 0.406761, 0.827959", \
           "0.036077, 0.044563, 0.069963, 0.114143, 0.169303, 0.409737, 0.819944", \
           "0.035014, 0.042996, 0.068920, 0.112993, 0.167023, 0.408936, 0.824429", \
           "0.035273, 0.042775, 0.069129, 0.112170, 0.167184, 0.407236, 0.825166", \
           "0.035396, 0.043016, 0.069273, 0.113898, 0.166519, 0.407185, 0.820615", \
           "0.036197, 0.043725, 0.071450, 0.114141, 0.168233, 0.416823, 0.826635", \
           "0.036098, 0.043066, 0.068769, 0.112425, 0.168270, 0.406566, 0.823421" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005", \
           "0.181783, 0.181807, 0.181892, 0.182024, 0.182181, 0.182846, 0.184005" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657", \
           "0.357435, 0.357459, 0.357543, 0.357676, 0.357833, 0.358498, 0.359657" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801", \
           "0.036357, 0.036361, 0.036378, 0.036405, 0.036436, 0.036569, 0.036801" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931", \
           "0.071487, 0.071492, 0.071509, 0.071535, 0.071567, 0.071700, 0.071931" \
         );
        }
      }
    }
    pin(WENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "WENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136060, 0.142254, 0.159868, 0.184490, 0.212739, 0.335914, 0.550949", \
           "0.137548, 0.143683, 0.161426, 0.185916, 0.214200, 0.337415, 0.553160", \
           "0.144865, 0.151356, 0.168541, 0.193097, 0.221680, 0.344926, 0.560810", \
           "0.160054, 0.166378, 0.183840, 0.208566, 0.236774, 0.359883, 0.575077", \
           "0.179600, 0.185847, 0.203564, 0.228360, 0.256798, 0.379567, 0.594629", \
           "0.201080, 0.207433, 0.225165, 0.249857, 0.278126, 0.400391, 0.615918", \
           "0.224171, 0.230299, 0.248026, 0.272827, 0.301151, 0.422235, 0.638097" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.115651, 0.120916, 0.135888, 0.156816, 0.180828, 0.285527, 0.468306", \
           "0.116916, 0.122130, 0.137212, 0.158029, 0.182070, 0.286803, 0.470186", \
           "0.123135, 0.128652, 0.143260, 0.164133, 0.188428, 0.293187, 0.476689", \
           "0.136046, 0.141422, 0.156264, 0.177281, 0.201258, 0.305900, 0.488816", \
           "0.152660, 0.157970, 0.173029, 0.194106, 0.218278, 0.322632, 0.505435", \
           "0.170918, 0.176318, 0.191391, 0.212378, 0.236407, 0.340332, 0.523530", \
           "0.190546, 0.195754, 0.210822, 0.231903, 0.255978, 0.358900, 0.542383" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033754, 0.040985, 0.066963, 0.111110, 0.166378, 0.403502, 0.812566", \
           "0.033713, 0.041110, 0.066675, 0.111539, 0.165516, 0.404107, 0.811055", \
           "0.033640, 0.040791, 0.066950, 0.111495, 0.165811, 0.404994, 0.817478", \
           "0.033567, 0.040819, 0.067071, 0.111817, 0.165861, 0.399889, 0.828669", \
           "0.033951, 0.041015, 0.067038, 0.111576, 0.166097, 0.405858, 0.807981", \
           "0.033966, 0.042296, 0.068603, 0.111742, 0.166457, 0.400441, 0.805793", \
           "0.034125, 0.040925, 0.066869, 0.110879, 0.165342, 0.398570, 0.792651" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033754, 0.040985, 0.066963, 0.111110, 0.166378, 0.403502, 0.812566", \
           "0.033713, 0.041110, 0.066675, 0.111539, 0.165516, 0.404107, 0.811055", \
           "0.033640, 0.040791, 0.066950, 0.111495, 0.165811, 0.404994, 0.817478", \
           "0.033567, 0.040819, 0.067071, 0.111817, 0.165861, 0.399889, 0.828669", \
           "0.033951, 0.041015, 0.067038, 0.111576, 0.166097, 0.405858, 0.807981", \
           "0.033966, 0.042296, 0.068603, 0.111742, 0.166457, 0.400441, 0.805793", \
           "0.034125, 0.040925, 0.066869, 0.110879, 0.165342, 0.398570, 0.792651" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.138467, 0.145201, 0.164666, 0.191660, 0.222527, 0.351430, 0.576095", \
           "0.139905, 0.146872, 0.166164, 0.192839, 0.224224, 0.352971, 0.580411", \
           "0.145917, 0.153014, 0.172506, 0.199613, 0.230456, 0.359161, 0.586571", \
           "0.159812, 0.166666, 0.186009, 0.213153, 0.243137, 0.373673, 0.597738", \
           "0.178186, 0.185538, 0.204619, 0.231737, 0.262401, 0.391587, 0.616796", \
           "0.198242, 0.205059, 0.224702, 0.251538, 0.282305, 0.411949, 0.637687", \
           "0.217927, 0.224870, 0.244302, 0.271131, 0.301004, 0.429349, 0.656143" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.117697, 0.123421, 0.139966, 0.162911, 0.189148, 0.298715, 0.489681", \
           "0.118919, 0.124841, 0.141240, 0.163913, 0.190590, 0.300026, 0.493349", \
           "0.124030, 0.130062, 0.146630, 0.169671, 0.195887, 0.305287, 0.498586", \
           "0.135840, 0.141666, 0.158108, 0.181180, 0.206667, 0.317622, 0.508077", \
           "0.151458, 0.157707, 0.173926, 0.196976, 0.223041, 0.332849, 0.524276", \
           "0.168505, 0.174300, 0.190997, 0.213807, 0.239959, 0.350157, 0.542034", \
           "0.185238, 0.191139, 0.207657, 0.230461, 0.255854, 0.364947, 0.557722" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035590, 0.045667, 0.071485, 0.110576, 0.167351, 0.403979, 0.811431", \
           "0.036976, 0.044092, 0.074285, 0.114231, 0.167356, 0.403910, 0.811593", \
           "0.037041, 0.045303, 0.074155, 0.114610, 0.167455, 0.403652, 0.828479", \
           "0.036139, 0.043428, 0.069478, 0.111506, 0.163831, 0.401162, 0.808077", \
           "0.035712, 0.043982, 0.068406, 0.111898, 0.166266, 0.408287, 0.824339", \
           "0.036463, 0.044735, 0.072559, 0.116184, 0.169652, 0.406027, 0.812431", \
           "0.036487, 0.043745, 0.069160, 0.111958, 0.166741, 0.402444, 0.808471" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035590, 0.045667, 0.071485, 0.110576, 0.167351, 0.403979, 0.811431", \
           "0.036976, 0.044092, 0.074285, 0.114231, 0.167356, 0.403910, 0.811593", \
           "0.037041, 0.045303, 0.074155, 0.114610, 0.167455, 0.403652, 0.828479", \
           "0.036139, 0.043428, 0.069478, 0.111506, 0.163831, 0.401162, 0.808077", \
           "0.035712, 0.043982, 0.068406, 0.111898, 0.166266, 0.408287, 0.824339", \
           "0.036463, 0.044735, 0.072559, 0.116184, 0.169652, 0.406027, 0.812431", \
           "0.036487, 0.043745, 0.069160, 0.111958, 0.166741, 0.402444, 0.808471" \
         );
        }
      }
      timing() {
        related_pin : "TWENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180886, 0.187079, 0.204694, 0.229315, 0.257565, 0.380740, 0.595774", \
           "0.182374, 0.188508, 0.206251, 0.230742, 0.259026, 0.382240, 0.597985", \
           "0.189690, 0.196181, 0.213366, 0.237923, 0.266506, 0.389751, 0.605636", \
           "0.204879, 0.211204, 0.228665, 0.253392, 0.281599, 0.404708, 0.619903", \
           "0.224426, 0.230673, 0.248390, 0.273186, 0.301624, 0.424393, 0.639455", \
           "0.245905, 0.252259, 0.269991, 0.294682, 0.322952, 0.445217, 0.660744", \
           "0.268997, 0.275125, 0.292851, 0.317653, 0.345976, 0.467061, 0.682923" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.153753, 0.159017, 0.173990, 0.194918, 0.218930, 0.323629, 0.506408", \
           "0.155018, 0.160232, 0.175314, 0.196130, 0.220172, 0.324904, 0.508288", \
           "0.161237, 0.166754, 0.181361, 0.202234, 0.226530, 0.331289, 0.514791", \
           "0.174147, 0.179523, 0.194365, 0.215383, 0.239359, 0.344002, 0.526918", \
           "0.190762, 0.196072, 0.211131, 0.232208, 0.256380, 0.360734, 0.543537", \
           "0.209019, 0.214420, 0.229492, 0.250480, 0.274509, 0.378434, 0.561632", \
           "0.228647, 0.233856, 0.248924, 0.270005, 0.294080, 0.397002, 0.580484" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033754, 0.040985, 0.066963, 0.111110, 0.166378, 0.403502, 0.812566", \
           "0.033713, 0.041110, 0.066675, 0.111539, 0.165516, 0.404107, 0.811055", \
           "0.033640, 0.040791, 0.066950, 0.111495, 0.165811, 0.404994, 0.817478", \
           "0.033567, 0.040819, 0.067071, 0.111817, 0.165861, 0.399889, 0.828669", \
           "0.033951, 0.041015, 0.067038, 0.111576, 0.166097, 0.405858, 0.807981", \
           "0.033966, 0.042296, 0.068603, 0.111742, 0.166457, 0.400441, 0.805793", \
           "0.034125, 0.040925, 0.066869, 0.110879, 0.165342, 0.398570, 0.792651" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033754, 0.040985, 0.066963, 0.111110, 0.166378, 0.403502, 0.812566", \
           "0.033713, 0.041110, 0.066675, 0.111539, 0.165516, 0.404107, 0.811055", \
           "0.033640, 0.040791, 0.066950, 0.111495, 0.165811, 0.404994, 0.817478", \
           "0.033567, 0.040819, 0.067071, 0.111817, 0.165861, 0.399889, 0.828669", \
           "0.033951, 0.041015, 0.067038, 0.111576, 0.166097, 0.405858, 0.807981", \
           "0.033966, 0.042296, 0.068603, 0.111742, 0.166457, 0.400441, 0.805793", \
           "0.034125, 0.040925, 0.066869, 0.110879, 0.165342, 0.398570, 0.792651" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.182098, 0.188832, 0.208298, 0.235291, 0.266158, 0.395061, 0.619726", \
           "0.183536, 0.190503, 0.209795, 0.236470, 0.267855, 0.396603, 0.624042", \
           "0.189548, 0.196645, 0.216137, 0.243244, 0.274087, 0.402792, 0.630202", \
           "0.203443, 0.210297, 0.229640, 0.256784, 0.286768, 0.417304, 0.641369", \
           "0.221817, 0.229169, 0.248250, 0.275368, 0.306032, 0.435218, 0.660427", \
           "0.241873, 0.248690, 0.268333, 0.295169, 0.325936, 0.455580, 0.681318", \
           "0.261558, 0.268501, 0.287933, 0.314762, 0.344635, 0.472980, 0.699774" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.154783, 0.160508, 0.177053, 0.199997, 0.226234, 0.335802, 0.526767", \
           "0.156005, 0.161927, 0.178326, 0.200999, 0.227677, 0.337112, 0.530435", \
           "0.161116, 0.167148, 0.183716, 0.206757, 0.232974, 0.342373, 0.535672", \
           "0.172927, 0.178752, 0.195194, 0.218267, 0.243753, 0.354709, 0.545164", \
           "0.188544, 0.194794, 0.211012, 0.234063, 0.260127, 0.369935, 0.561363", \
           "0.205592, 0.211387, 0.228083, 0.250894, 0.277045, 0.387243, 0.579120", \
           "0.222324, 0.228226, 0.244743, 0.267547, 0.292940, 0.402033, 0.594808" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035590, 0.045667, 0.071485, 0.110576, 0.167351, 0.403979, 0.811431", \
           "0.036976, 0.044092, 0.074285, 0.114231, 0.167356, 0.403910, 0.811593", \
           "0.037041, 0.045303, 0.074155, 0.114610, 0.167455, 0.403652, 0.828479", \
           "0.036139, 0.043428, 0.069478, 0.111506, 0.163831, 0.401162, 0.808077", \
           "0.035712, 0.043982, 0.068406, 0.111898, 0.166266, 0.408287, 0.824339", \
           "0.036463, 0.044735, 0.072559, 0.116184, 0.169652, 0.406027, 0.812431", \
           "0.036487, 0.043745, 0.069160, 0.111958, 0.166741, 0.402444, 0.808471" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035590, 0.045667, 0.071485, 0.110576, 0.167351, 0.403979, 0.811431", \
           "0.036976, 0.044092, 0.074285, 0.114231, 0.167356, 0.403910, 0.811593", \
           "0.037041, 0.045303, 0.074155, 0.114610, 0.167455, 0.403652, 0.828479", \
           "0.036139, 0.043428, 0.069478, 0.111506, 0.163831, 0.401162, 0.808077", \
           "0.035712, 0.043982, 0.068406, 0.111898, 0.166266, 0.408287, 0.824339", \
           "0.036463, 0.044735, 0.072559, 0.116184, 0.169652, 0.406027, 0.812431", \
           "0.036487, 0.043745, 0.069160, 0.111958, 0.166741, 0.402444, 0.808471" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.251289, 0.257483, 0.275097, 0.299719, 0.327968, 0.451144, 0.666178", \
           "0.253259, 0.259394, 0.277137, 0.301627, 0.329911, 0.453126, 0.668871", \
           "0.262358, 0.268849, 0.286034, 0.310591, 0.339174, 0.462419, 0.678304", \
           "0.279359, 0.285684, 0.303145, 0.327872, 0.356079, 0.479188, 0.694383", \
           "0.298990, 0.305237, 0.322954, 0.347750, 0.376188, 0.498957, 0.714019", \
           "0.319476, 0.325830, 0.343562, 0.368254, 0.396523, 0.518788, 0.734315", \
           "0.340305, 0.346433, 0.364160, 0.388961, 0.417285, 0.538370, 0.754231" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.213596, 0.218860, 0.233833, 0.254761, 0.278773, 0.383472, 0.566251", \
           "0.215270, 0.220485, 0.235566, 0.256383, 0.280425, 0.385157, 0.568540", \
           "0.223004, 0.228522, 0.243129, 0.264002, 0.288298, 0.393056, 0.576558", \
           "0.237455, 0.242831, 0.257674, 0.278691, 0.302668, 0.407310, 0.590226", \
           "0.254141, 0.259452, 0.274511, 0.295587, 0.319760, 0.424114, 0.606916", \
           "0.271555, 0.276955, 0.292028, 0.313016, 0.337045, 0.440970, 0.624168", \
           "0.289260, 0.294468, 0.309536, 0.330617, 0.354692, 0.457614, 0.641097" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043647, 0.051582, 0.079748, 0.127697, 0.185847, 0.428877, 0.856832", \
           "0.043630, 0.051396, 0.079550, 0.127845, 0.185618, 0.428919, 0.857414", \
           "0.042775, 0.050411, 0.078608, 0.126955, 0.185708, 0.429697, 0.875014", \
           "0.043086, 0.050687, 0.080195, 0.127939, 0.187430, 0.430418, 0.851293", \
           "0.042740, 0.050990, 0.080164, 0.127780, 0.186074, 0.434554, 0.859172", \
           "0.043301, 0.051400, 0.079501, 0.128293, 0.186278, 0.426529, 0.858927", \
           "0.043425, 0.051664, 0.080241, 0.128075, 0.185921, 0.431252, 0.862580" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043647, 0.051582, 0.079748, 0.127697, 0.185847, 0.428877, 0.856832", \
           "0.043630, 0.051396, 0.079550, 0.127845, 0.185618, 0.428919, 0.857414", \
           "0.042775, 0.050411, 0.078608, 0.126955, 0.185708, 0.429697, 0.875014", \
           "0.043086, 0.050687, 0.080195, 0.127939, 0.187430, 0.430418, 0.851293", \
           "0.042740, 0.050990, 0.080164, 0.127780, 0.186074, 0.434554, 0.859172", \
           "0.043301, 0.051400, 0.079501, 0.128293, 0.186278, 0.426529, 0.858927", \
           "0.043425, 0.051664, 0.080241, 0.128075, 0.185921, 0.431252, 0.862580" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.258673, 0.265407, 0.284873, 0.311866, 0.342733, 0.471636, 0.696301", \
           "0.260703, 0.267670, 0.286963, 0.313637, 0.345022, 0.473770, 0.701209", \
           "0.268913, 0.276010, 0.295502, 0.322609, 0.353451, 0.482157, 0.709567", \
           "0.286790, 0.293644, 0.312987, 0.340132, 0.370116, 0.500652, 0.724717", \
           "0.310553, 0.317905, 0.336986, 0.364104, 0.394768, 0.523954, 0.749163", \
           "0.339169, 0.345987, 0.365630, 0.392466, 0.423232, 0.552877, 0.778615", \
           "0.368039, 0.374982, 0.394414, 0.421243, 0.451117, 0.579461, 0.806256" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.219872, 0.225596, 0.242142, 0.265086, 0.291323, 0.400891, 0.591856", \
           "0.221598, 0.227520, 0.243918, 0.266592, 0.293269, 0.402705, 0.596028", \
           "0.228576, 0.234608, 0.251176, 0.274217, 0.300434, 0.409833, 0.603132", \
           "0.243772, 0.249597, 0.266039, 0.289112, 0.314598, 0.425554, 0.616009", \
           "0.263970, 0.270219, 0.286438, 0.309488, 0.335553, 0.445361, 0.636788", \
           "0.288294, 0.294089, 0.310785, 0.333596, 0.359748, 0.469945, 0.661822", \
           "0.312833, 0.318735, 0.335252, 0.358057, 0.383449, 0.492542, 0.685317" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043779, 0.051406, 0.078734, 0.123825, 0.179716, 0.420992, 0.837529", \
           "0.043929, 0.051406, 0.079454, 0.124360, 0.180094, 0.417594, 0.837002", \
           "0.044054, 0.051623, 0.078806, 0.123989, 0.179622, 0.417247, 0.841215", \
           "0.044833, 0.052309, 0.079231, 0.124847, 0.180152, 0.419667, 0.836422", \
           "0.044225, 0.051772, 0.079278, 0.124105, 0.179717, 0.419849, 0.832737", \
           "0.044448, 0.051842, 0.078835, 0.124222, 0.180701, 0.420469, 0.839443", \
           "0.046504, 0.052988, 0.079000, 0.124235, 0.179898, 0.418634, 0.830191" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043779, 0.051406, 0.078734, 0.123825, 0.179716, 0.420992, 0.837529", \
           "0.043929, 0.051406, 0.079454, 0.124360, 0.180094, 0.417594, 0.837002", \
           "0.044054, 0.051623, 0.078806, 0.123989, 0.179622, 0.417247, 0.841215", \
           "0.044833, 0.052309, 0.079231, 0.124847, 0.180152, 0.419667, 0.836422", \
           "0.044225, 0.051772, 0.079278, 0.124105, 0.179717, 0.419849, 0.832737", \
           "0.044448, 0.051842, 0.078835, 0.124222, 0.180701, 0.420469, 0.839443", \
           "0.046504, 0.052988, 0.079000, 0.124235, 0.179898, 0.418634, 0.830191" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435", \
           "0.202212, 0.202236, 0.202321, 0.202454, 0.202611, 0.203275, 0.204435" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888", \
           "0.229666, 0.229690, 0.229774, 0.229907, 0.230064, 0.230729, 0.231888" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887", \
           "0.040442, 0.040447, 0.040464, 0.040491, 0.040522, 0.040655, 0.040887" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378", \
           "0.045933, 0.045938, 0.045955, 0.045981, 0.046013, 0.046146, 0.046378" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENB & TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b0 && TWENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.347525, 0.353719, 0.371333, 0.395955, 0.424204, 0.547380, 0.762414", \
           "0.349222, 0.355357, 0.373100, 0.397590, 0.425874, 0.549089, 0.764834", \
           "0.357848, 0.364339, 0.381524, 0.406080, 0.434663, 0.557909, 0.773794", \
           "0.374839, 0.381164, 0.398625, 0.423351, 0.451559, 0.574668, 0.789863", \
           "0.396971, 0.403218, 0.420935, 0.445731, 0.474169, 0.596938, 0.812000", \
           "0.421251, 0.427605, 0.445337, 0.470029, 0.498298, 0.620563, 0.836090", \
           "0.445085, 0.451213, 0.468940, 0.493741, 0.522065, 0.643149, 0.859011" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.295397, 0.300661, 0.315633, 0.336562, 0.360574, 0.465273, 0.648052", \
           "0.296839, 0.302053, 0.317135, 0.337952, 0.361993, 0.466726, 0.650109", \
           "0.304171, 0.309688, 0.324296, 0.345168, 0.369464, 0.474223, 0.657725", \
           "0.318613, 0.323989, 0.338831, 0.359849, 0.383825, 0.488468, 0.671383", \
           "0.337425, 0.342735, 0.357795, 0.378871, 0.403043, 0.507397, 0.690200", \
           "0.358064, 0.363464, 0.378537, 0.399524, 0.423553, 0.527478, 0.710676", \
           "0.378323, 0.383531, 0.398599, 0.419680, 0.443755, 0.546677, 0.730160" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042801, 0.050808, 0.078740, 0.127117, 0.186330, 0.433536, 0.853227", \
           "0.042258, 0.050014, 0.078823, 0.126932, 0.185168, 0.432612, 0.849633", \
           "0.042269, 0.050213, 0.078786, 0.126777, 0.185870, 0.432041, 0.854397", \
           "0.042318, 0.050193, 0.078694, 0.126769, 0.186083, 0.431636, 0.849097", \
           "0.042419, 0.050255, 0.078712, 0.126815, 0.185325, 0.436009, 0.853788", \
           "0.042375, 0.050170, 0.079042, 0.127067, 0.186025, 0.431379, 0.851239", \
           "0.042413, 0.050363, 0.079184, 0.127469, 0.186037, 0.438106, 0.851124" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042801, 0.050808, 0.078740, 0.127117, 0.186330, 0.433536, 0.853227", \
           "0.042258, 0.050014, 0.078823, 0.126932, 0.185168, 0.432612, 0.849633", \
           "0.042269, 0.050213, 0.078786, 0.126777, 0.185870, 0.432041, 0.854397", \
           "0.042318, 0.050193, 0.078694, 0.126769, 0.186083, 0.431636, 0.849097", \
           "0.042419, 0.050255, 0.078712, 0.126815, 0.185325, 0.436009, 0.853788", \
           "0.042375, 0.050170, 0.079042, 0.127067, 0.186025, 0.431379, 0.851239", \
           "0.042413, 0.050363, 0.079184, 0.127469, 0.186037, 0.438106, 0.851124" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357654, 0.364388, 0.383853, 0.410847, 0.441714, 0.570617, 0.795282", \
           "0.359818, 0.366785, 0.386078, 0.412752, 0.444138, 0.572885, 0.800324", \
           "0.368345, 0.375442, 0.394934, 0.422041, 0.452884, 0.581589, 0.808999", \
           "0.385934, 0.392788, 0.412131, 0.439275, 0.469259, 0.599795, 0.823860", \
           "0.406456, 0.413808, 0.432889, 0.460007, 0.490671, 0.619857, 0.845066", \
           "0.429116, 0.435934, 0.455577, 0.482412, 0.513179, 0.642823, 0.868561", \
           "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.304006, 0.309730, 0.326275, 0.349220, 0.375457, 0.485024, 0.675990", \
           "0.305846, 0.311768, 0.328166, 0.350840, 0.377517, 0.486952, 0.680276", \
           "0.313094, 0.319126, 0.335694, 0.358735, 0.384951, 0.494351, 0.687650", \
           "0.328044, 0.333870, 0.350312, 0.373384, 0.398870, 0.509826, 0.700281", \
           "0.345487, 0.351737, 0.367956, 0.391006, 0.417071, 0.526878, 0.718306", \
           "0.364749, 0.370544, 0.387240, 0.410051, 0.436202, 0.546400, 0.738277", \
           "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043889, 0.051295, 0.078554, 0.124026, 0.179732, 0.419775, 0.833691", \
           "0.043776, 0.051280, 0.078697, 0.124146, 0.179842, 0.420275, 0.830924", \
           "0.043827, 0.051418, 0.078653, 0.124138, 0.180053, 0.420514, 0.831134", \
           "0.043823, 0.051281, 0.079062, 0.123973, 0.179614, 0.419841, 0.830382", \
           "0.043786, 0.051310, 0.078632, 0.123978, 0.179584, 0.419143, 0.836260", \
           "0.043927, 0.051333, 0.078566, 0.124133, 0.179620, 0.419172, 0.831913", \
           "0.043809, 0.051386, 0.078936, 0.124380, 0.179880, 0.417814, 0.830399" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043889, 0.051295, 0.078554, 0.124026, 0.179732, 0.419775, 0.833691", \
           "0.043776, 0.051280, 0.078697, 0.124146, 0.179842, 0.420275, 0.830924", \
           "0.043827, 0.051418, 0.078653, 0.124138, 0.180053, 0.420514, 0.831134", \
           "0.043823, 0.051281, 0.079062, 0.123973, 0.179614, 0.419841, 0.830382", \
           "0.043786, 0.051310, 0.078632, 0.123978, 0.179584, 0.419143, 0.836260", \
           "0.043927, 0.051333, 0.078566, 0.124133, 0.179620, 0.419172, 0.831913", \
           "0.043809, 0.051386, 0.078936, 0.124380, 0.179880, 0.417814, 0.830399" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENB & !TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b1 && TWENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.378067, 0.384261, 0.401875, 0.426497, 0.454746, 0.577922, 0.792956", \
           "0.380003, 0.386137, 0.403880, 0.428370, 0.456655, 0.579869, 0.795614", \
           "0.389223, 0.395715, 0.412900, 0.437456, 0.466039, 0.589285, 0.805169", \
           "0.406386, 0.412710, 0.430172, 0.454898, 0.483106, 0.606215, 0.821410", \
           "0.427140, 0.433387, 0.451104, 0.475900, 0.504338, 0.627107, 0.842169", \
           "0.449549, 0.455902, 0.473635, 0.498326, 0.526596, 0.648860, 0.864387", \
           "0.472790, 0.478918, 0.496644, 0.521446, 0.549769, 0.670854, 0.886716" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.321357, 0.326622, 0.341594, 0.362522, 0.386534, 0.491233, 0.674013", \
           "0.323002, 0.328217, 0.343298, 0.364115, 0.388157, 0.492889, 0.676272", \
           "0.330840, 0.336357, 0.350965, 0.371838, 0.396133, 0.500892, 0.684394", \
           "0.345428, 0.350804, 0.365646, 0.386663, 0.410640, 0.515282, 0.698198", \
           "0.363069, 0.368379, 0.383438, 0.404515, 0.428687, 0.533041, 0.715844", \
           "0.382117, 0.387517, 0.402590, 0.423577, 0.447606, 0.551531, 0.734729", \
           "0.401871, 0.407080, 0.422147, 0.443229, 0.467304, 0.570226, 0.753708" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042175, 0.050120, 0.078928, 0.127603, 0.185097, 0.429418, 0.871299", \
           "0.042251, 0.050105, 0.078734, 0.126622, 0.185332, 0.429328, 0.856606", \
           "0.042156, 0.050202, 0.078804, 0.127229, 0.186056, 0.430590, 0.856778", \
           "0.042186, 0.049934, 0.079016, 0.127286, 0.184988, 0.429495, 0.870009", \
           "0.042228, 0.050095, 0.079176, 0.127361, 0.185430, 0.430882, 0.837846", \
           "0.042574, 0.050079, 0.079022, 0.126612, 0.185923, 0.430975, 0.850466", \
           "0.043036, 0.050736, 0.079566, 0.126823, 0.193336, 0.427534, 0.854656" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042175, 0.050120, 0.078928, 0.127603, 0.185097, 0.429418, 0.871299", \
           "0.042251, 0.050105, 0.078734, 0.126622, 0.185332, 0.429328, 0.856606", \
           "0.042156, 0.050202, 0.078804, 0.127229, 0.186056, 0.430590, 0.856778", \
           "0.042186, 0.049934, 0.079016, 0.127286, 0.184988, 0.429495, 0.870009", \
           "0.042228, 0.050095, 0.079176, 0.127361, 0.185430, 0.430882, 0.837846", \
           "0.042574, 0.050079, 0.079022, 0.126612, 0.185923, 0.430975, 0.850466", \
           "0.043036, 0.050736, 0.079566, 0.126823, 0.193336, 0.427534, 0.854656" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.383793, 0.390528, 0.409993, 0.436986, 0.467853, 0.596756, 0.821421", \
           "0.385684, 0.392651, 0.411943, 0.438618, 0.470003, 0.598750, 0.826190", \
           "0.393700, 0.400797, 0.420289, 0.447396, 0.478239, 0.606944, 0.834354", \
           "0.410875, 0.417729, 0.437072, 0.464216, 0.494200, 0.624736, 0.848801", \
           "0.432531, 0.439883, 0.458964, 0.486082, 0.516746, 0.645931, 0.871140", \
           "0.456825, 0.463643, 0.483286, 0.510122, 0.540888, 0.670533, 0.896271", \
           "0.480585, 0.487528, 0.506960, 0.533789, 0.563662, 0.692007, 0.918802" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.326224, 0.331949, 0.348494, 0.371438, 0.397675, 0.507243, 0.698208", \
           "0.327831, 0.333753, 0.350152, 0.372825, 0.399502, 0.508938, 0.702261", \
           "0.334645, 0.340677, 0.357246, 0.380286, 0.406503, 0.515903, 0.709201", \
           "0.349244, 0.355069, 0.371511, 0.394584, 0.420070, 0.531026, 0.721481", \
           "0.367651, 0.373900, 0.390119, 0.413169, 0.439234, 0.549042, 0.740469", \
           "0.388301, 0.394096, 0.410793, 0.433603, 0.459755, 0.569953, 0.761830", \
           "0.408497, 0.414399, 0.430916, 0.453721, 0.479113, 0.588206, 0.780981" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043912, 0.051261, 0.078597, 0.124091, 0.179594, 0.420294, 0.834737", \
           "0.043821, 0.051287, 0.079261, 0.123867, 0.179637, 0.420338, 0.834724", \
           "0.043805, 0.051284, 0.078623, 0.124058, 0.179616, 0.420339, 0.837420", \
           "0.043782, 0.051239, 0.079060, 0.124049, 0.179931, 0.420393, 0.835703", \
           "0.044098, 0.051363, 0.079310, 0.124725, 0.180651, 0.419953, 0.835578", \
           "0.043722, 0.051748, 0.078936, 0.124382, 0.179818, 0.423314, 0.838244", \
           "0.044950, 0.052217, 0.078658, 0.124895, 0.180238, 0.418105, 0.834457" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043912, 0.051261, 0.078597, 0.124091, 0.179594, 0.420294, 0.834737", \
           "0.043821, 0.051287, 0.079261, 0.123867, 0.179637, 0.420338, 0.834724", \
           "0.043805, 0.051284, 0.078623, 0.124058, 0.179616, 0.420339, 0.837420", \
           "0.043782, 0.051239, 0.079060, 0.124049, 0.179931, 0.420393, 0.835703", \
           "0.044098, 0.051363, 0.079310, 0.124725, 0.180651, 0.419953, 0.835578", \
           "0.043722, 0.051748, 0.078936, 0.124382, 0.179818, 0.423314, 0.838244", \
           "0.044950, 0.052217, 0.078658, 0.124895, 0.180238, 0.418105, 0.834457" \
         );
        }
      }
    }
    bus(AYB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "AB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.140953, 0.147146, 0.164761, 0.189383, 0.217632, 0.340807, 0.555842", \
           "0.142483, 0.148618, 0.166361, 0.190851, 0.219135, 0.342350, 0.558095", \
           "0.150026, 0.156518, 0.173703, 0.198259, 0.226842, 0.350088, 0.565972", \
           "0.165962, 0.172286, 0.189748, 0.214474, 0.242682, 0.365791, 0.580986", \
           "0.187411, 0.193658, 0.211375, 0.236171, 0.264609, 0.387378, 0.602440", \
           "0.212051, 0.218404, 0.236136, 0.260828, 0.289097, 0.411362, 0.626889", \
           "0.238382, 0.244510, 0.262236, 0.287038, 0.315361, 0.436446, 0.652308" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.119810, 0.125074, 0.140047, 0.160975, 0.184987, 0.289686, 0.472465", \
           "0.121111, 0.126325, 0.141407, 0.162223, 0.186265, 0.290997, 0.474381", \
           "0.127523, 0.133040, 0.147647, 0.168520, 0.192816, 0.297575, 0.481076", \
           "0.141067, 0.146443, 0.161286, 0.182303, 0.206279, 0.310922, 0.493838", \
           "0.159299, 0.164609, 0.179668, 0.200745, 0.224917, 0.329271, 0.512074", \
           "0.180243, 0.185643, 0.200716, 0.221704, 0.245733, 0.349658, 0.532856", \
           "0.202625, 0.207833, 0.222901, 0.243982, 0.268057, 0.370979, 0.554462" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032369, 0.039511, 0.064903, 0.108221, 0.161886, 0.390407, 0.792838", \
           "0.032650, 0.039395, 0.064597, 0.107769, 0.161859, 0.395138, 0.798826", \
           "0.032255, 0.039167, 0.064668, 0.108416, 0.164137, 0.394100, 0.767984", \
           "0.032586, 0.039150, 0.064797, 0.107669, 0.161488, 0.387686, 0.790443", \
           "0.032546, 0.039481, 0.064754, 0.107736, 0.160898, 0.387791, 0.779007", \
           "0.032506, 0.039543, 0.064414, 0.108265, 0.161498, 0.393345, 0.781707", \
           "0.032757, 0.039672, 0.064808, 0.107709, 0.163325, 0.388994, 0.767911" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032369, 0.039511, 0.064903, 0.108221, 0.161886, 0.390407, 0.792838", \
           "0.032650, 0.039395, 0.064597, 0.107769, 0.161859, 0.395138, 0.798826", \
           "0.032255, 0.039167, 0.064668, 0.108416, 0.164137, 0.394100, 0.767984", \
           "0.032586, 0.039150, 0.064797, 0.107669, 0.161488, 0.387686, 0.790443", \
           "0.032546, 0.039481, 0.064754, 0.107736, 0.160898, 0.387791, 0.779007", \
           "0.032506, 0.039543, 0.064414, 0.108265, 0.161498, 0.393345, 0.781707", \
           "0.032757, 0.039672, 0.064808, 0.107709, 0.163325, 0.388994, 0.767911" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.147034, 0.153769, 0.173234, 0.200227, 0.231094, 0.359997, 0.584663", \
           "0.148439, 0.155406, 0.174699, 0.201373, 0.232759, 0.361506, 0.588945", \
           "0.154358, 0.161455, 0.180946, 0.208053, 0.238896, 0.367602, 0.595012", \
           "0.167864, 0.174718, 0.194061, 0.221206, 0.251189, 0.381726, 0.605790", \
           "0.187138, 0.194490, 0.213571, 0.240689, 0.271353, 0.400539, 0.625748", \
           "0.209180, 0.215998, 0.235641, 0.262477, 0.293243, 0.422888, 0.648626", \
           "0.230538, 0.237481, 0.256913, 0.283742, 0.313616, 0.441960, 0.668755" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.124979, 0.130703, 0.147249, 0.170193, 0.196430, 0.305998, 0.496963", \
           "0.126174, 0.132095, 0.148494, 0.171167, 0.197845, 0.307280, 0.500603", \
           "0.131204, 0.137236, 0.153805, 0.176845, 0.203062, 0.312461, 0.505760", \
           "0.142685, 0.148510, 0.164952, 0.188025, 0.213511, 0.324467, 0.514922", \
           "0.159067, 0.165316, 0.181535, 0.204586, 0.230650, 0.340458, 0.531885", \
           "0.177803, 0.183598, 0.200295, 0.223105, 0.249257, 0.359454, 0.551332", \
           "0.195958, 0.201859, 0.218376, 0.241181, 0.266573, 0.375666, 0.568442" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034593, 0.041805, 0.067865, 0.111070, 0.163818, 0.396744, 0.801443", \
           "0.034659, 0.041842, 0.068294, 0.111203, 0.166184, 0.396389, 0.807585", \
           "0.034936, 0.041825, 0.067787, 0.111123, 0.164488, 0.397130, 0.800107", \
           "0.034536, 0.041911, 0.068907, 0.111376, 0.163552, 0.399481, 0.801154", \
           "0.035490, 0.041860, 0.069329, 0.112683, 0.165131, 0.396716, 0.803932", \
           "0.034455, 0.041882, 0.067664, 0.110889, 0.164501, 0.399070, 0.809305", \
           "0.034643, 0.041699, 0.067720, 0.110807, 0.164832, 0.394953, 0.806982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034593, 0.041805, 0.067865, 0.111070, 0.163818, 0.396744, 0.801443", \
           "0.034659, 0.041842, 0.068294, 0.111203, 0.166184, 0.396389, 0.807585", \
           "0.034936, 0.041825, 0.067787, 0.111123, 0.164488, 0.397130, 0.800107", \
           "0.034536, 0.041911, 0.068907, 0.111376, 0.163552, 0.399481, 0.801154", \
           "0.035490, 0.041860, 0.069329, 0.112683, 0.165131, 0.396716, 0.803932", \
           "0.034455, 0.041882, 0.067664, 0.110889, 0.164501, 0.399070, 0.809305", \
           "0.034643, 0.041699, 0.067720, 0.110807, 0.164832, 0.394953, 0.806982" \
         );
        }
      }
      timing() {
        related_pin : "TAB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.196868, 0.203062, 0.220676, 0.245298, 0.273547, 0.396723, 0.611757", \
           "0.198398, 0.204533, 0.222276, 0.246766, 0.275051, 0.398265, 0.614010", \
           "0.205942, 0.212433, 0.229618, 0.254174, 0.282757, 0.406003, 0.621888", \
           "0.221877, 0.228202, 0.245663, 0.270390, 0.298597, 0.421706, 0.636901", \
           "0.243326, 0.249573, 0.267290, 0.292086, 0.320524, 0.443293, 0.658355", \
           "0.267966, 0.274319, 0.292052, 0.316743, 0.345013, 0.467277, 0.682804", \
           "0.294297, 0.300425, 0.318152, 0.342953, 0.371276, 0.492361, 0.708223" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.167338, 0.172603, 0.187575, 0.208503, 0.232515, 0.337214, 0.519993", \
           "0.168639, 0.173853, 0.188935, 0.209751, 0.233793, 0.338525, 0.521909", \
           "0.175051, 0.180568, 0.195175, 0.216048, 0.240344, 0.345103, 0.528605", \
           "0.188595, 0.193972, 0.208814, 0.229831, 0.253808, 0.358450, 0.541366", \
           "0.206827, 0.212137, 0.227197, 0.248273, 0.272445, 0.376799, 0.559602", \
           "0.227771, 0.233171, 0.248244, 0.269232, 0.293261, 0.397186, 0.580384", \
           "0.250153, 0.255361, 0.270429, 0.291510, 0.315585, 0.418507, 0.601990" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032644, 0.039413, 0.064858, 0.107748, 0.162055, 0.393793, 0.799240", \
           "0.032425, 0.039575, 0.064396, 0.107761, 0.161318, 0.394257, 0.790232", \
           "0.032496, 0.039819, 0.064686, 0.107816, 0.161367, 0.392456, 0.786385", \
           "0.032420, 0.039649, 0.064813, 0.108518, 0.161262, 0.384635, 0.790438", \
           "0.032394, 0.039488, 0.064389, 0.107877, 0.160168, 0.392202, 0.784945", \
           "0.032479, 0.040706, 0.066075, 0.108105, 0.161916, 0.389074, 0.785962", \
           "0.033167, 0.039358, 0.064921, 0.107325, 0.160814, 0.386090, 0.769595" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032644, 0.039413, 0.064858, 0.107748, 0.162055, 0.393793, 0.799240", \
           "0.032425, 0.039575, 0.064396, 0.107761, 0.161318, 0.394257, 0.790232", \
           "0.032496, 0.039819, 0.064686, 0.107816, 0.161367, 0.392456, 0.786385", \
           "0.032420, 0.039649, 0.064813, 0.108518, 0.161262, 0.384635, 0.790438", \
           "0.032394, 0.039488, 0.064389, 0.107877, 0.160168, 0.392202, 0.784945", \
           "0.032479, 0.040706, 0.066075, 0.108105, 0.161916, 0.389074, 0.785962", \
           "0.033167, 0.039358, 0.064921, 0.107325, 0.160814, 0.386090, 0.769595" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.201105, 0.207840, 0.227305, 0.254298, 0.285165, 0.414068, 0.638734", \
           "0.202510, 0.209477, 0.228770, 0.255444, 0.286830, 0.415577, 0.643016", \
           "0.208429, 0.215526, 0.235017, 0.262124, 0.292967, 0.421673, 0.649083", \
           "0.221935, 0.228789, 0.248132, 0.275277, 0.305260, 0.435797, 0.659861", \
           "0.241209, 0.248561, 0.267642, 0.294760, 0.325424, 0.454610, 0.679819", \
           "0.263251, 0.270069, 0.289712, 0.316548, 0.347314, 0.476959, 0.702697", \
           "0.284609, 0.291552, 0.310984, 0.337813, 0.367687, 0.496031, 0.722826" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.170940, 0.176664, 0.193209, 0.216154, 0.242390, 0.351958, 0.542924", \
           "0.172134, 0.178056, 0.194455, 0.217128, 0.243805, 0.353241, 0.546564", \
           "0.177164, 0.183197, 0.199765, 0.222806, 0.249022, 0.358422, 0.551720", \
           "0.188645, 0.194471, 0.210912, 0.233985, 0.259471, 0.370427, 0.560882", \
           "0.205027, 0.211277, 0.227496, 0.250546, 0.276611, 0.386418, 0.577846", \
           "0.223763, 0.229558, 0.246255, 0.269065, 0.295217, 0.405415, 0.597292", \
           "0.241918, 0.247819, 0.264337, 0.287141, 0.312534, 0.421627, 0.614402" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034502, 0.044261, 0.069592, 0.107877, 0.163962, 0.395747, 0.797172", \
           "0.035815, 0.042411, 0.072307, 0.111538, 0.163664, 0.393593, 0.794915", \
           "0.035676, 0.044049, 0.071651, 0.111657, 0.163390, 0.395427, 0.815380", \
           "0.034807, 0.041708, 0.067528, 0.108566, 0.160824, 0.393500, 0.794334", \
           "0.034875, 0.042341, 0.067072, 0.108857, 0.162273, 0.398894, 0.805516", \
           "0.035329, 0.042678, 0.070300, 0.113381, 0.166178, 0.398525, 0.797611", \
           "0.035232, 0.043097, 0.067531, 0.109142, 0.162705, 0.393541, 0.798153" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034502, 0.044261, 0.069592, 0.107877, 0.163962, 0.395747, 0.797172", \
           "0.035815, 0.042411, 0.072307, 0.111538, 0.163664, 0.393593, 0.794915", \
           "0.035676, 0.044049, 0.071651, 0.111657, 0.163390, 0.395427, 0.815380", \
           "0.034807, 0.041708, 0.067528, 0.108566, 0.160824, 0.393500, 0.794334", \
           "0.034875, 0.042341, 0.067072, 0.108857, 0.162273, 0.398894, 0.805516", \
           "0.035329, 0.042678, 0.070300, 0.113381, 0.166178, 0.398525, 0.797611", \
           "0.035232, 0.043097, 0.067531, 0.109142, 0.162705, 0.393541, 0.798153" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139377, 0.145570, 0.163185, 0.187807, 0.216056, 0.339231, 0.554266", \
           "0.141347, 0.147481, 0.165224, 0.189714, 0.217999, 0.341213, 0.556958", \
           "0.150446, 0.156937, 0.174122, 0.198678, 0.227261, 0.350507, 0.566391", \
           "0.167447, 0.173772, 0.191233, 0.215959, 0.244167, 0.367276, 0.582471", \
           "0.187077, 0.193325, 0.211041, 0.235837, 0.264275, 0.387045, 0.602107", \
           "0.207564, 0.213917, 0.231650, 0.256341, 0.284611, 0.406875, 0.622402", \
           "0.228393, 0.234521, 0.252247, 0.277049, 0.305372, 0.426457, 0.642319" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118470, 0.123735, 0.138707, 0.159636, 0.183647, 0.288347, 0.471126", \
           "0.120145, 0.125359, 0.140441, 0.161257, 0.185299, 0.290031, 0.473415", \
           "0.127879, 0.133396, 0.148004, 0.168876, 0.193172, 0.297931, 0.481433", \
           "0.142330, 0.147706, 0.162548, 0.183566, 0.207542, 0.312185, 0.495100", \
           "0.159016, 0.164326, 0.179385, 0.200462, 0.224634, 0.328988, 0.511791", \
           "0.176429, 0.181830, 0.196902, 0.217890, 0.241919, 0.345844, 0.529042", \
           "0.194134, 0.199343, 0.214410, 0.235491, 0.259566, 0.362488, 0.545971" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033570, 0.040184, 0.064533, 0.107759, 0.160749, 0.387470, 0.796898", \
           "0.033369, 0.039935, 0.064515, 0.107650, 0.160797, 0.387598, 0.797161", \
           "0.032416, 0.039728, 0.064473, 0.107737, 0.160505, 0.388079, 0.805198", \
           "0.032952, 0.039773, 0.065078, 0.107927, 0.160365, 0.385284, 0.785225", \
           "0.033910, 0.040429, 0.065085, 0.107554, 0.160630, 0.394701, 0.792214", \
           "0.032689, 0.039858, 0.066519, 0.108588, 0.161806, 0.386787, 0.791111", \
           "0.033119, 0.039670, 0.065251, 0.107290, 0.161805, 0.387143, 0.804412" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033570, 0.040184, 0.064533, 0.107759, 0.160749, 0.387470, 0.796898", \
           "0.033369, 0.039935, 0.064515, 0.107650, 0.160797, 0.387598, 0.797161", \
           "0.032416, 0.039728, 0.064473, 0.107737, 0.160505, 0.388079, 0.805198", \
           "0.032952, 0.039773, 0.065078, 0.107927, 0.160365, 0.385284, 0.785225", \
           "0.033910, 0.040429, 0.065085, 0.107554, 0.160630, 0.394701, 0.792214", \
           "0.032689, 0.039858, 0.066519, 0.108588, 0.161806, 0.386787, 0.791111", \
           "0.033119, 0.039670, 0.065251, 0.107290, 0.161805, 0.387143, 0.804412" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.144763, 0.151498, 0.170963, 0.197956, 0.228823, 0.357726, 0.582391", \
           "0.146794, 0.153760, 0.173053, 0.199727, 0.231113, 0.359860, 0.587299", \
           "0.155003, 0.162100, 0.181592, 0.208699, 0.239542, 0.368247, 0.595657", \
           "0.172881, 0.179734, 0.199078, 0.226222, 0.256206, 0.386742, 0.610807", \
           "0.196643, 0.203995, 0.223076, 0.250194, 0.280858, 0.410044, 0.635253", \
           "0.225259, 0.232077, 0.251720, 0.278556, 0.309323, 0.438967, 0.664705", \
           "0.254129, 0.261072, 0.280504, 0.307333, 0.337207, 0.465552, 0.692346" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123049, 0.128773, 0.145318, 0.168263, 0.194500, 0.304067, 0.495033", \
           "0.124775, 0.130696, 0.147095, 0.169768, 0.196446, 0.305881, 0.499204", \
           "0.131753, 0.137785, 0.154353, 0.177394, 0.203610, 0.313010, 0.506309", \
           "0.146948, 0.152774, 0.169216, 0.192289, 0.217775, 0.328731, 0.519186", \
           "0.167146, 0.173396, 0.189615, 0.212665, 0.238730, 0.348537, 0.539965", \
           "0.191470, 0.197265, 0.213962, 0.236772, 0.262924, 0.373122, 0.564999", \
           "0.216010, 0.221911, 0.238429, 0.261233, 0.286626, 0.395719, 0.588494" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034479, 0.041890, 0.068155, 0.108859, 0.162895, 0.395043, 0.802340", \
           "0.035835, 0.043538, 0.068118, 0.110701, 0.164404, 0.396666, 0.797655", \
           "0.034294, 0.042369, 0.067403, 0.109753, 0.160485, 0.394055, 0.800759", \
           "0.034769, 0.041990, 0.067157, 0.108590, 0.161972, 0.393847, 0.797548", \
           "0.034765, 0.042342, 0.067322, 0.110155, 0.161477, 0.395172, 0.793415", \
           "0.035683, 0.042856, 0.069595, 0.110350, 0.162747, 0.403571, 0.798580", \
           "0.035435, 0.042170, 0.067268, 0.109331, 0.163028, 0.394104, 0.797513" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034479, 0.041890, 0.068155, 0.108859, 0.162895, 0.395043, 0.802340", \
           "0.035835, 0.043538, 0.068118, 0.110701, 0.164404, 0.396666, 0.797655", \
           "0.034294, 0.042369, 0.067403, 0.109753, 0.160485, 0.394055, 0.800759", \
           "0.034769, 0.041990, 0.067157, 0.108590, 0.161972, 0.393847, 0.797548", \
           "0.034765, 0.042342, 0.067322, 0.110155, 0.161477, 0.395172, 0.793415", \
           "0.035683, 0.042856, 0.069595, 0.110350, 0.162747, 0.403571, 0.798580", \
           "0.035435, 0.042170, 0.067268, 0.109331, 0.163028, 0.394104, 0.797513" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646", \
           "0.371424, 0.371448, 0.371532, 0.371665, 0.371822, 0.372487, 0.373646" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874", \
           "0.190652, 0.190676, 0.190760, 0.190893, 0.191050, 0.191715, 0.192874" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729", \
           "0.074285, 0.074290, 0.074306, 0.074333, 0.074364, 0.074497, 0.074729" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575", \
           "0.038130, 0.038135, 0.038152, 0.038179, 0.038210, 0.038343, 0.038575" \
         );
        }
      }
      pin(AYB[7]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[7] & TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b0 && TAB[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[7] & !TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b1 && TAB[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYB[6]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[6] & TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b0 && TAB[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[6] & !TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b1 && TAB[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYB[5]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[5] & TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b0 && TAB[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[5] & !TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b1 && TAB[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYB[4]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[4] & TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b0 && TAB[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[4] & !TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b1 && TAB[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYB[3]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[3] & TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b0 && TAB[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[3] & !TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b1 && TAB[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYB[2]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[2] & TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b0 && TAB[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[2] & !TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b1 && TAB[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYB[1]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[1] & TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b0 && TAB[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[1] & !TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b1 && TAB[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
      pin(AYB[0]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[0] & TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b0 && TAB[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.425544, 0.431737, 0.449352, 0.473973, 0.502223, 0.625398, 0.840432", \
             "0.427352, 0.433487, 0.451230, 0.475720, 0.504004, 0.627219, 0.842964", \
             "0.436118, 0.442609, 0.459795, 0.484351, 0.512934, 0.636180, 0.852064", \
             "0.453344, 0.459668, 0.477130, 0.501856, 0.530064, 0.653173, 0.868368", \
             "0.476166, 0.482413, 0.500130, 0.524926, 0.553364, 0.676133, 0.891195", \
             "0.502160, 0.508513, 0.526246, 0.550937, 0.579207, 0.701472, 0.916998", \
             "0.528408, 0.534536, 0.552263, 0.577064, 0.605387, 0.726472, 0.942334" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.361712, 0.366977, 0.381949, 0.402877, 0.426889, 0.531588, 0.714367", \
             "0.363249, 0.368464, 0.383545, 0.404362, 0.428403, 0.533136, 0.716519", \
             "0.370700, 0.376218, 0.390825, 0.411698, 0.435994, 0.540753, 0.724254", \
             "0.385342, 0.390718, 0.405560, 0.426578, 0.450554, 0.555197, 0.738112", \
             "0.404741, 0.410051, 0.425111, 0.446187, 0.470359, 0.574713, 0.757516", \
             "0.426836, 0.432236, 0.447309, 0.468297, 0.492326, 0.596251, 0.779449", \
             "0.449147, 0.454356, 0.469423, 0.490504, 0.514579, 0.617502, 0.800984" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032822, 0.039477, 0.064762, 0.107546, 0.163737, 0.395356, 0.792482", \
             "0.032690, 0.039634, 0.064763, 0.108363, 0.160112, 0.394229, 0.790983", \
             "0.032490, 0.039464, 0.064478, 0.108336, 0.161228, 0.386171, 0.795307", \
             "0.032808, 0.039652, 0.064513, 0.108466, 0.160591, 0.394862, 0.781682", \
             "0.032597, 0.039612, 0.064772, 0.107948, 0.161400, 0.389989, 0.794365", \
             "0.032613, 0.039152, 0.064597, 0.107920, 0.159731, 0.394796, 0.790768", \
             "0.032313, 0.039536, 0.064667, 0.107854, 0.161377, 0.389459, 0.782348" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384762, 0.391496, 0.410961, 0.437955, 0.468822, 0.597725, 0.822390", \
             "0.386876, 0.393843, 0.413136, 0.439810, 0.471195, 0.599943, 0.827382", \
             "0.395466, 0.402563, 0.422055, 0.449162, 0.480005, 0.608710, 0.836120", \
             "0.413267, 0.420121, 0.439464, 0.466608, 0.496592, 0.627128, 0.851193", \
             "0.433595, 0.440947, 0.460028, 0.487146, 0.517810, 0.646996, 0.872205", \
             "0.456381, 0.463199, 0.482842, 0.509678, 0.540445, 0.670089, 0.895827", \
             "0.479138, 0.486081, 0.505513, 0.532342, 0.562216, 0.690560, 0.917355" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.327048, 0.332772, 0.349317, 0.372262, 0.398499, 0.508066, 0.699032", \
             "0.328845, 0.334767, 0.351165, 0.373839, 0.400516, 0.509952, 0.703275", \
             "0.336146, 0.342178, 0.358747, 0.381788, 0.408004, 0.517404, 0.710702", \
             "0.351277, 0.357102, 0.373544, 0.396617, 0.422103, 0.533059, 0.723514", \
             "0.368556, 0.374805, 0.391024, 0.414074, 0.440139, 0.549946, 0.741374", \
             "0.387924, 0.393719, 0.410416, 0.433226, 0.459378, 0.569575, 0.761453", \
             "0.407267, 0.413169, 0.429686, 0.452491, 0.477883, 0.586976, 0.779752" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.036196, 0.042705, 0.069866, 0.107973, 0.163019, 0.394036, 0.797559", \
             "0.034681, 0.044284, 0.069183, 0.109680, 0.163040, 0.393744, 0.808689", \
             "0.034858, 0.044444, 0.071042, 0.109913, 0.163194, 0.398100, 0.811854", \
             "0.034978, 0.042228, 0.070176, 0.109820, 0.163238, 0.398611, 0.811067", \
             "0.034382, 0.042012, 0.072281, 0.109970, 0.160609, 0.398427, 0.798467", \
             "0.035178, 0.044462, 0.070323, 0.109935, 0.163234, 0.395756, 0.795847", \
             "0.036757, 0.044390, 0.069700, 0.110288, 0.162787, 0.397626, 0.799561" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[0] & !TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b1 && TAB[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323620, 0.329814, 0.347428, 0.372050, 0.400299, 0.523475, 0.738509", \
             "0.325606, 0.331740, 0.349483, 0.373974, 0.402258, 0.525472, 0.741217", \
             "0.334969, 0.341461, 0.358646, 0.383202, 0.411785, 0.535031, 0.750915", \
             "0.352559, 0.358884, 0.376345, 0.401072, 0.429279, 0.552388, 0.767583", \
             "0.373402, 0.379649, 0.397366, 0.422162, 0.450600, 0.573369, 0.788431", \
             "0.395772, 0.402125, 0.419858, 0.444549, 0.472819, 0.595083, 0.810610", \
             "0.418596, 0.424724, 0.442451, 0.467252, 0.495575, 0.616660, 0.832522" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275077, 0.280342, 0.295314, 0.316243, 0.340255, 0.444954, 0.627733", \
             "0.276765, 0.281979, 0.297061, 0.317878, 0.341919, 0.446652, 0.630035", \
             "0.284724, 0.290241, 0.304849, 0.325722, 0.350017, 0.454776, 0.638278", \
             "0.299675, 0.305051, 0.319893, 0.340911, 0.364887, 0.469530, 0.652446", \
             "0.317392, 0.322702, 0.337761, 0.358838, 0.383010, 0.487364, 0.670167", \
             "0.336406, 0.341806, 0.356879, 0.377867, 0.401896, 0.505821, 0.689019", \
             "0.355807, 0.361016, 0.376083, 0.397164, 0.421239, 0.524161, 0.707644" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.032410, 0.039465, 0.064713, 0.107652, 0.160120, 0.392062, 0.778465", \
             "0.032246, 0.039508, 0.064661, 0.107742, 0.161215, 0.395323, 0.791085", \
             "0.032402, 0.040216, 0.064601, 0.108052, 0.160594, 0.391299, 0.793481", \
             "0.032924, 0.039406, 0.064751, 0.107613, 0.160213, 0.394307, 0.792612", \
             "0.032176, 0.039226, 0.064804, 0.107279, 0.160504, 0.387921, 0.782651", \
             "0.032360, 0.039637, 0.064762, 0.107707, 0.160533, 0.387695, 0.796589", \
             "0.032728, 0.039574, 0.064481, 0.108096, 0.160596, 0.386652, 0.785025" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.349871, 0.356605, 0.376070, 0.403064, 0.433931, 0.562834, 0.787499", \
             "0.351816, 0.358783, 0.378075, 0.404750, 0.436135, 0.564883, 0.792322", \
             "0.360176, 0.367273, 0.386765, 0.413872, 0.444715, 0.573420, 0.800830", \
             "0.377681, 0.384535, 0.403878, 0.431023, 0.461006, 0.591542, 0.815607", \
             "0.400195, 0.407548, 0.426629, 0.453746, 0.484411, 0.613596, 0.838805", \
             "0.426025, 0.432843, 0.452486, 0.479322, 0.510089, 0.639733, 0.865471", \
             "0.452152, 0.459095, 0.478527, 0.505356, 0.535230, 0.663574, 0.890369" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.297390, 0.303115, 0.319660, 0.342604, 0.368841, 0.478409, 0.669374", \
             "0.299043, 0.304965, 0.321364, 0.344037, 0.370715, 0.480150, 0.673473", \
             "0.306150, 0.312182, 0.328750, 0.351791, 0.378008, 0.487407, 0.680706", \
             "0.321029, 0.326855, 0.343297, 0.366369, 0.391855, 0.502811, 0.693266", \
             "0.340166, 0.346415, 0.362634, 0.385685, 0.411749, 0.521557, 0.712984", \
             "0.362122, 0.367917, 0.384613, 0.407424, 0.433575, 0.543773, 0.735650", \
             "0.384329, 0.390231, 0.406748, 0.429553, 0.454945, 0.564038, 0.756813" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.034598, 0.042127, 0.072226, 0.111225, 0.166546, 0.392650, 0.794938", \
             "0.035366, 0.042556, 0.067173, 0.113966, 0.164014, 0.392825, 0.797939", \
             "0.034993, 0.042181, 0.067376, 0.111269, 0.162044, 0.392636, 0.804612", \
             "0.035164, 0.042163, 0.067413, 0.111283, 0.169389, 0.397200, 0.793335", \
             "0.035366, 0.042128, 0.067177, 0.110094, 0.162653, 0.392816, 0.796435", \
             "0.034879, 0.041952, 0.069718, 0.110245, 0.164425, 0.402825, 0.812980", \
             "0.034789, 0.043013, 0.068616, 0.108136, 0.164382, 0.394379, 0.798506" \
           );
          }
        }
      }
    }
    bus(QA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.544800;
      memory_read() {
        address : AA;
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.922215, 0.927603, 0.941126, 0.962743, 1.008879, 1.102494, 1.285531", \
           "0.924018, 0.929251, 0.942693, 0.964416, 1.011021, 1.103332, 1.290014", \
           "0.932495, 0.937645, 0.951142, 0.973783, 1.020045, 1.112161, 1.299030", \
           "0.947539, 0.953221, 0.966766, 0.988996, 1.034497, 1.126897, 1.312874", \
           "0.966978, 0.973298, 0.987470, 1.007212, 1.053159, 1.145908, 1.330232", \
           "0.988613, 0.995911, 1.011030, 1.033916, 1.078872, 1.170108, 1.352644", \
           "1.010135, 1.018550, 1.035501, 1.058039, 1.101626, 1.193241, 1.374541" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.935432, 0.940792, 0.953619, 0.974859, 1.020135, 1.109429, 1.289344", \
           "0.936941, 0.942288, 0.956109, 0.976469, 1.022152, 1.111230, 1.291781", \
           "0.945395, 0.950811, 0.964164, 0.985638, 1.030157, 1.118524, 1.299199", \
           "0.960435, 0.966183, 0.979956, 1.000965, 1.045606, 1.134479, 1.311765", \
           "0.979680, 0.986387, 0.999987, 1.021391, 1.065236, 1.155340, 1.331595", \
           "0.998248, 1.007159, 1.023097, 1.045359, 1.089458, 1.173373, 1.350940", \
           "1.024054, 1.032431, 1.048228, 1.071932, 1.115856, 1.204118, 1.378036" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.958036, 0.963424, 0.976948, 0.998564, 1.044700, 1.138316, 1.321352", \
           "0.959839, 0.965072, 0.978515, 1.000238, 1.046842, 1.139153, 1.325836", \
           "0.968316, 0.973467, 0.986963, 1.009605, 1.055867, 1.147983, 1.334851", \
           "0.983361, 0.989042, 1.002587, 1.024817, 1.070319, 1.162719, 1.348696", \
           "1.002799, 1.009119, 1.023291, 1.043033, 1.088980, 1.181730, 1.366054", \
           "1.024435, 1.031733, 1.046851, 1.069737, 1.114693, 1.205929, 1.388465", \
           "1.045957, 1.054371, 1.071323, 1.093860, 1.137448, 1.229063, 1.410362" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.971253, 0.976614, 0.989441, 1.010680, 1.055957, 1.145250, 1.325165", \
           "0.972762, 0.978109, 0.991930, 1.012290, 1.057973, 1.147051, 1.327603", \
           "0.981217, 0.986633, 0.999986, 1.021460, 1.065978, 1.154346, 1.335021", \
           "0.996256, 1.002004, 1.015778, 1.036786, 1.081428, 1.170300, 1.347587", \
           "1.015502, 1.022209, 1.035809, 1.057212, 1.101057, 1.191161, 1.367417", \
           "1.034069, 1.042981, 1.058919, 1.081181, 1.125279, 1.209194, 1.386762", \
           "1.059875, 1.068252, 1.084049, 1.107753, 1.151677, 1.239940, 1.413858" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.012396, 1.017784, 1.031307, 1.052924, 1.099060, 1.192675, 1.375712", \
           "1.014199, 1.019432, 1.032874, 1.054597, 1.101202, 1.193513, 1.380195", \
           "1.022676, 1.027826, 1.041323, 1.063964, 1.110226, 1.202342, 1.389211", \
           "1.037720, 1.043402, 1.056947, 1.079177, 1.124678, 1.217078, 1.403055", \
           "1.057159, 1.063479, 1.077651, 1.097393, 1.143340, 1.236089, 1.420413", \
           "1.078794, 1.086092, 1.101211, 1.124097, 1.169053, 1.260289, 1.442825", \
           "1.100316, 1.108731, 1.125682, 1.148220, 1.191807, 1.283422, 1.464722" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.025613, 1.030973, 1.043800, 1.065040, 1.110316, 1.199610, 1.379525", \
           "1.027122, 1.032469, 1.046290, 1.066650, 1.112333, 1.201411, 1.381962", \
           "1.035576, 1.040992, 1.054345, 1.075819, 1.120338, 1.208706, 1.389380", \
           "1.050616, 1.056364, 1.070137, 1.091146, 1.135787, 1.224660, 1.401946", \
           "1.069861, 1.076568, 1.090169, 1.111572, 1.155417, 1.245521, 1.421776", \
           "1.088429, 1.097340, 1.113278, 1.135540, 1.179639, 1.263554, 1.441121", \
           "1.114235, 1.122612, 1.138409, 1.162113, 1.206037, 1.294300, 1.468218" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.083252, 1.088640, 1.102163, 1.123779, 1.169915, 1.263531, 1.446568", \
           "1.085055, 1.090288, 1.103730, 1.125453, 1.172058, 1.264369, 1.451051", \
           "1.093532, 1.098682, 1.112179, 1.134820, 1.181082, 1.273198, 1.460067", \
           "1.108576, 1.114258, 1.127802, 1.150033, 1.195534, 1.287934, 1.473911", \
           "1.128015, 1.134335, 1.148507, 1.168249, 1.214196, 1.306945, 1.491269", \
           "1.149650, 1.156948, 1.172067, 1.194953, 1.239909, 1.331145, 1.513681", \
           "1.171172, 1.179587, 1.196538, 1.219076, 1.262663, 1.354278, 1.535578" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.096469, 1.101829, 1.114656, 1.135896, 1.181172, 1.270466, 1.450381", \
           "1.097978, 1.103325, 1.117146, 1.137506, 1.183189, 1.272267, 1.452818", \
           "1.106432, 1.111848, 1.125201, 1.146675, 1.191194, 1.279561, 1.460236", \
           "1.121471, 1.127220, 1.140993, 1.162002, 1.206643, 1.295516, 1.472802", \
           "1.140717, 1.147424, 1.161024, 1.182428, 1.226273, 1.316376, 1.492632", \
           "1.159285, 1.168196, 1.184134, 1.206396, 1.250495, 1.334410, 1.511977", \
           "1.185091, 1.193468, 1.209265, 1.232969, 1.276893, 1.365155, 1.539073" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.219085, 1.224473, 1.237996, 1.259613, 1.305749, 1.399364, 1.582401", \
           "1.220888, 1.226121, 1.239563, 1.261286, 1.307891, 1.400202, 1.586884", \
           "1.229365, 1.234515, 1.248012, 1.270653, 1.316915, 1.409031, 1.595900", \
           "1.244409, 1.250091, 1.263636, 1.285866, 1.331367, 1.423767, 1.609744", \
           "1.263848, 1.270168, 1.284340, 1.304082, 1.350029, 1.442778, 1.627102", \
           "1.285483, 1.292781, 1.307900, 1.330786, 1.375742, 1.466978, 1.649514", \
           "1.307005, 1.315420, 1.332371, 1.354909, 1.398496, 1.490111, 1.671411" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.232302, 1.237662, 1.250489, 1.271729, 1.317005, 1.406299, 1.586214", \
           "1.233811, 1.239158, 1.252979, 1.273339, 1.319022, 1.408100, 1.588651", \
           "1.242265, 1.247681, 1.261034, 1.282508, 1.327027, 1.415395, 1.596069", \
           "1.257305, 1.263053, 1.276826, 1.297835, 1.342476, 1.431349, 1.608635", \
           "1.276550, 1.283257, 1.296858, 1.318261, 1.362106, 1.452210, 1.628465", \
           "1.295118, 1.304029, 1.319967, 1.342229, 1.386328, 1.470243, 1.647810", \
           "1.320924, 1.329301, 1.345098, 1.368802, 1.412726, 1.500989, 1.674907" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.278698, 1.284086, 1.297610, 1.319226, 1.365362, 1.458978, 1.642014", \
           "1.280502, 1.285734, 1.299177, 1.320900, 1.367504, 1.459816, 1.646498", \
           "1.288978, 1.294129, 1.307625, 1.330267, 1.376529, 1.468645, 1.655513", \
           "1.304023, 1.309704, 1.323249, 1.345480, 1.390981, 1.483381, 1.669358", \
           "1.323461, 1.329781, 1.343953, 1.363695, 1.409642, 1.502392, 1.686716", \
           "1.345097, 1.352395, 1.367513, 1.390399, 1.435355, 1.526591, 1.709128", \
           "1.366619, 1.375033, 1.391985, 1.414522, 1.458110, 1.549725, 1.731024" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.291915, 1.297276, 1.310103, 1.331343, 1.376619, 1.465912, 1.645827", \
           "1.293424, 1.298771, 1.312592, 1.332952, 1.378635, 1.467713, 1.648265", \
           "1.301879, 1.307295, 1.320648, 1.342122, 1.386641, 1.475008, 1.655683", \
           "1.316918, 1.322666, 1.336440, 1.357448, 1.402090, 1.490962, 1.668249", \
           "1.336164, 1.342871, 1.356471, 1.377874, 1.421719, 1.511823, 1.688079", \
           "1.354731, 1.363643, 1.379581, 1.401843, 1.445941, 1.529856, 1.707424", \
           "1.380537, 1.388914, 1.404711, 1.428415, 1.472339, 1.560602, 1.734520" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.357187, 1.362575, 1.376098, 1.397715, 1.443851, 1.537466, 1.720503", \
           "1.358990, 1.364223, 1.377666, 1.399388, 1.445993, 1.538304, 1.724986", \
           "1.367467, 1.372617, 1.386114, 1.408756, 1.455017, 1.547134, 1.734002", \
           "1.382512, 1.388193, 1.401738, 1.423968, 1.469469, 1.561870, 1.747846", \
           "1.401950, 1.408270, 1.422442, 1.442184, 1.488131, 1.580880, 1.765204", \
           "1.423585, 1.430884, 1.446002, 1.468888, 1.513844, 1.605080, 1.787616", \
           "1.445108, 1.453522, 1.470473, 1.493011, 1.536598, 1.628213, 1.809513" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.370404, 1.375764, 1.388592, 1.409831, 1.455107, 1.544401, 1.724316", \
           "1.371913, 1.377260, 1.391081, 1.411441, 1.457124, 1.546202, 1.726754", \
           "1.380368, 1.385783, 1.399136, 1.420611, 1.465129, 1.553497, 1.734171", \
           "1.395407, 1.401155, 1.414928, 1.435937, 1.480578, 1.569451, 1.746738", \
           "1.414653, 1.421360, 1.434960, 1.456363, 1.500208, 1.590312, 1.766567", \
           "1.433220, 1.442132, 1.458070, 1.480332, 1.524430, 1.608345, 1.785912", \
           "1.459026, 1.467403, 1.483200, 1.506904, 1.550828, 1.639091, 1.813009" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.433101, 1.438489, 1.452012, 1.473629, 1.519765, 1.613380, 1.796417", \
           "1.434904, 1.440137, 1.453579, 1.475302, 1.521907, 1.614218, 1.800900", \
           "1.443381, 1.448531, 1.462028, 1.484669, 1.530931, 1.623047, 1.809916", \
           "1.458425, 1.464107, 1.477652, 1.499882, 1.545383, 1.637784, 1.823760", \
           "1.477864, 1.484184, 1.498356, 1.518098, 1.564045, 1.656794, 1.841118", \
           "1.499499, 1.506797, 1.521916, 1.544802, 1.589758, 1.680994, 1.863530", \
           "1.521021, 1.529436, 1.546387, 1.568925, 1.612512, 1.704127, 1.885427" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.446318, 1.451678, 1.464505, 1.485745, 1.531021, 1.620315, 1.800230", \
           "1.447827, 1.453174, 1.466995, 1.487355, 1.533038, 1.622116, 1.802668", \
           "1.456282, 1.461697, 1.475050, 1.496524, 1.541043, 1.629411, 1.810085", \
           "1.471321, 1.477069, 1.490842, 1.511851, 1.556492, 1.645365, 1.822652", \
           "1.490566, 1.497273, 1.510874, 1.532277, 1.576122, 1.666226, 1.842481", \
           "1.509134, 1.518045, 1.533983, 1.556245, 1.600344, 1.684259, 1.861826", \
           "1.534940, 1.543317, 1.559114, 1.582818, 1.626742, 1.715005, 1.888923" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.398584, 0.403972, 0.417496, 0.439112, 0.485248, 0.578864, 0.761900", \
           "0.400388, 0.405620, 0.419063, 0.440786, 0.487390, 0.579702, 0.766384", \
           "0.408864, 0.414015, 0.427511, 0.450153, 0.496415, 0.588531, 0.775399", \
           "0.423909, 0.429590, 0.443135, 0.465366, 0.510867, 0.603267, 0.789244", \
           "0.443347, 0.449667, 0.463839, 0.483581, 0.529528, 0.622278, 0.806602", \
           "0.464983, 0.472281, 0.487399, 0.510285, 0.555241, 0.646477, 0.829014", \
           "0.486505, 0.494919, 0.511871, 0.534408, 0.577996, 0.669611, 0.850910" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.272215, 0.277603, 0.291126, 0.312742, 0.358879, 0.452494, 0.635531", \
           "0.274018, 0.279251, 0.292693, 0.314416, 0.361021, 0.453332, 0.640014", \
           "0.282495, 0.287645, 0.301142, 0.323783, 0.370045, 0.462161, 0.649030", \
           "0.297539, 0.303221, 0.316766, 0.338996, 0.384497, 0.476897, 0.662874", \
           "0.316978, 0.323298, 0.337470, 0.357212, 0.403159, 0.495908, 0.680232", \
           "0.338613, 0.345911, 0.361030, 0.383916, 0.428872, 0.520108, 0.702644", \
           "0.360135, 0.368550, 0.385501, 0.408039, 0.451626, 0.543241, 0.724541" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.442106, 0.447467, 0.460294, 0.481534, 0.526810, 0.616103, 0.796019", \
           "0.443616, 0.448963, 0.462784, 0.483144, 0.528827, 0.617904, 0.798456", \
           "0.452070, 0.457486, 0.470839, 0.492313, 0.536832, 0.625199, 0.805874", \
           "0.467109, 0.472858, 0.486631, 0.507640, 0.552281, 0.641154, 0.818440", \
           "0.486355, 0.493062, 0.506662, 0.528065, 0.571910, 0.662014, 0.838270", \
           "0.504922, 0.513834, 0.529772, 0.552034, 0.596133, 0.680048, 0.857615", \
           "0.530729, 0.539106, 0.554902, 0.578607, 0.622531, 0.710793, 0.884711" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.304404, 0.309765, 0.322592, 0.343832, 0.389108, 0.478401, 0.658316", \
           "0.305913, 0.311260, 0.325082, 0.345442, 0.391124, 0.480202, 0.660754", \
           "0.314368, 0.319784, 0.333137, 0.354611, 0.399130, 0.487497, 0.668172", \
           "0.329407, 0.335155, 0.348929, 0.369937, 0.414579, 0.503451, 0.680738", \
           "0.348653, 0.355360, 0.368960, 0.390363, 0.434208, 0.524312, 0.700568", \
           "0.367220, 0.376132, 0.392070, 0.414332, 0.458430, 0.542346, 0.719913", \
           "0.393027, 0.401403, 0.417200, 0.440905, 0.484829, 0.573091, 0.747009" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.056010, 0.056270, 0.056953, 0.058057, 0.060331, 0.064879, 0.073976");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.016019, 0.016279, 0.016961, 0.018066, 0.020340, 0.024888, 0.033984");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.056010, 0.056270, 0.056953, 0.058057, 0.060331, 0.064879, 0.073976");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.016019, 0.016279, 0.016961, 0.018066, 0.020340, 0.024888, 0.033984");
        }
      }
    }
    bus(QB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.544800;
      memory_read() {
        address : AB;
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.922215, 0.927603, 0.941126, 0.962743, 1.008879, 1.102494, 1.285531", \
           "0.924018, 0.929251, 0.942693, 0.964416, 1.011021, 1.103332, 1.290014", \
           "0.932495, 0.937645, 0.951142, 0.973783, 1.020045, 1.112161, 1.299030", \
           "0.947539, 0.953221, 0.966766, 0.988996, 1.034497, 1.126897, 1.312874", \
           "0.966978, 0.973298, 0.987470, 1.007212, 1.053159, 1.145908, 1.330232", \
           "0.988613, 0.995911, 1.011030, 1.033916, 1.078872, 1.170108, 1.352644", \
           "1.010135, 1.018550, 1.035501, 1.058039, 1.101626, 1.193241, 1.374541" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.935432, 0.940792, 0.953619, 0.974859, 1.020135, 1.109429, 1.289344", \
           "0.936941, 0.942288, 0.956109, 0.976469, 1.022152, 1.111230, 1.291781", \
           "0.945395, 0.950811, 0.964164, 0.985638, 1.030157, 1.118524, 1.299199", \
           "0.960435, 0.966183, 0.979956, 1.000965, 1.045606, 1.134479, 1.311765", \
           "0.979680, 0.986387, 0.999987, 1.021391, 1.065236, 1.155340, 1.331595", \
           "0.998248, 1.007159, 1.023097, 1.045359, 1.089458, 1.173373, 1.350940", \
           "1.024054, 1.032431, 1.048228, 1.071932, 1.115856, 1.204118, 1.378036" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.958036, 0.963424, 0.976948, 0.998564, 1.044700, 1.138316, 1.321352", \
           "0.959839, 0.965072, 0.978515, 1.000238, 1.046842, 1.139153, 1.325836", \
           "0.968316, 0.973467, 0.986963, 1.009605, 1.055867, 1.147983, 1.334851", \
           "0.983361, 0.989042, 1.002587, 1.024817, 1.070319, 1.162719, 1.348696", \
           "1.002799, 1.009119, 1.023291, 1.043033, 1.088980, 1.181730, 1.366054", \
           "1.024435, 1.031733, 1.046851, 1.069737, 1.114693, 1.205929, 1.388465", \
           "1.045957, 1.054371, 1.071323, 1.093860, 1.137448, 1.229063, 1.410362" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.971253, 0.976614, 0.989441, 1.010680, 1.055957, 1.145250, 1.325165", \
           "0.972762, 0.978109, 0.991930, 1.012290, 1.057973, 1.147051, 1.327603", \
           "0.981217, 0.986633, 0.999986, 1.021460, 1.065978, 1.154346, 1.335021", \
           "0.996256, 1.002004, 1.015778, 1.036786, 1.081428, 1.170300, 1.347587", \
           "1.015502, 1.022209, 1.035809, 1.057212, 1.101057, 1.191161, 1.367417", \
           "1.034069, 1.042981, 1.058919, 1.081181, 1.125279, 1.209194, 1.386762", \
           "1.059875, 1.068252, 1.084049, 1.107753, 1.151677, 1.239940, 1.413858" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.012396, 1.017784, 1.031307, 1.052924, 1.099060, 1.192675, 1.375712", \
           "1.014199, 1.019432, 1.032874, 1.054597, 1.101202, 1.193513, 1.380195", \
           "1.022676, 1.027826, 1.041323, 1.063964, 1.110226, 1.202342, 1.389211", \
           "1.037720, 1.043402, 1.056947, 1.079177, 1.124678, 1.217078, 1.403055", \
           "1.057159, 1.063479, 1.077651, 1.097393, 1.143340, 1.236089, 1.420413", \
           "1.078794, 1.086092, 1.101211, 1.124097, 1.169053, 1.260289, 1.442825", \
           "1.100316, 1.108731, 1.125682, 1.148220, 1.191807, 1.283422, 1.464722" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.025613, 1.030973, 1.043800, 1.065040, 1.110316, 1.199610, 1.379525", \
           "1.027122, 1.032469, 1.046290, 1.066650, 1.112333, 1.201411, 1.381962", \
           "1.035576, 1.040992, 1.054345, 1.075819, 1.120338, 1.208706, 1.389380", \
           "1.050616, 1.056364, 1.070137, 1.091146, 1.135787, 1.224660, 1.401946", \
           "1.069861, 1.076568, 1.090169, 1.111572, 1.155417, 1.245521, 1.421776", \
           "1.088429, 1.097340, 1.113278, 1.135540, 1.179639, 1.263554, 1.441121", \
           "1.114235, 1.122612, 1.138409, 1.162113, 1.206037, 1.294300, 1.468218" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.083252, 1.088640, 1.102163, 1.123779, 1.169915, 1.263531, 1.446568", \
           "1.085055, 1.090288, 1.103730, 1.125453, 1.172058, 1.264369, 1.451051", \
           "1.093532, 1.098682, 1.112179, 1.134820, 1.181082, 1.273198, 1.460067", \
           "1.108576, 1.114258, 1.127802, 1.150033, 1.195534, 1.287934, 1.473911", \
           "1.128015, 1.134335, 1.148507, 1.168249, 1.214196, 1.306945, 1.491269", \
           "1.149650, 1.156948, 1.172067, 1.194953, 1.239909, 1.331145, 1.513681", \
           "1.171172, 1.179587, 1.196538, 1.219076, 1.262663, 1.354278, 1.535578" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.096469, 1.101829, 1.114656, 1.135896, 1.181172, 1.270466, 1.450381", \
           "1.097978, 1.103325, 1.117146, 1.137506, 1.183189, 1.272267, 1.452818", \
           "1.106432, 1.111848, 1.125201, 1.146675, 1.191194, 1.279561, 1.460236", \
           "1.121471, 1.127220, 1.140993, 1.162002, 1.206643, 1.295516, 1.472802", \
           "1.140717, 1.147424, 1.161024, 1.182428, 1.226273, 1.316376, 1.492632", \
           "1.159285, 1.168196, 1.184134, 1.206396, 1.250495, 1.334410, 1.511977", \
           "1.185091, 1.193468, 1.209265, 1.232969, 1.276893, 1.365155, 1.539073" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.219085, 1.224473, 1.237996, 1.259613, 1.305749, 1.399364, 1.582401", \
           "1.220888, 1.226121, 1.239563, 1.261286, 1.307891, 1.400202, 1.586884", \
           "1.229365, 1.234515, 1.248012, 1.270653, 1.316915, 1.409031, 1.595900", \
           "1.244409, 1.250091, 1.263636, 1.285866, 1.331367, 1.423767, 1.609744", \
           "1.263848, 1.270168, 1.284340, 1.304082, 1.350029, 1.442778, 1.627102", \
           "1.285483, 1.292781, 1.307900, 1.330786, 1.375742, 1.466978, 1.649514", \
           "1.307005, 1.315420, 1.332371, 1.354909, 1.398496, 1.490111, 1.671411" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.232302, 1.237662, 1.250489, 1.271729, 1.317005, 1.406299, 1.586214", \
           "1.233811, 1.239158, 1.252979, 1.273339, 1.319022, 1.408100, 1.588651", \
           "1.242265, 1.247681, 1.261034, 1.282508, 1.327027, 1.415395, 1.596069", \
           "1.257305, 1.263053, 1.276826, 1.297835, 1.342476, 1.431349, 1.608635", \
           "1.276550, 1.283257, 1.296858, 1.318261, 1.362106, 1.452210, 1.628465", \
           "1.295118, 1.304029, 1.319967, 1.342229, 1.386328, 1.470243, 1.647810", \
           "1.320924, 1.329301, 1.345098, 1.368802, 1.412726, 1.500989, 1.674907" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.278698, 1.284086, 1.297610, 1.319226, 1.365362, 1.458978, 1.642014", \
           "1.280502, 1.285734, 1.299177, 1.320900, 1.367504, 1.459816, 1.646498", \
           "1.288978, 1.294129, 1.307625, 1.330267, 1.376529, 1.468645, 1.655513", \
           "1.304023, 1.309704, 1.323249, 1.345480, 1.390981, 1.483381, 1.669358", \
           "1.323461, 1.329781, 1.343953, 1.363695, 1.409642, 1.502392, 1.686716", \
           "1.345097, 1.352395, 1.367513, 1.390399, 1.435355, 1.526591, 1.709128", \
           "1.366619, 1.375033, 1.391985, 1.414522, 1.458110, 1.549725, 1.731024" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.291915, 1.297276, 1.310103, 1.331343, 1.376619, 1.465912, 1.645827", \
           "1.293424, 1.298771, 1.312592, 1.332952, 1.378635, 1.467713, 1.648265", \
           "1.301879, 1.307295, 1.320648, 1.342122, 1.386641, 1.475008, 1.655683", \
           "1.316918, 1.322666, 1.336440, 1.357448, 1.402090, 1.490962, 1.668249", \
           "1.336164, 1.342871, 1.356471, 1.377874, 1.421719, 1.511823, 1.688079", \
           "1.354731, 1.363643, 1.379581, 1.401843, 1.445941, 1.529856, 1.707424", \
           "1.380537, 1.388914, 1.404711, 1.428415, 1.472339, 1.560602, 1.734520" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.357187, 1.362575, 1.376098, 1.397715, 1.443851, 1.537466, 1.720503", \
           "1.358990, 1.364223, 1.377666, 1.399388, 1.445993, 1.538304, 1.724986", \
           "1.367467, 1.372617, 1.386114, 1.408756, 1.455017, 1.547134, 1.734002", \
           "1.382512, 1.388193, 1.401738, 1.423968, 1.469469, 1.561870, 1.747846", \
           "1.401950, 1.408270, 1.422442, 1.442184, 1.488131, 1.580880, 1.765204", \
           "1.423585, 1.430884, 1.446002, 1.468888, 1.513844, 1.605080, 1.787616", \
           "1.445108, 1.453522, 1.470473, 1.493011, 1.536598, 1.628213, 1.809513" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.370404, 1.375764, 1.388592, 1.409831, 1.455107, 1.544401, 1.724316", \
           "1.371913, 1.377260, 1.391081, 1.411441, 1.457124, 1.546202, 1.726754", \
           "1.380368, 1.385783, 1.399136, 1.420611, 1.465129, 1.553497, 1.734171", \
           "1.395407, 1.401155, 1.414928, 1.435937, 1.480578, 1.569451, 1.746738", \
           "1.414653, 1.421360, 1.434960, 1.456363, 1.500208, 1.590312, 1.766567", \
           "1.433220, 1.442132, 1.458070, 1.480332, 1.524430, 1.608345, 1.785912", \
           "1.459026, 1.467403, 1.483200, 1.506904, 1.550828, 1.639091, 1.813009" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.433101, 1.438489, 1.452012, 1.473629, 1.519765, 1.613380, 1.796417", \
           "1.434904, 1.440137, 1.453579, 1.475302, 1.521907, 1.614218, 1.800900", \
           "1.443381, 1.448531, 1.462028, 1.484669, 1.530931, 1.623047, 1.809916", \
           "1.458425, 1.464107, 1.477652, 1.499882, 1.545383, 1.637784, 1.823760", \
           "1.477864, 1.484184, 1.498356, 1.518098, 1.564045, 1.656794, 1.841118", \
           "1.499499, 1.506797, 1.521916, 1.544802, 1.589758, 1.680994, 1.863530", \
           "1.521021, 1.529436, 1.546387, 1.568925, 1.612512, 1.704127, 1.885427" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.654866, 0.660253, 0.673777, 0.695393, 0.741529, 0.835145, 1.018182", \
           "0.656669, 0.661902, 0.675344, 0.697067, 0.743672, 0.835983, 1.022665", \
           "0.665145, 0.670296, 0.683793, 0.706434, 0.752696, 0.844812, 1.031680", \
           "0.680190, 0.685872, 0.699416, 0.721647, 0.767148, 0.859548, 1.045525", \
           "0.699629, 0.705948, 0.720121, 0.739862, 0.785810, 0.878559, 1.062883", \
           "0.721264, 0.728562, 0.743681, 0.766567, 0.811523, 0.902759, 1.085295", \
           "0.742786, 0.751200, 0.768152, 0.790690, 0.834277, 0.925892, 1.107191" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.446318, 1.451678, 1.464505, 1.485745, 1.531021, 1.620315, 1.800230", \
           "1.447827, 1.453174, 1.466995, 1.487355, 1.533038, 1.622116, 1.802668", \
           "1.456282, 1.461697, 1.475050, 1.496524, 1.541043, 1.629411, 1.810085", \
           "1.471321, 1.477069, 1.490842, 1.511851, 1.556492, 1.645365, 1.822652", \
           "1.490566, 1.497273, 1.510874, 1.532277, 1.576122, 1.666226, 1.842481", \
           "1.509134, 1.518045, 1.533983, 1.556245, 1.600344, 1.684259, 1.861826", \
           "1.534940, 1.543317, 1.559114, 1.582818, 1.626742, 1.715005, 1.888923" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.655201, 0.660561, 0.673388, 0.694628, 0.739904, 0.829198, 1.009113", \
           "0.656710, 0.662057, 0.675878, 0.696238, 0.741921, 0.830999, 1.011550", \
           "0.665164, 0.670580, 0.683933, 0.705407, 0.749926, 0.838293, 1.018968", \
           "0.680204, 0.685952, 0.699725, 0.720734, 0.765375, 0.854248, 1.031534", \
           "0.699449, 0.706156, 0.719756, 0.741160, 0.785005, 0.875109, 1.051364", \
           "0.718017, 0.726928, 0.742866, 0.765128, 0.809227, 0.893142, 1.070709", \
           "0.743823, 0.752200, 0.767997, 0.791701, 0.835625, 0.923888, 1.097806" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.398584, 0.403972, 0.417496, 0.439112, 0.485248, 0.578864, 0.761900", \
           "0.400388, 0.405620, 0.419063, 0.440786, 0.487390, 0.579702, 0.766384", \
           "0.408864, 0.414015, 0.427511, 0.450153, 0.496415, 0.588531, 0.775399", \
           "0.423909, 0.429590, 0.443135, 0.465366, 0.510867, 0.603267, 0.789244", \
           "0.443347, 0.449667, 0.463839, 0.483581, 0.529528, 0.622278, 0.806602", \
           "0.464983, 0.472281, 0.487399, 0.510285, 0.555241, 0.646477, 0.829014", \
           "0.486505, 0.494919, 0.511871, 0.534408, 0.577996, 0.669611, 0.850910" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.272215, 0.277603, 0.291126, 0.312742, 0.358879, 0.452494, 0.635531", \
           "0.274018, 0.279251, 0.292693, 0.314416, 0.361021, 0.453332, 0.640014", \
           "0.282495, 0.287645, 0.301142, 0.323783, 0.370045, 0.462161, 0.649030", \
           "0.297539, 0.303221, 0.316766, 0.338996, 0.384497, 0.476897, 0.662874", \
           "0.316978, 0.323298, 0.337470, 0.357212, 0.403159, 0.495908, 0.680232", \
           "0.338613, 0.345911, 0.361030, 0.383916, 0.428872, 0.520108, 0.702644", \
           "0.360135, 0.368550, 0.385501, 0.408039, 0.451626, 0.543241, 0.724541" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367", \
           "0.025447, 0.033344, 0.057148, 0.098811, 0.184200, 0.359364, 0.724367" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.442106, 0.447467, 0.460294, 0.481534, 0.526810, 0.616103, 0.796019", \
           "0.443616, 0.448963, 0.462784, 0.483144, 0.528827, 0.617904, 0.798456", \
           "0.452070, 0.457486, 0.470839, 0.492313, 0.536832, 0.625199, 0.805874", \
           "0.467109, 0.472858, 0.486631, 0.507640, 0.552281, 0.641154, 0.818440", \
           "0.486355, 0.493062, 0.506662, 0.528065, 0.571910, 0.662014, 0.838270", \
           "0.504922, 0.513834, 0.529772, 0.552034, 0.596133, 0.680048, 0.857615", \
           "0.530729, 0.539106, 0.554902, 0.578607, 0.622531, 0.710793, 0.884711" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.304404, 0.309765, 0.322592, 0.343832, 0.389108, 0.478401, 0.658316", \
           "0.305913, 0.311260, 0.325082, 0.345442, 0.391124, 0.480202, 0.660754", \
           "0.314368, 0.319784, 0.333137, 0.354611, 0.399130, 0.487497, 0.668172", \
           "0.329407, 0.335155, 0.348929, 0.369937, 0.414579, 0.503451, 0.680738", \
           "0.348653, 0.355360, 0.368960, 0.390363, 0.434208, 0.524312, 0.700568", \
           "0.367220, 0.376132, 0.392070, 0.414332, 0.458430, 0.542346, 0.719913", \
           "0.393027, 0.401403, 0.417200, 0.440905, 0.484829, 0.573091, 0.747009" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895", \
           "0.025297, 0.032607, 0.053654, 0.091412, 0.169408, 0.328581, 0.654895" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.056010, 0.056270, 0.056953, 0.058057, 0.060331, 0.064879, 0.073976");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.016019, 0.016279, 0.016961, 0.018066, 0.020340, 0.024888, 0.033984");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.056010, 0.056270, 0.056953, 0.058057, 0.060331, 0.064879, 0.073976");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.016019, 0.016279, 0.016961, 0.018066, 0.020340, 0.024888, 0.033984");
        }
      }
    }
    bus(SOA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.016610, 1.019587, 1.029116, 1.043156, 1.059581, 1.129273, 1.253855", \
           "1.018445, 1.021574, 1.031179, 1.045192, 1.061574, 1.131385, 1.256321", \
           "1.026566, 1.029664, 1.039170, 1.053222, 1.069661, 1.139374, 1.264897", \
           "1.041449, 1.044641, 1.054404, 1.068490, 1.084854, 1.154810, 1.280208", \
           "1.060674, 1.064442, 1.075030, 1.089162, 1.105903, 1.175698, 1.301222", \
           "1.082208, 1.086766, 1.099079, 1.114007, 1.130502, 1.200190, 1.325266", \
           "1.103407, 1.108870, 1.123050, 1.139491, 1.155881, 1.225822, 1.349753" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.030465, 1.033743, 1.043738, 1.057985, 1.074509, 1.143474, 1.264177", \
           "1.032445, 1.035825, 1.045837, 1.060070, 1.076461, 1.145490, 1.266143", \
           "1.040547, 1.043849, 1.053870, 1.068352, 1.084899, 1.153749, 1.274422", \
           "1.055444, 1.058904, 1.069405, 1.084151, 1.100555, 1.169403, 1.290194", \
           "1.074718, 1.078836, 1.090046, 1.104860, 1.121466, 1.190218, 1.310849", \
           "1.096040, 1.100809, 1.113667, 1.129509, 1.146005, 1.215172, 1.335439", \
           "1.117104, 1.125910, 1.140606, 1.157147, 1.172224, 1.244205, 1.363764" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.052431, 1.055408, 1.064938, 1.078977, 1.095403, 1.165095, 1.289676", \
           "1.054267, 1.057395, 1.067000, 1.081013, 1.097396, 1.167206, 1.292143", \
           "1.062387, 1.065485, 1.074991, 1.089044, 1.105482, 1.175195, 1.300719", \
           "1.077271, 1.080463, 1.090225, 1.104312, 1.120675, 1.190631, 1.316029", \
           "1.096495, 1.100263, 1.110852, 1.124984, 1.141724, 1.211519, 1.337043", \
           "1.118030, 1.122587, 1.134900, 1.149829, 1.166324, 1.236012, 1.361088", \
           "1.139229, 1.144692, 1.158872, 1.175312, 1.191702, 1.261644, 1.385574" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.066287, 1.069565, 1.079560, 1.093806, 1.110331, 1.179296, 1.299998", \
           "1.068267, 1.071646, 1.081659, 1.095892, 1.112283, 1.181311, 1.301965", \
           "1.076369, 1.079670, 1.089692, 1.104174, 1.120720, 1.189571, 1.310243", \
           "1.091266, 1.094725, 1.105226, 1.119973, 1.136376, 1.205225, 1.326015", \
           "1.110539, 1.114657, 1.125868, 1.140682, 1.157287, 1.226039, 1.346670", \
           "1.131861, 1.136631, 1.149488, 1.165330, 1.181827, 1.250993, 1.371260", \
           "1.152926, 1.161732, 1.176428, 1.192969, 1.208045, 1.280026, 1.399585" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.106791, 1.109768, 1.119298, 1.133337, 1.149763, 1.219454, 1.344036", \
           "1.108626, 1.111755, 1.121360, 1.135373, 1.151755, 1.221566, 1.346502", \
           "1.116747, 1.119845, 1.129351, 1.143403, 1.159842, 1.229555, 1.355078", \
           "1.131630, 1.134822, 1.144585, 1.158671, 1.175035, 1.244991, 1.370389", \
           "1.150855, 1.154623, 1.165211, 1.179343, 1.196084, 1.265879, 1.391403", \
           "1.172390, 1.176947, 1.189260, 1.204188, 1.220684, 1.290372, 1.415448", \
           "1.193588, 1.199051, 1.213231, 1.229672, 1.246062, 1.316003, 1.439934" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.120646, 1.123924, 1.133919, 1.148166, 1.164690, 1.233655, 1.354358", \
           "1.122627, 1.126006, 1.136018, 1.150251, 1.166642, 1.235671, 1.356324", \
           "1.130728, 1.134030, 1.144052, 1.158533, 1.175080, 1.243931, 1.364603", \
           "1.145625, 1.149085, 1.159586, 1.174332, 1.190736, 1.259584, 1.380375", \
           "1.164899, 1.169017, 1.180228, 1.195041, 1.211647, 1.280399, 1.401030", \
           "1.186221, 1.190990, 1.203848, 1.219690, 1.236186, 1.305353, 1.425620", \
           "1.207285, 1.216091, 1.230788, 1.247328, 1.262405, 1.334386, 1.453945" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.177647, 1.180624, 1.190153, 1.204193, 1.220618, 1.290310, 1.414892", \
           "1.179482, 1.182611, 1.192216, 1.206229, 1.222611, 1.292422, 1.417358", \
           "1.187603, 1.190701, 1.200207, 1.214259, 1.230697, 1.300410, 1.425934", \
           "1.202486, 1.205678, 1.215441, 1.229527, 1.245890, 1.315847, 1.441245", \
           "1.221711, 1.225479, 1.236067, 1.250199, 1.266940, 1.336735, 1.462259", \
           "1.243245, 1.247803, 1.260116, 1.275044, 1.291539, 1.361227, 1.486303", \
           "1.264444, 1.269907, 1.284087, 1.300528, 1.316918, 1.386859, 1.510790" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.191502, 1.194780, 1.204775, 1.219022, 1.235546, 1.304511, 1.425214", \
           "1.193482, 1.196862, 1.206874, 1.221107, 1.237498, 1.306527, 1.427180", \
           "1.201584, 1.204885, 1.214907, 1.229389, 1.245936, 1.314786, 1.435459", \
           "1.216481, 1.219940, 1.230442, 1.245188, 1.261592, 1.330440, 1.451231", \
           "1.235754, 1.239872, 1.251083, 1.265897, 1.282503, 1.351255, 1.471886", \
           "1.257076, 1.261846, 1.274704, 1.290546, 1.307042, 1.376208, 1.496476", \
           "1.278141, 1.286947, 1.301643, 1.318184, 1.333261, 1.405241, 1.524801" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.313480, 1.316457, 1.325987, 1.340026, 1.356452, 1.426143, 1.550725", \
           "1.315315, 1.318444, 1.328049, 1.342062, 1.358444, 1.428255, 1.553191", \
           "1.323436, 1.326534, 1.336040, 1.350092, 1.366531, 1.436244, 1.561767", \
           "1.338319, 1.341511, 1.351274, 1.365360, 1.381724, 1.451680, 1.577078", \
           "1.357544, 1.361312, 1.371900, 1.386032, 1.402773, 1.472568, 1.598092", \
           "1.379078, 1.383636, 1.395949, 1.410877, 1.427373, 1.497061, 1.622137", \
           "1.400277, 1.405740, 1.419920, 1.436361, 1.452751, 1.522692, 1.646623" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.327335, 1.330613, 1.340608, 1.354855, 1.371379, 1.440344, 1.561047", \
           "1.329315, 1.332695, 1.342707, 1.356940, 1.373331, 1.442360, 1.563013", \
           "1.337417, 1.340719, 1.350741, 1.365222, 1.381769, 1.450620, 1.571292", \
           "1.352314, 1.355774, 1.366275, 1.381021, 1.397425, 1.466273, 1.587064", \
           "1.371588, 1.375706, 1.386917, 1.401730, 1.418336, 1.487088, 1.607719", \
           "1.392910, 1.397679, 1.410537, 1.426379, 1.442875, 1.512042, 1.632309", \
           "1.413974, 1.422780, 1.437477, 1.454017, 1.469094, 1.541075, 1.660634" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.373093, 1.376070, 1.385600, 1.399639, 1.416065, 1.485757, 1.610338", \
           "1.374929, 1.378057, 1.387662, 1.401675, 1.418058, 1.487868, 1.612805", \
           "1.383049, 1.386147, 1.395653, 1.409706, 1.426144, 1.495857, 1.621381", \
           "1.397933, 1.401125, 1.410887, 1.424974, 1.441337, 1.511294, 1.636691", \
           "1.417158, 1.420925, 1.431514, 1.445646, 1.462386, 1.532181, 1.657705", \
           "1.438692, 1.443249, 1.455562, 1.470491, 1.486986, 1.556674, 1.681750", \
           "1.459891, 1.465354, 1.479534, 1.495974, 1.512364, 1.582306, 1.706236" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.386949, 1.390227, 1.400222, 1.414468, 1.430993, 1.499958, 1.620660", \
           "1.388929, 1.392308, 1.402321, 1.416554, 1.432945, 1.501974, 1.622627", \
           "1.397031, 1.400332, 1.410354, 1.424836, 1.441382, 1.510233, 1.630905", \
           "1.411928, 1.415387, 1.425888, 1.440635, 1.457038, 1.525887, 1.646677", \
           "1.431201, 1.435319, 1.446530, 1.461344, 1.477950, 1.546701, 1.667332", \
           "1.452523, 1.457293, 1.470150, 1.485992, 1.502489, 1.571655, 1.691922", \
           "1.473588, 1.482394, 1.497090, 1.513631, 1.528707, 1.600688, 1.720247" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.451582, 1.454559, 1.464089, 1.478128, 1.494554, 1.564246, 1.688827", \
           "1.453418, 1.456546, 1.466151, 1.480164, 1.496546, 1.566357, 1.691293", \
           "1.461538, 1.464636, 1.474142, 1.488195, 1.504633, 1.574346, 1.699869", \
           "1.476421, 1.479613, 1.489376, 1.503462, 1.519826, 1.589782, 1.715180", \
           "1.495646, 1.499414, 1.510002, 1.524134, 1.540875, 1.610670, 1.736194", \
           "1.517181, 1.521738, 1.534051, 1.548980, 1.565475, 1.635163, 1.760239", \
           "1.538380, 1.543843, 1.558022, 1.574463, 1.590853, 1.660795, 1.784725" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.465438, 1.468715, 1.478710, 1.492957, 1.509482, 1.578447, 1.699149", \
           "1.467418, 1.470797, 1.480810, 1.495043, 1.511434, 1.580462, 1.701115", \
           "1.475519, 1.478821, 1.488843, 1.503325, 1.519871, 1.588722, 1.709394", \
           "1.490416, 1.493876, 1.504377, 1.519123, 1.535527, 1.604376, 1.725166", \
           "1.509690, 1.513808, 1.525019, 1.539832, 1.556438, 1.625190, 1.745821", \
           "1.531012, 1.535782, 1.548639, 1.564481, 1.580977, 1.650144, 1.770411", \
           "1.552077, 1.560882, 1.575579, 1.592119, 1.607196, 1.679177, 1.798736" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.527496, 1.530473, 1.540003, 1.554042, 1.570468, 1.640160, 1.764741", \
           "1.529331, 1.532460, 1.542065, 1.556078, 1.572460, 1.642271, 1.767207", \
           "1.537452, 1.540550, 1.550056, 1.564108, 1.580547, 1.650260, 1.775783", \
           "1.552335, 1.555527, 1.565290, 1.579376, 1.595740, 1.665696, 1.791094", \
           "1.571560, 1.575328, 1.585916, 1.600048, 1.616789, 1.686584, 1.812108", \
           "1.593095, 1.597652, 1.609965, 1.624894, 1.641389, 1.711077, 1.836153", \
           "1.614293, 1.619756, 1.633936, 1.650377, 1.666767, 1.736708, 1.860639" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.541351, 1.544629, 1.554624, 1.568871, 1.585395, 1.654360, 1.775063", \
           "1.543332, 1.546711, 1.556723, 1.570957, 1.587347, 1.656376, 1.777029", \
           "1.551433, 1.554735, 1.564757, 1.579238, 1.595785, 1.664636, 1.785308", \
           "1.566330, 1.569790, 1.580291, 1.595037, 1.611441, 1.680289, 1.801080", \
           "1.585604, 1.589722, 1.600933, 1.615746, 1.632352, 1.701104, 1.821735", \
           "1.606926, 1.611695, 1.624553, 1.640395, 1.656891, 1.726058, 1.846325", \
           "1.627990, 1.636796, 1.651493, 1.668033, 1.683110, 1.755091, 1.874650" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.492979, 0.495956, 0.505486, 0.519525, 0.535951, 0.605643, 0.730224", \
           "0.494815, 0.497943, 0.507548, 0.521561, 0.537944, 0.607754, 0.732691", \
           "0.502935, 0.506033, 0.515539, 0.529592, 0.546030, 0.615743, 0.741267", \
           "0.517819, 0.521011, 0.530773, 0.544860, 0.561223, 0.631180, 0.756577", \
           "0.537044, 0.540811, 0.551400, 0.565532, 0.582272, 0.652067, 0.777591", \
           "0.558578, 0.563135, 0.575448, 0.590377, 0.606872, 0.676560, 0.801636", \
           "0.579777, 0.585240, 0.599420, 0.615860, 0.632250, 0.702192, 0.826122" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.325697, 0.328674, 0.338204, 0.352243, 0.368669, 0.438361, 0.562942", \
           "0.327532, 0.330661, 0.340266, 0.354279, 0.370661, 0.440472, 0.565408", \
           "0.335653, 0.338751, 0.348257, 0.362309, 0.378748, 0.448461, 0.573984", \
           "0.350536, 0.353728, 0.363491, 0.377577, 0.393941, 0.463897, 0.589295", \
           "0.369761, 0.373529, 0.384117, 0.398249, 0.414990, 0.484785, 0.610309", \
           "0.391296, 0.395853, 0.408166, 0.423095, 0.439590, 0.509278, 0.634354", \
           "0.412495, 0.417957, 0.432137, 0.448578, 0.464968, 0.534910, 0.658840" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.537140, 0.540418, 0.550413, 0.564659, 0.581184, 0.650149, 0.770852", \
           "0.539120, 0.542500, 0.552512, 0.566745, 0.583136, 0.652165, 0.772818", \
           "0.547222, 0.550523, 0.560545, 0.575027, 0.591574, 0.660424, 0.781097", \
           "0.562119, 0.565578, 0.576079, 0.590826, 0.607230, 0.676078, 0.796869", \
           "0.581392, 0.585510, 0.596721, 0.611535, 0.628141, 0.696892, 0.817523", \
           "0.602714, 0.607484, 0.620341, 0.636184, 0.652680, 0.721846, 0.842114", \
           "0.623779, 0.632585, 0.647281, 0.663822, 0.678899, 0.750879, 0.870439" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357485, 0.360763, 0.370758, 0.385005, 0.401529, 0.470494, 0.591197", \
           "0.359465, 0.362845, 0.372857, 0.387090, 0.403481, 0.472510, 0.593163", \
           "0.367567, 0.370869, 0.380891, 0.395372, 0.411919, 0.480770, 0.601442", \
           "0.382464, 0.385924, 0.396425, 0.411171, 0.427575, 0.496423, 0.617214", \
           "0.401738, 0.405856, 0.417067, 0.431880, 0.448486, 0.517238, 0.637869", \
           "0.423060, 0.427829, 0.440687, 0.456529, 0.473025, 0.542192, 0.662459", \
           "0.444124, 0.452930, 0.467627, 0.484167, 0.499244, 0.571225, 0.690784" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.027924, 0.027956, 0.028070, 0.028249, 0.028460, 0.029353, 0.030913");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.007928, 0.007961, 0.008074, 0.008253, 0.008464, 0.009358, 0.010917");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.027924, 0.027956, 0.028070, 0.028249, 0.028460, 0.029353, 0.030913");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.007928, 0.007961, 0.008074, 0.008253, 0.008464, 0.009358, 0.010917");
        }
      }
    }
    bus(SOB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.016610, 1.019587, 1.029116, 1.043156, 1.059581, 1.129273, 1.253855", \
           "1.018445, 1.021574, 1.031179, 1.045192, 1.061574, 1.131385, 1.256321", \
           "1.026566, 1.029664, 1.039170, 1.053222, 1.069661, 1.139374, 1.264897", \
           "1.041449, 1.044641, 1.054404, 1.068490, 1.084854, 1.154810, 1.280208", \
           "1.060674, 1.064442, 1.075030, 1.089162, 1.105903, 1.175698, 1.301222", \
           "1.082208, 1.086766, 1.099079, 1.114007, 1.130502, 1.200190, 1.325266", \
           "1.103407, 1.108870, 1.123050, 1.139491, 1.155881, 1.225822, 1.349753" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.030465, 1.033743, 1.043738, 1.057985, 1.074509, 1.143474, 1.264177", \
           "1.032445, 1.035825, 1.045837, 1.060070, 1.076461, 1.145490, 1.266143", \
           "1.040547, 1.043849, 1.053870, 1.068352, 1.084899, 1.153749, 1.274422", \
           "1.055444, 1.058904, 1.069405, 1.084151, 1.100555, 1.169403, 1.290194", \
           "1.074718, 1.078836, 1.090046, 1.104860, 1.121466, 1.190218, 1.310849", \
           "1.096040, 1.100809, 1.113667, 1.129509, 1.146005, 1.215172, 1.335439", \
           "1.117104, 1.125910, 1.140606, 1.157147, 1.172224, 1.244205, 1.363764" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.052431, 1.055408, 1.064938, 1.078977, 1.095403, 1.165095, 1.289676", \
           "1.054267, 1.057395, 1.067000, 1.081013, 1.097396, 1.167206, 1.292143", \
           "1.062387, 1.065485, 1.074991, 1.089044, 1.105482, 1.175195, 1.300719", \
           "1.077271, 1.080463, 1.090225, 1.104312, 1.120675, 1.190631, 1.316029", \
           "1.096495, 1.100263, 1.110852, 1.124984, 1.141724, 1.211519, 1.337043", \
           "1.118030, 1.122587, 1.134900, 1.149829, 1.166324, 1.236012, 1.361088", \
           "1.139229, 1.144692, 1.158872, 1.175312, 1.191702, 1.261644, 1.385574" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.066287, 1.069565, 1.079560, 1.093806, 1.110331, 1.179296, 1.299998", \
           "1.068267, 1.071646, 1.081659, 1.095892, 1.112283, 1.181311, 1.301965", \
           "1.076369, 1.079670, 1.089692, 1.104174, 1.120720, 1.189571, 1.310243", \
           "1.091266, 1.094725, 1.105226, 1.119973, 1.136376, 1.205225, 1.326015", \
           "1.110539, 1.114657, 1.125868, 1.140682, 1.157287, 1.226039, 1.346670", \
           "1.131861, 1.136631, 1.149488, 1.165330, 1.181827, 1.250993, 1.371260", \
           "1.152926, 1.161732, 1.176428, 1.192969, 1.208045, 1.280026, 1.399585" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.106791, 1.109768, 1.119298, 1.133337, 1.149763, 1.219454, 1.344036", \
           "1.108626, 1.111755, 1.121360, 1.135373, 1.151755, 1.221566, 1.346502", \
           "1.116747, 1.119845, 1.129351, 1.143403, 1.159842, 1.229555, 1.355078", \
           "1.131630, 1.134822, 1.144585, 1.158671, 1.175035, 1.244991, 1.370389", \
           "1.150855, 1.154623, 1.165211, 1.179343, 1.196084, 1.265879, 1.391403", \
           "1.172390, 1.176947, 1.189260, 1.204188, 1.220684, 1.290372, 1.415448", \
           "1.193588, 1.199051, 1.213231, 1.229672, 1.246062, 1.316003, 1.439934" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.120646, 1.123924, 1.133919, 1.148166, 1.164690, 1.233655, 1.354358", \
           "1.122627, 1.126006, 1.136018, 1.150251, 1.166642, 1.235671, 1.356324", \
           "1.130728, 1.134030, 1.144052, 1.158533, 1.175080, 1.243931, 1.364603", \
           "1.145625, 1.149085, 1.159586, 1.174332, 1.190736, 1.259584, 1.380375", \
           "1.164899, 1.169017, 1.180228, 1.195041, 1.211647, 1.280399, 1.401030", \
           "1.186221, 1.190990, 1.203848, 1.219690, 1.236186, 1.305353, 1.425620", \
           "1.207285, 1.216091, 1.230788, 1.247328, 1.262405, 1.334386, 1.453945" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.177647, 1.180624, 1.190153, 1.204193, 1.220618, 1.290310, 1.414892", \
           "1.179482, 1.182611, 1.192216, 1.206229, 1.222611, 1.292422, 1.417358", \
           "1.187603, 1.190701, 1.200207, 1.214259, 1.230697, 1.300410, 1.425934", \
           "1.202486, 1.205678, 1.215441, 1.229527, 1.245890, 1.315847, 1.441245", \
           "1.221711, 1.225479, 1.236067, 1.250199, 1.266940, 1.336735, 1.462259", \
           "1.243245, 1.247803, 1.260116, 1.275044, 1.291539, 1.361227, 1.486303", \
           "1.264444, 1.269907, 1.284087, 1.300528, 1.316918, 1.386859, 1.510790" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.191502, 1.194780, 1.204775, 1.219022, 1.235546, 1.304511, 1.425214", \
           "1.193482, 1.196862, 1.206874, 1.221107, 1.237498, 1.306527, 1.427180", \
           "1.201584, 1.204885, 1.214907, 1.229389, 1.245936, 1.314786, 1.435459", \
           "1.216481, 1.219940, 1.230442, 1.245188, 1.261592, 1.330440, 1.451231", \
           "1.235754, 1.239872, 1.251083, 1.265897, 1.282503, 1.351255, 1.471886", \
           "1.257076, 1.261846, 1.274704, 1.290546, 1.307042, 1.376208, 1.496476", \
           "1.278141, 1.286947, 1.301643, 1.318184, 1.333261, 1.405241, 1.524801" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.313480, 1.316457, 1.325987, 1.340026, 1.356452, 1.426143, 1.550725", \
           "1.315315, 1.318444, 1.328049, 1.342062, 1.358444, 1.428255, 1.553191", \
           "1.323436, 1.326534, 1.336040, 1.350092, 1.366531, 1.436244, 1.561767", \
           "1.338319, 1.341511, 1.351274, 1.365360, 1.381724, 1.451680, 1.577078", \
           "1.357544, 1.361312, 1.371900, 1.386032, 1.402773, 1.472568, 1.598092", \
           "1.379078, 1.383636, 1.395949, 1.410877, 1.427373, 1.497061, 1.622137", \
           "1.400277, 1.405740, 1.419920, 1.436361, 1.452751, 1.522692, 1.646623" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.327335, 1.330613, 1.340608, 1.354855, 1.371379, 1.440344, 1.561047", \
           "1.329315, 1.332695, 1.342707, 1.356940, 1.373331, 1.442360, 1.563013", \
           "1.337417, 1.340719, 1.350741, 1.365222, 1.381769, 1.450620, 1.571292", \
           "1.352314, 1.355774, 1.366275, 1.381021, 1.397425, 1.466273, 1.587064", \
           "1.371588, 1.375706, 1.386917, 1.401730, 1.418336, 1.487088, 1.607719", \
           "1.392910, 1.397679, 1.410537, 1.426379, 1.442875, 1.512042, 1.632309", \
           "1.413974, 1.422780, 1.437477, 1.454017, 1.469094, 1.541075, 1.660634" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.373093, 1.376070, 1.385600, 1.399639, 1.416065, 1.485757, 1.610338", \
           "1.374929, 1.378057, 1.387662, 1.401675, 1.418058, 1.487868, 1.612805", \
           "1.383049, 1.386147, 1.395653, 1.409706, 1.426144, 1.495857, 1.621381", \
           "1.397933, 1.401125, 1.410887, 1.424974, 1.441337, 1.511294, 1.636691", \
           "1.417158, 1.420925, 1.431514, 1.445646, 1.462386, 1.532181, 1.657705", \
           "1.438692, 1.443249, 1.455562, 1.470491, 1.486986, 1.556674, 1.681750", \
           "1.459891, 1.465354, 1.479534, 1.495974, 1.512364, 1.582306, 1.706236" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.386949, 1.390227, 1.400222, 1.414468, 1.430993, 1.499958, 1.620660", \
           "1.388929, 1.392308, 1.402321, 1.416554, 1.432945, 1.501974, 1.622627", \
           "1.397031, 1.400332, 1.410354, 1.424836, 1.441382, 1.510233, 1.630905", \
           "1.411928, 1.415387, 1.425888, 1.440635, 1.457038, 1.525887, 1.646677", \
           "1.431201, 1.435319, 1.446530, 1.461344, 1.477950, 1.546701, 1.667332", \
           "1.452523, 1.457293, 1.470150, 1.485992, 1.502489, 1.571655, 1.691922", \
           "1.473588, 1.482394, 1.497090, 1.513631, 1.528707, 1.600688, 1.720247" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.451582, 1.454559, 1.464089, 1.478128, 1.494554, 1.564246, 1.688827", \
           "1.453418, 1.456546, 1.466151, 1.480164, 1.496546, 1.566357, 1.691293", \
           "1.461538, 1.464636, 1.474142, 1.488195, 1.504633, 1.574346, 1.699869", \
           "1.476421, 1.479613, 1.489376, 1.503462, 1.519826, 1.589782, 1.715180", \
           "1.495646, 1.499414, 1.510002, 1.524134, 1.540875, 1.610670, 1.736194", \
           "1.517181, 1.521738, 1.534051, 1.548980, 1.565475, 1.635163, 1.760239", \
           "1.538380, 1.543843, 1.558022, 1.574463, 1.590853, 1.660795, 1.784725" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.465438, 1.468715, 1.478710, 1.492957, 1.509482, 1.578447, 1.699149", \
           "1.467418, 1.470797, 1.480810, 1.495043, 1.511434, 1.580462, 1.701115", \
           "1.475519, 1.478821, 1.488843, 1.503325, 1.519871, 1.588722, 1.709394", \
           "1.490416, 1.493876, 1.504377, 1.519123, 1.535527, 1.604376, 1.725166", \
           "1.509690, 1.513808, 1.525019, 1.539832, 1.556438, 1.625190, 1.745821", \
           "1.531012, 1.535782, 1.548639, 1.564481, 1.580977, 1.650144, 1.770411", \
           "1.552077, 1.560882, 1.575579, 1.592119, 1.607196, 1.679177, 1.798736" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.527496, 1.530473, 1.540003, 1.554042, 1.570468, 1.640160, 1.764741", \
           "1.529331, 1.532460, 1.542065, 1.556078, 1.572460, 1.642271, 1.767207", \
           "1.537452, 1.540550, 1.550056, 1.564108, 1.580547, 1.650260, 1.775783", \
           "1.552335, 1.555527, 1.565290, 1.579376, 1.595740, 1.665696, 1.791094", \
           "1.571560, 1.575328, 1.585916, 1.600048, 1.616789, 1.686584, 1.812108", \
           "1.593095, 1.597652, 1.609965, 1.624894, 1.641389, 1.711077, 1.836153", \
           "1.614293, 1.619756, 1.633936, 1.650377, 1.666767, 1.736708, 1.860639" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707802, 0.710779, 0.720309, 0.734348, 0.750774, 0.820466, 0.945047", \
           "0.709638, 0.712766, 0.722371, 0.736384, 0.752767, 0.822577, 0.947514", \
           "0.717758, 0.720856, 0.730362, 0.744415, 0.760853, 0.830566, 0.956090", \
           "0.732642, 0.735834, 0.745596, 0.759683, 0.776046, 0.846002, 0.971400", \
           "0.751866, 0.755634, 0.766223, 0.780355, 0.797095, 0.866890, 0.992414", \
           "0.773401, 0.777958, 0.790271, 0.805200, 0.821695, 0.891383, 1.016459", \
           "0.794600, 0.800063, 0.814243, 0.830683, 0.847073, 0.917015, 1.040945" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.541351, 1.544629, 1.554624, 1.568871, 1.585395, 1.654360, 1.775063", \
           "1.543332, 1.546711, 1.556723, 1.570957, 1.587347, 1.656376, 1.777029", \
           "1.551433, 1.554735, 1.564757, 1.579238, 1.595785, 1.664636, 1.785308", \
           "1.566330, 1.569790, 1.580291, 1.595037, 1.611441, 1.680289, 1.801080", \
           "1.585604, 1.589722, 1.600933, 1.615746, 1.632352, 1.701104, 1.821735", \
           "1.606926, 1.611695, 1.624553, 1.640395, 1.656891, 1.726058, 1.846325", \
           "1.627990, 1.636796, 1.651493, 1.668033, 1.683110, 1.755091, 1.874650" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.707776, 0.711054, 0.721049, 0.735295, 0.751820, 0.820785, 0.941488", \
           "0.709756, 0.713136, 0.723148, 0.737381, 0.753772, 0.822801, 0.943454", \
           "0.717858, 0.721159, 0.731181, 0.745663, 0.762210, 0.831060, 0.951733", \
           "0.732755, 0.736214, 0.746715, 0.761462, 0.777866, 0.846714, 0.967505", \
           "0.752028, 0.756146, 0.767357, 0.782171, 0.798777, 0.867528, 0.988159", \
           "0.773350, 0.778120, 0.790977, 0.806820, 0.823316, 0.892482, 1.012750", \
           "0.794415, 0.803221, 0.817917, 0.834458, 0.849535, 0.921515, 1.041075" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.492979, 0.495956, 0.505486, 0.519525, 0.535951, 0.605643, 0.730224", \
           "0.494815, 0.497943, 0.507548, 0.521561, 0.537944, 0.607754, 0.732691", \
           "0.502935, 0.506033, 0.515539, 0.529592, 0.546030, 0.615743, 0.741267", \
           "0.517819, 0.521011, 0.530773, 0.544860, 0.561223, 0.631180, 0.756577", \
           "0.537044, 0.540811, 0.551400, 0.565532, 0.582272, 0.652067, 0.777591", \
           "0.558578, 0.563135, 0.575448, 0.590377, 0.606872, 0.676560, 0.801636", \
           "0.579777, 0.585240, 0.599420, 0.615860, 0.632250, 0.702192, 0.826122" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.325697, 0.328674, 0.338204, 0.352243, 0.368669, 0.438361, 0.562942", \
           "0.327532, 0.330661, 0.340266, 0.354279, 0.370661, 0.440472, 0.565408", \
           "0.335653, 0.338751, 0.348257, 0.362309, 0.378748, 0.448461, 0.573984", \
           "0.350536, 0.353728, 0.363491, 0.377577, 0.393941, 0.463897, 0.589295", \
           "0.369761, 0.373529, 0.384117, 0.398249, 0.414990, 0.484785, 0.610309", \
           "0.391296, 0.395853, 0.408166, 0.423095, 0.439590, 0.509278, 0.634354", \
           "0.412495, 0.417957, 0.432137, 0.448578, 0.464968, 0.534910, 0.658840" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077", \
           "0.023816, 0.027611, 0.042044, 0.067841, 0.099886, 0.232990, 0.461077" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.537140, 0.540418, 0.550413, 0.564659, 0.581184, 0.650149, 0.770852", \
           "0.539120, 0.542500, 0.552512, 0.566745, 0.583136, 0.652165, 0.772818", \
           "0.547222, 0.550523, 0.560545, 0.575027, 0.591574, 0.660424, 0.781097", \
           "0.562119, 0.565578, 0.576079, 0.590826, 0.607230, 0.676078, 0.796869", \
           "0.581392, 0.585510, 0.596721, 0.611535, 0.628141, 0.696892, 0.817523", \
           "0.602714, 0.607484, 0.620341, 0.636184, 0.652680, 0.721846, 0.842114", \
           "0.623779, 0.632585, 0.647281, 0.663822, 0.678899, 0.750879, 0.870439" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.357485, 0.360763, 0.370758, 0.385005, 0.401529, 0.470494, 0.591197", \
           "0.359465, 0.362845, 0.372857, 0.387090, 0.403481, 0.472510, 0.593163", \
           "0.367567, 0.370869, 0.380891, 0.395372, 0.411919, 0.480770, 0.601442", \
           "0.382464, 0.385924, 0.396425, 0.411171, 0.427575, 0.496423, 0.617214", \
           "0.401738, 0.405856, 0.417067, 0.431880, 0.448486, 0.517238, 0.637869", \
           "0.423060, 0.427829, 0.440687, 0.456529, 0.473025, 0.542192, 0.662459", \
           "0.444124, 0.452930, 0.467627, 0.484167, 0.499244, 0.571225, 0.690784" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650", \
           "0.024741, 0.029254, 0.043013, 0.066129, 0.095001, 0.221909, 0.443650" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.027924, 0.027956, 0.028070, 0.028249, 0.028460, 0.029353, 0.030913");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.007928, 0.007961, 0.008074, 0.008253, 0.008464, 0.009358, 0.010917");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.027924, 0.027956, 0.028070, 0.028249, 0.028460, 0.029353, 0.030913");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.007928, 0.007961, 0.008074, 0.008253, 0.008464, 0.009358, 0.010917");
        }
      }
    }
    pin(CLKA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.013579;
      clock : true;
      max_transition : 0.454000;
      min_pulse_width_high : 0.214;
      min_pulse_width_low : 0.184;
      /*min_period : 1.916;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.194482, 0.196453, 0.204568, 0.219417, 0.238256, 0.259281, 0.279958");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.194482, 0.196453, 0.204568, 0.219417, 0.238256, 0.259281, 0.279958");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.194482, 0.196453, 0.204568, 0.219417, 0.238256, 0.259281, 0.279958");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.194482, 0.196453, 0.204568, 0.219417, 0.238256, 0.259281, 0.279958");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.247772, 0.249743, 0.257858, 0.272707, 0.291546, 0.312571, 0.333248");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.247772, 0.249743, 0.257858, 0.272707, 0.291546, 0.312571, 0.333248");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.247772, 0.249743, 0.257858, 0.272707, 0.291546, 0.312571, 0.333248");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.247772, 0.249743, 0.257858, 0.272707, 0.291546, 0.312571, 0.333248");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460");
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.693448, 0.695420, 0.703535, 0.718384, 0.737222, 0.758247, 0.778924", \
            "0.691483, 0.693455, 0.701570, 0.716419, 0.735257, 0.756282, 0.776959", \
            "0.683361, 0.685332, 0.693448, 0.708297, 0.727135, 0.748160, 0.768837", \
            "0.668512, 0.670484, 0.678599, 0.693448, 0.712286, 0.733311, 0.753988", \
            "0.649676, 0.651648, 0.659763, 0.674612, 0.693451, 0.714476, 0.735153", \
            "0.628649, 0.630620, 0.638736, 0.653585, 0.672423, 0.693448, 0.714125", \
            "0.608005, 0.609976, 0.618092, 0.632941, 0.651779, 0.672804, 0.693481" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.729270, 0.731241, 0.739356, 0.754205, 0.773044, 0.794069, 0.814746", \
            "0.727305, 0.729276, 0.737392, 0.752240, 0.771079, 0.792104, 0.812781", \
            "0.719182, 0.721154, 0.729269, 0.744118, 0.762956, 0.783982, 0.804658", \
            "0.704334, 0.706305, 0.714420, 0.729269, 0.748108, 0.769133, 0.789810", \
            "0.685498, 0.687469, 0.695585, 0.710434, 0.729272, 0.750297, 0.770974", \
            "0.664470, 0.666442, 0.674557, 0.689406, 0.708244, 0.729270, 0.749946", \
            "0.643826, 0.645798, 0.653913, 0.668762, 0.687601, 0.708626, 0.729303" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.783629, 0.785601, 0.793716, 0.808565, 0.827403, 0.848429, 0.869105", \
            "0.781664, 0.783636, 0.791751, 0.806600, 0.825438, 0.846464, 0.867140", \
            "0.773542, 0.775514, 0.783629, 0.798478, 0.817316, 0.838341, 0.859018", \
            "0.758693, 0.760665, 0.768780, 0.783629, 0.802467, 0.823492, 0.844169", \
            "0.739858, 0.741829, 0.749944, 0.764793, 0.783632, 0.804657, 0.825334", \
            "0.718830, 0.720802, 0.728917, 0.743766, 0.762604, 0.783629, 0.804306", \
            "0.698186, 0.700158, 0.708273, 0.723122, 0.741960, 0.762985, 0.783662" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.854485, 0.856457, 0.864572, 0.879421, 0.898259, 0.919284, 0.939961", \
            "0.852520, 0.854492, 0.862607, 0.877456, 0.896294, 0.917319, 0.937996", \
            "0.844398, 0.846369, 0.854485, 0.869334, 0.888172, 0.909197, 0.929874", \
            "0.829549, 0.831521, 0.839636, 0.854485, 0.873323, 0.894348, 0.915025", \
            "0.810713, 0.812685, 0.820800, 0.835649, 0.854487, 0.875513, 0.896189", \
            "0.789686, 0.791657, 0.799773, 0.814622, 0.833460, 0.854485, 0.875162", \
            "0.769042, 0.771013, 0.779129, 0.793978, 0.812816, 0.833841, 0.854518" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.990318, 0.992290, 1.000405, 1.015254, 1.034092, 1.055118, 1.075794", \
            "0.988353, 0.990325, 0.998440, 1.013289, 1.032127, 1.053153, 1.073829", \
            "0.980231, 0.982203, 0.990318, 1.005167, 1.024005, 1.045030, 1.065707", \
            "0.965382, 0.967354, 0.975469, 0.990318, 1.009156, 1.030181, 1.050858", \
            "0.946547, 0.948518, 0.956633, 0.971482, 0.990321, 1.011346, 1.032023", \
            "0.925519, 0.927491, 0.935606, 0.950455, 0.969293, 0.990318, 1.010995", \
            "0.904875, 0.906847, 0.914962, 0.929811, 0.948649, 0.969674, 0.990351" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.049932, 1.051903, 1.060019, 1.074867, 1.093706, 1.114731, 1.135408", \
            "1.047967, 1.049938, 1.058054, 1.072903, 1.091741, 1.112766, 1.133443", \
            "1.039845, 1.041816, 1.049931, 1.064780, 1.083619, 1.104644, 1.125321", \
            "1.024996, 1.026967, 1.035082, 1.049931, 1.068770, 1.089795, 1.110472", \
            "1.006160, 1.008131, 1.016247, 1.031096, 1.049934, 1.070959, 1.091636", \
            "0.985133, 0.987104, 0.995219, 1.010068, 1.028907, 1.049932, 1.070609", \
            "0.964489, 0.966460, 0.974575, 0.989424, 1.008263, 1.029288, 1.049965" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.128421, 1.130392, 1.138507, 1.153356, 1.172195, 1.193220, 1.213897", \
            "1.126456, 1.128427, 1.136542, 1.151391, 1.170230, 1.191255, 1.211932", \
            "1.118333, 1.120305, 1.128420, 1.143269, 1.162107, 1.183132, 1.203809", \
            "1.103484, 1.105456, 1.113571, 1.128420, 1.147258, 1.168284, 1.188960", \
            "1.084649, 1.086620, 1.094735, 1.109584, 1.128423, 1.149448, 1.170125", \
            "1.063621, 1.065593, 1.073708, 1.088557, 1.107395, 1.128420, 1.149097", \
            "1.042977, 1.044949, 1.053064, 1.067913, 1.086751, 1.107776, 1.128453" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.204334, 1.206306, 1.214421, 1.229270, 1.248108, 1.269134, 1.289810", \
            "1.202369, 1.204341, 1.212456, 1.227305, 1.246144, 1.267169, 1.287846", \
            "1.194247, 1.196219, 1.204334, 1.219183, 1.238021, 1.259046, 1.279723", \
            "1.179398, 1.181370, 1.189485, 1.204334, 1.223172, 1.244197, 1.264874", \
            "1.160563, 1.162534, 1.170649, 1.185498, 1.204337, 1.225362, 1.246039", \
            "1.139535, 1.141507, 1.149622, 1.164471, 1.183309, 1.204334, 1.225011", \
            "1.118891, 1.120863, 1.128978, 1.143827, 1.162665, 1.183690, 1.204367" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.693448, 0.695420, 0.703535, 0.718384, 0.737222, 0.758247, 0.778924", \
            "0.691483, 0.693455, 0.701570, 0.716419, 0.735257, 0.756282, 0.776959", \
            "0.683361, 0.685332, 0.693448, 0.708297, 0.727135, 0.748160, 0.768837", \
            "0.668512, 0.670484, 0.678599, 0.693448, 0.712286, 0.733311, 0.753988", \
            "0.649676, 0.651648, 0.659763, 0.674612, 0.693451, 0.714476, 0.735153", \
            "0.628649, 0.630620, 0.638736, 0.653585, 0.672423, 0.693448, 0.714125", \
            "0.608005, 0.609976, 0.618092, 0.632941, 0.651779, 0.672804, 0.693481" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.940049, 0.942020, 0.950136, 0.964985, 0.983823, 1.004848, 1.025525", \
            "0.938084, 0.940056, 0.948171, 0.963020, 0.981858, 1.002883, 1.023560", \
            "0.929962, 0.931933, 0.940048, 0.954897, 0.973736, 0.994761, 1.015438", \
            "0.915113, 0.917084, 0.925200, 0.940049, 0.958887, 0.979912, 1.000589", \
            "0.896277, 0.898249, 0.906364, 0.921213, 0.940051, 0.961076, 0.981753", \
            "0.875250, 0.877221, 0.885336, 0.900185, 0.919024, 0.940049, 0.960726", \
            "0.854606, 0.856577, 0.864692, 0.879541, 0.898380, 0.919405, 0.940082" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.038029, 1.040000, 1.048115, 1.062964, 1.081803, 1.102828, 1.123505", \
            "1.036064, 1.038035, 1.046150, 1.060999, 1.079838, 1.100863, 1.121540", \
            "1.027941, 1.029913, 1.038028, 1.052877, 1.071715, 1.092741, 1.113417", \
            "1.013093, 1.015064, 1.023179, 1.038028, 1.056867, 1.077892, 1.098569", \
            "0.994257, 0.996228, 1.004344, 1.019193, 1.038031, 1.059056, 1.079733", \
            "0.973229, 0.975201, 0.983316, 0.998165, 1.017003, 1.038029, 1.058705", \
            "0.952585, 0.954557, 0.962672, 0.977521, 0.996359, 1.017385, 1.038061" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.101145, 1.103117, 1.111232, 1.126081, 1.144919, 1.165944, 1.186621", \
            "1.099180, 1.101152, 1.109267, 1.124116, 1.142954, 1.163980, 1.184656", \
            "1.091058, 1.093030, 1.101145, 1.115994, 1.134832, 1.155857, 1.176534", \
            "1.076209, 1.078181, 1.086296, 1.101145, 1.119983, 1.141008, 1.161685", \
            "1.057374, 1.059345, 1.067460, 1.082309, 1.101148, 1.122173, 1.142850", \
            "1.036346, 1.038317, 1.046433, 1.061282, 1.080120, 1.101145, 1.121822", \
            "1.015702, 1.017674, 1.025789, 1.040638, 1.059476, 1.080501, 1.101178" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.729270, 0.731241, 0.739356, 0.754205, 0.773044, 0.794069, 0.814746", \
            "0.727305, 0.729276, 0.737392, 0.752240, 0.771079, 0.792104, 0.812781", \
            "0.719182, 0.721154, 0.729269, 0.744118, 0.762956, 0.783982, 0.804658", \
            "0.704334, 0.706305, 0.714420, 0.729269, 0.748108, 0.769133, 0.789810", \
            "0.685498, 0.687469, 0.695585, 0.710434, 0.729272, 0.750297, 0.770974", \
            "0.664470, 0.666442, 0.674557, 0.689406, 0.708244, 0.729270, 0.749946", \
            "0.643826, 0.645798, 0.653913, 0.668762, 0.687601, 0.708626, 0.729303" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.975870, 0.977842, 0.985957, 1.000806, 1.019645, 1.040670, 1.061347", \
            "0.973906, 0.975877, 0.983992, 0.998841, 1.017680, 1.038705, 1.059382", \
            "0.965783, 0.967755, 0.975870, 0.990719, 1.009557, 1.030582, 1.051259", \
            "0.950934, 0.952906, 0.961021, 0.975870, 0.994708, 1.015733, 1.036410", \
            "0.932099, 0.934070, 0.942185, 0.957034, 0.975873, 0.996898, 1.017575", \
            "0.911071, 0.913043, 0.921158, 0.936007, 0.954845, 0.975870, 0.996547", \
            "0.890427, 0.892399, 0.900514, 0.915363, 0.934201, 0.955226, 0.975903" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.073850, 1.075822, 1.083937, 1.098786, 1.117624, 1.138649, 1.159326", \
            "1.071885, 1.073857, 1.081972, 1.096821, 1.115659, 1.136684, 1.157361", \
            "1.063763, 1.065734, 1.073850, 1.088699, 1.107537, 1.128562, 1.149239", \
            "1.048914, 1.050885, 1.059001, 1.073850, 1.092688, 1.113713, 1.134390", \
            "1.030078, 1.032050, 1.040165, 1.055014, 1.073852, 1.094877, 1.115554", \
            "1.009051, 1.011022, 1.019138, 1.033987, 1.052825, 1.073850, 1.094527", \
            "0.988407, 0.990378, 0.998494, 1.013343, 1.032181, 1.053206, 1.073883" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.136967, 1.138938, 1.147054, 1.161902, 1.180741, 1.201766, 1.222443", \
            "1.135002, 1.136973, 1.145089, 1.159938, 1.178776, 1.199801, 1.220478", \
            "1.126880, 1.128851, 1.136966, 1.151815, 1.170654, 1.191679, 1.212356", \
            "1.112031, 1.114002, 1.122117, 1.136966, 1.155805, 1.176830, 1.197507", \
            "1.093195, 1.095166, 1.103282, 1.118131, 1.136969, 1.157994, 1.178671", \
            "1.072168, 1.074139, 1.082254, 1.097103, 1.115942, 1.136967, 1.157644", \
            "1.051524, 1.053495, 1.061610, 1.076459, 1.095298, 1.116323, 1.137000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.783629, 0.785601, 0.793716, 0.808565, 0.827403, 0.848429, 0.869105", \
            "0.781664, 0.783636, 0.791751, 0.806600, 0.825438, 0.846464, 0.867140", \
            "0.773542, 0.775514, 0.783629, 0.798478, 0.817316, 0.838341, 0.859018", \
            "0.758693, 0.760665, 0.768780, 0.783629, 0.802467, 0.823492, 0.844169", \
            "0.739858, 0.741829, 0.749944, 0.764793, 0.783632, 0.804657, 0.825334", \
            "0.718830, 0.720802, 0.728917, 0.743766, 0.762604, 0.783629, 0.804306", \
            "0.698186, 0.700158, 0.708273, 0.723122, 0.741960, 0.762985, 0.783662" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.030230, 1.032202, 1.040317, 1.055166, 1.074004, 1.095029, 1.115706", \
            "1.028265, 1.030237, 1.038352, 1.053201, 1.072039, 1.093064, 1.113741", \
            "1.020143, 1.022114, 1.030229, 1.045078, 1.063917, 1.084942, 1.105619", \
            "1.005294, 1.007265, 1.015381, 1.030230, 1.049068, 1.070093, 1.090770", \
            "0.986458, 0.988430, 0.996545, 1.011394, 1.030232, 1.051257, 1.071934", \
            "0.965431, 0.967402, 0.975517, 0.990366, 1.009205, 1.030230, 1.050907", \
            "0.944787, 0.946758, 0.954874, 0.969722, 0.988561, 1.009586, 1.030263" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.128210, 1.130181, 1.138297, 1.153145, 1.171984, 1.193009, 1.213686", \
            "1.126245, 1.128216, 1.136332, 1.151181, 1.170019, 1.191044, 1.211721", \
            "1.118123, 1.120094, 1.128209, 1.143058, 1.161897, 1.182922, 1.203599", \
            "1.103274, 1.105245, 1.113360, 1.128209, 1.147048, 1.168073, 1.188750", \
            "1.084438, 1.086409, 1.094525, 1.109374, 1.128212, 1.149237, 1.169914", \
            "1.063411, 1.065382, 1.073497, 1.088346, 1.107185, 1.128210, 1.148887", \
            "1.042767, 1.044738, 1.052853, 1.067702, 1.086541, 1.107566, 1.128243" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.191326, 1.193298, 1.201413, 1.216262, 1.235100, 1.256126, 1.276802", \
            "1.189362, 1.191333, 1.199448, 1.214297, 1.233136, 1.254161, 1.274838", \
            "1.181239, 1.183211, 1.191326, 1.206175, 1.225013, 1.246038, 1.266715", \
            "1.166390, 1.168362, 1.176477, 1.191326, 1.210164, 1.231189, 1.251866", \
            "1.147555, 1.149526, 1.157641, 1.172490, 1.191329, 1.212354, 1.233031", \
            "1.126527, 1.128499, 1.136614, 1.151463, 1.170301, 1.191326, 1.212003", \
            "1.105883, 1.107855, 1.115970, 1.130819, 1.149657, 1.170682, 1.191359" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.854485, 0.856457, 0.864572, 0.879421, 0.898259, 0.919284, 0.939961", \
            "0.852520, 0.854492, 0.862607, 0.877456, 0.896294, 0.917319, 0.937996", \
            "0.844398, 0.846369, 0.854485, 0.869334, 0.888172, 0.909197, 0.929874", \
            "0.829549, 0.831521, 0.839636, 0.854485, 0.873323, 0.894348, 0.915025", \
            "0.810713, 0.812685, 0.820800, 0.835649, 0.854487, 0.875513, 0.896189", \
            "0.789686, 0.791657, 0.799773, 0.814622, 0.833460, 0.854485, 0.875162", \
            "0.769042, 0.771013, 0.779129, 0.793978, 0.812816, 0.833841, 0.854518" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.101086, 1.103057, 1.111173, 1.126022, 1.144860, 1.165885, 1.186562", \
            "1.099121, 1.101092, 1.109208, 1.124057, 1.142895, 1.163920, 1.184597", \
            "1.090999, 1.092970, 1.101085, 1.115934, 1.134773, 1.155798, 1.176475", \
            "1.076150, 1.078121, 1.086236, 1.101085, 1.119924, 1.140949, 1.161626", \
            "1.057314, 1.059286, 1.067401, 1.082250, 1.101088, 1.122113, 1.142790", \
            "1.036287, 1.038258, 1.046373, 1.061222, 1.080061, 1.101086, 1.121763", \
            "1.015643, 1.017614, 1.025729, 1.040578, 1.059417, 1.080442, 1.101119" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.199066, 1.201037, 1.209152, 1.224001, 1.242840, 1.263865, 1.284542", \
            "1.197101, 1.199072, 1.207187, 1.222036, 1.240875, 1.261900, 1.282577", \
            "1.188978, 1.190950, 1.199065, 1.213914, 1.232752, 1.253777, 1.274454", \
            "1.174130, 1.176101, 1.184216, 1.199065, 1.217904, 1.238929, 1.259606", \
            "1.155294, 1.157265, 1.165380, 1.180229, 1.199068, 1.220093, 1.240770", \
            "1.134266, 1.136238, 1.144353, 1.159202, 1.178040, 1.199065, 1.219742", \
            "1.113622, 1.115594, 1.123709, 1.138558, 1.157396, 1.178421, 1.199098" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.262182, 1.264154, 1.272269, 1.287118, 1.305956, 1.326981, 1.347658", \
            "1.260217, 1.262189, 1.270304, 1.285153, 1.303991, 1.325016, 1.345693", \
            "1.252095, 1.254066, 1.262182, 1.277031, 1.295869, 1.316894, 1.337571", \
            "1.237246, 1.239218, 1.247333, 1.262182, 1.281020, 1.302045, 1.322722", \
            "1.218410, 1.220382, 1.228497, 1.243346, 1.262184, 1.283210, 1.303886", \
            "1.197383, 1.199354, 1.207470, 1.222319, 1.241157, 1.262182, 1.282859", \
            "1.176739, 1.178710, 1.186826, 1.201675, 1.220513, 1.241538, 1.262215" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.990318, 0.992290, 1.000405, 1.015254, 1.034092, 1.055118, 1.075794", \
            "0.988353, 0.990325, 0.998440, 1.013289, 1.032127, 1.053153, 1.073829", \
            "0.980231, 0.982203, 0.990318, 1.005167, 1.024005, 1.045030, 1.065707", \
            "0.965382, 0.967354, 0.975469, 0.990318, 1.009156, 1.030181, 1.050858", \
            "0.946547, 0.948518, 0.956633, 0.971482, 0.990321, 1.011346, 1.032023", \
            "0.925519, 0.927491, 0.935606, 0.950455, 0.969293, 0.990318, 1.010995", \
            "0.904875, 0.906847, 0.914962, 0.929811, 0.948649, 0.969674, 0.990351" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.236919, 1.238891, 1.247006, 1.261855, 1.280693, 1.301718, 1.322395", \
            "1.234954, 1.236926, 1.245041, 1.259890, 1.278728, 1.299753, 1.320430", \
            "1.226832, 1.228803, 1.236918, 1.251767, 1.270606, 1.291631, 1.312308", \
            "1.211983, 1.213954, 1.222070, 1.236919, 1.255757, 1.276782, 1.297459", \
            "1.193147, 1.195119, 1.203234, 1.218083, 1.236921, 1.257946, 1.278623", \
            "1.172120, 1.174091, 1.182206, 1.197055, 1.215894, 1.236919, 1.257596", \
            "1.151476, 1.153447, 1.161562, 1.176411, 1.195250, 1.216275, 1.236952" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.334899, 1.336870, 1.344985, 1.359834, 1.378673, 1.399698, 1.420375", \
            "1.332934, 1.334905, 1.343021, 1.357869, 1.376708, 1.397733, 1.418410", \
            "1.324812, 1.326783, 1.334898, 1.349747, 1.368586, 1.389611, 1.410288", \
            "1.309963, 1.311934, 1.320049, 1.334898, 1.353737, 1.374762, 1.395439", \
            "1.291127, 1.293098, 1.301214, 1.316063, 1.334901, 1.355926, 1.376603", \
            "1.270100, 1.272071, 1.280186, 1.295035, 1.313874, 1.334899, 1.355576", \
            "1.249456, 1.251427, 1.259542, 1.274391, 1.293230, 1.314255, 1.334932" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.398015, 1.399987, 1.408102, 1.422951, 1.441789, 1.462815, 1.483491", \
            "1.396050, 1.398022, 1.406137, 1.420986, 1.439825, 1.460850, 1.481527", \
            "1.387928, 1.389900, 1.398015, 1.412864, 1.431702, 1.452727, 1.473404", \
            "1.373079, 1.375051, 1.383166, 1.398015, 1.416853, 1.437878, 1.458555", \
            "1.354244, 1.356215, 1.364330, 1.379179, 1.398018, 1.419043, 1.439720", \
            "1.333216, 1.335188, 1.343303, 1.358152, 1.376990, 1.398015, 1.418692", \
            "1.312572, 1.314544, 1.322659, 1.337508, 1.356346, 1.377371, 1.398048" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.049932, 1.051903, 1.060019, 1.074867, 1.093706, 1.114731, 1.135408", \
            "1.047967, 1.049938, 1.058054, 1.072903, 1.091741, 1.112766, 1.133443", \
            "1.039845, 1.041816, 1.049931, 1.064780, 1.083619, 1.104644, 1.125321", \
            "1.024996, 1.026967, 1.035082, 1.049931, 1.068770, 1.089795, 1.110472", \
            "1.006160, 1.008131, 1.016247, 1.031096, 1.049934, 1.070959, 1.091636", \
            "0.985133, 0.987104, 0.995219, 1.010068, 1.028907, 1.049932, 1.070609", \
            "0.964489, 0.966460, 0.974575, 0.989424, 1.008263, 1.029288, 1.049965" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.296533, 1.298504, 1.306619, 1.321468, 1.340307, 1.361332, 1.382009", \
            "1.294568, 1.296539, 1.304654, 1.319503, 1.338342, 1.359367, 1.380044", \
            "1.286445, 1.288417, 1.296532, 1.311381, 1.330219, 1.351244, 1.371921", \
            "1.271596, 1.273568, 1.281683, 1.296532, 1.315370, 1.336395, 1.357072", \
            "1.252761, 1.254732, 1.262847, 1.277696, 1.296535, 1.317560, 1.338237", \
            "1.231733, 1.233705, 1.241820, 1.256669, 1.275507, 1.296532, 1.317209", \
            "1.211089, 1.213061, 1.221176, 1.236025, 1.254863, 1.275888, 1.296565" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.394512, 1.396484, 1.404599, 1.419448, 1.438286, 1.459311, 1.479988", \
            "1.392547, 1.394519, 1.402634, 1.417483, 1.436321, 1.457346, 1.478023", \
            "1.384425, 1.386396, 1.394512, 1.409361, 1.428199, 1.449224, 1.469901", \
            "1.369576, 1.371548, 1.379663, 1.394512, 1.413350, 1.434375, 1.455052", \
            "1.350740, 1.352712, 1.360827, 1.375676, 1.394514, 1.415539, 1.436216", \
            "1.329713, 1.331684, 1.339800, 1.354649, 1.373487, 1.394512, 1.415189", \
            "1.309069, 1.311040, 1.319156, 1.334005, 1.352843, 1.373868, 1.394545" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.457629, 1.459600, 1.467716, 1.482565, 1.501403, 1.522428, 1.543105", \
            "1.455664, 1.457635, 1.465751, 1.480600, 1.499438, 1.520463, 1.541140", \
            "1.447542, 1.449513, 1.457628, 1.472477, 1.491316, 1.512341, 1.533018", \
            "1.432693, 1.434664, 1.442779, 1.457628, 1.476467, 1.497492, 1.518169", \
            "1.413857, 1.415828, 1.423944, 1.438793, 1.457631, 1.478656, 1.499333", \
            "1.392830, 1.394801, 1.402916, 1.417765, 1.436604, 1.457629, 1.478306", \
            "1.372186, 1.374157, 1.382272, 1.397121, 1.415960, 1.436985, 1.457662" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.128421, 1.130392, 1.138507, 1.153356, 1.172195, 1.193220, 1.213897", \
            "1.126456, 1.128427, 1.136542, 1.151391, 1.170230, 1.191255, 1.211932", \
            "1.118333, 1.120305, 1.128420, 1.143269, 1.162107, 1.183132, 1.203809", \
            "1.103484, 1.105456, 1.113571, 1.128420, 1.147258, 1.168284, 1.188960", \
            "1.084649, 1.086620, 1.094735, 1.109584, 1.128423, 1.149448, 1.170125", \
            "1.063621, 1.065593, 1.073708, 1.088557, 1.107395, 1.128420, 1.149097", \
            "1.042977, 1.044949, 1.053064, 1.067913, 1.086751, 1.107776, 1.128453" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.375021, 1.376993, 1.385108, 1.399957, 1.418795, 1.439820, 1.460497", \
            "1.373056, 1.375028, 1.383143, 1.397992, 1.416830, 1.437855, 1.458532", \
            "1.364934, 1.366905, 1.375021, 1.389870, 1.408708, 1.429733, 1.450410", \
            "1.350085, 1.352057, 1.360172, 1.375021, 1.393859, 1.414884, 1.435561", \
            "1.331249, 1.333221, 1.341336, 1.356185, 1.375023, 1.396049, 1.416725", \
            "1.310222, 1.312193, 1.320309, 1.335158, 1.353996, 1.375021, 1.395698", \
            "1.289578, 1.291549, 1.299665, 1.314514, 1.333352, 1.354377, 1.375054" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.473001, 1.474972, 1.483088, 1.497937, 1.516775, 1.537800, 1.558477", \
            "1.471036, 1.473007, 1.481123, 1.495972, 1.514810, 1.535835, 1.556512", \
            "1.462914, 1.464885, 1.473000, 1.487849, 1.506688, 1.527713, 1.548390", \
            "1.448065, 1.450036, 1.458151, 1.473000, 1.491839, 1.512864, 1.533541", \
            "1.429229, 1.431201, 1.439316, 1.454165, 1.473003, 1.494028, 1.514705", \
            "1.408202, 1.410173, 1.418288, 1.433137, 1.451976, 1.473001, 1.493678", \
            "1.387558, 1.389529, 1.397644, 1.412493, 1.431332, 1.452357, 1.473034" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.536118, 1.538089, 1.546204, 1.561053, 1.579892, 1.600917, 1.621594", \
            "1.534153, 1.536124, 1.544239, 1.559088, 1.577927, 1.598952, 1.619629", \
            "1.526030, 1.528002, 1.536117, 1.550966, 1.569804, 1.590829, 1.611506", \
            "1.511181, 1.513153, 1.521268, 1.536117, 1.554955, 1.575981, 1.596657", \
            "1.492346, 1.494317, 1.502432, 1.517281, 1.536120, 1.557145, 1.577822", \
            "1.471318, 1.473290, 1.481405, 1.496254, 1.515092, 1.536117, 1.556794", \
            "1.450674, 1.452646, 1.460761, 1.475610, 1.494448, 1.515473, 1.536150" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.204334, 1.206306, 1.214421, 1.229270, 1.248108, 1.269134, 1.289810", \
            "1.202369, 1.204341, 1.212456, 1.227305, 1.246144, 1.267169, 1.287846", \
            "1.194247, 1.196219, 1.204334, 1.219183, 1.238021, 1.259046, 1.279723", \
            "1.179398, 1.181370, 1.189485, 1.204334, 1.223172, 1.244197, 1.264874", \
            "1.160563, 1.162534, 1.170649, 1.185498, 1.204337, 1.225362, 1.246039", \
            "1.139535, 1.141507, 1.149622, 1.164471, 1.183309, 1.204334, 1.225011", \
            "1.118891, 1.120863, 1.128978, 1.143827, 1.162665, 1.183690, 1.204367" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.450935, 1.452907, 1.461022, 1.475871, 1.494709, 1.515734, 1.536411", \
            "1.448970, 1.450942, 1.459057, 1.473906, 1.492744, 1.513769, 1.534446", \
            "1.440848, 1.442819, 1.450935, 1.465783, 1.484622, 1.505647, 1.526324", \
            "1.425999, 1.427970, 1.436086, 1.450935, 1.469773, 1.490798, 1.511475", \
            "1.407163, 1.409135, 1.417250, 1.432099, 1.450937, 1.471962, 1.492639", \
            "1.386136, 1.388107, 1.396223, 1.411071, 1.429910, 1.450935, 1.471612", \
            "1.365492, 1.367463, 1.375579, 1.390427, 1.409266, 1.430291, 1.450968" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.548915, 1.550886, 1.559002, 1.573850, 1.592689, 1.613714, 1.634391", \
            "1.546950, 1.548921, 1.557037, 1.571886, 1.590724, 1.611749, 1.632426", \
            "1.538828, 1.540799, 1.548914, 1.563763, 1.582602, 1.603627, 1.624304", \
            "1.523979, 1.525950, 1.534065, 1.548914, 1.567753, 1.588778, 1.609455", \
            "1.505143, 1.507114, 1.515230, 1.530079, 1.548917, 1.569942, 1.590619", \
            "1.484116, 1.486087, 1.494202, 1.509051, 1.527890, 1.548915, 1.569592", \
            "1.463472, 1.465443, 1.473558, 1.488407, 1.507246, 1.528271, 1.548948" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.612031, 1.614003, 1.622118, 1.636967, 1.655806, 1.676831, 1.697508", \
            "1.610067, 1.612038, 1.620153, 1.635002, 1.653841, 1.674866, 1.695543", \
            "1.601944, 1.603916, 1.612031, 1.626880, 1.645718, 1.666743, 1.687420", \
            "1.587095, 1.589067, 1.597182, 1.612031, 1.630869, 1.651894, 1.672571", \
            "1.568260, 1.570231, 1.578346, 1.593195, 1.612034, 1.633059, 1.653736", \
            "1.547232, 1.549204, 1.557319, 1.572168, 1.591006, 1.612031, 1.632708", \
            "1.526588, 1.528560, 1.536675, 1.551524, 1.570362, 1.591387, 1.612064" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 1.395;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.431;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.487;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.559;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.646;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.683;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.698;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.738;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.746;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.758;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.783;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.811;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.811;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.838;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.838;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.847;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.903;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.910;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.916;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.949;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.975;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.010;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.049;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.090;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.110;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.113;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.167;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.174;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.190;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.254;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.267;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.332;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.521869, 11.521869, 11.521869, 11.521869, 11.521869, 11.521869, 11.521869");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.634532, 11.634532, 11.634532, 11.634532, 11.634532, 11.634532, 11.634532");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.747195, 11.747195, 11.747195, 11.747195, 11.747195, 11.747195, 11.747195");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.859857, 11.859857, 11.859857, 11.859857, 11.859857, 11.859857, 11.859857");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.972520, 11.972520, 11.972520, 11.972520, 11.972520, 11.972520, 11.972520");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.085183, 12.085183, 12.085183, 12.085183, 12.085183, 12.085183, 12.085183");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.197845, 12.197845, 12.197845, 12.197845, 12.197845, 12.197845, 12.197845");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.310508, 12.310508, 12.310508, 12.310508, 12.310508, 12.310508, 12.310508");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.018321, 0.018321, 0.018321, 0.018321, 0.018321, 0.018321, 0.018321");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.162161, 2.162161, 2.162161, 2.162161, 2.162161, 2.162161, 2.162161");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENA & TENA) + (TCENA & !TENA))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655");
        }
      }
    }
    pin(CENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003434;
      max_transition : 0.454000;
      /* CENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.225325, 0.225394, 0.229691, 0.244902, 0.267859, 0.303263, 0.341451", \
            "0.223628, 0.223697, 0.227994, 0.243205, 0.266162, 0.301736, 0.339923", \
            "0.220726, 0.220795, 0.225091, 0.240303, 0.263259, 0.299124, 0.337311", \
            "0.219484, 0.219553, 0.223850, 0.239061, 0.262017, 0.298006, 0.336194", \
            "0.220528, 0.220598, 0.224894, 0.240105, 0.263062, 0.298946, 0.337134", \
            "0.222989, 0.223059, 0.227355, 0.242567, 0.265523, 0.301161, 0.339349", \
            "0.226193, 0.226262, 0.230559, 0.245770, 0.268727, 0.304044, 0.342232" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.236439, 0.236261, 0.241866, 0.263030, 0.296645, 0.336959, 0.379390", \
            "0.234742, 0.234563, 0.240169, 0.261333, 0.294947, 0.335262, 0.377693", \
            "0.231839, 0.231661, 0.237267, 0.258431, 0.292045, 0.332360, 0.374790", \
            "0.230597, 0.230419, 0.236025, 0.257189, 0.290803, 0.331118, 0.373549", \
            "0.231642, 0.231464, 0.237069, 0.258233, 0.291848, 0.332162, 0.374593", \
            "0.234103, 0.233925, 0.239530, 0.260694, 0.294309, 0.334623, 0.377054", \
            "0.237307, 0.237128, 0.242734, 0.263898, 0.297512, 0.337827, 0.380258" \
          );
        }
      }
      /*  CLKA(R) to CENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.176201, 0.175966, 0.175006, 0.167623, 0.153534, 0.134740, 0.115121", \
            "0.178157, 0.177922, 0.176961, 0.169579, 0.155490, 0.136696, 0.117077", \
            "0.186167, 0.185932, 0.184972, 0.177589, 0.163501, 0.144707, 0.125088", \
            "0.201258, 0.201022, 0.200062, 0.192680, 0.178591, 0.159797, 0.140178", \
            "0.220641, 0.220406, 0.219446, 0.212063, 0.197974, 0.179180, 0.159561", \
            "0.243535, 0.243300, 0.242340, 0.234957, 0.220869, 0.202075, 0.182456", \
            "0.266600, 0.266365, 0.265405, 0.258022, 0.243933, 0.225139, 0.205520" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.175554, 0.175081, 0.173818, 0.166514, 0.152496, 0.133286, 0.112988", \
            "0.177510, 0.177037, 0.175774, 0.168470, 0.154452, 0.135242, 0.114944", \
            "0.185521, 0.185048, 0.183785, 0.176481, 0.162463, 0.143253, 0.122955", \
            "0.200611, 0.200138, 0.198875, 0.191571, 0.177553, 0.158343, 0.138045", \
            "0.219994, 0.219521, 0.218258, 0.210954, 0.196936, 0.177726, 0.157428", \
            "0.242889, 0.242416, 0.241153, 0.233849, 0.219831, 0.200621, 0.180323", \
            "0.265953, 0.265481, 0.264217, 0.256913, 0.242895, 0.223685, 0.203387" \
          );
        }
      }
      /* CENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /* CENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.501927, 0.502105, 0.496499, 0.475335, 0.441721, 0.401406, 0.358975", \
            "0.503624, 0.503802, 0.498197, 0.477033, 0.443418, 0.403104, 0.360673", \
            "0.506526, 0.506704, 0.501099, 0.479935, 0.446320, 0.406006, 0.363575", \
            "0.507768, 0.507946, 0.502341, 0.481177, 0.447562, 0.407248, 0.364817", \
            "0.506723, 0.506902, 0.501296, 0.480132, 0.446518, 0.406203, 0.363772", \
            "0.504262, 0.504440, 0.498835, 0.477671, 0.444057, 0.403742, 0.361311", \
            "0.501059, 0.501237, 0.495632, 0.474468, 0.440853, 0.400539, 0.358108" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.137696, 0.137696, 0.137696, 0.137696, 0.137696, 0.137696, 0.137696");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.270766, 0.270766, 0.270766, 0.270766, 0.270766, 0.270766, 0.270766");
        }
      }
    }
    pin(WENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003181;
      max_transition : 0.454000;
      /* WENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168541, 0.170215, 0.177000, 0.190707, 0.209111, 0.230829, 0.254453", \
           "0.166586, 0.168260, 0.175044, 0.188751, 0.207155, 0.228873, 0.252498", \
           "0.158456, 0.160129, 0.166914, 0.180621, 0.199025, 0.220743, 0.244367", \
           "0.143521, 0.145195, 0.151980, 0.165687, 0.184091, 0.205809, 0.229433", \
           "0.124139, 0.125813, 0.132598, 0.146304, 0.164708, 0.186427, 0.210051", \
           "0.101128, 0.102802, 0.109586, 0.123293, 0.141697, 0.163415, 0.187039", \
           "0.077971, 0.079645, 0.086430, 0.100137, 0.118541, 0.140259, 0.163883" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168913, 0.170302, 0.176868, 0.190860, 0.210420, 0.233057, 0.256317", \
           "0.166957, 0.168346, 0.174913, 0.188905, 0.208464, 0.231101, 0.254362", \
           "0.158827, 0.160216, 0.166783, 0.180774, 0.200334, 0.222971, 0.246232", \
           "0.143893, 0.145282, 0.151848, 0.165840, 0.185400, 0.208037, 0.231297", \
           "0.124510, 0.125899, 0.132466, 0.146458, 0.166018, 0.188654, 0.211915", \
           "0.101499, 0.102888, 0.109455, 0.123447, 0.143006, 0.165643, 0.188904", \
           "0.078343, 0.079731, 0.086298, 0.100290, 0.119850, 0.142486, 0.165747" \
         );
        }
      }
      /* CLKA(R) to WENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.183002, 0.181391, 0.174401, 0.166731, 0.161454, 0.157431, 0.153945", \
           "0.184957, 0.183346, 0.176356, 0.168686, 0.163409, 0.159386, 0.155900", \
           "0.193088, 0.191477, 0.184487, 0.176817, 0.171539, 0.167517, 0.164030", \
           "0.208032, 0.206421, 0.199431, 0.191761, 0.186484, 0.182461, 0.178975", \
           "0.227411, 0.225800, 0.218810, 0.211141, 0.205863, 0.201841, 0.198354", \
           "0.250312, 0.248701, 0.241711, 0.234042, 0.228764, 0.224742, 0.221255", \
           "0.273542, 0.271931, 0.264941, 0.257272, 0.251994, 0.247972, 0.244485" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.181760, 0.180367, 0.173675, 0.165958, 0.160557, 0.156893, 0.154268", \
           "0.183715, 0.182322, 0.175630, 0.167913, 0.162512, 0.158848, 0.156223", \
           "0.191846, 0.190453, 0.183761, 0.176044, 0.170643, 0.166979, 0.164354", \
           "0.206790, 0.205397, 0.198705, 0.190988, 0.185587, 0.181923, 0.179298", \
           "0.226169, 0.224776, 0.218085, 0.210367, 0.204967, 0.201302, 0.198678", \
           "0.249070, 0.247678, 0.240986, 0.233268, 0.227868, 0.224203, 0.221579", \
           "0.272300, 0.270907, 0.264216, 0.256498, 0.251098, 0.247433, 0.244809" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.153173, 0.153173, 0.153173, 0.153173, 0.153173, 0.153173, 0.153173");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.173971, 0.173971, 0.173971, 0.173971, 0.173971, 0.173971, 0.173971");
        }
      }
    }
    bus(AA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003523;
      max_transition : 0.454000;
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230704, 0.232393, 0.239392, 0.253610, 0.273554, 0.299395, 0.328791", \
           "0.228733, 0.230421, 0.237421, 0.251639, 0.271582, 0.297424, 0.326819", \
           "0.220617, 0.222306, 0.229306, 0.243524, 0.263467, 0.289309, 0.318704", \
           "0.205768, 0.207457, 0.214457, 0.228675, 0.248618, 0.274460, 0.303855", \
           "0.186930, 0.188619, 0.195618, 0.209836, 0.229780, 0.255621, 0.285017", \
           "0.165905, 0.167594, 0.174593, 0.188811, 0.208755, 0.234596, 0.263992", \
           "0.145228, 0.146917, 0.153916, 0.168134, 0.188078, 0.213919, 0.243315" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.232188, 0.233536, 0.239971, 0.253515, 0.273464, 0.298718, 0.325735", \
           "0.230216, 0.231565, 0.238000, 0.251543, 0.271493, 0.296746, 0.323764", \
           "0.222101, 0.223449, 0.229884, 0.243428, 0.263378, 0.288631, 0.315648", \
           "0.207252, 0.208600, 0.215035, 0.228579, 0.248529, 0.273782, 0.300799", \
           "0.188414, 0.189762, 0.196197, 0.209741, 0.229690, 0.254944, 0.281961", \
           "0.167389, 0.168737, 0.175172, 0.188716, 0.208665, 0.233918, 0.260936", \
           "0.146712, 0.148060, 0.154495, 0.168039, 0.187988, 0.213242, 0.240259" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.187532, 0.185898, 0.178056, 0.168349, 0.160692, 0.154301, 0.147155", \
           "0.189491, 0.187856, 0.180014, 0.170307, 0.162650, 0.156260, 0.149113", \
           "0.197641, 0.196006, 0.188164, 0.178458, 0.170800, 0.164410, 0.157263", \
           "0.212577, 0.210943, 0.203101, 0.193394, 0.185737, 0.179346, 0.172200", \
           "0.231976, 0.230342, 0.222499, 0.212793, 0.205135, 0.198745, 0.191599", \
           "0.254908, 0.253273, 0.245431, 0.235725, 0.228067, 0.221677, 0.214530", \
           "0.278080, 0.276446, 0.268604, 0.258897, 0.251240, 0.244849, 0.237703" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.182134, 0.180754, 0.173670, 0.164521, 0.157944, 0.153764, 0.150791", \
           "0.184093, 0.182713, 0.175628, 0.166479, 0.159902, 0.155722, 0.152749", \
           "0.192243, 0.190863, 0.183778, 0.174630, 0.168053, 0.163872, 0.160899", \
           "0.207179, 0.205799, 0.198715, 0.189566, 0.182989, 0.178808, 0.175835", \
           "0.226578, 0.225198, 0.218113, 0.208965, 0.202388, 0.198207, 0.195234", \
           "0.249510, 0.248130, 0.241045, 0.231896, 0.225319, 0.221139, 0.218166", \
           "0.272682, 0.271302, 0.264218, 0.255069, 0.248492, 0.244312, 0.241339" \
         );
        }
      }
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230704, 0.232393, 0.239392, 0.253610, 0.273554, 0.299395, 0.328791", \
           "0.228733, 0.230421, 0.237421, 0.251639, 0.271582, 0.297424, 0.326819", \
           "0.220617, 0.222306, 0.229306, 0.243524, 0.263467, 0.289309, 0.318704", \
           "0.205768, 0.207457, 0.214457, 0.228675, 0.248618, 0.274460, 0.303855", \
           "0.186930, 0.188619, 0.195618, 0.209836, 0.229780, 0.255621, 0.285017", \
           "0.165905, 0.167594, 0.174593, 0.188811, 0.208755, 0.234596, 0.263992", \
           "0.145228, 0.146917, 0.153916, 0.168134, 0.188078, 0.213919, 0.243315" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.232188, 0.233536, 0.239971, 0.253515, 0.273464, 0.298718, 0.325735", \
           "0.230216, 0.231565, 0.238000, 0.251543, 0.271493, 0.296746, 0.323764", \
           "0.222101, 0.223449, 0.229884, 0.243428, 0.263378, 0.288631, 0.315648", \
           "0.207252, 0.208600, 0.215035, 0.228579, 0.248529, 0.273782, 0.300799", \
           "0.188414, 0.189762, 0.196197, 0.209741, 0.229690, 0.254944, 0.281961", \
           "0.167389, 0.168737, 0.175172, 0.188716, 0.208665, 0.233918, 0.260936", \
           "0.146712, 0.148060, 0.154495, 0.168039, 0.187988, 0.213242, 0.240259" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.187532, 0.185898, 0.178056, 0.168349, 0.160692, 0.154301, 0.147155", \
           "0.189491, 0.187856, 0.180014, 0.170307, 0.162650, 0.156260, 0.149113", \
           "0.197641, 0.196006, 0.188164, 0.178458, 0.170800, 0.164410, 0.157263", \
           "0.212577, 0.210943, 0.203101, 0.193394, 0.185737, 0.179346, 0.172200", \
           "0.231976, 0.230342, 0.222499, 0.212793, 0.205135, 0.198745, 0.191599", \
           "0.254908, 0.253273, 0.245431, 0.235725, 0.228067, 0.221677, 0.214530", \
           "0.278080, 0.276446, 0.268604, 0.258897, 0.251240, 0.244849, 0.237703" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.182134, 0.180754, 0.173670, 0.164521, 0.157944, 0.153764, 0.150791", \
           "0.184093, 0.182713, 0.175628, 0.166479, 0.159902, 0.155722, 0.152749", \
           "0.192243, 0.190863, 0.183778, 0.174630, 0.168053, 0.163872, 0.160899", \
           "0.207179, 0.205799, 0.198715, 0.189566, 0.182989, 0.178808, 0.175835", \
           "0.226578, 0.225198, 0.218113, 0.208965, 0.202388, 0.198207, 0.195234", \
           "0.249510, 0.248130, 0.241045, 0.231896, 0.225319, 0.221139, 0.218166", \
           "0.272682, 0.271302, 0.264218, 0.255069, 0.248492, 0.244312, 0.241339" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415");
        }
      }
    }
    bus(DA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004139;
      max_transition : 0.454000;
      memory_write() {
        address : AA;
        clocked_on : "CLKA";
      }
      /* DA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.044573, 0.046402, 0.052892, 0.065144, 0.083090, 0.107485, 0.134829", \
           "0.042878, 0.044706, 0.051196, 0.063448, 0.081395, 0.105790, 0.133133", \
           "0.035899, 0.037727, 0.044217, 0.056469, 0.074416, 0.098811, 0.126154", \
           "0.023129, 0.024957, 0.031447, 0.043699, 0.061645, 0.086041, 0.113384", \
           "0.006928, 0.008756, 0.015246, 0.027498, 0.045444, 0.069840, 0.097183", \
           "0.000000, 0.000000, 0.000000, 0.009417, 0.027363, 0.051758, 0.079101", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009581, 0.033976, 0.061319" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.051829, 0.053955, 0.061502, 0.075749, 0.096616, 0.124983, 0.156777", \
           "0.049858, 0.051984, 0.059531, 0.073777, 0.094645, 0.123011, 0.154806", \
           "0.041743, 0.043869, 0.051415, 0.065662, 0.086530, 0.114896, 0.146691", \
           "0.026894, 0.029020, 0.036566, 0.050813, 0.071681, 0.100047, 0.131842", \
           "0.008055, 0.010181, 0.017728, 0.031975, 0.052842, 0.081209, 0.113003", \
           "0.000000, 0.000000, 0.000000, 0.010950, 0.031817, 0.060184, 0.091978", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.011140, 0.039507, 0.071301" \
         );
        }
      }
      /* CLKA(R) to DA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.227989, 0.225821, 0.217379, 0.203878, 0.190738, 0.178139, 0.166168", \
           "0.229946, 0.227778, 0.219337, 0.205835, 0.192695, 0.180096, 0.168125", \
           "0.238080, 0.235912, 0.227470, 0.213969, 0.200828, 0.188230, 0.176259", \
           "0.252873, 0.250704, 0.242263, 0.228762, 0.215621, 0.203023, 0.191052", \
           "0.272502, 0.270334, 0.261893, 0.248391, 0.235251, 0.222652, 0.210681", \
           "0.295259, 0.293090, 0.284649, 0.271148, 0.258007, 0.245408, 0.233437", \
           "0.318261, 0.316093, 0.307652, 0.294150, 0.281010, 0.268411, 0.256440" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.217299, 0.215187, 0.207594, 0.193908, 0.179651, 0.165435, 0.152025", \
           "0.219256, 0.217144, 0.209551, 0.195865, 0.181608, 0.167392, 0.153982", \
           "0.227390, 0.225277, 0.217685, 0.203999, 0.189742, 0.175526, 0.162116", \
           "0.242183, 0.240070, 0.232478, 0.218791, 0.204535, 0.190318, 0.176909", \
           "0.261813, 0.259700, 0.252107, 0.238421, 0.224164, 0.209948, 0.196538", \
           "0.284569, 0.282456, 0.274864, 0.261177, 0.246921, 0.232704, 0.219295", \
           "0.307572, 0.305459, 0.297866, 0.284180, 0.269923, 0.255707, 0.242297" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & !DFTRAMBYP & !WENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.063085, 0.063085, 0.063085, 0.063085, 0.063085, 0.063085, 0.063085");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.040397, 0.040397, 0.040397, 0.040397, 0.040397, 0.040397, 0.040397");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & WENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.064433, 0.064433, 0.064433, 0.064433, 0.064433, 0.064433, 0.064433");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.037937, 0.037937, 0.037937, 0.037937, 0.037937, 0.037937, 0.037937");
        }
      }
    }
    pin(CLKB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.013579;
      clock : true;
      max_transition : 0.454000;
      min_pulse_width_high : 0.214;
      min_pulse_width_low : 0.184;
      /*min_period : 1.916;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.194482, 0.196453, 0.204568, 0.219417, 0.238256, 0.259281, 0.279958");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.194482, 0.196453, 0.204568, 0.219417, 0.238256, 0.259281, 0.279958");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.194482, 0.196453, 0.204568, 0.219417, 0.238256, 0.259281, 0.279958");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.194482, 0.196453, 0.204568, 0.219417, 0.238256, 0.259281, 0.279958");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.247772, 0.249743, 0.257858, 0.272707, 0.291546, 0.312571, 0.333248");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.247772, 0.249743, 0.257858, 0.272707, 0.291546, 0.312571, 0.333248");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.247772, 0.249743, 0.257858, 0.272707, 0.291546, 0.312571, 0.333248");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138, 0.056138");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.247772, 0.249743, 0.257858, 0.272707, 0.291546, 0.312571, 0.333248");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460, 0.052460");
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.693448, 0.695420, 0.703535, 0.718384, 0.737222, 0.758247, 0.778924", \
            "0.691483, 0.693455, 0.701570, 0.716419, 0.735257, 0.756282, 0.776959", \
            "0.683361, 0.685332, 0.693448, 0.708297, 0.727135, 0.748160, 0.768837", \
            "0.668512, 0.670484, 0.678599, 0.693448, 0.712286, 0.733311, 0.753988", \
            "0.649676, 0.651648, 0.659763, 0.674612, 0.693451, 0.714476, 0.735153", \
            "0.628649, 0.630620, 0.638736, 0.653585, 0.672423, 0.693448, 0.714125", \
            "0.608005, 0.609976, 0.618092, 0.632941, 0.651779, 0.672804, 0.693481" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.729270, 0.731241, 0.739356, 0.754205, 0.773044, 0.794069, 0.814746", \
            "0.727305, 0.729276, 0.737392, 0.752240, 0.771079, 0.792104, 0.812781", \
            "0.719182, 0.721154, 0.729269, 0.744118, 0.762956, 0.783982, 0.804658", \
            "0.704334, 0.706305, 0.714420, 0.729269, 0.748108, 0.769133, 0.789810", \
            "0.685498, 0.687469, 0.695585, 0.710434, 0.729272, 0.750297, 0.770974", \
            "0.664470, 0.666442, 0.674557, 0.689406, 0.708244, 0.729270, 0.749946", \
            "0.643826, 0.645798, 0.653913, 0.668762, 0.687601, 0.708626, 0.729303" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.783629, 0.785601, 0.793716, 0.808565, 0.827403, 0.848429, 0.869105", \
            "0.781664, 0.783636, 0.791751, 0.806600, 0.825438, 0.846464, 0.867140", \
            "0.773542, 0.775514, 0.783629, 0.798478, 0.817316, 0.838341, 0.859018", \
            "0.758693, 0.760665, 0.768780, 0.783629, 0.802467, 0.823492, 0.844169", \
            "0.739858, 0.741829, 0.749944, 0.764793, 0.783632, 0.804657, 0.825334", \
            "0.718830, 0.720802, 0.728917, 0.743766, 0.762604, 0.783629, 0.804306", \
            "0.698186, 0.700158, 0.708273, 0.723122, 0.741960, 0.762985, 0.783662" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.854485, 0.856457, 0.864572, 0.879421, 0.898259, 0.919284, 0.939961", \
            "0.852520, 0.854492, 0.862607, 0.877456, 0.896294, 0.917319, 0.937996", \
            "0.844398, 0.846369, 0.854485, 0.869334, 0.888172, 0.909197, 0.929874", \
            "0.829549, 0.831521, 0.839636, 0.854485, 0.873323, 0.894348, 0.915025", \
            "0.810713, 0.812685, 0.820800, 0.835649, 0.854487, 0.875513, 0.896189", \
            "0.789686, 0.791657, 0.799773, 0.814622, 0.833460, 0.854485, 0.875162", \
            "0.769042, 0.771013, 0.779129, 0.793978, 0.812816, 0.833841, 0.854518" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.990318, 0.992290, 1.000405, 1.015254, 1.034092, 1.055118, 1.075794", \
            "0.988353, 0.990325, 0.998440, 1.013289, 1.032127, 1.053153, 1.073829", \
            "0.980231, 0.982203, 0.990318, 1.005167, 1.024005, 1.045030, 1.065707", \
            "0.965382, 0.967354, 0.975469, 0.990318, 1.009156, 1.030181, 1.050858", \
            "0.946547, 0.948518, 0.956633, 0.971482, 0.990321, 1.011346, 1.032023", \
            "0.925519, 0.927491, 0.935606, 0.950455, 0.969293, 0.990318, 1.010995", \
            "0.904875, 0.906847, 0.914962, 0.929811, 0.948649, 0.969674, 0.990351" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.049932, 1.051903, 1.060019, 1.074867, 1.093706, 1.114731, 1.135408", \
            "1.047967, 1.049938, 1.058054, 1.072903, 1.091741, 1.112766, 1.133443", \
            "1.039845, 1.041816, 1.049931, 1.064780, 1.083619, 1.104644, 1.125321", \
            "1.024996, 1.026967, 1.035082, 1.049931, 1.068770, 1.089795, 1.110472", \
            "1.006160, 1.008131, 1.016247, 1.031096, 1.049934, 1.070959, 1.091636", \
            "0.985133, 0.987104, 0.995219, 1.010068, 1.028907, 1.049932, 1.070609", \
            "0.964489, 0.966460, 0.974575, 0.989424, 1.008263, 1.029288, 1.049965" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.128421, 1.130392, 1.138507, 1.153356, 1.172195, 1.193220, 1.213897", \
            "1.126456, 1.128427, 1.136542, 1.151391, 1.170230, 1.191255, 1.211932", \
            "1.118333, 1.120305, 1.128420, 1.143269, 1.162107, 1.183132, 1.203809", \
            "1.103484, 1.105456, 1.113571, 1.128420, 1.147258, 1.168284, 1.188960", \
            "1.084649, 1.086620, 1.094735, 1.109584, 1.128423, 1.149448, 1.170125", \
            "1.063621, 1.065593, 1.073708, 1.088557, 1.107395, 1.128420, 1.149097", \
            "1.042977, 1.044949, 1.053064, 1.067913, 1.086751, 1.107776, 1.128453" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.204334, 1.206306, 1.214421, 1.229270, 1.248108, 1.269134, 1.289810", \
            "1.202369, 1.204341, 1.212456, 1.227305, 1.246144, 1.267169, 1.287846", \
            "1.194247, 1.196219, 1.204334, 1.219183, 1.238021, 1.259046, 1.279723", \
            "1.179398, 1.181370, 1.189485, 1.204334, 1.223172, 1.244197, 1.264874", \
            "1.160563, 1.162534, 1.170649, 1.185498, 1.204337, 1.225362, 1.246039", \
            "1.139535, 1.141507, 1.149622, 1.164471, 1.183309, 1.204334, 1.225011", \
            "1.118891, 1.120863, 1.128978, 1.143827, 1.162665, 1.183690, 1.204367" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.693448, 0.695420, 0.703535, 0.718384, 0.737222, 0.758247, 0.778924", \
            "0.691483, 0.693455, 0.701570, 0.716419, 0.735257, 0.756282, 0.776959", \
            "0.683361, 0.685332, 0.693448, 0.708297, 0.727135, 0.748160, 0.768837", \
            "0.668512, 0.670484, 0.678599, 0.693448, 0.712286, 0.733311, 0.753988", \
            "0.649676, 0.651648, 0.659763, 0.674612, 0.693451, 0.714476, 0.735153", \
            "0.628649, 0.630620, 0.638736, 0.653585, 0.672423, 0.693448, 0.714125", \
            "0.608005, 0.609976, 0.618092, 0.632941, 0.651779, 0.672804, 0.693481" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.940049, 0.942020, 0.950136, 0.964985, 0.983823, 1.004848, 1.025525", \
            "0.938084, 0.940056, 0.948171, 0.963020, 0.981858, 1.002883, 1.023560", \
            "0.929962, 0.931933, 0.940048, 0.954897, 0.973736, 0.994761, 1.015438", \
            "0.915113, 0.917084, 0.925200, 0.940049, 0.958887, 0.979912, 1.000589", \
            "0.896277, 0.898249, 0.906364, 0.921213, 0.940051, 0.961076, 0.981753", \
            "0.875250, 0.877221, 0.885336, 0.900185, 0.919024, 0.940049, 0.960726", \
            "0.854606, 0.856577, 0.864692, 0.879541, 0.898380, 0.919405, 0.940082" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.038029, 1.040000, 1.048115, 1.062964, 1.081803, 1.102828, 1.123505", \
            "1.036064, 1.038035, 1.046150, 1.060999, 1.079838, 1.100863, 1.121540", \
            "1.027941, 1.029913, 1.038028, 1.052877, 1.071715, 1.092741, 1.113417", \
            "1.013093, 1.015064, 1.023179, 1.038028, 1.056867, 1.077892, 1.098569", \
            "0.994257, 0.996228, 1.004344, 1.019193, 1.038031, 1.059056, 1.079733", \
            "0.973229, 0.975201, 0.983316, 0.998165, 1.017003, 1.038029, 1.058705", \
            "0.952585, 0.954557, 0.962672, 0.977521, 0.996359, 1.017385, 1.038061" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.101145, 1.103117, 1.111232, 1.126081, 1.144919, 1.165944, 1.186621", \
            "1.099180, 1.101152, 1.109267, 1.124116, 1.142954, 1.163980, 1.184656", \
            "1.091058, 1.093030, 1.101145, 1.115994, 1.134832, 1.155857, 1.176534", \
            "1.076209, 1.078181, 1.086296, 1.101145, 1.119983, 1.141008, 1.161685", \
            "1.057374, 1.059345, 1.067460, 1.082309, 1.101148, 1.122173, 1.142850", \
            "1.036346, 1.038317, 1.046433, 1.061282, 1.080120, 1.101145, 1.121822", \
            "1.015702, 1.017674, 1.025789, 1.040638, 1.059476, 1.080501, 1.101178" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.729270, 0.731241, 0.739356, 0.754205, 0.773044, 0.794069, 0.814746", \
            "0.727305, 0.729276, 0.737392, 0.752240, 0.771079, 0.792104, 0.812781", \
            "0.719182, 0.721154, 0.729269, 0.744118, 0.762956, 0.783982, 0.804658", \
            "0.704334, 0.706305, 0.714420, 0.729269, 0.748108, 0.769133, 0.789810", \
            "0.685498, 0.687469, 0.695585, 0.710434, 0.729272, 0.750297, 0.770974", \
            "0.664470, 0.666442, 0.674557, 0.689406, 0.708244, 0.729270, 0.749946", \
            "0.643826, 0.645798, 0.653913, 0.668762, 0.687601, 0.708626, 0.729303" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.975870, 0.977842, 0.985957, 1.000806, 1.019645, 1.040670, 1.061347", \
            "0.973906, 0.975877, 0.983992, 0.998841, 1.017680, 1.038705, 1.059382", \
            "0.965783, 0.967755, 0.975870, 0.990719, 1.009557, 1.030582, 1.051259", \
            "0.950934, 0.952906, 0.961021, 0.975870, 0.994708, 1.015733, 1.036410", \
            "0.932099, 0.934070, 0.942185, 0.957034, 0.975873, 0.996898, 1.017575", \
            "0.911071, 0.913043, 0.921158, 0.936007, 0.954845, 0.975870, 0.996547", \
            "0.890427, 0.892399, 0.900514, 0.915363, 0.934201, 0.955226, 0.975903" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.073850, 1.075822, 1.083937, 1.098786, 1.117624, 1.138649, 1.159326", \
            "1.071885, 1.073857, 1.081972, 1.096821, 1.115659, 1.136684, 1.157361", \
            "1.063763, 1.065734, 1.073850, 1.088699, 1.107537, 1.128562, 1.149239", \
            "1.048914, 1.050885, 1.059001, 1.073850, 1.092688, 1.113713, 1.134390", \
            "1.030078, 1.032050, 1.040165, 1.055014, 1.073852, 1.094877, 1.115554", \
            "1.009051, 1.011022, 1.019138, 1.033987, 1.052825, 1.073850, 1.094527", \
            "0.988407, 0.990378, 0.998494, 1.013343, 1.032181, 1.053206, 1.073883" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.136967, 1.138938, 1.147054, 1.161902, 1.180741, 1.201766, 1.222443", \
            "1.135002, 1.136973, 1.145089, 1.159938, 1.178776, 1.199801, 1.220478", \
            "1.126880, 1.128851, 1.136966, 1.151815, 1.170654, 1.191679, 1.212356", \
            "1.112031, 1.114002, 1.122117, 1.136966, 1.155805, 1.176830, 1.197507", \
            "1.093195, 1.095166, 1.103282, 1.118131, 1.136969, 1.157994, 1.178671", \
            "1.072168, 1.074139, 1.082254, 1.097103, 1.115942, 1.136967, 1.157644", \
            "1.051524, 1.053495, 1.061610, 1.076459, 1.095298, 1.116323, 1.137000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.783629, 0.785601, 0.793716, 0.808565, 0.827403, 0.848429, 0.869105", \
            "0.781664, 0.783636, 0.791751, 0.806600, 0.825438, 0.846464, 0.867140", \
            "0.773542, 0.775514, 0.783629, 0.798478, 0.817316, 0.838341, 0.859018", \
            "0.758693, 0.760665, 0.768780, 0.783629, 0.802467, 0.823492, 0.844169", \
            "0.739858, 0.741829, 0.749944, 0.764793, 0.783632, 0.804657, 0.825334", \
            "0.718830, 0.720802, 0.728917, 0.743766, 0.762604, 0.783629, 0.804306", \
            "0.698186, 0.700158, 0.708273, 0.723122, 0.741960, 0.762985, 0.783662" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.030230, 1.032202, 1.040317, 1.055166, 1.074004, 1.095029, 1.115706", \
            "1.028265, 1.030237, 1.038352, 1.053201, 1.072039, 1.093064, 1.113741", \
            "1.020143, 1.022114, 1.030229, 1.045078, 1.063917, 1.084942, 1.105619", \
            "1.005294, 1.007265, 1.015381, 1.030230, 1.049068, 1.070093, 1.090770", \
            "0.986458, 0.988430, 0.996545, 1.011394, 1.030232, 1.051257, 1.071934", \
            "0.965431, 0.967402, 0.975517, 0.990366, 1.009205, 1.030230, 1.050907", \
            "0.944787, 0.946758, 0.954874, 0.969722, 0.988561, 1.009586, 1.030263" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.128210, 1.130181, 1.138297, 1.153145, 1.171984, 1.193009, 1.213686", \
            "1.126245, 1.128216, 1.136332, 1.151181, 1.170019, 1.191044, 1.211721", \
            "1.118123, 1.120094, 1.128209, 1.143058, 1.161897, 1.182922, 1.203599", \
            "1.103274, 1.105245, 1.113360, 1.128209, 1.147048, 1.168073, 1.188750", \
            "1.084438, 1.086409, 1.094525, 1.109374, 1.128212, 1.149237, 1.169914", \
            "1.063411, 1.065382, 1.073497, 1.088346, 1.107185, 1.128210, 1.148887", \
            "1.042767, 1.044738, 1.052853, 1.067702, 1.086541, 1.107566, 1.128243" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.191326, 1.193298, 1.201413, 1.216262, 1.235100, 1.256126, 1.276802", \
            "1.189362, 1.191333, 1.199448, 1.214297, 1.233136, 1.254161, 1.274838", \
            "1.181239, 1.183211, 1.191326, 1.206175, 1.225013, 1.246038, 1.266715", \
            "1.166390, 1.168362, 1.176477, 1.191326, 1.210164, 1.231189, 1.251866", \
            "1.147555, 1.149526, 1.157641, 1.172490, 1.191329, 1.212354, 1.233031", \
            "1.126527, 1.128499, 1.136614, 1.151463, 1.170301, 1.191326, 1.212003", \
            "1.105883, 1.107855, 1.115970, 1.130819, 1.149657, 1.170682, 1.191359" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.854485, 0.856457, 0.864572, 0.879421, 0.898259, 0.919284, 0.939961", \
            "0.852520, 0.854492, 0.862607, 0.877456, 0.896294, 0.917319, 0.937996", \
            "0.844398, 0.846369, 0.854485, 0.869334, 0.888172, 0.909197, 0.929874", \
            "0.829549, 0.831521, 0.839636, 0.854485, 0.873323, 0.894348, 0.915025", \
            "0.810713, 0.812685, 0.820800, 0.835649, 0.854487, 0.875513, 0.896189", \
            "0.789686, 0.791657, 0.799773, 0.814622, 0.833460, 0.854485, 0.875162", \
            "0.769042, 0.771013, 0.779129, 0.793978, 0.812816, 0.833841, 0.854518" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.101086, 1.103057, 1.111173, 1.126022, 1.144860, 1.165885, 1.186562", \
            "1.099121, 1.101092, 1.109208, 1.124057, 1.142895, 1.163920, 1.184597", \
            "1.090999, 1.092970, 1.101085, 1.115934, 1.134773, 1.155798, 1.176475", \
            "1.076150, 1.078121, 1.086236, 1.101085, 1.119924, 1.140949, 1.161626", \
            "1.057314, 1.059286, 1.067401, 1.082250, 1.101088, 1.122113, 1.142790", \
            "1.036287, 1.038258, 1.046373, 1.061222, 1.080061, 1.101086, 1.121763", \
            "1.015643, 1.017614, 1.025729, 1.040578, 1.059417, 1.080442, 1.101119" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.199066, 1.201037, 1.209152, 1.224001, 1.242840, 1.263865, 1.284542", \
            "1.197101, 1.199072, 1.207187, 1.222036, 1.240875, 1.261900, 1.282577", \
            "1.188978, 1.190950, 1.199065, 1.213914, 1.232752, 1.253777, 1.274454", \
            "1.174130, 1.176101, 1.184216, 1.199065, 1.217904, 1.238929, 1.259606", \
            "1.155294, 1.157265, 1.165380, 1.180229, 1.199068, 1.220093, 1.240770", \
            "1.134266, 1.136238, 1.144353, 1.159202, 1.178040, 1.199065, 1.219742", \
            "1.113622, 1.115594, 1.123709, 1.138558, 1.157396, 1.178421, 1.199098" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.262182, 1.264154, 1.272269, 1.287118, 1.305956, 1.326981, 1.347658", \
            "1.260217, 1.262189, 1.270304, 1.285153, 1.303991, 1.325016, 1.345693", \
            "1.252095, 1.254066, 1.262182, 1.277031, 1.295869, 1.316894, 1.337571", \
            "1.237246, 1.239218, 1.247333, 1.262182, 1.281020, 1.302045, 1.322722", \
            "1.218410, 1.220382, 1.228497, 1.243346, 1.262184, 1.283210, 1.303886", \
            "1.197383, 1.199354, 1.207470, 1.222319, 1.241157, 1.262182, 1.282859", \
            "1.176739, 1.178710, 1.186826, 1.201675, 1.220513, 1.241538, 1.262215" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.990318, 0.992290, 1.000405, 1.015254, 1.034092, 1.055118, 1.075794", \
            "0.988353, 0.990325, 0.998440, 1.013289, 1.032127, 1.053153, 1.073829", \
            "0.980231, 0.982203, 0.990318, 1.005167, 1.024005, 1.045030, 1.065707", \
            "0.965382, 0.967354, 0.975469, 0.990318, 1.009156, 1.030181, 1.050858", \
            "0.946547, 0.948518, 0.956633, 0.971482, 0.990321, 1.011346, 1.032023", \
            "0.925519, 0.927491, 0.935606, 0.950455, 0.969293, 0.990318, 1.010995", \
            "0.904875, 0.906847, 0.914962, 0.929811, 0.948649, 0.969674, 0.990351" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.236919, 1.238891, 1.247006, 1.261855, 1.280693, 1.301718, 1.322395", \
            "1.234954, 1.236926, 1.245041, 1.259890, 1.278728, 1.299753, 1.320430", \
            "1.226832, 1.228803, 1.236918, 1.251767, 1.270606, 1.291631, 1.312308", \
            "1.211983, 1.213954, 1.222070, 1.236919, 1.255757, 1.276782, 1.297459", \
            "1.193147, 1.195119, 1.203234, 1.218083, 1.236921, 1.257946, 1.278623", \
            "1.172120, 1.174091, 1.182206, 1.197055, 1.215894, 1.236919, 1.257596", \
            "1.151476, 1.153447, 1.161562, 1.176411, 1.195250, 1.216275, 1.236952" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.334899, 1.336870, 1.344985, 1.359834, 1.378673, 1.399698, 1.420375", \
            "1.332934, 1.334905, 1.343021, 1.357869, 1.376708, 1.397733, 1.418410", \
            "1.324812, 1.326783, 1.334898, 1.349747, 1.368586, 1.389611, 1.410288", \
            "1.309963, 1.311934, 1.320049, 1.334898, 1.353737, 1.374762, 1.395439", \
            "1.291127, 1.293098, 1.301214, 1.316063, 1.334901, 1.355926, 1.376603", \
            "1.270100, 1.272071, 1.280186, 1.295035, 1.313874, 1.334899, 1.355576", \
            "1.249456, 1.251427, 1.259542, 1.274391, 1.293230, 1.314255, 1.334932" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.398015, 1.399987, 1.408102, 1.422951, 1.441789, 1.462815, 1.483491", \
            "1.396050, 1.398022, 1.406137, 1.420986, 1.439825, 1.460850, 1.481527", \
            "1.387928, 1.389900, 1.398015, 1.412864, 1.431702, 1.452727, 1.473404", \
            "1.373079, 1.375051, 1.383166, 1.398015, 1.416853, 1.437878, 1.458555", \
            "1.354244, 1.356215, 1.364330, 1.379179, 1.398018, 1.419043, 1.439720", \
            "1.333216, 1.335188, 1.343303, 1.358152, 1.376990, 1.398015, 1.418692", \
            "1.312572, 1.314544, 1.322659, 1.337508, 1.356346, 1.377371, 1.398048" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.049932, 1.051903, 1.060019, 1.074867, 1.093706, 1.114731, 1.135408", \
            "1.047967, 1.049938, 1.058054, 1.072903, 1.091741, 1.112766, 1.133443", \
            "1.039845, 1.041816, 1.049931, 1.064780, 1.083619, 1.104644, 1.125321", \
            "1.024996, 1.026967, 1.035082, 1.049931, 1.068770, 1.089795, 1.110472", \
            "1.006160, 1.008131, 1.016247, 1.031096, 1.049934, 1.070959, 1.091636", \
            "0.985133, 0.987104, 0.995219, 1.010068, 1.028907, 1.049932, 1.070609", \
            "0.964489, 0.966460, 0.974575, 0.989424, 1.008263, 1.029288, 1.049965" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.296533, 1.298504, 1.306619, 1.321468, 1.340307, 1.361332, 1.382009", \
            "1.294568, 1.296539, 1.304654, 1.319503, 1.338342, 1.359367, 1.380044", \
            "1.286445, 1.288417, 1.296532, 1.311381, 1.330219, 1.351244, 1.371921", \
            "1.271596, 1.273568, 1.281683, 1.296532, 1.315370, 1.336395, 1.357072", \
            "1.252761, 1.254732, 1.262847, 1.277696, 1.296535, 1.317560, 1.338237", \
            "1.231733, 1.233705, 1.241820, 1.256669, 1.275507, 1.296532, 1.317209", \
            "1.211089, 1.213061, 1.221176, 1.236025, 1.254863, 1.275888, 1.296565" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.394512, 1.396484, 1.404599, 1.419448, 1.438286, 1.459311, 1.479988", \
            "1.392547, 1.394519, 1.402634, 1.417483, 1.436321, 1.457346, 1.478023", \
            "1.384425, 1.386396, 1.394512, 1.409361, 1.428199, 1.449224, 1.469901", \
            "1.369576, 1.371548, 1.379663, 1.394512, 1.413350, 1.434375, 1.455052", \
            "1.350740, 1.352712, 1.360827, 1.375676, 1.394514, 1.415539, 1.436216", \
            "1.329713, 1.331684, 1.339800, 1.354649, 1.373487, 1.394512, 1.415189", \
            "1.309069, 1.311040, 1.319156, 1.334005, 1.352843, 1.373868, 1.394545" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.457629, 1.459600, 1.467716, 1.482565, 1.501403, 1.522428, 1.543105", \
            "1.455664, 1.457635, 1.465751, 1.480600, 1.499438, 1.520463, 1.541140", \
            "1.447542, 1.449513, 1.457628, 1.472477, 1.491316, 1.512341, 1.533018", \
            "1.432693, 1.434664, 1.442779, 1.457628, 1.476467, 1.497492, 1.518169", \
            "1.413857, 1.415828, 1.423944, 1.438793, 1.457631, 1.478656, 1.499333", \
            "1.392830, 1.394801, 1.402916, 1.417765, 1.436604, 1.457629, 1.478306", \
            "1.372186, 1.374157, 1.382272, 1.397121, 1.415960, 1.436985, 1.457662" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.128421, 1.130392, 1.138507, 1.153356, 1.172195, 1.193220, 1.213897", \
            "1.126456, 1.128427, 1.136542, 1.151391, 1.170230, 1.191255, 1.211932", \
            "1.118333, 1.120305, 1.128420, 1.143269, 1.162107, 1.183132, 1.203809", \
            "1.103484, 1.105456, 1.113571, 1.128420, 1.147258, 1.168284, 1.188960", \
            "1.084649, 1.086620, 1.094735, 1.109584, 1.128423, 1.149448, 1.170125", \
            "1.063621, 1.065593, 1.073708, 1.088557, 1.107395, 1.128420, 1.149097", \
            "1.042977, 1.044949, 1.053064, 1.067913, 1.086751, 1.107776, 1.128453" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.375021, 1.376993, 1.385108, 1.399957, 1.418795, 1.439820, 1.460497", \
            "1.373056, 1.375028, 1.383143, 1.397992, 1.416830, 1.437855, 1.458532", \
            "1.364934, 1.366905, 1.375021, 1.389870, 1.408708, 1.429733, 1.450410", \
            "1.350085, 1.352057, 1.360172, 1.375021, 1.393859, 1.414884, 1.435561", \
            "1.331249, 1.333221, 1.341336, 1.356185, 1.375023, 1.396049, 1.416725", \
            "1.310222, 1.312193, 1.320309, 1.335158, 1.353996, 1.375021, 1.395698", \
            "1.289578, 1.291549, 1.299665, 1.314514, 1.333352, 1.354377, 1.375054" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.473001, 1.474972, 1.483088, 1.497937, 1.516775, 1.537800, 1.558477", \
            "1.471036, 1.473007, 1.481123, 1.495972, 1.514810, 1.535835, 1.556512", \
            "1.462914, 1.464885, 1.473000, 1.487849, 1.506688, 1.527713, 1.548390", \
            "1.448065, 1.450036, 1.458151, 1.473000, 1.491839, 1.512864, 1.533541", \
            "1.429229, 1.431201, 1.439316, 1.454165, 1.473003, 1.494028, 1.514705", \
            "1.408202, 1.410173, 1.418288, 1.433137, 1.451976, 1.473001, 1.493678", \
            "1.387558, 1.389529, 1.397644, 1.412493, 1.431332, 1.452357, 1.473034" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.536118, 1.538089, 1.546204, 1.561053, 1.579892, 1.600917, 1.621594", \
            "1.534153, 1.536124, 1.544239, 1.559088, 1.577927, 1.598952, 1.619629", \
            "1.526030, 1.528002, 1.536117, 1.550966, 1.569804, 1.590829, 1.611506", \
            "1.511181, 1.513153, 1.521268, 1.536117, 1.554955, 1.575981, 1.596657", \
            "1.492346, 1.494317, 1.502432, 1.517281, 1.536120, 1.557145, 1.577822", \
            "1.471318, 1.473290, 1.481405, 1.496254, 1.515092, 1.536117, 1.556794", \
            "1.450674, 1.452646, 1.460761, 1.475610, 1.494448, 1.515473, 1.536150" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.204334, 1.206306, 1.214421, 1.229270, 1.248108, 1.269134, 1.289810", \
            "1.202369, 1.204341, 1.212456, 1.227305, 1.246144, 1.267169, 1.287846", \
            "1.194247, 1.196219, 1.204334, 1.219183, 1.238021, 1.259046, 1.279723", \
            "1.179398, 1.181370, 1.189485, 1.204334, 1.223172, 1.244197, 1.264874", \
            "1.160563, 1.162534, 1.170649, 1.185498, 1.204337, 1.225362, 1.246039", \
            "1.139535, 1.141507, 1.149622, 1.164471, 1.183309, 1.204334, 1.225011", \
            "1.118891, 1.120863, 1.128978, 1.143827, 1.162665, 1.183690, 1.204367" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.450935, 1.452907, 1.461022, 1.475871, 1.494709, 1.515734, 1.536411", \
            "1.448970, 1.450942, 1.459057, 1.473906, 1.492744, 1.513769, 1.534446", \
            "1.440848, 1.442819, 1.450935, 1.465783, 1.484622, 1.505647, 1.526324", \
            "1.425999, 1.427970, 1.436086, 1.450935, 1.469773, 1.490798, 1.511475", \
            "1.407163, 1.409135, 1.417250, 1.432099, 1.450937, 1.471962, 1.492639", \
            "1.386136, 1.388107, 1.396223, 1.411071, 1.429910, 1.450935, 1.471612", \
            "1.365492, 1.367463, 1.375579, 1.390427, 1.409266, 1.430291, 1.450968" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.548915, 1.550886, 1.559002, 1.573850, 1.592689, 1.613714, 1.634391", \
            "1.546950, 1.548921, 1.557037, 1.571886, 1.590724, 1.611749, 1.632426", \
            "1.538828, 1.540799, 1.548914, 1.563763, 1.582602, 1.603627, 1.624304", \
            "1.523979, 1.525950, 1.534065, 1.548914, 1.567753, 1.588778, 1.609455", \
            "1.505143, 1.507114, 1.515230, 1.530079, 1.548917, 1.569942, 1.590619", \
            "1.484116, 1.486087, 1.494202, 1.509051, 1.527890, 1.548915, 1.569592", \
            "1.463472, 1.465443, 1.473558, 1.488407, 1.507246, 1.528271, 1.548948" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.612031, 1.614003, 1.622118, 1.636967, 1.655806, 1.676831, 1.697508", \
            "1.610067, 1.612038, 1.620153, 1.635002, 1.653841, 1.674866, 1.695543", \
            "1.601944, 1.603916, 1.612031, 1.626880, 1.645718, 1.666743, 1.687420", \
            "1.587095, 1.589067, 1.597182, 1.612031, 1.630869, 1.651894, 1.672571", \
            "1.568260, 1.570231, 1.578346, 1.593195, 1.612034, 1.633059, 1.653736", \
            "1.547232, 1.549204, 1.557319, 1.572168, 1.591006, 1.612031, 1.632708", \
            "1.526588, 1.528560, 1.536675, 1.551524, 1.570362, 1.591387, 1.612064" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 1.395;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.431;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.487;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.559;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.646;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.683;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.698;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.738;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.746;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.758;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.783;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.811;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.811;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.838;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.838;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.847;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.903;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.910;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.916;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.949;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.975;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.010;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.049;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.090;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.110;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.113;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.167;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.174;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.190;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.254;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.267;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.332;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.521869, 11.521869, 11.521869, 11.521869, 11.521869, 11.521869, 11.521869");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.634532, 11.634532, 11.634532, 11.634532, 11.634532, 11.634532, 11.634532");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.747195, 11.747195, 11.747195, 11.747195, 11.747195, 11.747195, 11.747195");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.859857, 11.859857, 11.859857, 11.859857, 11.859857, 11.859857, 11.859857");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.972520, 11.972520, 11.972520, 11.972520, 11.972520, 11.972520, 11.972520");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.085183, 12.085183, 12.085183, 12.085183, 12.085183, 12.085183, 12.085183");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.197845, 12.197845, 12.197845, 12.197845, 12.197845, 12.197845, 12.197845");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.310508, 12.310508, 12.310508, 12.310508, 12.310508, 12.310508, 12.310508");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276, 12.661276");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205, 12.785205");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134, 12.909134");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063, 13.033063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992, 13.156992");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921, 13.280921");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850, 13.404850");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779, 13.528779");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.018321, 0.018321, 0.018321, 0.018321, 0.018321, 0.018321, 0.018321");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.162161, 2.162161, 2.162161, 2.162161, 2.162161, 2.162161, 2.162161");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757, 0.026757");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENB & TENB) + (TCENB & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655, 0.016655");
        }
      }
    }
    pin(CENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003434;
      max_transition : 0.454000;
      /* CENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.225325, 0.225394, 0.229691, 0.244902, 0.267859, 0.303263, 0.341451", \
            "0.223628, 0.223697, 0.227994, 0.243205, 0.266162, 0.301736, 0.339923", \
            "0.220726, 0.220795, 0.225091, 0.240303, 0.263259, 0.299124, 0.337311", \
            "0.219484, 0.219553, 0.223850, 0.239061, 0.262017, 0.298006, 0.336194", \
            "0.220528, 0.220598, 0.224894, 0.240105, 0.263062, 0.298946, 0.337134", \
            "0.222989, 0.223059, 0.227355, 0.242567, 0.265523, 0.301161, 0.339349", \
            "0.226193, 0.226262, 0.230559, 0.245770, 0.268727, 0.304044, 0.342232" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.236439, 0.236261, 0.241866, 0.263030, 0.296645, 0.336959, 0.379390", \
            "0.234742, 0.234563, 0.240169, 0.261333, 0.294947, 0.335262, 0.377693", \
            "0.231839, 0.231661, 0.237267, 0.258431, 0.292045, 0.332360, 0.374790", \
            "0.230597, 0.230419, 0.236025, 0.257189, 0.290803, 0.331118, 0.373549", \
            "0.231642, 0.231464, 0.237069, 0.258233, 0.291848, 0.332162, 0.374593", \
            "0.234103, 0.233925, 0.239530, 0.260694, 0.294309, 0.334623, 0.377054", \
            "0.237307, 0.237128, 0.242734, 0.263898, 0.297512, 0.337827, 0.380258" \
          );
        }
      }
      /*  CLKB(R) to CENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.176201, 0.175966, 0.175006, 0.167623, 0.153534, 0.134740, 0.115121", \
            "0.178157, 0.177922, 0.176961, 0.169579, 0.155490, 0.136696, 0.117077", \
            "0.186167, 0.185932, 0.184972, 0.177589, 0.163501, 0.144707, 0.125088", \
            "0.201258, 0.201022, 0.200062, 0.192680, 0.178591, 0.159797, 0.140178", \
            "0.220641, 0.220406, 0.219446, 0.212063, 0.197974, 0.179180, 0.159561", \
            "0.243535, 0.243300, 0.242340, 0.234957, 0.220869, 0.202075, 0.182456", \
            "0.266600, 0.266365, 0.265405, 0.258022, 0.243933, 0.225139, 0.205520" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.175554, 0.175081, 0.173818, 0.166514, 0.152496, 0.133286, 0.112988", \
            "0.177510, 0.177037, 0.175774, 0.168470, 0.154452, 0.135242, 0.114944", \
            "0.185521, 0.185048, 0.183785, 0.176481, 0.162463, 0.143253, 0.122955", \
            "0.200611, 0.200138, 0.198875, 0.191571, 0.177553, 0.158343, 0.138045", \
            "0.219994, 0.219521, 0.218258, 0.210954, 0.196936, 0.177726, 0.157428", \
            "0.242889, 0.242416, 0.241153, 0.233849, 0.219831, 0.200621, 0.180323", \
            "0.265953, 0.265481, 0.264217, 0.256913, 0.242895, 0.223685, 0.203387" \
          );
        }
      }
      /* CENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /* CENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.501927, 0.502105, 0.496499, 0.475335, 0.441721, 0.401406, 0.358975", \
            "0.503624, 0.503802, 0.498197, 0.477033, 0.443418, 0.403104, 0.360673", \
            "0.506526, 0.506704, 0.501099, 0.479935, 0.446320, 0.406006, 0.363575", \
            "0.507768, 0.507946, 0.502341, 0.481177, 0.447562, 0.407248, 0.364817", \
            "0.506723, 0.506902, 0.501296, 0.480132, 0.446518, 0.406203, 0.363772", \
            "0.504262, 0.504440, 0.498835, 0.477671, 0.444057, 0.403742, 0.361311", \
            "0.501059, 0.501237, 0.495632, 0.474468, 0.440853, 0.400539, 0.358108" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.137696, 0.137696, 0.137696, 0.137696, 0.137696, 0.137696, 0.137696");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.270766, 0.270766, 0.270766, 0.270766, 0.270766, 0.270766, 0.270766");
        }
      }
    }
    pin(WENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003181;
      max_transition : 0.454000;
      /* WENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168541, 0.170215, 0.177000, 0.190707, 0.209111, 0.230829, 0.254453", \
           "0.166586, 0.168260, 0.175044, 0.188751, 0.207155, 0.228873, 0.252498", \
           "0.158456, 0.160129, 0.166914, 0.180621, 0.199025, 0.220743, 0.244367", \
           "0.143521, 0.145195, 0.151980, 0.165687, 0.184091, 0.205809, 0.229433", \
           "0.124139, 0.125813, 0.132598, 0.146304, 0.164708, 0.186427, 0.210051", \
           "0.101128, 0.102802, 0.109586, 0.123293, 0.141697, 0.163415, 0.187039", \
           "0.077971, 0.079645, 0.086430, 0.100137, 0.118541, 0.140259, 0.163883" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168913, 0.170302, 0.176868, 0.190860, 0.210420, 0.233057, 0.256317", \
           "0.166957, 0.168346, 0.174913, 0.188905, 0.208464, 0.231101, 0.254362", \
           "0.158827, 0.160216, 0.166783, 0.180774, 0.200334, 0.222971, 0.246232", \
           "0.143893, 0.145282, 0.151848, 0.165840, 0.185400, 0.208037, 0.231297", \
           "0.124510, 0.125899, 0.132466, 0.146458, 0.166018, 0.188654, 0.211915", \
           "0.101499, 0.102888, 0.109455, 0.123447, 0.143006, 0.165643, 0.188904", \
           "0.078343, 0.079731, 0.086298, 0.100290, 0.119850, 0.142486, 0.165747" \
         );
        }
      }
      /* CLKB(R) to WENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.183002, 0.181391, 0.174401, 0.166731, 0.161454, 0.157431, 0.153945", \
           "0.184957, 0.183346, 0.176356, 0.168686, 0.163409, 0.159386, 0.155900", \
           "0.193088, 0.191477, 0.184487, 0.176817, 0.171539, 0.167517, 0.164030", \
           "0.208032, 0.206421, 0.199431, 0.191761, 0.186484, 0.182461, 0.178975", \
           "0.227411, 0.225800, 0.218810, 0.211141, 0.205863, 0.201841, 0.198354", \
           "0.250312, 0.248701, 0.241711, 0.234042, 0.228764, 0.224742, 0.221255", \
           "0.273542, 0.271931, 0.264941, 0.257272, 0.251994, 0.247972, 0.244485" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.181760, 0.180367, 0.173675, 0.165958, 0.160557, 0.156893, 0.154268", \
           "0.183715, 0.182322, 0.175630, 0.167913, 0.162512, 0.158848, 0.156223", \
           "0.191846, 0.190453, 0.183761, 0.176044, 0.170643, 0.166979, 0.164354", \
           "0.206790, 0.205397, 0.198705, 0.190988, 0.185587, 0.181923, 0.179298", \
           "0.226169, 0.224776, 0.218085, 0.210367, 0.204967, 0.201302, 0.198678", \
           "0.249070, 0.247678, 0.240986, 0.233268, 0.227868, 0.224203, 0.221579", \
           "0.272300, 0.270907, 0.264216, 0.256498, 0.251098, 0.247433, 0.244809" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.153173, 0.153173, 0.153173, 0.153173, 0.153173, 0.153173, 0.153173");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.173971, 0.173971, 0.173971, 0.173971, 0.173971, 0.173971, 0.173971");
        }
      }
    }
    bus(AB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003523;
      max_transition : 0.454000;
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230704, 0.232393, 0.239392, 0.253610, 0.273554, 0.299395, 0.328791", \
           "0.228733, 0.230421, 0.237421, 0.251639, 0.271582, 0.297424, 0.326819", \
           "0.220617, 0.222306, 0.229306, 0.243524, 0.263467, 0.289309, 0.318704", \
           "0.205768, 0.207457, 0.214457, 0.228675, 0.248618, 0.274460, 0.303855", \
           "0.186930, 0.188619, 0.195618, 0.209836, 0.229780, 0.255621, 0.285017", \
           "0.165905, 0.167594, 0.174593, 0.188811, 0.208755, 0.234596, 0.263992", \
           "0.145228, 0.146917, 0.153916, 0.168134, 0.188078, 0.213919, 0.243315" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.232188, 0.233536, 0.239971, 0.253515, 0.273464, 0.298718, 0.325735", \
           "0.230216, 0.231565, 0.238000, 0.251543, 0.271493, 0.296746, 0.323764", \
           "0.222101, 0.223449, 0.229884, 0.243428, 0.263378, 0.288631, 0.315648", \
           "0.207252, 0.208600, 0.215035, 0.228579, 0.248529, 0.273782, 0.300799", \
           "0.188414, 0.189762, 0.196197, 0.209741, 0.229690, 0.254944, 0.281961", \
           "0.167389, 0.168737, 0.175172, 0.188716, 0.208665, 0.233918, 0.260936", \
           "0.146712, 0.148060, 0.154495, 0.168039, 0.187988, 0.213242, 0.240259" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.187532, 0.185898, 0.178056, 0.168349, 0.160692, 0.154301, 0.147155", \
           "0.189491, 0.187856, 0.180014, 0.170307, 0.162650, 0.156260, 0.149113", \
           "0.197641, 0.196006, 0.188164, 0.178458, 0.170800, 0.164410, 0.157263", \
           "0.212577, 0.210943, 0.203101, 0.193394, 0.185737, 0.179346, 0.172200", \
           "0.231976, 0.230342, 0.222499, 0.212793, 0.205135, 0.198745, 0.191599", \
           "0.254908, 0.253273, 0.245431, 0.235725, 0.228067, 0.221677, 0.214530", \
           "0.278080, 0.276446, 0.268604, 0.258897, 0.251240, 0.244849, 0.237703" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.182134, 0.180754, 0.173670, 0.164521, 0.157944, 0.153764, 0.150791", \
           "0.184093, 0.182713, 0.175628, 0.166479, 0.159902, 0.155722, 0.152749", \
           "0.192243, 0.190863, 0.183778, 0.174630, 0.168053, 0.163872, 0.160899", \
           "0.207179, 0.205799, 0.198715, 0.189566, 0.182989, 0.178808, 0.175835", \
           "0.226578, 0.225198, 0.218113, 0.208965, 0.202388, 0.198207, 0.195234", \
           "0.249510, 0.248130, 0.241045, 0.231896, 0.225319, 0.221139, 0.218166", \
           "0.272682, 0.271302, 0.264218, 0.255069, 0.248492, 0.244312, 0.241339" \
         );
        }
      }
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.230704, 0.232393, 0.239392, 0.253610, 0.273554, 0.299395, 0.328791", \
           "0.228733, 0.230421, 0.237421, 0.251639, 0.271582, 0.297424, 0.326819", \
           "0.220617, 0.222306, 0.229306, 0.243524, 0.263467, 0.289309, 0.318704", \
           "0.205768, 0.207457, 0.214457, 0.228675, 0.248618, 0.274460, 0.303855", \
           "0.186930, 0.188619, 0.195618, 0.209836, 0.229780, 0.255621, 0.285017", \
           "0.165905, 0.167594, 0.174593, 0.188811, 0.208755, 0.234596, 0.263992", \
           "0.145228, 0.146917, 0.153916, 0.168134, 0.188078, 0.213919, 0.243315" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.232188, 0.233536, 0.239971, 0.253515, 0.273464, 0.298718, 0.325735", \
           "0.230216, 0.231565, 0.238000, 0.251543, 0.271493, 0.296746, 0.323764", \
           "0.222101, 0.223449, 0.229884, 0.243428, 0.263378, 0.288631, 0.315648", \
           "0.207252, 0.208600, 0.215035, 0.228579, 0.248529, 0.273782, 0.300799", \
           "0.188414, 0.189762, 0.196197, 0.209741, 0.229690, 0.254944, 0.281961", \
           "0.167389, 0.168737, 0.175172, 0.188716, 0.208665, 0.233918, 0.260936", \
           "0.146712, 0.148060, 0.154495, 0.168039, 0.187988, 0.213242, 0.240259" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.187532, 0.185898, 0.178056, 0.168349, 0.160692, 0.154301, 0.147155", \
           "0.189491, 0.187856, 0.180014, 0.170307, 0.162650, 0.156260, 0.149113", \
           "0.197641, 0.196006, 0.188164, 0.178458, 0.170800, 0.164410, 0.157263", \
           "0.212577, 0.210943, 0.203101, 0.193394, 0.185737, 0.179346, 0.172200", \
           "0.231976, 0.230342, 0.222499, 0.212793, 0.205135, 0.198745, 0.191599", \
           "0.254908, 0.253273, 0.245431, 0.235725, 0.228067, 0.221677, 0.214530", \
           "0.278080, 0.276446, 0.268604, 0.258897, 0.251240, 0.244849, 0.237703" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.182134, 0.180754, 0.173670, 0.164521, 0.157944, 0.153764, 0.150791", \
           "0.184093, 0.182713, 0.175628, 0.166479, 0.159902, 0.155722, 0.152749", \
           "0.192243, 0.190863, 0.183778, 0.174630, 0.168053, 0.163872, 0.160899", \
           "0.207179, 0.205799, 0.198715, 0.189566, 0.182989, 0.178808, 0.175835", \
           "0.226578, 0.225198, 0.218113, 0.208965, 0.202388, 0.198207, 0.195234", \
           "0.249510, 0.248130, 0.241045, 0.231896, 0.225319, 0.221139, 0.218166", \
           "0.272682, 0.271302, 0.264218, 0.255069, 0.248492, 0.244312, 0.241339" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415");
        }
      }
    }
    bus(DB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004139;
      max_transition : 0.454000;
      memory_write() {
        address : AB;
        clocked_on : "CLKB";
      }
      /* DB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.044573, 0.046402, 0.052892, 0.065144, 0.083090, 0.107485, 0.134829", \
           "0.042878, 0.044706, 0.051196, 0.063448, 0.081395, 0.105790, 0.133133", \
           "0.035899, 0.037727, 0.044217, 0.056469, 0.074416, 0.098811, 0.126154", \
           "0.023129, 0.024957, 0.031447, 0.043699, 0.061645, 0.086041, 0.113384", \
           "0.006928, 0.008756, 0.015246, 0.027498, 0.045444, 0.069840, 0.097183", \
           "0.000000, 0.000000, 0.000000, 0.009417, 0.027363, 0.051758, 0.079101", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009581, 0.033976, 0.061319" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.051829, 0.053955, 0.061502, 0.075749, 0.096616, 0.124983, 0.156777", \
           "0.049858, 0.051984, 0.059531, 0.073777, 0.094645, 0.123011, 0.154806", \
           "0.041743, 0.043869, 0.051415, 0.065662, 0.086530, 0.114896, 0.146691", \
           "0.026894, 0.029020, 0.036566, 0.050813, 0.071681, 0.100047, 0.131842", \
           "0.008055, 0.010181, 0.017728, 0.031975, 0.052842, 0.081209, 0.113003", \
           "0.000000, 0.000000, 0.000000, 0.010950, 0.031817, 0.060184, 0.091978", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.011140, 0.039507, 0.071301" \
         );
        }
      }
      /* CLKB(R) to DB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.227989, 0.225821, 0.217379, 0.203878, 0.190738, 0.178139, 0.166168", \
           "0.229946, 0.227778, 0.219337, 0.205835, 0.192695, 0.180096, 0.168125", \
           "0.238080, 0.235912, 0.227470, 0.213969, 0.200828, 0.188230, 0.176259", \
           "0.252873, 0.250704, 0.242263, 0.228762, 0.215621, 0.203023, 0.191052", \
           "0.272502, 0.270334, 0.261893, 0.248391, 0.235251, 0.222652, 0.210681", \
           "0.295259, 0.293090, 0.284649, 0.271148, 0.258007, 0.245408, 0.233437", \
           "0.318261, 0.316093, 0.307652, 0.294150, 0.281010, 0.268411, 0.256440" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.217299, 0.215187, 0.207594, 0.193908, 0.179651, 0.165435, 0.152025", \
           "0.219256, 0.217144, 0.209551, 0.195865, 0.181608, 0.167392, 0.153982", \
           "0.227390, 0.225277, 0.217685, 0.203999, 0.189742, 0.175526, 0.162116", \
           "0.242183, 0.240070, 0.232478, 0.218791, 0.204535, 0.190318, 0.176909", \
           "0.261813, 0.259700, 0.252107, 0.238421, 0.224164, 0.209948, 0.196538", \
           "0.284569, 0.282456, 0.274864, 0.261177, 0.246921, 0.232704, 0.219295", \
           "0.307572, 0.305459, 0.297866, 0.284180, 0.269923, 0.255707, 0.242297" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & !DFTRAMBYP & !WENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.063085, 0.063085, 0.063085, 0.063085, 0.063085, 0.063085, 0.063085");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.040397, 0.040397, 0.040397, 0.040397, 0.040397, 0.040397, 0.040397");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & WENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.064433, 0.064433, 0.064433, 0.064433, 0.064433, 0.064433, 0.064433");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.037937, 0.037937, 0.037937, 0.037937, 0.037937, 0.037937, 0.037937");
        }
      }
    }
    bus(EMAA) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004021;
      max_transition : 0.454000;
      /* EMAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
         );
        }
      }
      /* CLKA(R) to EMAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
         );
        }
      }
    }
    bus(EMAWA) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004021;
      max_transition : 0.454000;
      /* EMAWA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
         );
        }
      }
      /* CLKA(R) to EMAWA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
         );
        }
      }
    }
    bus(EMAB) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004021;
      max_transition : 0.454000;
      /* EMAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
         );
        }
      }
      /* CLKB(R) to EMAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
         );
        }
      }
    }
    bus(EMAWB) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004021;
      max_transition : 0.454000;
      /* EMAWB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
           "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
         );
        }
      }
      /* CLKB(R) to EMAWB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
           "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
         );
        }
      }
    }
    pin(TENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005573;
      max_transition : 0.454000;
      /* TENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.776391, 0.777944, 0.784499, 0.798049, 0.819305, 0.850204, 0.888107", \
            "0.772458, 0.774011, 0.780566, 0.794116, 0.815372, 0.846271, 0.884174", \
            "0.756268, 0.757821, 0.764376, 0.777926, 0.799182, 0.830081, 0.867984", \
            "0.726645, 0.728197, 0.734753, 0.748303, 0.769559, 0.800458, 0.838361", \
            "0.689062, 0.690615, 0.697170, 0.710720, 0.731976, 0.770806, 0.817480", \
            "0.647117, 0.648670, 0.655225, 0.671166, 0.708142, 0.752488, 0.799162", \
            "0.624762, 0.624567, 0.630732, 0.654013, 0.690989, 0.735335, 0.782009" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.817254, 0.818889, 0.825789, 0.840052, 0.862427, 0.894952, 0.934850", \
            "0.813114, 0.814749, 0.821649, 0.835912, 0.858287, 0.890812, 0.930710", \
            "0.796072, 0.797706, 0.804607, 0.818870, 0.841245, 0.873770, 0.913668", \
            "0.764889, 0.766524, 0.773424, 0.787687, 0.810062, 0.842587, 0.882485", \
            "0.725328, 0.726963, 0.733863, 0.748126, 0.770501, 0.803026, 0.842924", \
            "0.681176, 0.682810, 0.689711, 0.703974, 0.726348, 0.759921, 0.801928", \
            "0.656779, 0.656855, 0.661581, 0.678314, 0.703566, 0.742415, 0.784422" \
          );
        }
      }
      /*  CLKA(R) to TENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.153092, 0.150585, 0.139832, 0.119764, 0.098249, 0.076547, 0.054841", \
            "0.155440, 0.152932, 0.142180, 0.122112, 0.100597, 0.078895, 0.057188", \
            "0.165195, 0.162687, 0.151935, 0.131867, 0.110352, 0.088650, 0.066944", \
            "0.183140, 0.180632, 0.169879, 0.149811, 0.128297, 0.106594, 0.084888", \
            "0.206404, 0.203896, 0.193144, 0.173076, 0.151561, 0.129859, 0.108153", \
            "0.233933, 0.231425, 0.220673, 0.200605, 0.179090, 0.157387, 0.135681", \
            "0.261712, 0.259204, 0.248452, 0.228384, 0.206869, 0.185167, 0.163461" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.143267, 0.140991, 0.131013, 0.111051, 0.088297, 0.065841, 0.044550", \
            "0.145614, 0.143338, 0.133361, 0.113398, 0.090645, 0.068188, 0.046898", \
            "0.155370, 0.153094, 0.143116, 0.123154, 0.100400, 0.077944, 0.056653", \
            "0.173314, 0.171038, 0.161060, 0.141098, 0.118344, 0.095888, 0.074598", \
            "0.196579, 0.194303, 0.184325, 0.164363, 0.141609, 0.119153, 0.097862", \
            "0.224107, 0.221831, 0.211854, 0.191891, 0.169138, 0.146681, 0.125391", \
            "0.251887, 0.249611, 0.239633, 0.219671, 0.196917, 0.174461, 0.153170" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.285159, 2.285159, 2.285159, 2.285159, 2.285159, 2.285159, 2.285159");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("4.043117, 4.043117, 4.043117, 4.043117, 4.043117, 4.043117, 4.043117");
        }
      }
    }
    pin(TCENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002029;
      max_transition : 0.454000;
      /* TCENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.225325, 0.225394, 0.229691, 0.244902, 0.267859, 0.303263, 0.341451", \
            "0.223628, 0.223697, 0.227994, 0.243205, 0.266162, 0.301736, 0.339923", \
            "0.220726, 0.220795, 0.225091, 0.240303, 0.263259, 0.299124, 0.337311", \
            "0.219484, 0.219553, 0.223850, 0.239061, 0.262017, 0.298006, 0.336194", \
            "0.220528, 0.220598, 0.224894, 0.240105, 0.263062, 0.298946, 0.337134", \
            "0.222989, 0.223059, 0.227355, 0.242567, 0.265523, 0.301161, 0.339349", \
            "0.226193, 0.226262, 0.230559, 0.245770, 0.268727, 0.304044, 0.342232" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.225325, 0.225394, 0.229691, 0.244902, 0.267859, 0.303263, 0.341451", \
            "0.223628, 0.223697, 0.227994, 0.243205, 0.266162, 0.301736, 0.339923", \
            "0.220726, 0.220795, 0.225091, 0.240303, 0.263259, 0.299124, 0.337311", \
            "0.219484, 0.219553, 0.223850, 0.239061, 0.262017, 0.298006, 0.336194", \
            "0.220528, 0.220598, 0.224894, 0.240105, 0.263062, 0.298946, 0.337134", \
            "0.222989, 0.223059, 0.227355, 0.242567, 0.265523, 0.301161, 0.339349", \
            "0.226193, 0.226262, 0.230559, 0.245770, 0.268727, 0.304044, 0.342232" \
          );
        }
      }
      /*  CLKA(R) to TCENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.197008, 0.196662, 0.195498, 0.182044, 0.160715, 0.134725, 0.109267", \
            "0.198964, 0.198618, 0.197454, 0.184000, 0.162671, 0.136681, 0.111223", \
            "0.206975, 0.206628, 0.205464, 0.192011, 0.170682, 0.144692, 0.119233", \
            "0.222065, 0.221719, 0.220555, 0.207101, 0.185772, 0.159782, 0.134323", \
            "0.241448, 0.241102, 0.239938, 0.226484, 0.205155, 0.179165, 0.153707", \
            "0.264343, 0.263997, 0.262833, 0.249379, 0.228050, 0.202060, 0.176601", \
            "0.287407, 0.287061, 0.285897, 0.272443, 0.251114, 0.225124, 0.199666" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.191538, 0.191147, 0.190286, 0.178874, 0.160213, 0.136489, 0.113776", \
            "0.193494, 0.193102, 0.192242, 0.180829, 0.162169, 0.138445, 0.115732", \
            "0.201504, 0.201113, 0.200253, 0.188840, 0.170180, 0.146456, 0.123742", \
            "0.216595, 0.216203, 0.215343, 0.203930, 0.185270, 0.161546, 0.138833", \
            "0.235978, 0.235587, 0.234726, 0.223314, 0.204653, 0.180929, 0.158216", \
            "0.258872, 0.258481, 0.257621, 0.246208, 0.227548, 0.203824, 0.181110", \
            "0.281937, 0.281546, 0.280685, 0.269273, 0.250612, 0.226888, 0.204175" \
          );
        }
      }
      /* TCENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /* TCENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.501927, 0.502105, 0.496499, 0.475335, 0.441721, 0.401406, 0.358975", \
            "0.503624, 0.503802, 0.498197, 0.477033, 0.443418, 0.403104, 0.360673", \
            "0.506526, 0.506704, 0.501099, 0.479935, 0.446320, 0.406006, 0.363575", \
            "0.507768, 0.507946, 0.502341, 0.481177, 0.447562, 0.407248, 0.364817", \
            "0.506723, 0.506902, 0.501296, 0.480132, 0.446518, 0.406203, 0.363772", \
            "0.504262, 0.504440, 0.498835, 0.477671, 0.444057, 0.403742, 0.361311", \
            "0.501059, 0.501237, 0.495632, 0.474468, 0.440853, 0.400539, 0.358108" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.137696, 0.137696, 0.137696, 0.137696, 0.137696, 0.137696, 0.137696");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.270766, 0.270766, 0.270766, 0.270766, 0.270766, 0.270766, 0.270766");
        }
      }
    }
    pin(TWENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002033;
      max_transition : 0.454000;
      /* TWENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168541, 0.170215, 0.177000, 0.190707, 0.209111, 0.230829, 0.254453", \
           "0.166586, 0.168260, 0.175044, 0.188751, 0.207155, 0.228873, 0.252498", \
           "0.158456, 0.160129, 0.166914, 0.180621, 0.199025, 0.220743, 0.244367", \
           "0.143521, 0.145195, 0.151980, 0.165687, 0.184091, 0.205809, 0.229433", \
           "0.124139, 0.125813, 0.132598, 0.146304, 0.164708, 0.186427, 0.210051", \
           "0.101128, 0.102802, 0.109586, 0.123293, 0.141697, 0.163415, 0.187039", \
           "0.077971, 0.079645, 0.086430, 0.100137, 0.118541, 0.140259, 0.163883" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168913, 0.170302, 0.176868, 0.190860, 0.210420, 0.233057, 0.256317", \
           "0.166957, 0.168346, 0.174913, 0.188905, 0.208464, 0.231101, 0.254362", \
           "0.158827, 0.160216, 0.166783, 0.180774, 0.200334, 0.222971, 0.246232", \
           "0.143893, 0.145282, 0.151848, 0.165840, 0.185400, 0.208037, 0.231297", \
           "0.124510, 0.125899, 0.132466, 0.146458, 0.166018, 0.188654, 0.211915", \
           "0.101499, 0.102888, 0.109455, 0.123447, 0.143006, 0.165643, 0.188904", \
           "0.078343, 0.079731, 0.086298, 0.100290, 0.119850, 0.142486, 0.165747" \
         );
        }
      }
      /* CLKA(R) to TWENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.171651, 0.169811, 0.162540, 0.148763, 0.136292, 0.125019, 0.115832", \
           "0.173606, 0.171766, 0.164495, 0.150718, 0.138247, 0.126974, 0.117787", \
           "0.181736, 0.179897, 0.172626, 0.158849, 0.146378, 0.135104, 0.125918", \
           "0.196681, 0.194841, 0.187570, 0.173793, 0.161322, 0.150049, 0.140862", \
           "0.216060, 0.214220, 0.206949, 0.193172, 0.180702, 0.169428, 0.160241", \
           "0.238961, 0.237121, 0.229851, 0.216073, 0.203603, 0.192329, 0.183142", \
           "0.262191, 0.260351, 0.253080, 0.239303, 0.226833, 0.215559, 0.206372" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.171500, 0.170108, 0.163769, 0.151914, 0.141951, 0.133793, 0.128674", \
           "0.173455, 0.172063, 0.165724, 0.153869, 0.143906, 0.135748, 0.130629", \
           "0.181585, 0.180194, 0.173855, 0.162000, 0.152037, 0.143879, 0.138760", \
           "0.196530, 0.195138, 0.188799, 0.176944, 0.166981, 0.158823, 0.153704", \
           "0.215909, 0.214517, 0.208178, 0.196323, 0.186360, 0.178203, 0.173084", \
           "0.238810, 0.237418, 0.231079, 0.219224, 0.209261, 0.201104, 0.195985", \
           "0.262040, 0.260648, 0.254309, 0.242454, 0.232491, 0.224334, 0.219215" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.153173, 0.153173, 0.153173, 0.153173, 0.153173, 0.153173, 0.153173");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.173971, 0.173971, 0.173971, 0.173971, 0.173971, 0.173971, 0.173971");
        }
      }
    }
    bus(TAA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002118;
      max_transition : 0.454000;
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.281910, 0.283802, 0.290994, 0.305324, 0.327673, 0.359017, 0.398654", \
           "0.279939, 0.281830, 0.289022, 0.303353, 0.325702, 0.357046, 0.396682", \
           "0.271823, 0.273715, 0.280907, 0.295238, 0.317587, 0.348931, 0.388567", \
           "0.256974, 0.258866, 0.266058, 0.280389, 0.302738, 0.334082, 0.373718", \
           "0.238136, 0.240028, 0.247220, 0.261550, 0.283899, 0.315243, 0.354880", \
           "0.217111, 0.219003, 0.226195, 0.240525, 0.262874, 0.294218, 0.333855", \
           "0.196434, 0.198326, 0.205518, 0.219848, 0.242197, 0.273541, 0.313178" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.294374, 0.295860, 0.302133, 0.315099, 0.335440, 0.365008, 0.401279", \
           "0.292402, 0.293888, 0.300161, 0.313128, 0.333468, 0.363037, 0.399308", \
           "0.284287, 0.285773, 0.292046, 0.305012, 0.325353, 0.354922, 0.391192", \
           "0.269438, 0.270924, 0.277197, 0.290163, 0.310504, 0.340073, 0.376343", \
           "0.250600, 0.252086, 0.258359, 0.271325, 0.291666, 0.321234, 0.357505", \
           "0.229574, 0.231061, 0.237333, 0.250300, 0.270641, 0.300209, 0.336480", \
           "0.208898, 0.210384, 0.216657, 0.229623, 0.249964, 0.279532, 0.315803" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.174175, 0.172301, 0.164862, 0.149719, 0.134417, 0.119830, 0.106927", \
           "0.176133, 0.174259, 0.166820, 0.151677, 0.136375, 0.121788, 0.108885", \
           "0.184283, 0.182409, 0.174970, 0.159827, 0.144525, 0.129939, 0.117036", \
           "0.199220, 0.197345, 0.189907, 0.174764, 0.159461, 0.144875, 0.131972", \
           "0.218619, 0.216744, 0.209306, 0.194163, 0.178860, 0.164274, 0.151371", \
           "0.241550, 0.239676, 0.232237, 0.217094, 0.201792, 0.187205, 0.174303", \
           "0.264723, 0.262849, 0.255410, 0.240267, 0.224965, 0.210378, 0.197475" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169405, 0.167919, 0.161602, 0.148686, 0.136620, 0.126932, 0.120482", \
           "0.171363, 0.169877, 0.163560, 0.150644, 0.138578, 0.128890, 0.122440", \
           "0.179513, 0.178028, 0.171710, 0.158794, 0.146728, 0.137040, 0.130591", \
           "0.194449, 0.192964, 0.186646, 0.173731, 0.161664, 0.151976, 0.145527", \
           "0.213848, 0.212363, 0.206045, 0.193129, 0.181063, 0.171375, 0.164926", \
           "0.236780, 0.235294, 0.228977, 0.216061, 0.203995, 0.194307, 0.187858", \
           "0.259953, 0.258467, 0.252150, 0.239234, 0.227168, 0.217480, 0.211030" \
         );
        }
      }
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.281910, 0.283802, 0.290994, 0.305324, 0.327673, 0.359017, 0.398654", \
           "0.279939, 0.281830, 0.289022, 0.303353, 0.325702, 0.357046, 0.396682", \
           "0.271823, 0.273715, 0.280907, 0.295238, 0.317587, 0.348931, 0.388567", \
           "0.256974, 0.258866, 0.266058, 0.280389, 0.302738, 0.334082, 0.373718", \
           "0.238136, 0.240028, 0.247220, 0.261550, 0.283899, 0.315243, 0.354880", \
           "0.217111, 0.219003, 0.226195, 0.240525, 0.262874, 0.294218, 0.333855", \
           "0.196434, 0.198326, 0.205518, 0.219848, 0.242197, 0.273541, 0.313178" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.294374, 0.295860, 0.302133, 0.315099, 0.335440, 0.365008, 0.401279", \
           "0.292402, 0.293888, 0.300161, 0.313128, 0.333468, 0.363037, 0.399308", \
           "0.284287, 0.285773, 0.292046, 0.305012, 0.325353, 0.354922, 0.391192", \
           "0.269438, 0.270924, 0.277197, 0.290163, 0.310504, 0.340073, 0.376343", \
           "0.250600, 0.252086, 0.258359, 0.271325, 0.291666, 0.321234, 0.357505", \
           "0.229574, 0.231061, 0.237333, 0.250300, 0.270641, 0.300209, 0.336480", \
           "0.208898, 0.210384, 0.216657, 0.229623, 0.249964, 0.279532, 0.315803" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.174175, 0.172301, 0.164862, 0.149719, 0.134417, 0.119830, 0.106927", \
           "0.176133, 0.174259, 0.166820, 0.151677, 0.136375, 0.121788, 0.108885", \
           "0.184283, 0.182409, 0.174970, 0.159827, 0.144525, 0.129939, 0.117036", \
           "0.199220, 0.197345, 0.189907, 0.174764, 0.159461, 0.144875, 0.131972", \
           "0.218619, 0.216744, 0.209306, 0.194163, 0.178860, 0.164274, 0.151371", \
           "0.241550, 0.239676, 0.232237, 0.217094, 0.201792, 0.187205, 0.174303", \
           "0.264723, 0.262849, 0.255410, 0.240267, 0.224965, 0.210378, 0.197475" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169405, 0.167919, 0.161602, 0.148686, 0.136620, 0.126932, 0.120482", \
           "0.171363, 0.169877, 0.163560, 0.150644, 0.138578, 0.128890, 0.122440", \
           "0.179513, 0.178028, 0.171710, 0.158794, 0.146728, 0.137040, 0.130591", \
           "0.194449, 0.192964, 0.186646, 0.173731, 0.161664, 0.151976, 0.145527", \
           "0.213848, 0.212363, 0.206045, 0.193129, 0.181063, 0.171375, 0.164926", \
           "0.236780, 0.235294, 0.228977, 0.216061, 0.203995, 0.194307, 0.187858", \
           "0.259953, 0.258467, 0.252150, 0.239234, 0.227168, 0.217480, 0.211030" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415");
        }
      }
    }
    bus(TDA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004414;
      max_transition : 0.454000;
      memory_write() {
        address : TAA;
        clocked_on : "CLKA";
      }
      /* TDA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.040115, 0.041957, 0.048321, 0.060415, 0.078053, 0.102016, 0.128093", \
           "0.038419, 0.040262, 0.046625, 0.058720, 0.076357, 0.100321, 0.126397", \
           "0.031440, 0.033282, 0.039646, 0.051740, 0.069378, 0.093342, 0.119418", \
           "0.018670, 0.020512, 0.026876, 0.038970, 0.056608, 0.080572, 0.106648", \
           "0.002469, 0.004311, 0.010675, 0.022769, 0.040407, 0.064371, 0.090447", \
           "0.000000, 0.000000, 0.000000, 0.004688, 0.022326, 0.046289, 0.072366", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.004543, 0.028507, 0.054583" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.046645, 0.048787, 0.056187, 0.070250, 0.090759, 0.118624, 0.148945", \
           "0.044674, 0.046816, 0.054215, 0.068279, 0.088788, 0.116652, 0.146974", \
           "0.036558, 0.038701, 0.046100, 0.060163, 0.080672, 0.108537, 0.138858", \
           "0.021709, 0.023852, 0.031251, 0.045314, 0.065823, 0.093688, 0.124010", \
           "0.002871, 0.005013, 0.012413, 0.026476, 0.046985, 0.074850, 0.105171", \
           "0.000000, 0.000000, 0.000000, 0.005451, 0.025960, 0.053824, 0.084146", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.005283, 0.033148, 0.063469" \
         );
        }
      }
      /* CLKA(R) to TDA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.228073, 0.225897, 0.217621, 0.204201, 0.190917, 0.178174, 0.166221", \
           "0.230030, 0.227854, 0.219578, 0.206158, 0.192874, 0.180131, 0.168178", \
           "0.238164, 0.235988, 0.227712, 0.214292, 0.201008, 0.188265, 0.176312", \
           "0.252956, 0.250781, 0.242505, 0.229085, 0.215800, 0.203057, 0.191105", \
           "0.272586, 0.270410, 0.262134, 0.248715, 0.235430, 0.222687, 0.210734", \
           "0.295342, 0.293167, 0.284891, 0.271471, 0.258186, 0.245443, 0.233491", \
           "0.318345, 0.316169, 0.307893, 0.294474, 0.281189, 0.268446, 0.256493" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.218370, 0.216232, 0.208765, 0.195407, 0.181798, 0.168587, 0.156839", \
           "0.220327, 0.218189, 0.210722, 0.197364, 0.183755, 0.170544, 0.158796", \
           "0.228461, 0.226323, 0.218856, 0.205498, 0.191889, 0.178678, 0.166930", \
           "0.243254, 0.241116, 0.233649, 0.220291, 0.206682, 0.193470, 0.181723", \
           "0.262884, 0.260745, 0.253279, 0.239920, 0.226312, 0.213100, 0.201352", \
           "0.285640, 0.283502, 0.276035, 0.262677, 0.249068, 0.235856, 0.224108", \
           "0.308643, 0.306504, 0.299038, 0.285680, 0.272071, 0.258859, 0.247111" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & !DFTRAMBYP & !TWENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.063085, 0.063085, 0.063085, 0.063085, 0.063085, 0.063085, 0.063085");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.040397, 0.040397, 0.040397, 0.040397, 0.040397, 0.040397, 0.040397");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.064433, 0.064433, 0.064433, 0.064433, 0.064433, 0.064433, 0.064433");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.038342, 0.038342, 0.038342, 0.038342, 0.038342, 0.038342, 0.038342");
        }
      }
    }
    pin(TENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005573;
      max_transition : 0.454000;
      /* TENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.776391, 0.777944, 0.784499, 0.798049, 0.819305, 0.850204, 0.888107", \
            "0.772458, 0.774011, 0.780566, 0.794116, 0.815372, 0.846271, 0.884174", \
            "0.756268, 0.757821, 0.764376, 0.777926, 0.799182, 0.830081, 0.867984", \
            "0.726645, 0.728197, 0.734753, 0.748303, 0.769559, 0.800458, 0.838361", \
            "0.689062, 0.690615, 0.697170, 0.710720, 0.731976, 0.770806, 0.817480", \
            "0.647117, 0.648670, 0.655225, 0.671166, 0.708142, 0.752488, 0.799162", \
            "0.624762, 0.624567, 0.630732, 0.654013, 0.690989, 0.735335, 0.782009" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.817254, 0.818889, 0.825789, 0.840052, 0.862427, 0.894952, 0.934850", \
            "0.813114, 0.814749, 0.821649, 0.835912, 0.858287, 0.890812, 0.930710", \
            "0.796072, 0.797706, 0.804607, 0.818870, 0.841245, 0.873770, 0.913668", \
            "0.764889, 0.766524, 0.773424, 0.787687, 0.810062, 0.842587, 0.882485", \
            "0.725328, 0.726963, 0.733863, 0.748126, 0.770501, 0.803026, 0.842924", \
            "0.681176, 0.682810, 0.689711, 0.703974, 0.726348, 0.759921, 0.801928", \
            "0.656779, 0.656855, 0.661581, 0.678314, 0.703566, 0.742415, 0.784422" \
          );
        }
      }
      /*  CLKB(R) to TENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.153092, 0.150585, 0.139832, 0.119764, 0.098249, 0.076547, 0.054841", \
            "0.155440, 0.152932, 0.142180, 0.122112, 0.100597, 0.078895, 0.057188", \
            "0.165195, 0.162687, 0.151935, 0.131867, 0.110352, 0.088650, 0.066944", \
            "0.183140, 0.180632, 0.169879, 0.149811, 0.128297, 0.106594, 0.084888", \
            "0.206404, 0.203896, 0.193144, 0.173076, 0.151561, 0.129859, 0.108153", \
            "0.233933, 0.231425, 0.220673, 0.200605, 0.179090, 0.157387, 0.135681", \
            "0.261712, 0.259204, 0.248452, 0.228384, 0.206869, 0.185167, 0.163461" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.143267, 0.140991, 0.131013, 0.111051, 0.088297, 0.065841, 0.044550", \
            "0.145614, 0.143338, 0.133361, 0.113398, 0.090645, 0.068188, 0.046898", \
            "0.155370, 0.153094, 0.143116, 0.123154, 0.100400, 0.077944, 0.056653", \
            "0.173314, 0.171038, 0.161060, 0.141098, 0.118344, 0.095888, 0.074598", \
            "0.196579, 0.194303, 0.184325, 0.164363, 0.141609, 0.119153, 0.097862", \
            "0.224107, 0.221831, 0.211854, 0.191891, 0.169138, 0.146681, 0.125391", \
            "0.251887, 0.249611, 0.239633, 0.219671, 0.196917, 0.174461, 0.153170" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.285159, 2.285159, 2.285159, 2.285159, 2.285159, 2.285159, 2.285159");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("4.043117, 4.043117, 4.043117, 4.043117, 4.043117, 4.043117, 4.043117");
        }
      }
    }
    pin(TCENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002029;
      max_transition : 0.454000;
      /* TCENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.225325, 0.225394, 0.229691, 0.244902, 0.267859, 0.303263, 0.341451", \
            "0.223628, 0.223697, 0.227994, 0.243205, 0.266162, 0.301736, 0.339923", \
            "0.220726, 0.220795, 0.225091, 0.240303, 0.263259, 0.299124, 0.337311", \
            "0.219484, 0.219553, 0.223850, 0.239061, 0.262017, 0.298006, 0.336194", \
            "0.220528, 0.220598, 0.224894, 0.240105, 0.263062, 0.298946, 0.337134", \
            "0.222989, 0.223059, 0.227355, 0.242567, 0.265523, 0.301161, 0.339349", \
            "0.226193, 0.226262, 0.230559, 0.245770, 0.268727, 0.304044, 0.342232" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.225325, 0.225394, 0.229691, 0.244902, 0.267859, 0.303263, 0.341451", \
            "0.223628, 0.223697, 0.227994, 0.243205, 0.266162, 0.301736, 0.339923", \
            "0.220726, 0.220795, 0.225091, 0.240303, 0.263259, 0.299124, 0.337311", \
            "0.219484, 0.219553, 0.223850, 0.239061, 0.262017, 0.298006, 0.336194", \
            "0.220528, 0.220598, 0.224894, 0.240105, 0.263062, 0.298946, 0.337134", \
            "0.222989, 0.223059, 0.227355, 0.242567, 0.265523, 0.301161, 0.339349", \
            "0.226193, 0.226262, 0.230559, 0.245770, 0.268727, 0.304044, 0.342232" \
          );
        }
      }
      /*  CLKB(R) to TCENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.197008, 0.196662, 0.195498, 0.182044, 0.160715, 0.134725, 0.109267", \
            "0.198964, 0.198618, 0.197454, 0.184000, 0.162671, 0.136681, 0.111223", \
            "0.206975, 0.206628, 0.205464, 0.192011, 0.170682, 0.144692, 0.119233", \
            "0.222065, 0.221719, 0.220555, 0.207101, 0.185772, 0.159782, 0.134323", \
            "0.241448, 0.241102, 0.239938, 0.226484, 0.205155, 0.179165, 0.153707", \
            "0.264343, 0.263997, 0.262833, 0.249379, 0.228050, 0.202060, 0.176601", \
            "0.287407, 0.287061, 0.285897, 0.272443, 0.251114, 0.225124, 0.199666" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.191538, 0.191147, 0.190286, 0.178874, 0.160213, 0.136489, 0.113776", \
            "0.193494, 0.193102, 0.192242, 0.180829, 0.162169, 0.138445, 0.115732", \
            "0.201504, 0.201113, 0.200253, 0.188840, 0.170180, 0.146456, 0.123742", \
            "0.216595, 0.216203, 0.215343, 0.203930, 0.185270, 0.161546, 0.138833", \
            "0.235978, 0.235587, 0.234726, 0.223314, 0.204653, 0.180929, 0.158216", \
            "0.258872, 0.258481, 0.257621, 0.246208, 0.227548, 0.203824, 0.181110", \
            "0.281937, 0.281546, 0.280685, 0.269273, 0.250612, 0.226888, 0.204175" \
          );
        }
      }
      /* TCENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /* TCENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.501927, 0.502105, 0.496499, 0.475335, 0.441721, 0.401406, 0.358975", \
            "0.503624, 0.503802, 0.498197, 0.477033, 0.443418, 0.403104, 0.360673", \
            "0.506526, 0.506704, 0.501099, 0.479935, 0.446320, 0.406006, 0.363575", \
            "0.507768, 0.507946, 0.502341, 0.481177, 0.447562, 0.407248, 0.364817", \
            "0.506723, 0.506902, 0.501296, 0.480132, 0.446518, 0.406203, 0.363772", \
            "0.504262, 0.504440, 0.498835, 0.477671, 0.444057, 0.403742, 0.361311", \
            "0.501059, 0.501237, 0.495632, 0.474468, 0.440853, 0.400539, 0.358108" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.137696, 0.137696, 0.137696, 0.137696, 0.137696, 0.137696, 0.137696");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.270766, 0.270766, 0.270766, 0.270766, 0.270766, 0.270766, 0.270766");
        }
      }
    }
    pin(TWENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002033;
      max_transition : 0.454000;
      /* TWENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168541, 0.170215, 0.177000, 0.190707, 0.209111, 0.230829, 0.254453", \
           "0.166586, 0.168260, 0.175044, 0.188751, 0.207155, 0.228873, 0.252498", \
           "0.158456, 0.160129, 0.166914, 0.180621, 0.199025, 0.220743, 0.244367", \
           "0.143521, 0.145195, 0.151980, 0.165687, 0.184091, 0.205809, 0.229433", \
           "0.124139, 0.125813, 0.132598, 0.146304, 0.164708, 0.186427, 0.210051", \
           "0.101128, 0.102802, 0.109586, 0.123293, 0.141697, 0.163415, 0.187039", \
           "0.077971, 0.079645, 0.086430, 0.100137, 0.118541, 0.140259, 0.163883" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168913, 0.170302, 0.176868, 0.190860, 0.210420, 0.233057, 0.256317", \
           "0.166957, 0.168346, 0.174913, 0.188905, 0.208464, 0.231101, 0.254362", \
           "0.158827, 0.160216, 0.166783, 0.180774, 0.200334, 0.222971, 0.246232", \
           "0.143893, 0.145282, 0.151848, 0.165840, 0.185400, 0.208037, 0.231297", \
           "0.124510, 0.125899, 0.132466, 0.146458, 0.166018, 0.188654, 0.211915", \
           "0.101499, 0.102888, 0.109455, 0.123447, 0.143006, 0.165643, 0.188904", \
           "0.078343, 0.079731, 0.086298, 0.100290, 0.119850, 0.142486, 0.165747" \
         );
        }
      }
      /* CLKB(R) to TWENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.171651, 0.169811, 0.162540, 0.148763, 0.136292, 0.125019, 0.115832", \
           "0.173606, 0.171766, 0.164495, 0.150718, 0.138247, 0.126974, 0.117787", \
           "0.181736, 0.179897, 0.172626, 0.158849, 0.146378, 0.135104, 0.125918", \
           "0.196681, 0.194841, 0.187570, 0.173793, 0.161322, 0.150049, 0.140862", \
           "0.216060, 0.214220, 0.206949, 0.193172, 0.180702, 0.169428, 0.160241", \
           "0.238961, 0.237121, 0.229851, 0.216073, 0.203603, 0.192329, 0.183142", \
           "0.262191, 0.260351, 0.253080, 0.239303, 0.226833, 0.215559, 0.206372" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.171500, 0.170108, 0.163769, 0.151914, 0.141951, 0.133793, 0.128674", \
           "0.173455, 0.172063, 0.165724, 0.153869, 0.143906, 0.135748, 0.130629", \
           "0.181585, 0.180194, 0.173855, 0.162000, 0.152037, 0.143879, 0.138760", \
           "0.196530, 0.195138, 0.188799, 0.176944, 0.166981, 0.158823, 0.153704", \
           "0.215909, 0.214517, 0.208178, 0.196323, 0.186360, 0.178203, 0.173084", \
           "0.238810, 0.237418, 0.231079, 0.219224, 0.209261, 0.201104, 0.195985", \
           "0.262040, 0.260648, 0.254309, 0.242454, 0.232491, 0.224334, 0.219215" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.153173, 0.153173, 0.153173, 0.153173, 0.153173, 0.153173, 0.153173");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.173971, 0.173971, 0.173971, 0.173971, 0.173971, 0.173971, 0.173971");
        }
      }
    }
    bus(TAB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002118;
      max_transition : 0.454000;
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.281910, 0.283802, 0.290994, 0.305324, 0.327673, 0.359017, 0.398654", \
           "0.279939, 0.281830, 0.289022, 0.303353, 0.325702, 0.357046, 0.396682", \
           "0.271823, 0.273715, 0.280907, 0.295238, 0.317587, 0.348931, 0.388567", \
           "0.256974, 0.258866, 0.266058, 0.280389, 0.302738, 0.334082, 0.373718", \
           "0.238136, 0.240028, 0.247220, 0.261550, 0.283899, 0.315243, 0.354880", \
           "0.217111, 0.219003, 0.226195, 0.240525, 0.262874, 0.294218, 0.333855", \
           "0.196434, 0.198326, 0.205518, 0.219848, 0.242197, 0.273541, 0.313178" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.294374, 0.295860, 0.302133, 0.315099, 0.335440, 0.365008, 0.401279", \
           "0.292402, 0.293888, 0.300161, 0.313128, 0.333468, 0.363037, 0.399308", \
           "0.284287, 0.285773, 0.292046, 0.305012, 0.325353, 0.354922, 0.391192", \
           "0.269438, 0.270924, 0.277197, 0.290163, 0.310504, 0.340073, 0.376343", \
           "0.250600, 0.252086, 0.258359, 0.271325, 0.291666, 0.321234, 0.357505", \
           "0.229574, 0.231061, 0.237333, 0.250300, 0.270641, 0.300209, 0.336480", \
           "0.208898, 0.210384, 0.216657, 0.229623, 0.249964, 0.279532, 0.315803" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.174175, 0.172301, 0.164862, 0.149719, 0.134417, 0.119830, 0.106927", \
           "0.176133, 0.174259, 0.166820, 0.151677, 0.136375, 0.121788, 0.108885", \
           "0.184283, 0.182409, 0.174970, 0.159827, 0.144525, 0.129939, 0.117036", \
           "0.199220, 0.197345, 0.189907, 0.174764, 0.159461, 0.144875, 0.131972", \
           "0.218619, 0.216744, 0.209306, 0.194163, 0.178860, 0.164274, 0.151371", \
           "0.241550, 0.239676, 0.232237, 0.217094, 0.201792, 0.187205, 0.174303", \
           "0.264723, 0.262849, 0.255410, 0.240267, 0.224965, 0.210378, 0.197475" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169405, 0.167919, 0.161602, 0.148686, 0.136620, 0.126932, 0.120482", \
           "0.171363, 0.169877, 0.163560, 0.150644, 0.138578, 0.128890, 0.122440", \
           "0.179513, 0.178028, 0.171710, 0.158794, 0.146728, 0.137040, 0.130591", \
           "0.194449, 0.192964, 0.186646, 0.173731, 0.161664, 0.151976, 0.145527", \
           "0.213848, 0.212363, 0.206045, 0.193129, 0.181063, 0.171375, 0.164926", \
           "0.236780, 0.235294, 0.228977, 0.216061, 0.203995, 0.194307, 0.187858", \
           "0.259953, 0.258467, 0.252150, 0.239234, 0.227168, 0.217480, 0.211030" \
         );
        }
      }
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.281910, 0.283802, 0.290994, 0.305324, 0.327673, 0.359017, 0.398654", \
           "0.279939, 0.281830, 0.289022, 0.303353, 0.325702, 0.357046, 0.396682", \
           "0.271823, 0.273715, 0.280907, 0.295238, 0.317587, 0.348931, 0.388567", \
           "0.256974, 0.258866, 0.266058, 0.280389, 0.302738, 0.334082, 0.373718", \
           "0.238136, 0.240028, 0.247220, 0.261550, 0.283899, 0.315243, 0.354880", \
           "0.217111, 0.219003, 0.226195, 0.240525, 0.262874, 0.294218, 0.333855", \
           "0.196434, 0.198326, 0.205518, 0.219848, 0.242197, 0.273541, 0.313178" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.294374, 0.295860, 0.302133, 0.315099, 0.335440, 0.365008, 0.401279", \
           "0.292402, 0.293888, 0.300161, 0.313128, 0.333468, 0.363037, 0.399308", \
           "0.284287, 0.285773, 0.292046, 0.305012, 0.325353, 0.354922, 0.391192", \
           "0.269438, 0.270924, 0.277197, 0.290163, 0.310504, 0.340073, 0.376343", \
           "0.250600, 0.252086, 0.258359, 0.271325, 0.291666, 0.321234, 0.357505", \
           "0.229574, 0.231061, 0.237333, 0.250300, 0.270641, 0.300209, 0.336480", \
           "0.208898, 0.210384, 0.216657, 0.229623, 0.249964, 0.279532, 0.315803" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.174175, 0.172301, 0.164862, 0.149719, 0.134417, 0.119830, 0.106927", \
           "0.176133, 0.174259, 0.166820, 0.151677, 0.136375, 0.121788, 0.108885", \
           "0.184283, 0.182409, 0.174970, 0.159827, 0.144525, 0.129939, 0.117036", \
           "0.199220, 0.197345, 0.189907, 0.174764, 0.159461, 0.144875, 0.131972", \
           "0.218619, 0.216744, 0.209306, 0.194163, 0.178860, 0.164274, 0.151371", \
           "0.241550, 0.239676, 0.232237, 0.217094, 0.201792, 0.187205, 0.174303", \
           "0.264723, 0.262849, 0.255410, 0.240267, 0.224965, 0.210378, 0.197475" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169405, 0.167919, 0.161602, 0.148686, 0.136620, 0.126932, 0.120482", \
           "0.171363, 0.169877, 0.163560, 0.150644, 0.138578, 0.128890, 0.122440", \
           "0.179513, 0.178028, 0.171710, 0.158794, 0.146728, 0.137040, 0.130591", \
           "0.194449, 0.192964, 0.186646, 0.173731, 0.161664, 0.151976, 0.145527", \
           "0.213848, 0.212363, 0.206045, 0.193129, 0.181063, 0.171375, 0.164926", \
           "0.236780, 0.235294, 0.228977, 0.216061, 0.203995, 0.194307, 0.187858", \
           "0.259953, 0.258467, 0.252150, 0.239234, 0.227168, 0.217480, 0.211030" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363, 0.281363");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415, 0.144415");
        }
      }
    }
    bus(TDB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004414;
      max_transition : 0.454000;
      memory_write() {
        address : TAB;
        clocked_on : "CLKB";
      }
      /* TDB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.040115, 0.041957, 0.048321, 0.060415, 0.078053, 0.102016, 0.128093", \
           "0.038419, 0.040262, 0.046625, 0.058720, 0.076357, 0.100321, 0.126397", \
           "0.031440, 0.033282, 0.039646, 0.051740, 0.069378, 0.093342, 0.119418", \
           "0.018670, 0.020512, 0.026876, 0.038970, 0.056608, 0.080572, 0.106648", \
           "0.002469, 0.004311, 0.010675, 0.022769, 0.040407, 0.064371, 0.090447", \
           "0.000000, 0.000000, 0.000000, 0.004688, 0.022326, 0.046289, 0.072366", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.004543, 0.028507, 0.054583" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.046645, 0.048787, 0.056187, 0.070250, 0.090759, 0.118624, 0.148945", \
           "0.044674, 0.046816, 0.054215, 0.068279, 0.088788, 0.116652, 0.146974", \
           "0.036558, 0.038701, 0.046100, 0.060163, 0.080672, 0.108537, 0.138858", \
           "0.021709, 0.023852, 0.031251, 0.045314, 0.065823, 0.093688, 0.124010", \
           "0.002871, 0.005013, 0.012413, 0.026476, 0.046985, 0.074850, 0.105171", \
           "0.000000, 0.000000, 0.000000, 0.005451, 0.025960, 0.053824, 0.084146", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.005283, 0.033148, 0.063469" \
         );
        }
      }
      /* CLKB(R) to TDB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.228073, 0.225897, 0.217621, 0.204201, 0.190917, 0.178174, 0.166221", \
           "0.230030, 0.227854, 0.219578, 0.206158, 0.192874, 0.180131, 0.168178", \
           "0.238164, 0.235988, 0.227712, 0.214292, 0.201008, 0.188265, 0.176312", \
           "0.252956, 0.250781, 0.242505, 0.229085, 0.215800, 0.203057, 0.191105", \
           "0.272586, 0.270410, 0.262134, 0.248715, 0.235430, 0.222687, 0.210734", \
           "0.295342, 0.293167, 0.284891, 0.271471, 0.258186, 0.245443, 0.233491", \
           "0.318345, 0.316169, 0.307893, 0.294474, 0.281189, 0.268446, 0.256493" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.218370, 0.216232, 0.208765, 0.195407, 0.181798, 0.168587, 0.156839", \
           "0.220327, 0.218189, 0.210722, 0.197364, 0.183755, 0.170544, 0.158796", \
           "0.228461, 0.226323, 0.218856, 0.205498, 0.191889, 0.178678, 0.166930", \
           "0.243254, 0.241116, 0.233649, 0.220291, 0.206682, 0.193470, 0.181723", \
           "0.262884, 0.260745, 0.253279, 0.239920, 0.226312, 0.213100, 0.201352", \
           "0.285640, 0.283502, 0.276035, 0.262677, 0.249068, 0.235856, 0.224108", \
           "0.308643, 0.306504, 0.299038, 0.285680, 0.272071, 0.258859, 0.247111" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & !DFTRAMBYP & !TWENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.063085, 0.063085, 0.063085, 0.063085, 0.063085, 0.063085, 0.063085");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.040397, 0.040397, 0.040397, 0.040397, 0.040397, 0.040397, 0.040397");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.064433, 0.064433, 0.064433, 0.064433, 0.064433, 0.064433, 0.064433");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.038342, 0.038342, 0.038342, 0.038342, 0.038342, 0.038342, 0.038342");
        }
      }
    }
    pin(RET1N) {
      direction : input;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.002629;
      max_transition : 0.454000;
      retention_pin (save_restore, "1");
      /* RET1N(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994" \
          );
        }
      }
      /*  CLKA(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
          );
        }
      }
      /* RET1N(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365", \
            "0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365, 0.738365" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994", \
            "0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994, 0.634994" \
          );
        }
      }
      /*  CLKB(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(R) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(F) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.059110, 0.059065, 0.060467, 0.065758, 0.074161, 0.084240, 0.094848", \
            "0.058685, 0.058641, 0.060042, 0.065333, 0.073737, 0.083815, 0.094423", \
            "0.057960, 0.057915, 0.059317, 0.064608, 0.073011, 0.083090, 0.093698", \
            "0.057649, 0.057605, 0.059006, 0.064297, 0.072701, 0.082779, 0.093387", \
            "0.057911, 0.057866, 0.059267, 0.064558, 0.072962, 0.083041, 0.093648", \
            "0.058526, 0.058481, 0.059883, 0.065174, 0.073577, 0.083656, 0.094264", \
            "0.059327, 0.059282, 0.060683, 0.065974, 0.074378, 0.084457, 0.095064" \
          );
        }
      }
      /* RET1N(F) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(F) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.059110, 0.059065, 0.060467, 0.065758, 0.074161, 0.084240, 0.094848", \
            "0.058685, 0.058641, 0.060042, 0.065333, 0.073737, 0.083815, 0.094423", \
            "0.057960, 0.057915, 0.059317, 0.064608, 0.073011, 0.083090, 0.093698", \
            "0.057649, 0.057605, 0.059006, 0.064297, 0.072701, 0.082779, 0.093387", \
            "0.057911, 0.057866, 0.059267, 0.064558, 0.072962, 0.083041, 0.093648", \
            "0.058526, 0.058481, 0.059883, 0.065174, 0.073577, 0.083656, 0.094264", \
            "0.059327, 0.059282, 0.060683, 0.065974, 0.074378, 0.084457, 0.095064" \
          );
        }
      }
      /* RET1N(F) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(F) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.059110, 0.059065, 0.060467, 0.065758, 0.074161, 0.084240, 0.094848", \
            "0.058685, 0.058641, 0.060042, 0.065333, 0.073737, 0.083815, 0.094423", \
            "0.057960, 0.057915, 0.059317, 0.064608, 0.073011, 0.083090, 0.093698", \
            "0.057649, 0.057605, 0.059006, 0.064297, 0.072701, 0.082779, 0.093387", \
            "0.057911, 0.057866, 0.059267, 0.064558, 0.072962, 0.083041, 0.093648", \
            "0.058526, 0.058481, 0.059883, 0.065174, 0.073577, 0.083656, 0.094264", \
            "0.059327, 0.059282, 0.060683, 0.065974, 0.074378, 0.084457, 0.095064" \
          );
        }
      }
      /* RET1N(F) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.059110, 0.059065, 0.060467, 0.065758, 0.074161, 0.084240, 0.094848", \
            "0.058685, 0.058641, 0.060042, 0.065333, 0.073737, 0.083815, 0.094423", \
            "0.057960, 0.057915, 0.059317, 0.064608, 0.073011, 0.083090, 0.093698", \
            "0.057649, 0.057605, 0.059006, 0.064297, 0.072701, 0.082779, 0.093387", \
            "0.057911, 0.057866, 0.059267, 0.064558, 0.072962, 0.083041, 0.093648", \
            "0.058526, 0.058481, 0.059883, 0.065174, 0.073577, 0.083656, 0.094264", \
            "0.059327, 0.059282, 0.060683, 0.065974, 0.074378, 0.084457, 0.095064" \
          );
        }
      }
      /* RET1N(F) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.059110, 0.059065, 0.060467, 0.065758, 0.074161, 0.084240, 0.094848", \
            "0.058685, 0.058641, 0.060042, 0.065333, 0.073737, 0.083815, 0.094423", \
            "0.057960, 0.057915, 0.059317, 0.064608, 0.073011, 0.083090, 0.093698", \
            "0.057649, 0.057605, 0.059006, 0.064297, 0.072701, 0.082779, 0.093387", \
            "0.057911, 0.057866, 0.059267, 0.064558, 0.072962, 0.083041, 0.093648", \
            "0.058526, 0.058481, 0.059883, 0.065174, 0.073577, 0.083656, 0.094264", \
            "0.059327, 0.059282, 0.060683, 0.065974, 0.074378, 0.084457, 0.095064" \
          );
        }
      }
      /* RET1N(R) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /* RET1N(R) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /* RET1N(R) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(R) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /* RET1N(R) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(R) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDCE";
        when : "((!DFTRAMBYP & CENA & TENA) | (!DFTRAMBYP & TCENA & !TENA)) & \
                ((!DFTRAMBYP & CENB & TENB) | (!DFTRAMBYP & TCENB \
                & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("40.316936, 40.316936, 40.316936, 40.316936, 40.316936, 40.316936, 40.316936");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.832787, 1.832787, 1.832787, 1.832787, 1.832787, 1.832787, 1.832787");
        }
      }
    }
    bus(SIA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004139;
      max_transition : 0.454000;
      /* SIA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.042853, 0.044682, 0.051172, 0.063424, 0.081370, 0.105765, 0.133109", \
           "0.041158, 0.042986, 0.049476, 0.061728, 0.079675, 0.104070, 0.131413", \
           "0.034179, 0.036007, 0.042497, 0.054749, 0.072696, 0.097091, 0.124434", \
           "0.021409, 0.023237, 0.029727, 0.041979, 0.059925, 0.084321, 0.111664", \
           "0.005208, 0.007036, 0.013526, 0.025778, 0.043724, 0.068120, 0.095463", \
           "0.000000, 0.000000, 0.000000, 0.007697, 0.025643, 0.050038, 0.077381", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.007861, 0.032256, 0.059599" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.049829, 0.051955, 0.059502, 0.073749, 0.094616, 0.122983, 0.154777", \
           "0.047858, 0.049984, 0.057531, 0.071777, 0.092645, 0.121011, 0.152806", \
           "0.039743, 0.041869, 0.049415, 0.063662, 0.084530, 0.112896, 0.144691", \
           "0.024894, 0.027020, 0.034566, 0.048813, 0.069681, 0.098047, 0.129842", \
           "0.006055, 0.008181, 0.015728, 0.029975, 0.050842, 0.079209, 0.111003", \
           "0.000000, 0.000000, 0.000000, 0.008950, 0.029817, 0.058184, 0.089978", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009140, 0.037507, 0.069301" \
         );
        }
      }
      /* CLKA(R) to SIA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.227989, 0.225821, 0.217379, 0.203878, 0.190738, 0.178139, 0.166168", \
           "0.229946, 0.227778, 0.219337, 0.205835, 0.192695, 0.180096, 0.168125", \
           "0.238080, 0.235912, 0.227470, 0.213969, 0.200828, 0.188230, 0.176259", \
           "0.252873, 0.250704, 0.242263, 0.228762, 0.215621, 0.203023, 0.191052", \
           "0.272502, 0.270334, 0.261893, 0.248391, 0.235251, 0.222652, 0.210681", \
           "0.295259, 0.293090, 0.284649, 0.271148, 0.258007, 0.245408, 0.233437", \
           "0.318261, 0.316093, 0.307652, 0.294150, 0.281010, 0.268411, 0.256440" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.217299, 0.215187, 0.207594, 0.193908, 0.179651, 0.165435, 0.152025", \
           "0.219256, 0.217144, 0.209551, 0.195865, 0.181608, 0.167392, 0.153982", \
           "0.227390, 0.225277, 0.217685, 0.203999, 0.189742, 0.175526, 0.162116", \
           "0.242183, 0.240070, 0.232478, 0.218791, 0.204535, 0.190318, 0.176909", \
           "0.261813, 0.259700, 0.252107, 0.238421, 0.224164, 0.209948, 0.196538", \
           "0.284569, 0.282456, 0.274864, 0.261177, 0.246921, 0.232704, 0.219295", \
           "0.307572, 0.305459, 0.297866, 0.284180, 0.269923, 0.255707, 0.242297" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.086528, 0.086528, 0.086528, 0.086528, 0.086528, 0.086528, 0.086528");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.054793, 0.054793, 0.054793, 0.054793, 0.054793, 0.054793, 0.054793");
        }
      }
    }
    pin(SEA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007808;
      max_transition : 0.454000;
      /* SEA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.854030, 0.855738, 0.862949, 0.877854, 0.901236, 0.935225, 0.976918", \
            "0.849704, 0.851412, 0.858623, 0.873528, 0.896909, 0.930898, 0.972592", \
            "0.831895, 0.833603, 0.840814, 0.855719, 0.879101, 0.913090, 0.954783", \
            "0.799309, 0.801017, 0.808228, 0.823133, 0.846515, 0.880504, 0.922197", \
            "0.757968, 0.759676, 0.766887, 0.781792, 0.805174, 0.847886, 0.899228", \
            "0.711829, 0.713537, 0.720748, 0.738283, 0.778956, 0.827737, 0.879078", \
            "0.687239, 0.687023, 0.693806, 0.719414, 0.760088, 0.808868, 0.860210" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.898979, 0.900777, 0.908368, 0.924057, 0.948669, 0.984447, 1.028335", \
            "0.894425, 0.896223, 0.903814, 0.919503, 0.944115, 0.979893, 1.023781", \
            "0.875679, 0.877477, 0.885067, 0.900757, 0.925369, 0.961147, 1.005035", \
            "0.841378, 0.843176, 0.850766, 0.866456, 0.891068, 0.926846, 0.970734", \
            "0.797861, 0.799659, 0.807250, 0.822939, 0.847551, 0.883329, 0.927217", \
            "0.749293, 0.751091, 0.758682, 0.774371, 0.798983, 0.835913, 0.882120", \
            "0.722457, 0.722541, 0.727740, 0.746145, 0.773923, 0.816657, 0.862864" \
          );
        }
      }
      /*  CLKA(R) to SEA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.168401, 0.165643, 0.153815, 0.131741, 0.108074, 0.084202, 0.060325", \
            "0.170984, 0.168225, 0.156398, 0.134323, 0.110657, 0.086784, 0.062907", \
            "0.181715, 0.178956, 0.167129, 0.145054, 0.121387, 0.097515, 0.073638", \
            "0.201453, 0.198695, 0.186867, 0.164793, 0.141126, 0.117254, 0.093377", \
            "0.227044, 0.224286, 0.212458, 0.190384, 0.166717, 0.142845, 0.118968", \
            "0.257326, 0.254568, 0.242740, 0.220665, 0.196999, 0.173126, 0.149249", \
            "0.287883, 0.285125, 0.273297, 0.251223, 0.227556, 0.203684, 0.179807" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.157593, 0.155090, 0.144114, 0.122156, 0.097127, 0.072425, 0.049005", \
            "0.160176, 0.157672, 0.146697, 0.124738, 0.099709, 0.075007, 0.051588", \
            "0.170907, 0.168403, 0.157428, 0.135469, 0.110440, 0.085738, 0.062319", \
            "0.190645, 0.188142, 0.177166, 0.155208, 0.130179, 0.105477, 0.082058", \
            "0.216236, 0.213733, 0.202757, 0.180799, 0.155770, 0.131068, 0.107649", \
            "0.246518, 0.244014, 0.233039, 0.211080, 0.186051, 0.161349, 0.137930", \
            "0.277075, 0.274572, 0.263596, 0.241638, 0.216609, 0.191907, 0.168487" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.828127, 1.828127, 1.828127, 1.828127, 1.828127, 1.828127, 1.828127");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("3.234494, 3.234494, 3.234494, 3.234494, 3.234494, 3.234494, 3.234494");
        }
      }
    }
    pin(DFTRAMBYP) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.026116;
      max_transition : 0.454000;
      /* DFTRAMBYP(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.182962, 0.183031, 0.187327, 0.202539, 0.225495, 0.253513, 0.284859", \
            "0.181264, 0.181334, 0.185630, 0.200841, 0.223798, 0.251816, 0.283162", \
            "0.178362, 0.178431, 0.182728, 0.197939, 0.220896, 0.248914, 0.280260", \
            "0.177120, 0.177189, 0.181486, 0.196697, 0.219654, 0.247672, 0.279018", \
            "0.178165, 0.178234, 0.182531, 0.197742, 0.220699, 0.248716, 0.280063", \
            "0.180626, 0.180695, 0.184992, 0.200203, 0.223160, 0.251177, 0.282524", \
            "0.183829, 0.183899, 0.188195, 0.203406, 0.226363, 0.254381, 0.285727" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.160691, 0.160512, 0.166118, 0.187282, 0.220896, 0.261211, 0.303642", \
            "0.158993, 0.158815, 0.164421, 0.185585, 0.219199, 0.259514, 0.301944", \
            "0.156091, 0.155913, 0.161518, 0.182682, 0.216297, 0.256611, 0.299042", \
            "0.154849, 0.154671, 0.160276, 0.181440, 0.215055, 0.255369, 0.297800", \
            "0.155894, 0.155716, 0.161321, 0.182485, 0.216100, 0.256414, 0.298845", \
            "0.158355, 0.158177, 0.163782, 0.184946, 0.218561, 0.258875, 0.301306", \
            "0.161558, 0.161380, 0.166986, 0.188150, 0.221764, 0.262079, 0.304509" \
          );
        }
      }
      /*  CLKA(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.185709, 0.185474, 0.184514, 0.177131, 0.163042, 0.144248, 0.124629", \
            "0.187665, 0.187430, 0.186469, 0.179087, 0.164998, 0.146204, 0.126585", \
            "0.195675, 0.195440, 0.194480, 0.187097, 0.173009, 0.154215, 0.134596", \
            "0.210766, 0.210530, 0.209570, 0.202188, 0.188099, 0.169305, 0.149686", \
            "0.230149, 0.229914, 0.228954, 0.221571, 0.207482, 0.188688, 0.169069", \
            "0.253044, 0.252808, 0.251848, 0.244466, 0.230377, 0.211583, 0.191964", \
            "0.276108, 0.275873, 0.274913, 0.267530, 0.253441, 0.234647, 0.215028" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.190610, 0.190137, 0.188874, 0.181570, 0.167552, 0.148342, 0.128044", \
            "0.192566, 0.192093, 0.190830, 0.183526, 0.169508, 0.150297, 0.130000", \
            "0.200577, 0.200104, 0.198840, 0.191537, 0.177518, 0.158308, 0.138011", \
            "0.215667, 0.215194, 0.213930, 0.206627, 0.192609, 0.173398, 0.153101", \
            "0.235050, 0.234577, 0.233314, 0.226010, 0.211992, 0.192782, 0.172484", \
            "0.257945, 0.257472, 0.256208, 0.248905, 0.234886, 0.215676, 0.195379", \
            "0.281009, 0.280536, 0.279273, 0.271969, 0.257951, 0.238741, 0.218443" \
          );
        }
      }
      /* DFTRAMBYP(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.182962, 0.183031, 0.187327, 0.202539, 0.225495, 0.253513, 0.284859", \
            "0.181264, 0.181334, 0.185630, 0.200841, 0.223798, 0.251816, 0.283162", \
            "0.178362, 0.178431, 0.182728, 0.197939, 0.220896, 0.248914, 0.280260", \
            "0.177120, 0.177189, 0.181486, 0.196697, 0.219654, 0.247672, 0.279018", \
            "0.178165, 0.178234, 0.182531, 0.197742, 0.220699, 0.248716, 0.280063", \
            "0.180626, 0.180695, 0.184992, 0.200203, 0.223160, 0.251177, 0.282524", \
            "0.183829, 0.183899, 0.188195, 0.203406, 0.226363, 0.254381, 0.285727" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.160691, 0.160512, 0.166118, 0.187282, 0.220896, 0.261211, 0.303642", \
            "0.158993, 0.158815, 0.164421, 0.185585, 0.219199, 0.259514, 0.301944", \
            "0.156091, 0.155913, 0.161518, 0.182682, 0.216297, 0.256611, 0.299042", \
            "0.154849, 0.154671, 0.160276, 0.181440, 0.215055, 0.255369, 0.297800", \
            "0.155894, 0.155716, 0.161321, 0.182485, 0.216100, 0.256414, 0.298845", \
            "0.158355, 0.158177, 0.163782, 0.184946, 0.218561, 0.258875, 0.301306", \
            "0.161558, 0.161380, 0.166986, 0.188150, 0.221764, 0.262079, 0.304509" \
          );
        }
      }
      /*  CLKB(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.185709, 0.185474, 0.184514, 0.177131, 0.163042, 0.144248, 0.124629", \
            "0.187665, 0.187430, 0.186469, 0.179087, 0.164998, 0.146204, 0.126585", \
            "0.195675, 0.195440, 0.194480, 0.187097, 0.173009, 0.154215, 0.134596", \
            "0.210766, 0.210530, 0.209570, 0.202188, 0.188099, 0.169305, 0.149686", \
            "0.230149, 0.229914, 0.228954, 0.221571, 0.207482, 0.188688, 0.169069", \
            "0.253044, 0.252808, 0.251848, 0.244466, 0.230377, 0.211583, 0.191964", \
            "0.276108, 0.275873, 0.274913, 0.267530, 0.253441, 0.234647, 0.215028" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.190610, 0.190137, 0.188874, 0.181570, 0.167552, 0.148342, 0.128044", \
            "0.192566, 0.192093, 0.190830, 0.183526, 0.169508, 0.150297, 0.130000", \
            "0.200577, 0.200104, 0.198840, 0.191537, 0.177518, 0.158308, 0.138011", \
            "0.215667, 0.215194, 0.213930, 0.206627, 0.192609, 0.173398, 0.153101", \
            "0.235050, 0.234577, 0.233314, 0.226010, 0.211992, 0.192782, 0.172484", \
            "0.257945, 0.257472, 0.256208, 0.248905, 0.234886, 0.215676, 0.195379", \
            "0.281009, 0.280536, 0.279273, 0.271969, 0.257951, 0.238741, 0.218443" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.501927, 0.502105, 0.496499, 0.475335, 0.441721, 0.401406, 0.358975", \
            "0.503624, 0.503802, 0.498197, 0.477033, 0.443418, 0.403104, 0.360673", \
            "0.506526, 0.506704, 0.501099, 0.479935, 0.446320, 0.406006, 0.363575", \
            "0.507768, 0.507946, 0.502341, 0.481177, 0.447562, 0.407248, 0.364817", \
            "0.506723, 0.506902, 0.501296, 0.480132, 0.446518, 0.406203, 0.363772", \
            "0.504262, 0.504440, 0.498835, 0.477671, 0.444057, 0.403742, 0.361311", \
            "0.501059, 0.501237, 0.495632, 0.474468, 0.440853, 0.400539, 0.358108" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.016687, 1.016687, 1.016687, 1.016687, 1.016687, 1.016687, 1.016687");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.850719, 0.850719, 0.850719, 0.850719, 0.850719, 0.850719, 0.850719");
        }
      }
    }
    bus(SIB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004139;
      max_transition : 0.454000;
      /* SIB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.042853, 0.044682, 0.051172, 0.063424, 0.081370, 0.105765, 0.133109", \
           "0.041158, 0.042986, 0.049476, 0.061728, 0.079675, 0.104070, 0.131413", \
           "0.034179, 0.036007, 0.042497, 0.054749, 0.072696, 0.097091, 0.124434", \
           "0.021409, 0.023237, 0.029727, 0.041979, 0.059925, 0.084321, 0.111664", \
           "0.005208, 0.007036, 0.013526, 0.025778, 0.043724, 0.068120, 0.095463", \
           "0.000000, 0.000000, 0.000000, 0.007697, 0.025643, 0.050038, 0.077381", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.007861, 0.032256, 0.059599" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.049829, 0.051955, 0.059502, 0.073749, 0.094616, 0.122983, 0.154777", \
           "0.047858, 0.049984, 0.057531, 0.071777, 0.092645, 0.121011, 0.152806", \
           "0.039743, 0.041869, 0.049415, 0.063662, 0.084530, 0.112896, 0.144691", \
           "0.024894, 0.027020, 0.034566, 0.048813, 0.069681, 0.098047, 0.129842", \
           "0.006055, 0.008181, 0.015728, 0.029975, 0.050842, 0.079209, 0.111003", \
           "0.000000, 0.000000, 0.000000, 0.008950, 0.029817, 0.058184, 0.089978", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.009140, 0.037507, 0.069301" \
         );
        }
      }
      /* CLKB(R) to SIB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.227989, 0.225821, 0.217379, 0.203878, 0.190738, 0.178139, 0.166168", \
           "0.229946, 0.227778, 0.219337, 0.205835, 0.192695, 0.180096, 0.168125", \
           "0.238080, 0.235912, 0.227470, 0.213969, 0.200828, 0.188230, 0.176259", \
           "0.252873, 0.250704, 0.242263, 0.228762, 0.215621, 0.203023, 0.191052", \
           "0.272502, 0.270334, 0.261893, 0.248391, 0.235251, 0.222652, 0.210681", \
           "0.295259, 0.293090, 0.284649, 0.271148, 0.258007, 0.245408, 0.233437", \
           "0.318261, 0.316093, 0.307652, 0.294150, 0.281010, 0.268411, 0.256440" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.217299, 0.215187, 0.207594, 0.193908, 0.179651, 0.165435, 0.152025", \
           "0.219256, 0.217144, 0.209551, 0.195865, 0.181608, 0.167392, 0.153982", \
           "0.227390, 0.225277, 0.217685, 0.203999, 0.189742, 0.175526, 0.162116", \
           "0.242183, 0.240070, 0.232478, 0.218791, 0.204535, 0.190318, 0.176909", \
           "0.261813, 0.259700, 0.252107, 0.238421, 0.224164, 0.209948, 0.196538", \
           "0.284569, 0.282456, 0.274864, 0.261177, 0.246921, 0.232704, 0.219295", \
           "0.307572, 0.305459, 0.297866, 0.284180, 0.269923, 0.255707, 0.242297" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.086528, 0.086528, 0.086528, 0.086528, 0.086528, 0.086528, 0.086528");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.054793, 0.054793, 0.054793, 0.054793, 0.054793, 0.054793, 0.054793");
        }
      }
    }
    pin(SEB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007808;
      max_transition : 0.454000;
      /* SEB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.854030, 0.855738, 0.862949, 0.877854, 0.901236, 0.935225, 0.976918", \
            "0.849704, 0.851412, 0.858623, 0.873528, 0.896909, 0.930898, 0.972592", \
            "0.831895, 0.833603, 0.840814, 0.855719, 0.879101, 0.913090, 0.954783", \
            "0.799309, 0.801017, 0.808228, 0.823133, 0.846515, 0.880504, 0.922197", \
            "0.757968, 0.759676, 0.766887, 0.781792, 0.805174, 0.847886, 0.899228", \
            "0.711829, 0.713537, 0.720748, 0.738283, 0.778956, 0.827737, 0.879078", \
            "0.687239, 0.687023, 0.693806, 0.719414, 0.760088, 0.808868, 0.860210" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.898979, 0.900777, 0.908368, 0.924057, 0.948669, 0.984447, 1.028335", \
            "0.894425, 0.896223, 0.903814, 0.919503, 0.944115, 0.979893, 1.023781", \
            "0.875679, 0.877477, 0.885067, 0.900757, 0.925369, 0.961147, 1.005035", \
            "0.841378, 0.843176, 0.850766, 0.866456, 0.891068, 0.926846, 0.970734", \
            "0.797861, 0.799659, 0.807250, 0.822939, 0.847551, 0.883329, 0.927217", \
            "0.749293, 0.751091, 0.758682, 0.774371, 0.798983, 0.835913, 0.882120", \
            "0.722457, 0.722541, 0.727740, 0.746145, 0.773923, 0.816657, 0.862864" \
          );
        }
      }
      /*  CLKB(R) to SEB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.168401, 0.165643, 0.153815, 0.131741, 0.108074, 0.084202, 0.060325", \
            "0.170984, 0.168225, 0.156398, 0.134323, 0.110657, 0.086784, 0.062907", \
            "0.181715, 0.178956, 0.167129, 0.145054, 0.121387, 0.097515, 0.073638", \
            "0.201453, 0.198695, 0.186867, 0.164793, 0.141126, 0.117254, 0.093377", \
            "0.227044, 0.224286, 0.212458, 0.190384, 0.166717, 0.142845, 0.118968", \
            "0.257326, 0.254568, 0.242740, 0.220665, 0.196999, 0.173126, 0.149249", \
            "0.287883, 0.285125, 0.273297, 0.251223, 0.227556, 0.203684, 0.179807" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.157593, 0.155090, 0.144114, 0.122156, 0.097127, 0.072425, 0.049005", \
            "0.160176, 0.157672, 0.146697, 0.124738, 0.099709, 0.075007, 0.051588", \
            "0.170907, 0.168403, 0.157428, 0.135469, 0.110440, 0.085738, 0.062319", \
            "0.190645, 0.188142, 0.177166, 0.155208, 0.130179, 0.105477, 0.082058", \
            "0.216236, 0.213733, 0.202757, 0.180799, 0.155770, 0.131068, 0.107649", \
            "0.246518, 0.244014, 0.233039, 0.211080, 0.186051, 0.161349, 0.137930", \
            "0.277075, 0.274572, 0.263596, 0.241638, 0.216609, 0.191907, 0.168487" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.828127, 1.828127, 1.828127, 1.828127, 1.828127, 1.828127, 1.828127");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("3.234494, 3.234494, 3.234494, 3.234494, 3.234494, 3.234494, 3.234494");
        }
      }
    }
    pin(COLLDISN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002616;
      max_transition : 0.454000;
      /* COLLDISN(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /*  CLKA(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
          );
        }
      }
      /* COLLDISN(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703", \
            "1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703, 1.486703" \
          );
        }
      }
      /*  CLKB(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674", \
            "2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674, 2.331674" \
          );
        }
      }
    }
    /* Selective Precharge Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 0.02065;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 3.444e-03;
    }
    /* Standby Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.024336;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 3.393e-03;
    }
  }
}
