Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  6 18:54:00 2019
| Host         : Necryotiks running 64-bit unknown
| Command      : report_drc -file AXI_DEBUG_BD_wrapper_drc_opted.rpt -pb AXI_DEBUG_BD_wrapper_drc_opted.pb -rpx AXI_DEBUG_BD_wrapper_drc_opted.rpx
| Design       : AXI_DEBUG_BD_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

