Warning (10268): Verilog HDL information at sp_ram_8x16.v(21): always construct contains both blocking and non-blocking assignments File: D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v Line: 21
Warning (10273): Verilog HDL warning at sp_ram_8x16.v(41): extended using "x" or "z" File: D:/Maven Learning/Practicals/Lab5/3 ASYN_SINGLE_PORT_RAM_8x16/rtl/sp_ram_8x16.v Line: 41
