Analysis & Synthesis report for 500W1200W
Tue Aug 14 14:48:56 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |timing|tlpw_current_sta
 12. State Machine - |timing|ang_current_state
 13. State Machine - |timing|cal_duty_sta
 14. State Machine - |timing|wmt_detect:wmt_detect_inst|wmt_current_state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for ram:ccs1_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
 21. Source assignments for ram:ccs2_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
 22. Source assignments for ram:ccs3_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
 23. Source assignments for ram:ccs4_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
 24. Source assignments for ram:ccs5_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
 25. Source assignments for ram:ccs6_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
 26. Source assignments for ram:oppbak_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
 27. Source assignments for ram:oppinteg_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated
 28. Parameter Settings for User Entity Instance: Top-level Entity: |timing
 29. Parameter Settings for User Entity Instance: pll:pll1|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: Red_Laser_Control:RED_LASER_Inst1
 31. Parameter Settings for User Entity Instance: wmt_detect:wmt_detect_inst
 32. Parameter Settings for User Entity Instance: pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component
 33. Parameter Settings for User Entity Instance: pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component
 34. Parameter Settings for User Entity Instance: ccs_sw_ctl:ccs_sw_ctl1
 35. Parameter Settings for User Entity Instance: spi:ang_spi_inst1
 36. Parameter Settings for User Entity Instance: ang_spi_ctrl:ang_spi_ctrl1
 37. Parameter Settings for User Entity Instance: ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component
 38. Parameter Settings for User Entity Instance: spi_ctrl:spi_ctrl_inst
 39. Parameter Settings for User Entity Instance: spi:ccs1_spi_inst
 40. Parameter Settings for User Entity Instance: spi:ccs2_spi_inst
 41. Parameter Settings for User Entity Instance: spi:ccs3_spi_inst
 42. Parameter Settings for User Entity Instance: spi:ccs4_spi_inst
 43. Parameter Settings for User Entity Instance: spi:ccs5_spi_inst
 44. Parameter Settings for User Entity Instance: spi:ccs6_spi_inst
 45. Parameter Settings for User Entity Instance: spi:opp_spi_inst1
 46. Parameter Settings for User Entity Instance: ram:ccs1_ram|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: ram:ccs2_ram|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: ram:ccs3_ram|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: ram:ccs4_ram|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: ram:ccs5_ram|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: ram:ccs6_ram|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: ram:oppbak_ram|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: ram:oppinteg_ram|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component
 55. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 56. altpll Parameter Settings by Entity Instance
 57. lpm_mult Parameter Settings by Entity Instance
 58. altsyncram Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "ioppinteg_mult:ioppinteg_mult_inst"
 60. Port Connectivity Checks: "spi:opp_spi_inst1"
 61. Port Connectivity Checks: "spi:ccs6_spi_inst"
 62. Port Connectivity Checks: "spi:ccs5_spi_inst"
 63. Port Connectivity Checks: "spi:ccs4_spi_inst"
 64. Port Connectivity Checks: "spi:ccs3_spi_inst"
 65. Port Connectivity Checks: "spi:ccs2_spi_inst"
 66. Port Connectivity Checks: "spi:ccs1_spi_inst"
 67. Port Connectivity Checks: "ang_kdaset_mult:ang_kdaset_mult_inst"
 68. Port Connectivity Checks: "ang_spi_ctrl:ang_spi_ctrl1"
 69. Port Connectivity Checks: "spi:ang_spi_inst1"
 70. Port Connectivity Checks: "ccs_sw_ctl:ccs_sw_ctl1"
 71. Port Connectivity Checks: "pwm_div:pwm_div1"
 72. SignalTap II Logic Analyzer Settings
 73. Elapsed Time Per Partition
 74. Connections to In-System Debugging Instance "auto_signaltap_0"
 75. Analysis & Synthesis Messages
 76. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug 14 14:48:55 2018       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; 500W1200W                                   ;
; Top-level Entity Name              ; timing                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 10,313                                      ;
;     Total combinational functions  ; 9,159                                       ;
;     Dedicated logic registers      ; 5,258                                       ;
; Total registers                    ; 5258                                        ;
; Total pins                         ; 69                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 30,720                                      ;
; Embedded Multiplier 9-bit elements ; 7                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; timing             ; 500W1200W          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; redlaser_control.v               ; yes             ; User Verilog HDL File        ; C:/lxs/2_FPGA_800W_2018_8_14/redlaser_control.v                             ;         ;
; ioppinteg_mult.v                 ; yes             ; User Wizard-Generated File   ; C:/lxs/2_FPGA_800W_2018_8_14/ioppinteg_mult.v                               ;         ;
; timing.v                         ; yes             ; User Verilog HDL File        ; C:/lxs/2_FPGA_800W_2018_8_14/timing.v                                       ;         ;
; spi_ctrl.v                       ; yes             ; User Verilog HDL File        ; C:/lxs/2_FPGA_800W_2018_8_14/spi_ctrl.v                                     ;         ;
; spi.v                            ; yes             ; User Verilog HDL File        ; C:/lxs/2_FPGA_800W_2018_8_14/spi.v                                          ;         ;
; address.v                        ; yes             ; User Verilog HDL File        ; C:/lxs/2_FPGA_800W_2018_8_14/address.v                                      ;         ;
; pwm_mult.v                       ; yes             ; User Wizard-Generated File   ; C:/lxs/2_FPGA_800W_2018_8_14/pwm_mult.v                                     ;         ;
; pwm_div.v                        ; yes             ; User Wizard-Generated File   ; C:/lxs/2_FPGA_800W_2018_8_14/pwm_div.v                                      ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; C:/lxs/2_FPGA_800W_2018_8_14/pll.v                                          ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File   ; C:/lxs/2_FPGA_800W_2018_8_14/ram.v                                          ;         ;
; ccs_sw_ctl.v                     ; yes             ; User Verilog HDL File        ; C:/lxs/2_FPGA_800W_2018_8_14/ccs_sw_ctl.v                                   ;         ;
; ang_spi_ctl.v                    ; yes             ; User Verilog HDL File        ; C:/lxs/2_FPGA_800W_2018_8_14/ang_spi_ctl.v                                  ;         ;
; wmt_detect.v                     ; yes             ; User Verilog HDL File        ; C:/lxs/2_FPGA_800W_2018_8_14/wmt_detect.v                                   ;         ;
; ang_kdaset_mult.v                ; yes             ; User Wizard-Generated File   ; C:/lxs/2_FPGA_800W_2018_8_14/ang_kdaset_mult.v                              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/pll_altpll.v                                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mult_9en.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/mult_9en.tdf                                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_ups.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/lpm_divide_ups.tdf                          ;         ;
; db/sign_div_unsign_0mh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/sign_div_unsign_0mh.tdf                     ;         ;
; db/alt_u_div_k7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/alt_u_div_k7f.tdf                           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/add_sub_7pc.tdf                             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/add_sub_8pc.tdf                             ;         ;
; db/mult_jfn.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/mult_jfn.tdf                                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_n8s1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/altsyncram_n8s1.tdf                         ;         ;
; db/mult_sfn.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/mult_sfn.tdf                                ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_transition_detector.vhd      ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_transition_detector.vhd  ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; sld_gap_detector.vhd             ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_gap_detector.vhd         ;         ;
; db/altsyncram_8u14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/altsyncram_8u14.tdf                         ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; db/mux_rsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/mux_rsc.tdf                                 ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/decode_dvf.tdf                              ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_1fi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_1fi.tdf                                ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/cmpr_qgc.tdf                                ;         ;
; db/cntr_g9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_g9j.tdf                                ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_egi.tdf                                ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/cmpr_rgc.tdf                                ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/cntr_23j.tdf                                ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/lxs/2_FPGA_800W_2018_8_14/db/cmpr_ngc.tdf                                ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 10,313       ;
;                                             ;              ;
; Total combinational functions               ; 9159         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 2777         ;
;     -- 3 input functions                    ; 3904         ;
;     -- <=2 input functions                  ; 2478         ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 6527         ;
;     -- arithmetic mode                      ; 2632         ;
;                                             ;              ;
; Total registers                             ; 5258         ;
;     -- Dedicated logic registers            ; 5258         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 69           ;
; Total memory bits                           ; 30720        ;
; Embedded Multiplier 9-bit elements          ; 7            ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; rstn_i~input ;
; Maximum fan-out                             ; 4613         ;
; Total fan-out                               ; 51343        ;
; Average fan-out                             ; 3.49         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |timing                                                                                                 ; 9159 (6799)       ; 5258 (3588)  ; 30720       ; 7            ; 1       ; 3         ; 69   ; 0            ; |timing                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Red_Laser_Control:RED_LASER_Inst1|                                                                  ; 69 (69)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|Red_Laser_Control:RED_LASER_Inst1                                                                                                                                                                                                                                                                                                   ; work         ;
;    |ang_kdaset_mult:ang_kdaset_mult_inst|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |timing|ang_kdaset_mult:ang_kdaset_mult_inst                                                                                                                                                                                                                                                                                                ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |timing|ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                    ; work         ;
;          |mult_jfn:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |timing|ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component|mult_jfn:auto_generated                                                                                                                                                                                                                                            ; work         ;
;    |ang_spi_ctrl:ang_spi_ctrl1|                                                                         ; 95 (95)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ang_spi_ctrl:ang_spi_ctrl1                                                                                                                                                                                                                                                                                                          ; work         ;
;    |ccs_sw_ctl:ccs_sw_ctl1|                                                                             ; 94 (94)           ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ccs_sw_ctl:ccs_sw_ctl1                                                                                                                                                                                                                                                                                                              ; work         ;
;    |ioppinteg_mult:ioppinteg_mult_inst|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |timing|ioppinteg_mult:ioppinteg_mult_inst                                                                                                                                                                                                                                                                                                  ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |timing|ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                      ; work         ;
;          |mult_sfn:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |timing|ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component|mult_sfn:auto_generated                                                                                                                                                                                                                                              ; work         ;
;    |pll:pll1|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|pll:pll1                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|pll:pll1|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |pll_altpll:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|pll:pll1|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;    |pwm_div:pwm_div1|                                                                                   ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|pwm_div:pwm_div1                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|                                                                 ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                    ; work         ;
;          |lpm_divide_ups:auto_generated|                                                                ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;             |sign_div_unsign_0mh:divider|                                                               ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated|sign_div_unsign_0mh:divider                                                                                                                                                                                                                          ; work         ;
;                |alt_u_div_k7f:divider|                                                                  ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider                                                                                                                                                                                                    ; work         ;
;    |pwm_mult:pwm_mult1|                                                                                 ; 10 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |timing|pwm_mult:pwm_mult1                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |lpm_mult:lpm_mult_component|                                                                     ; 10 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |timing|pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                                      ; work         ;
;          |mult_9en:auto_generated|                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |timing|pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component|mult_9en:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;    |ram:ccs1_ram|                                                                                       ; 4 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs1_ram                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 4 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs1_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_n8s1:auto_generated|                                                               ; 4 (4)             ; 1 (1)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs1_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |ram:ccs2_ram|                                                                                       ; 3 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs2_ram                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 3 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs2_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_n8s1:auto_generated|                                                               ; 3 (3)             ; 1 (1)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs2_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |ram:ccs3_ram|                                                                                       ; 2 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs3_ram                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 2 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs3_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_n8s1:auto_generated|                                                               ; 2 (2)             ; 1 (1)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs3_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |ram:ccs4_ram|                                                                                       ; 2 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs4_ram                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 2 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs4_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_n8s1:auto_generated|                                                               ; 2 (2)             ; 1 (1)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs4_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |ram:ccs5_ram|                                                                                       ; 1 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs5_ram                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 1 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs5_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_n8s1:auto_generated|                                                               ; 1 (1)             ; 1 (1)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs5_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |ram:ccs6_ram|                                                                                       ; 2 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs6_ram                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 2 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs6_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram_n8s1:auto_generated|                                                               ; 2 (2)             ; 1 (1)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:ccs6_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |ram:oppbak_ram|                                                                                     ; 1 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:oppbak_ram                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 1 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:oppbak_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_n8s1:auto_generated|                                                               ; 1 (1)             ; 1 (1)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:oppbak_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated                                                                                                                                                                                                                                                       ; work         ;
;    |ram:oppinteg_ram|                                                                                   ; 1 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:oppinteg_ram                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 1 (0)             ; 1 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:oppinteg_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram_n8s1:auto_generated|                                                               ; 1 (1)             ; 1 (1)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|ram:oppinteg_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 388 (1)           ; 475 (16)     ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 387 (0)           ; 459 (0)      ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 387 (86)          ; 459 (114)    ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_8u14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8u14:auto_generated                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 92 (92)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 40 (2)            ; 84 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                           ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 16 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 3 (3)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                        ; 19 (3)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                             ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                              ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                              ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 92 (10)           ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_1fi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1fi:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
;    |spi:ang_spi_inst1|                                                                                  ; 108 (108)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|spi:ang_spi_inst1                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |spi:ccs1_spi_inst|                                                                                  ; 105 (105)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|spi:ccs1_spi_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |spi:ccs2_spi_inst|                                                                                  ; 105 (105)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|spi:ccs2_spi_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |spi:ccs3_spi_inst|                                                                                  ; 102 (102)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|spi:ccs3_spi_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |spi:ccs4_spi_inst|                                                                                  ; 101 (101)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|spi:ccs4_spi_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |spi:ccs5_spi_inst|                                                                                  ; 101 (101)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|spi:ccs5_spi_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |spi:ccs6_spi_inst|                                                                                  ; 102 (102)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|spi:ccs6_spi_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |spi:opp_spi_inst1|                                                                                  ; 104 (104)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|spi:opp_spi_inst1                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |spi_ctrl:spi_ctrl_inst|                                                                             ; 253 (253)         ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|spi_ctrl:spi_ctrl_inst                                                                                                                                                                                                                                                                                                              ; work         ;
;    |wmt_detect:wmt_detect_inst|                                                                         ; 253 (253)         ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |timing|wmt_detect:wmt_detect_inst                                                                                                                                                                                                                                                                                                          ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ram:ccs1_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated|ALTSYNCRAM                                                                                                                ; M9K  ; Simple Dual Port ; 96           ; 16           ; 96           ; 16           ; 1536  ; None ;
; ram:ccs2_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated|ALTSYNCRAM                                                                                                                ; M9K  ; Simple Dual Port ; 96           ; 16           ; 96           ; 16           ; 1536  ; None ;
; ram:ccs3_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated|ALTSYNCRAM                                                                                                                ; M9K  ; Simple Dual Port ; 96           ; 16           ; 96           ; 16           ; 1536  ; None ;
; ram:ccs4_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated|ALTSYNCRAM                                                                                                                ; M9K  ; Simple Dual Port ; 96           ; 16           ; 96           ; 16           ; 1536  ; None ;
; ram:ccs5_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated|ALTSYNCRAM                                                                                                                ; M9K  ; Simple Dual Port ; 96           ; 16           ; 96           ; 16           ; 1536  ; None ;
; ram:ccs6_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated|ALTSYNCRAM                                                                                                                ; M9K  ; Simple Dual Port ; 96           ; 16           ; 96           ; 16           ; 1536  ; None ;
; ram:oppbak_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated|ALTSYNCRAM                                                                                                              ; M9K  ; Simple Dual Port ; 96           ; 16           ; 96           ; 16           ; 1536  ; None ;
; ram:oppinteg_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated|ALTSYNCRAM                                                                                                            ; M9K  ; Simple Dual Port ; 96           ; 16           ; 96           ; 16           ; 1536  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8u14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+------------------------------------------------+
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |timing|ang_kdaset_mult:ang_kdaset_mult_inst ; C:/lxs/2_FPGA_800W_2018_8_14/ang_kdaset_mult.v ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |timing|ram:ccs1_ram                         ; C:/lxs/2_FPGA_800W_2018_8_14/ram.v             ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |timing|ram:ccs2_ram                         ; C:/lxs/2_FPGA_800W_2018_8_14/ram.v             ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |timing|ram:ccs3_ram                         ; C:/lxs/2_FPGA_800W_2018_8_14/ram.v             ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |timing|ram:ccs4_ram                         ; C:/lxs/2_FPGA_800W_2018_8_14/ram.v             ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |timing|ram:ccs5_ram                         ; C:/lxs/2_FPGA_800W_2018_8_14/ram.v             ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |timing|ram:ccs6_ram                         ; C:/lxs/2_FPGA_800W_2018_8_14/ram.v             ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |timing|ioppinteg_mult:ioppinteg_mult_inst   ; C:/lxs/2_FPGA_800W_2018_8_14/ioppinteg_mult.v  ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |timing|ram:oppbak_ram                       ; C:/lxs/2_FPGA_800W_2018_8_14/ram.v             ;
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |timing|ram:oppinteg_ram                     ; C:/lxs/2_FPGA_800W_2018_8_14/ram.v             ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |timing|pll:pll1                             ; C:/lxs/2_FPGA_800W_2018_8_14/pll.v             ;
; Altera ; LPM_DIVIDE   ; 13.1    ; N/A          ; N/A          ; |timing|pwm_div:pwm_div1                     ; C:/lxs/2_FPGA_800W_2018_8_14/pwm_div.v         ;
; Altera ; LPM_MULT     ; 13.1    ; N/A          ; N/A          ; |timing|pwm_mult:pwm_mult1                   ; C:/lxs/2_FPGA_800W_2018_8_14/pwm_mult.v        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |timing|tlpw_current_sta                                                                                                                                                                            ;
+--------------------------------+--------------------------------+------------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+
; Name                           ; tlpw_current_sta.TLPW_FINISHED ; tlpw_current_sta.TLPW_CALTHD ; tlpw_current_sta.TLPW_JUDGE ; tlpw_current_sta.TLPW_ISUM ; tlpw_current_sta.TLPW_IDLE ; tlpw_current_sta.TLPW_INIT ;
+--------------------------------+--------------------------------+------------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+
; tlpw_current_sta.TLPW_INIT     ; 0                              ; 0                            ; 0                           ; 0                          ; 0                          ; 0                          ;
; tlpw_current_sta.TLPW_IDLE     ; 0                              ; 0                            ; 0                           ; 0                          ; 1                          ; 1                          ;
; tlpw_current_sta.TLPW_ISUM     ; 0                              ; 0                            ; 0                           ; 1                          ; 0                          ; 1                          ;
; tlpw_current_sta.TLPW_JUDGE    ; 0                              ; 0                            ; 1                           ; 0                          ; 0                          ; 1                          ;
; tlpw_current_sta.TLPW_CALTHD   ; 0                              ; 1                            ; 0                           ; 0                          ; 0                          ; 1                          ;
; tlpw_current_sta.TLPW_FINISHED ; 1                              ; 0                            ; 0                           ; 0                          ; 0                          ; 1                          ;
+--------------------------------+--------------------------------+------------------------------+-----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |timing|ang_current_state                                                                                                                                                                                                                  ;
+----------------------------------+---------------------------------+----------------------------------+----------------------------+-------------------------------+-----------------------------+----------------------------+----------------------------+
; Name                             ; ang_current_state.ANG_DA_UPDATE ; ang_current_state.ANG_MULT_DELAY ; ang_current_state.ANG_COMP ; ang_current_state.ANG_CALDIFF ; ang_current_state.ANG_CALAV ; ang_current_state.ANG_IDLE ; ang_current_state.ANG_INIT ;
+----------------------------------+---------------------------------+----------------------------------+----------------------------+-------------------------------+-----------------------------+----------------------------+----------------------------+
; ang_current_state.ANG_INIT       ; 0                               ; 0                                ; 0                          ; 0                             ; 0                           ; 0                          ; 0                          ;
; ang_current_state.ANG_IDLE       ; 0                               ; 0                                ; 0                          ; 0                             ; 0                           ; 1                          ; 1                          ;
; ang_current_state.ANG_CALAV      ; 0                               ; 0                                ; 0                          ; 0                             ; 1                           ; 0                          ; 1                          ;
; ang_current_state.ANG_CALDIFF    ; 0                               ; 0                                ; 0                          ; 1                             ; 0                           ; 0                          ; 1                          ;
; ang_current_state.ANG_COMP       ; 0                               ; 0                                ; 1                          ; 0                             ; 0                           ; 0                          ; 1                          ;
; ang_current_state.ANG_MULT_DELAY ; 0                               ; 1                                ; 0                          ; 0                             ; 0                           ; 0                          ; 1                          ;
; ang_current_state.ANG_DA_UPDATE  ; 1                               ; 0                                ; 0                          ; 0                             ; 0                           ; 0                          ; 1                          ;
+----------------------------------+---------------------------------+----------------------------------+----------------------------+-------------------------------+-----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |timing|cal_duty_sta                      ;
+-----------------------------+-----------------------------+
; Name                        ; cal_duty_sta.CAL_DUTY_DELAY ;
+-----------------------------+-----------------------------+
; cal_duty_sta.CAL_DUTY_IDLE  ; 0                           ;
; cal_duty_sta.CAL_DUTY_DELAY ; 1                           ;
+-----------------------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |timing|wmt_detect:wmt_detect_inst|wmt_current_state                                                                                               ;
+------------------------------------+------------------------------------+------------------------------+------------------------------+----------------------------+
; Name                               ; wmt_current_state.WMT_CYC_FINISHED ; wmt_current_state.WMT_COUNTL ; wmt_current_state.WMT_COUNTH ; wmt_current_state.WMT_IDLE ;
+------------------------------------+------------------------------------+------------------------------+------------------------------+----------------------------+
; wmt_current_state.WMT_IDLE         ; 0                                  ; 0                            ; 0                            ; 0                          ;
; wmt_current_state.WMT_COUNTH       ; 0                                  ; 0                            ; 1                            ; 1                          ;
; wmt_current_state.WMT_COUNTL       ; 0                                  ; 1                            ; 0                            ; 1                          ;
; wmt_current_state.WMT_CYC_FINISHED ; 1                                  ; 0                            ; 0                            ; 1                          ;
+------------------------------------+------------------------------------+------------------------------+------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+----------------------------------------------------+--------------------------------------------------------+
; Register name                                      ; Reason for Removal                                     ;
+----------------------------------------------------+--------------------------------------------------------+
; io_sta[4,6,11,15]                                  ; Stuck at GND due to stuck port data_in                 ;
; ang_frame_daset[12..15]                            ; Stuck at GND due to stuck port data_in                 ;
; cyc_current_state[8,9]                             ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][15]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][14]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][13]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][12]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][11]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][10]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][9]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][8]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][7]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][6]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][5]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][4]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][3]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][2]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][1]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_presamp_error[1][0]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][15]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][14]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][13]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][12]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][11]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][10]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][9]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][8]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][7]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][6]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][5]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][4]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][3]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][2]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][1]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmax_error[1][0]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][15]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][14]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][13]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][12]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][11]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][10]                        ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][9]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][8]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][7]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][6]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][5]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][4]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][3]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][2]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][1]                         ; Stuck at GND due to stuck port data_in                 ;
; cntopp_sampmin_error[1][0]                         ; Stuck at GND due to stuck port data_in                 ;
; idle_samp_current_sta[3]                           ; Stuck at GND due to stuck port data_in                 ;
; spi:opp_spi_inst1|nss_i_reg1                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs6_spi_inst|nss_i_reg1                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs5_spi_inst|nss_i_reg1                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs4_spi_inst|nss_i_reg1                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs3_spi_inst|nss_i_reg1                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs2_spi_inst|nss_i_reg1                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs1_spi_inst|nss_i_reg1                       ; Stuck at GND due to stuck port data_in                 ;
; spi_ctrl:spi_ctrl_inst|spi_current_state[8,9]      ; Stuck at GND due to stuck port data_in                 ;
; ang_spi_ctrl:ang_spi_ctrl1|spi_current_state[5..7] ; Stuck at GND due to stuck port data_in                 ;
; spi:ang_spi_inst1|nss_i_reg1                       ; Stuck at GND due to stuck port data_in                 ;
; spi:opp_spi_inst1|nss_i_reg2                       ; Stuck at GND due to stuck port data_in                 ;
; spi:opp_spi_inst1|MODF_flag_reg                    ; Stuck at GND due to stuck port clock_enable            ;
; spi:ccs6_spi_inst|nss_i_reg2                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs6_spi_inst|MODF_flag_reg                    ; Stuck at GND due to stuck port clock_enable            ;
; spi:ccs5_spi_inst|nss_i_reg2                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs5_spi_inst|MODF_flag_reg                    ; Stuck at GND due to stuck port clock_enable            ;
; spi:ccs4_spi_inst|nss_i_reg2                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs4_spi_inst|MODF_flag_reg                    ; Stuck at GND due to stuck port clock_enable            ;
; spi:ccs3_spi_inst|nss_i_reg2                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs3_spi_inst|MODF_flag_reg                    ; Stuck at GND due to stuck port clock_enable            ;
; spi:ccs2_spi_inst|nss_i_reg2                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs2_spi_inst|MODF_flag_reg                    ; Stuck at GND due to stuck port clock_enable            ;
; spi:ccs1_spi_inst|nss_i_reg2                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs1_spi_inst|MODF_flag_reg                    ; Stuck at GND due to stuck port clock_enable            ;
; spi:ang_spi_inst1|nss_i_reg2                       ; Stuck at GND due to stuck port data_in                 ;
; spi:ang_spi_inst1|MODF_flag_reg                    ; Stuck at GND due to stuck port clock_enable            ;
; ang_spi_ctrl:ang_spi_ctrl1|spi_irq_reg             ; Merged with ang_datao_flagr                            ;
; frame_data_sta[2]                                  ; Merged with frame_data_sta[3]                          ;
; wmt_detect:wmt_detect_inst|wmt_sigr                ; Merged with io_sta[9]                                  ;
; rdn_i_reg1                                         ; Merged with ang_spi_ctrl:ang_spi_ctrl1|rdn_i_reg1      ;
; spi_ctrl:spi_ctrl_inst|rdn_i_reg1                  ; Merged with ang_spi_ctrl:ang_spi_ctrl1|rdn_i_reg1      ;
; spi_ctrl:spi_ctrl_inst|wrn_i_reg2                  ; Merged with ang_spi_ctrl:ang_spi_ctrl1|wrn_i_reg2      ;
; wrn_i_reg2                                         ; Merged with ang_spi_ctrl:ang_spi_ctrl1|wrn_i_reg2      ;
; spi_ctrl:spi_ctrl_inst|wrn_i_reg1                  ; Merged with ang_spi_ctrl:ang_spi_ctrl1|wrn_i_reg1      ;
; wrn_i_reg1                                         ; Merged with ang_spi_ctrl:ang_spi_ctrl1|wrn_i_reg1      ;
; csn_i_reg2                                         ; Merged with ang_spi_ctrl:ang_spi_ctrl1|csn_i_reg2      ;
; spi_ctrl:spi_ctrl_inst|csn_i_reg2                  ; Merged with ang_spi_ctrl:ang_spi_ctrl1|csn_i_reg2      ;
; spi_ctrl:spi_ctrl_inst|spi_addr_reg[7]             ; Merged with ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[7] ;
; spi_ctrl:spi_ctrl_inst|spi_addr_reg[6]             ; Merged with ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[6] ;
; spi_ctrl:spi_ctrl_inst|spi_addr_reg[5]             ; Merged with ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[5] ;
; spi_ctrl:spi_ctrl_inst|spi_addr_reg[4]             ; Merged with ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[4] ;
; spi_ctrl:spi_ctrl_inst|spi_addr_reg[3]             ; Merged with ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[3] ;
; spi_ctrl:spi_ctrl_inst|spi_addr_reg[2]             ; Merged with ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[2] ;
; spi_ctrl:spi_ctrl_inst|spi_addr_reg[1]             ; Merged with ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[1] ;
; spi_ctrl:spi_ctrl_inst|spi_addr_reg[0]             ; Merged with ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[0] ;
; csn_i_reg1                                         ; Merged with ang_spi_ctrl:ang_spi_ctrl1|csn_i_reg1      ;
; spi_ctrl:spi_ctrl_inst|csn_i_reg1                  ; Merged with ang_spi_ctrl:ang_spi_ctrl1|csn_i_reg1      ;
; spi_ctrl:spi_ctrl_inst|rdn_i_reg2                  ; Merged with ang_spi_ctrl:ang_spi_ctrl1|rdn_i_reg2      ;
; count_plcstart[7]                                  ; Merged with count_plcmode[7]                           ;
; count_plcstart[6]                                  ; Merged with count_plcmode[6]                           ;
; count_plcstart[5]                                  ; Merged with count_plcmode[5]                           ;
; count_plcstart[4]                                  ; Merged with count_plcmode[4]                           ;
; count_plcstart[3]                                  ; Merged with count_plcmode[3]                           ;
; count_plcstart[2]                                  ; Merged with count_plcmode[2]                           ;
; count_plcstart[1]                                  ; Merged with count_plcmode[1]                           ;
; count_plcstart[0]                                  ; Merged with count_plcmode[0]                           ;
; ccs2ram_data[12]                                   ; Merged with ccs1ram_data[12]                           ;
; ccs3ram_data[12]                                   ; Merged with ccs1ram_data[12]                           ;
; ccs4ram_data[12]                                   ; Merged with ccs1ram_data[12]                           ;
; ccs5ram_data[12]                                   ; Merged with ccs1ram_data[12]                           ;
; ccs6ram_data[12]                                   ; Merged with ccs1ram_data[12]                           ;
; oppbakram_data[12]                                 ; Merged with ccs1ram_data[12]                           ;
; oppintegram_data[12]                               ; Merged with ccs1ram_data[12]                           ;
; ccs2ram_data[13]                                   ; Merged with ccs1ram_data[13]                           ;
; ccs3ram_data[13]                                   ; Merged with ccs1ram_data[13]                           ;
; ccs4ram_data[13]                                   ; Merged with ccs1ram_data[13]                           ;
; ccs5ram_data[13]                                   ; Merged with ccs1ram_data[13]                           ;
; ccs6ram_data[13]                                   ; Merged with ccs1ram_data[13]                           ;
; oppbakram_data[13]                                 ; Merged with ccs1ram_data[13]                           ;
; oppintegram_data[13]                               ; Merged with ccs1ram_data[13]                           ;
; ccs1ram_data[15]                                   ; Merged with ccs1ram_data[14]                           ;
; ccs2ram_data[14,15]                                ; Merged with ccs1ram_data[14]                           ;
; ccs3ram_data[14,15]                                ; Merged with ccs1ram_data[14]                           ;
; ccs4ram_data[14,15]                                ; Merged with ccs1ram_data[14]                           ;
; ccs5ram_data[14,15]                                ; Merged with ccs1ram_data[14]                           ;
; ccs6ram_data[14,15]                                ; Merged with ccs1ram_data[14]                           ;
; oppbakram_data[14,15]                              ; Merged with ccs1ram_data[14]                           ;
; oppintegram_data[14,15]                            ; Merged with ccs1ram_data[14]                           ;
; oppway_data1_sum[1..21]                            ; Merged with oppway_data1_sum[0]                        ;
; oppway_data1_sum[0]                                ; Stuck at GND due to stuck port data_in                 ;
; oppintegram_data[0..11]                            ; Stuck at GND due to stuck port data_in                 ;
; opsamp_minerror_flag[1]                            ; Stuck at GND due to stuck port data_in                 ;
; tlpw_sum_reg[15]                                   ; Stuck at GND due to stuck port data_in                 ;
; ccs_sw_ctl:ccs_sw_ctl1|first_lowlgt_flag           ; Stuck at GND due to stuck port data_in                 ;
; ccs_sw_ctl:ccs_sw_ctl1|count_interval[0..9]        ; Stuck at GND due to stuck port data_in                 ;
; ccs_sw_ctl:ccs_sw_ctl1|count_first_delay[0..11]    ; Stuck at GND due to stuck port data_in                 ;
; ccs_sw_ctl:ccs_sw_ctl1|count_offlgt[0..23]         ; Lost fanout                                            ;
; ccs_sw_ctl:ccs_sw_ctl1|offlgt_overtime_flag        ; Lost fanout                                            ;
; frame_data_sta[3]                                  ; Stuck at GND due to stuck port data_in                 ;
; ccs1ram_data[14]                                   ; Stuck at GND due to stuck port data_in                 ;
; opp_minadc_reg[0][12]                              ; Stuck at GND due to stuck port data_in                 ;
; opp_maxadc_reg[0][12]                              ; Stuck at GND due to stuck port data_in                 ;
; cyc_count_frame[5]                                 ; Stuck at GND due to stuck port data_in                 ;
; tlpw_current_sta~10                                ; Lost fanout                                            ;
; tlpw_current_sta~11                                ; Lost fanout                                            ;
; ang_current_state~11                               ; Lost fanout                                            ;
; cal_duty_sta~7                                     ; Lost fanout                                            ;
; wmt_detect:wmt_detect_inst|wmt_current_state~8     ; Lost fanout                                            ;
; wmt_detect:wmt_detect_inst|wmt_current_state~9     ; Lost fanout                                            ;
; wmt_detect:wmt_detect_inst|wmt_current_state~10    ; Lost fanout                                            ;
; wmt_detect:wmt_detect_inst|wmt_current_state~11    ; Lost fanout                                            ;
; count_1us[0]                                       ; Merged with count_250ns[0]                             ;
; count_1us[1]                                       ; Merged with count_250ns[1]                             ;
; idle_sampadc6_sum[16..21]                          ; Lost fanout                                            ;
; idle_sampadc5_sum[16..21]                          ; Lost fanout                                            ;
; idle_sampadc4_sum[16..21]                          ; Lost fanout                                            ;
; idle_sampadc3_sum[16..21]                          ; Lost fanout                                            ;
; idle_sampadc2_sum[16..21]                          ; Lost fanout                                            ;
; idle_sampadc1_sum[16..21]                          ; Lost fanout                                            ;
; spi:ccs1_spi_inst|tx_delay_count[2,3]              ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs2_spi_inst|tx_delay_count[2,3]              ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs3_spi_inst|tx_delay_count[2,3]              ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs4_spi_inst|tx_delay_count[2,3]              ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs5_spi_inst|tx_delay_count[2,3]              ; Stuck at GND due to stuck port data_in                 ;
; spi:ccs6_spi_inst|tx_delay_count[2,3]              ; Stuck at GND due to stuck port data_in                 ;
; spi:opp_spi_inst1|tx_delay_count[2,3]              ; Stuck at GND due to stuck port data_in                 ;
; spi:ang_spi_inst1|tx_delay_count[2,3]              ; Stuck at GND due to stuck port data_in                 ;
; count_ang_kdelay[3]                                ; Stuck at GND due to stuck port data_in                 ;
; Total Number of Removed Registers = 299            ;                                                        ;
+----------------------------------------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; cyc_current_state[9]                     ; Stuck at GND              ; oppway_data1_sum[0], oppintegram_data[11], oppintegram_data[10], oppintegram_data[9], ;
;                                          ; due to stuck port data_in ; oppintegram_data[8], oppintegram_data[7], oppintegram_data[6], oppintegram_data[5],   ;
;                                          ;                           ; oppintegram_data[4], oppintegram_data[3], oppintegram_data[2], oppintegram_data[1],   ;
;                                          ;                           ; oppintegram_data[0], ccs1ram_data[14], cyc_count_frame[5]                             ;
; ccs_sw_ctl:ccs_sw_ctl1|first_lowlgt_flag ; Stuck at GND              ; ccs_sw_ctl:ccs_sw_ctl1|count_interval[9], ccs_sw_ctl:ccs_sw_ctl1|count_interval[3],   ;
;                                          ; due to stuck port data_in ; ccs_sw_ctl:ccs_sw_ctl1|count_first_delay[11]                                          ;
; cntopp_sampmax_error[1][15]              ; Stuck at GND              ; opsamp_minerror_flag[1]                                                               ;
;                                          ; due to stuck port data_in ;                                                                                       ;
; spi:opp_spi_inst1|nss_i_reg2             ; Stuck at GND              ; spi:opp_spi_inst1|MODF_flag_reg                                                       ;
;                                          ; due to stuck port data_in ;                                                                                       ;
; spi:ccs6_spi_inst|nss_i_reg2             ; Stuck at GND              ; spi:ccs6_spi_inst|MODF_flag_reg                                                       ;
;                                          ; due to stuck port data_in ;                                                                                       ;
; spi:ccs5_spi_inst|nss_i_reg2             ; Stuck at GND              ; spi:ccs5_spi_inst|MODF_flag_reg                                                       ;
;                                          ; due to stuck port data_in ;                                                                                       ;
; spi:ccs4_spi_inst|nss_i_reg2             ; Stuck at GND              ; spi:ccs4_spi_inst|MODF_flag_reg                                                       ;
;                                          ; due to stuck port data_in ;                                                                                       ;
; spi:ccs3_spi_inst|nss_i_reg2             ; Stuck at GND              ; spi:ccs3_spi_inst|MODF_flag_reg                                                       ;
;                                          ; due to stuck port data_in ;                                                                                       ;
; spi:ccs2_spi_inst|nss_i_reg2             ; Stuck at GND              ; spi:ccs2_spi_inst|MODF_flag_reg                                                       ;
;                                          ; due to stuck port data_in ;                                                                                       ;
; spi:ccs1_spi_inst|nss_i_reg2             ; Stuck at GND              ; spi:ccs1_spi_inst|MODF_flag_reg                                                       ;
;                                          ; due to stuck port data_in ;                                                                                       ;
; spi:ang_spi_inst1|nss_i_reg2             ; Stuck at GND              ; spi:ang_spi_inst1|MODF_flag_reg                                                       ;
;                                          ; due to stuck port data_in ;                                                                                       ;
+------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5258  ;
; Number of registers using Synchronous Clear  ; 1237  ;
; Number of registers using Synchronous Load   ; 294   ;
; Number of registers using Asynchronous Clear ; 4727  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4180  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; count_idledump_num[0]                       ; 2       ;
; count_idledump_num[1]                       ; 2       ;
; spi_ctrl:spi_ctrl_inst|spi_current_state[0] ; 6       ;
; SAMP_PASMOD                                 ; 246     ;
; ang_spi_ctrl:ang_spi_ctrl1|wrn_i_reg2       ; 1       ;
; ang_spi_ctrl:ang_spi_ctrl1|wrn_i_reg1       ; 3       ;
; ang_spi_ctrl:ang_spi_ctrl1|rdn_i_reg1       ; 3       ;
; ioppbk_iminthd_reg[8]                       ; 2       ;
; iopp_cntlim_reg[12]                         ; 2       ;
; opp_pwlmt_reg[15]                           ; 2       ;
; opp_pwlmt_reg[13]                           ; 2       ;
; opp_limerr2_regr                            ; 2       ;
; opp_pwlmt_reg[3]                            ; 3       ;
; idle_samp_current_sta[0]                    ; 8       ;
; ccs_limerr_regr                             ; 2       ;
; tlpw_cntlim_reg[4]                          ; 2       ;
; tlpw_cntlim_reg[3]                          ; 2       ;
; tlpw_cntlim_reg[0]                          ; 2       ;
; iopp_cntlim_reg[3]                          ; 2       ;
; iopp_cntlim_reg[1]                          ; 2       ;
; cyc_current_state[0]                        ; 6       ;
; ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[2]  ; 10      ;
; ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[1]  ; 12      ;
; spi_ctrl:spi_ctrl_inst|ang_da_update_regrr  ; 15      ;
; spi_ctrl:spi_ctrl_inst|ang_da_update_regr   ; 16      ;
; ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[5]  ; 6       ;
; ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[7]  ; 2       ;
; ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[6]  ; 2       ;
; ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[4]  ; 7       ;
; ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[3]  ; 7       ;
; ang_spi_ctrl:ang_spi_ctrl1|spi_addr_reg[0]  ; 13      ;
; spi:ccs1_spi_inst|TXE_flag_reg              ; 8       ;
; spi:ccs2_spi_inst|TXE_flag_reg              ; 8       ;
; spi:ccs3_spi_inst|TXE_flag_reg              ; 8       ;
; spi:ccs4_spi_inst|TXE_flag_reg              ; 8       ;
; spi:ccs5_spi_inst|TXE_flag_reg              ; 8       ;
; spi:ccs6_spi_inst|TXE_flag_reg              ; 8       ;
; spi:opp_spi_inst1|TXE_flag_reg              ; 8       ;
; ang_spi_ctrl:ang_spi_ctrl1|csn_i_reg1       ; 2       ;
; err_cntlim_reg[4]                           ; 17      ;
; err_cntlim_reg[5]                           ; 17      ;
; err_cntlim_reg[9]                           ; 6       ;
; err_cntlim_reg[8]                           ; 17      ;
; err_cntlim_reg[13]                          ; 5       ;
; err_cntlim_reg[12]                          ; 17      ;
; err_cntlim_reg[0]                           ; 17      ;
; err_cntlim_reg[1]                           ; 17      ;
; dummy_str_count[1]                          ; 4       ;
; dummy_rts_count[1]                          ; 7       ;
; opp_limerr1_regr                            ; 18      ;
; opp_limerr2_reg                             ; 1       ;
; idle_current_value[7]                       ; 6       ;
; idle_current_value[6]                       ; 6       ;
; idle_current_value[5]                       ; 6       ;
; idle_current_value[4]                       ; 6       ;
; idle_current_value[3]                       ; 6       ;
; idle_current_value[1]                       ; 6       ;
; wmt_pdcount_max[14]                         ; 2       ;
; wmt_pdcount_max[13]                         ; 2       ;
; wmt_pdcount_max[8]                          ; 2       ;
; wmt_pdcount_max[7]                          ; 2       ;
; wmt_pdcount_max[5]                          ; 2       ;
; wmt_pdcount_max[3]                          ; 2       ;
; wmt_pdcount_min[7]                          ; 2       ;
; wmt_pdcount_min[6]                          ; 2       ;
; wmt_pdcount_min[3]                          ; 2       ;
; ccs_limerr_reg                              ; 1       ;
; total_power_limit[11]                       ; 2       ;
; total_power_limit[10]                       ; 2       ;
; total_power_limit[9]                        ; 2       ;
; total_power_limit[8]                        ; 2       ;
; total_power_limit[7]                        ; 2       ;
; total_power_limit[6]                        ; 2       ;
; total_power_limit[5]                        ; 2       ;
; total_power_limit[4]                        ; 2       ;
; total_power_limit[3]                        ; 2       ;
; total_power_limit[2]                        ; 2       ;
; total_power_limit[1]                        ; 2       ;
; total_power_limit[0]                        ; 2       ;
; ioppbk_oppminthd_reg[11]                    ; 2       ;
; ioppbk_oppminthd_reg[10]                    ; 2       ;
; ioppbk_oppminthd_reg[9]                     ; 2       ;
; ioppbk_oppminthd_reg[8]                     ; 2       ;
; ioppbk_oppminthd_reg[7]                     ; 2       ;
; ioppbk_oppminthd_reg[6]                     ; 2       ;
; ioppbk_oppminthd_reg[5]                     ; 2       ;
; ioppbk_oppminthd_reg[4]                     ; 2       ;
; ioppbk_oppminthd_reg[3]                     ; 2       ;
; ioppbk_oppminthd_reg[2]                     ; 2       ;
; ioppbk_oppminthd_reg[1]                     ; 2       ;
; ioppbk_oppminthd_reg[0]                     ; 2       ;
; ioppbk_oppmedthd_reg[11]                    ; 2       ;
; ioppbk_oppmedthd_reg[10]                    ; 2       ;
; ioppbk_oppmedthd_reg[9]                     ; 2       ;
; ioppbk_oppmedthd_reg[8]                     ; 2       ;
; ioppbk_oppmedthd_reg[7]                     ; 2       ;
; ioppbk_oppmedthd_reg[6]                     ; 2       ;
; ioppbk_oppmedthd_reg[5]                     ; 2       ;
; ioppbk_oppmedthd_reg[4]                     ; 2       ;
; ioppbk_oppmedthd_reg[3]                     ; 2       ;
; Total number of inverted registers = 269*   ;         ;
+---------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |timing|ioppbk_cyc_count[3]                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |timing|ioppinteg_cyc_count[2]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |timing|spi:opp_spi_inst1|dvd_cnt_reg[3]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:opp_spi_inst1|dvd_cnt_reg[1]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |timing|spi_ctrl:spi_ctrl_inst|spi_in_data_reg[13]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |timing|spi:ang_spi_inst1|dvd_cnt_reg[3]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ang_spi_inst1|dvd_cnt_reg[0]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |timing|spi:ccs1_spi_inst|dvd_cnt_reg[7]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs1_spi_inst|dvd_cnt_reg[0]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |timing|spi:ccs2_spi_inst|dvd_cnt_reg[4]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs2_spi_inst|dvd_cnt_reg[1]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|ANG_SAMP_NUM[10]                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|ANG_SAMP_NUM[2]                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |timing|SAMP_NUM[7]                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |timing|count_nus[1]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |timing|spi:ccs3_spi_inst|dvd_cnt_reg[5]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs3_spi_inst|dvd_cnt_reg[2]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |timing|spi:ccs4_spi_inst|dvd_cnt_reg[6]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs4_spi_inst|dvd_cnt_reg[2]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |timing|spi:ccs5_spi_inst|dvd_cnt_reg[7]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs5_spi_inst|dvd_cnt_reg[0]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |timing|spi:ccs6_spi_inst|dvd_cnt_reg[4]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs6_spi_inst|dvd_cnt_reg[1]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|opp_presamp_check_count[15]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|ccs_presamp_check_count[12]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|opp_samp_check_count[12]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|ccs_samp_check_count[2]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |timing|ccs1ram_data[14]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|spi_ctrl:spi_ctrl_inst|count_scn[0]                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |timing|Red_Laser_Control:RED_LASER_Inst1|redlgt_tcount_reg[19]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|count_mpiog[5]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|count_qbhlock[4]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|count_keylock[2]                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|count_ccslim[2]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|wmt_detect:wmt_detect_inst|count_cyc_num[6]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|ang_spi_ctrl:ang_spi_ctrl1|count_adcsamp[1]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|count_remstart[5]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|count_lgten_l[7]                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |timing|spi:ang_spi_inst1|tx_delay_count[1]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |timing|spi:ccs1_spi_inst|tx_delay_count[3]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |timing|spi:ccs2_spi_inst|tx_delay_count[2]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |timing|spi:ccs3_spi_inst|tx_delay_count[0]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |timing|spi:ccs4_spi_inst|tx_delay_count[2]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |timing|spi:ccs5_spi_inst|tx_delay_count[0]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |timing|spi:ccs6_spi_inst|tx_delay_count[1]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |timing|spi:opp_spi_inst1|tx_delay_count[0]                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|Red_Laser_Control:RED_LASER_Inst1|redlgt_offcount_reg[8] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|count_dutycal_delay[2]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|ioppinteg_err_count[0]                                   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |timing|cyc_count_wad1[8]                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |timing|cyc_count_frame[4]                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |timing|spi:ccs1_spi_inst|shift_reg[3]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |timing|spi:ccs2_spi_inst|shift_reg[3]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |timing|ANG_SAMP_NUM[4]                                          ;
; 4:1                ; 1000 bits ; 2000 LEs      ; 1000 LEs             ; 1000 LEs               ; Yes        ; |timing|opp_bakinteg_save[981]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|spi:opp_spi_inst1|bit_cnt_reg[1]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:opp_spi_inst1|bit_cnt_reg[4]                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |timing|spi_ctrl:spi_ctrl_inst|ccs_dacoffset_reg[2]              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |timing|spi_ctrl:spi_ctrl_inst|ccs_dacset_reg[9]                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|spi:ang_spi_inst1|bit_cnt_reg[0]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ang_spi_inst1|bit_cnt_reg[4]                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|spi:ccs1_spi_inst|bit_cnt_reg[1]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs1_spi_inst|bit_cnt_reg[4]                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|spi:ccs2_spi_inst|bit_cnt_reg[2]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs2_spi_inst|bit_cnt_reg[3]                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntopp_presamp_error[0][0]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntopp_sampmax_error[0][3]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_presamp_error[5][12]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_sampmax_error[5][14]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_presamp_error[4][14]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_sampmax_error[4][2]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_presamp_error[3][10]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_sampmax_error[3][2]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_presamp_error[2][1]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_sampmax_error[2][2]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_presamp_error[1][13]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_sampmax_error[1][8]                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_presamp_error[0][13]                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|cntccs_sampmax_error[0][8]                               ;
; 4:1                ; 132 bits  ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |timing|idle_sampadc1_sum[18]                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |timing|spi:ccs4_spi_inst|shift_reg[1]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |timing|spi:ccs3_spi_inst|shift_reg[6]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |timing|spi:ccs6_spi_inst|shift_reg[2]                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |timing|spi:ccs5_spi_inst|shift_reg[3]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |timing|ang_spi_ctrl:ang_spi_ctrl1|spi_in_data_reg[14]           ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |timing|ccs_sw_ctl:ccs_sw_ctl1|period_cnt_reg[18]                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |timing|spi:ang_spi_inst1|shift_reg[0]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|spi:ccs3_spi_inst|bit_cnt_reg[1]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs3_spi_inst|bit_cnt_reg[3]                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|spi:ccs4_spi_inst|bit_cnt_reg[0]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs4_spi_inst|bit_cnt_reg[4]                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|spi:ccs5_spi_inst|bit_cnt_reg[0]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs5_spi_inst|bit_cnt_reg[3]                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |timing|spi:ccs6_spi_inst|bit_cnt_reg[1]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |timing|spi:ccs6_spi_inst|bit_cnt_reg[3]                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |timing|spi:opp_spi_inst1|shift_reg[0]                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|count_bakinteg_cyc[4]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|count_opp_flick[2]                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |timing|idle_ccsadc_cyc[4]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|count_idle[2]                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |timing|count_rising_delay[11]                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |timing|spi_ctrl:spi_ctrl_inst|ccs_angdacset_reg[0]              ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |timing|ccs_sw_ctl:ccs_sw_ctl1|duty_cnt_reg[6]                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |timing|count_mpiog_d[0]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|ioppbk_err_count[4]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |timing|spi:ccs1_spi_inst|shift_reg[11]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |timing|spi:ccs2_spi_inst|shift_reg[10]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |timing|spi:ang_spi_inst1|rx_buf_reg[8]                          ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |timing|spi:ang_spi_inst1|rx_buf_reg[2]                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|spi:ang_spi_inst1|rx_buf_reg[1]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |timing|spi:ccs1_spi_inst|rx_buf_reg[9]                          ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |timing|spi:ccs1_spi_inst|rx_buf_reg[3]                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|spi:ccs1_spi_inst|rx_buf_reg[0]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |timing|spi:ccs2_spi_inst|rx_buf_reg[10]                         ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |timing|spi:ccs2_spi_inst|rx_buf_reg[2]                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|spi:ccs2_spi_inst|rx_buf_reg[1]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |timing|spi:ccs3_spi_inst|rx_buf_reg[9]                          ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |timing|spi:ccs3_spi_inst|rx_buf_reg[12]                         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|spi:ccs3_spi_inst|rx_buf_reg[1]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |timing|spi:ccs4_spi_inst|rx_buf_reg[8]                          ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |timing|spi:ccs4_spi_inst|rx_buf_reg[15]                         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|spi:ccs4_spi_inst|rx_buf_reg[1]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |timing|spi:ccs5_spi_inst|rx_buf_reg[10]                         ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |timing|spi:ccs5_spi_inst|rx_buf_reg[11]                         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|spi:ccs5_spi_inst|rx_buf_reg[6]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |timing|spi:ccs6_spi_inst|rx_buf_reg[8]                          ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |timing|spi:ccs6_spi_inst|rx_buf_reg[2]                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|spi:ccs6_spi_inst|rx_buf_reg[7]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |timing|spi:opp_spi_inst1|rx_buf_reg[8]                          ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |timing|spi:opp_spi_inst1|rx_buf_reg[3]                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|spi:opp_spi_inst1|rx_buf_reg[0]                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |timing|cntopp_sampmin_error[0][14]                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |timing|cntccs_sampmin_error[5][14]                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |timing|cntccs_sampmin_error[4][8]                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |timing|cntccs_sampmin_error[3][5]                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |timing|cntccs_sampmin_error[2][2]                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |timing|cntccs_sampmin_error[1][0]                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |timing|cntccs_sampmin_error[0][13]                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |timing|spi:ccs4_spi_inst|shift_reg[14]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |timing|spi:ccs3_spi_inst|shift_reg[11]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |timing|spi:ccs6_spi_inst|shift_reg[15]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |timing|spi:ccs5_spi_inst|shift_reg[15]                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |timing|ang_spi_ctrl:ang_spi_ctrl1|spi_in_data_reg[9]            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |timing|spi:ang_spi_inst1|shift_reg[14]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |timing|spi:opp_spi_inst1|shift_reg[8]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |timing|count_idledump_num[7]                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |timing|ioppbk_err_maxcount[4]                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |timing|ioppinteg_err_maxcount[2]                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |timing|oppbakram_data[10]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |timing|frame_data_sta[1]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|count_mpiog_err[4]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|idle_samperr_count[5][5]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|idle_samperr_count[4][7]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|idle_samperr_count[3][0]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|idle_samperr_count[2][6]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|idle_samperr_count[1][7]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|idle_samperr_count[0][1]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|count_qbhlock_err[4]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|count_keylock_err[3]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |timing|count_ccslim_err[3]                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |timing|wmt_detect:wmt_detect_inst|count_err_num[7]              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |timing|oppbakram_data[8]                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |timing|oppbakram_data[2]                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |timing|oppbakram_data[7]                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |timing|count_bakinteg_lim[3]                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |timing|wmt_detect:wmt_detect_inst|period_reg[2]                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |timing|count_opp_flickerr[5]                                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |timing|spi_ctrl:spi_ctrl_inst|spi_in_data_reg[7]                ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |timing|count_opp_bakinteg[4]                                    ;
; 7:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |timing|ccs6ram_data[10]                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |timing|oppbakram_data[0]                                        ;
; 7:1                ; 132 bits  ; 528 LEs       ; 132 LEs              ; 396 LEs                ; Yes        ; |timing|ccs6way_rdata_sum[18]                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |timing|spi_ctrl:spi_ctrl_inst|spi_in_data_reg[6]                ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |timing|cyc_count_gad[5]                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |timing|dummy_str_count[0]                                       ;
; 8:1                ; 22 bits   ; 110 LEs       ; 22 LEs               ; 88 LEs                 ; Yes        ; |timing|oppway_data0_sum[16]                                     ;
; 8:1                ; 132 bits  ; 660 LEs       ; 132 LEs              ; 528 LEs                ; Yes        ; |timing|ccs3way_mdata_sum[19]                                    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |timing|cyc_count_addr[5]                                        ;
; 9:1                ; 24 bits   ; 144 LEs       ; 120 LEs              ; 24 LEs                 ; Yes        ; |timing|ccs5ram_data[4]                                          ;
; 9:1                ; 12 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |timing|ccs5ram_data[8]                                          ;
; 9:1                ; 12 bits   ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; Yes        ; |timing|ccs3ram_data[2]                                          ;
; 11:1               ; 12 bits   ; 84 LEs        ; 72 LEs               ; 12 LEs                 ; Yes        ; |timing|ccs4ram_data[1]                                          ;
; 11:1               ; 3 bits    ; 21 LEs        ; 3 LEs                ; 18 LEs                 ; Yes        ; |timing|dummy_rts_count[3]                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |timing|count_idledump_num[1]                                    ;
; 73:1               ; 2 bits    ; 96 LEs        ; 74 LEs               ; 22 LEs                 ; Yes        ; |timing|rx_buf_reg[3]                                            ;
; 73:1               ; 2 bits    ; 96 LEs        ; 76 LEs               ; 20 LEs                 ; Yes        ; |timing|rx_buf_reg[2]                                            ;
; 73:1               ; 2 bits    ; 96 LEs        ; 76 LEs               ; 20 LEs                 ; Yes        ; |timing|rx_buf_reg[8]                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |timing|cyc_count_wad0                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |timing|cyc_count_wad1                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |timing|cal_duty_sta                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |timing|cyc_next_state[2]                                        ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |timing|ang_data_sum                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |timing|OPP_PRELIM_NUM[9]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |timing|OPP_PRELIM_NUM[7]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |timing|OPP_SAMPLIM_NUM[8]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |timing|OPP_SAMPLIM_NUM[4]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |timing|CCS_SAMPLIM_NUM[13]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |timing|CCS_SAMPLIM_NUM[0]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |timing|CCS_PRELIM_NUM[8]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |timing|CCS_PRELIM_NUM[4]                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |timing|count_idlesamp_num                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |timing|wmt_detect:wmt_detect_inst|count_wmt_idle                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |timing|ang_da_data                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |timing|tlpw_next_sta.TLPW_JUDGE                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |timing|ShiftRight0                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |timing|ShiftRight0                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |timing|tlpw_limcount_reg                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |timing|ANG_Kad[10]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |timing|ShiftRight0                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |timing|ShiftRight0                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |timing|ShiftRight0                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |timing|ShiftRight0                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ccs1_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ccs2_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ccs3_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ccs4_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ccs5_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ccs6_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for ram:oppbak_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ram:oppinteg_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |timing ;
+-----------------------+------------------+-----------------------------+
; Parameter Name        ; Value            ; Type                        ;
+-----------------------+------------------+-----------------------------+
; MPOWER_ON             ; 1                ; Unsigned Binary             ;
; MPOWER_OFF            ; 0                ; Unsigned Binary             ;
; CAL_DUTY_IDLE         ; 01               ; Unsigned Binary             ;
; CAL_DUTY_DELAY        ; 10               ; Unsigned Binary             ;
; ANG_INIT              ; 00000001         ; Unsigned Binary             ;
; ANG_IDLE              ; 00000010         ; Unsigned Binary             ;
; ANG_CALAV             ; 00000100         ; Unsigned Binary             ;
; ANG_CALDIFF           ; 00001000         ; Unsigned Binary             ;
; ANG_COMP              ; 00010000         ; Unsigned Binary             ;
; ANG_MULT_DELAY        ; 00100000         ; Unsigned Binary             ;
; ANG_DA_UPDATE         ; 01000000         ; Unsigned Binary             ;
; ANG_COUNT_NUM         ; 01100100         ; Unsigned Binary             ;
; ANGIN_ERR_NUM         ; 00101000         ; Unsigned Binary             ;
; CYC_INIT              ; 0000000001       ; Unsigned Binary             ;
; CYC_IDLE              ; 0000000010       ; Unsigned Binary             ;
; CYC_RISING_ADCH0      ; 0000000100       ; Unsigned Binary             ;
; CYC_STABLE_ADCH0      ; 0000001000       ; Unsigned Binary             ;
; CYC_GROUP_ADCH0       ; 0000010000       ; Unsigned Binary             ;
; CYC_STABLE_ADCH1      ; 0000100000       ; Unsigned Binary             ;
; CYC_GROUP_ADCH1       ; 0001000000       ; Unsigned Binary             ;
; CYC_FRAME             ; 0010000000       ; Unsigned Binary             ;
; DELAY_1US             ; 0001000000       ; Unsigned Binary             ;
; DELAY_5US             ; 0101000000       ; Unsigned Binary             ;
; DELAY_10US            ; 1010000000       ; Unsigned Binary             ;
; FRAM_RTS_DUMMY        ; 0010             ; Unsigned Binary             ;
; CCS_CHECK_PRESAMP_NUM ; 0000000010000000 ; Unsigned Binary             ;
; CCS_CHECK_SAMP_NUM    ; 0000000010000000 ; Unsigned Binary             ;
; OPP_CHECK_PRESAMP_NUM ; 0000010000000000 ; Unsigned Binary             ;
; OPP_CHECK_SAMP_NUM    ; 0000010000000000 ; Unsigned Binary             ;
; ANGLGTEN_COUNT_NUM    ; 00010100         ; Unsigned Binary             ;
; ANGLGTEN_THD_NUM      ; 00001111         ; Unsigned Binary             ;
; ANGLGTEN_ON           ; 1                ; Unsigned Binary             ;
; ANGLGTEN_OFF          ; 0                ; Unsigned Binary             ;
; REMSTART_COUNT_NUM    ; 00010100         ; Unsigned Binary             ;
; REMSTART_THD_NUM      ; 00001111         ; Unsigned Binary             ;
; REMSTART_ON           ; 1                ; Unsigned Binary             ;
; REMSTART_OFF          ; 0                ; Unsigned Binary             ;
; MPIOG_LIMNUM          ; 11001000         ; Unsigned Binary             ;
; MPIOG_ERR_LIMNUM      ; 00011110         ; Unsigned Binary             ;
; MPIOG_CYC_NUM         ; 00110010         ; Unsigned Binary             ;
; MPIOG_CYC_ERRLIM      ; 00011001         ; Unsigned Binary             ;
; LOCK_LIMNUM           ; 11001000         ; Unsigned Binary             ;
; LOCK_ERR_LIMNUM       ; 00001000         ; Unsigned Binary             ;
; CCS_LIMNUM            ; 11001000         ; Unsigned Binary             ;
; CCS_ERR_LIMNUM        ; 00010000         ; Unsigned Binary             ;
; OPP_BAKINTEG_NUM      ; 11001000         ; Unsigned Binary             ;
; OPP_BAKINTEG_ERRNUM   ; 00000101         ; Unsigned Binary             ;
; OPP_FLICK_NUM         ; 11001000         ; Unsigned Binary             ;
; IDLE_SAMPREQ_NUM      ; 0001100100000000 ; Unsigned Binary             ;
; IDLE_SAMP_2NUMM       ; 0100             ; Unsigned Binary             ;
; IDLE_SAMPERR_NUM      ; 00000101         ; Unsigned Binary             ;
; IDLE_SAMPCYC_NUM      ; 01100100         ; Unsigned Binary             ;
; IDLE_DUMPDATA_NUM     ; 00000011         ; Unsigned Binary             ;
; IDSAMP_IDLE           ; 0001             ; Unsigned Binary             ;
; IDSAMP_SAMP           ; 0010             ; Unsigned Binary             ;
; IDSAMP_FRAM           ; 0100             ; Unsigned Binary             ;
; TLPW_INIT             ; 00000001         ; Unsigned Binary             ;
; TLPW_IDLE             ; 00000010         ; Unsigned Binary             ;
; TLPW_ISUM             ; 00000100         ; Unsigned Binary             ;
; TLPW_JUDGE            ; 00001000         ; Unsigned Binary             ;
; TLPW_CALTHD           ; 00010000         ; Unsigned Binary             ;
; TLPW_FINISHED         ; 00100000         ; Unsigned Binary             ;
; IOPPBK_JDCYC_NUM      ; 10000000         ; Unsigned Binary             ;
; IOPPINTEG_JDCYC_NUM   ; 10000000         ; Unsigned Binary             ;
; PLCSTART_COUNT_NUM    ; 00001010         ; Unsigned Binary             ;
; PLCSTART_THD_NUM      ; 00000111         ; Unsigned Binary             ;
; PLCMODE_COUNT_NUM     ; 00001010         ; Unsigned Binary             ;
; PLCMODE_THD_NUM       ; 00000111         ; Unsigned Binary             ;
+-----------------------+------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 31250                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Red_Laser_Control:RED_LASER_Inst1 ;
+-------------------+----------------------------+-------------------------------+
; Parameter Name    ; Value                      ; Type                          ;
+-------------------+----------------------------+-------------------------------+
; REDLGT_REQ_TIM    ; 00100100100111110000000000 ; Unsigned Binary               ;
; REDLGT_REQOFF_THD ; 0001001011000000           ; Unsigned Binary               ;
+-------------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wmt_detect:wmt_detect_inst ;
+------------------+----------+-------------------------------------------+
; Parameter Name   ; Value    ; Type                                      ;
+------------------+----------+-------------------------------------------+
; WMT_IDLE         ; 00000001 ; Unsigned Binary                           ;
; WMT_COUNTH       ; 00000010 ; Unsigned Binary                           ;
; WMT_COUNTL       ; 00000100 ; Unsigned Binary                           ;
; WMT_CYC_FINISHED ; 00001000 ; Unsigned Binary                           ;
+------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 21           ; Signed Integer              ;
; LPM_WIDTHB                                     ; 7            ; Signed Integer              ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_9en     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 28             ; Signed Integer                                      ;
; LPM_WIDTHD             ; 7              ; Signed Integer                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_ups ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ccs_sw_ctl:ccs_sw_ctl1 ;
+------------------+--------------------------+-----------------------+
; Parameter Name   ; Value                    ; Type                  ;
+------------------+--------------------------+-----------------------+
; DELAY_100MS      ; 011000011010100000000000 ; Unsigned Binary       ;
; DELAY_200MS      ; 110000110101000000000000 ; Unsigned Binary       ;
; DELAY_OFF_OFFSET ; 011000011010011111111111 ; Unsigned Binary       ;
; DELAY_1US        ; 0000000100               ; Unsigned Binary       ;
; DELAY_5US        ; 0101000000               ; Unsigned Binary       ;
; DELAY_10US       ; 1010000000               ; Unsigned Binary       ;
; DELAY_INTERVAL   ; 0000000011               ; Unsigned Binary       ;
+------------------+--------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:ang_spi_inst1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; TX_DELAY       ; 0001  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ang_spi_ctrl:ang_spi_ctrl1 ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; SPI_IDLE       ; 00000001 ; Unsigned Binary                             ;
; SPI_ADC_CONFIG ; 00000010 ; Unsigned Binary                             ;
; SPI_ADC_RD     ; 00000100 ; Unsigned Binary                             ;
; SPI_REG_WR     ; 00001000 ; Unsigned Binary                             ;
; SPI_REG_RD     ; 00010000 ; Unsigned Binary                             ;
; ADCSAMP_DELAY  ; 01010000 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                          ;
+------------------------------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 11           ; Signed Integer                                ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                ;
; LPM_WIDTHP                                     ; 23           ; Signed Integer                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                       ;
; LATENCY                                        ; 0            ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                       ;
; CBXI_PARAMETER                                 ; mult_jfn     ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                       ;
+------------------------------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ctrl:spi_ctrl_inst ;
+------------------+------------+-------------------------------------+
; Parameter Name   ; Value      ; Type                                ;
+------------------+------------+-------------------------------------+
; SPI_IDLE         ; 0000000001 ; Unsigned Binary                     ;
; SPI_ADC_CONFIG   ; 0000000010 ; Unsigned Binary                     ;
; SPI_ADC_RD       ; 0000000100 ; Unsigned Binary                     ;
; SPI_DAC_CONFIG   ; 0000001000 ; Unsigned Binary                     ;
; SPI_DACSET_WR    ; 0000010000 ; Unsigned Binary                     ;
; SPI_DACOFFSET_WR ; 0000100000 ; Unsigned Binary                     ;
; SPI_REG_WR       ; 0001000000 ; Unsigned Binary                     ;
; SPI_REG_RD       ; 0010000000 ; Unsigned Binary                     ;
; SCN_DELAY        ; 10100000   ; Unsigned Binary                     ;
+------------------+------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:ccs1_spi_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; TX_DELAY       ; 0001  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:ccs2_spi_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; TX_DELAY       ; 0001  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:ccs3_spi_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; TX_DELAY       ; 0001  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:ccs4_spi_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; TX_DELAY       ; 0001  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:ccs5_spi_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; TX_DELAY       ; 0001  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:ccs6_spi_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; TX_DELAY       ; 0001  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi:opp_spi_inst1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; TX_DELAY       ; 0001  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ccs1_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 96                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                ;
; NUMWORDS_B                         ; 96                   ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_n8s1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ccs2_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 96                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                ;
; NUMWORDS_B                         ; 96                   ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_n8s1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ccs3_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 96                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                ;
; NUMWORDS_B                         ; 96                   ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_n8s1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ccs4_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 96                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                ;
; NUMWORDS_B                         ; 96                   ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_n8s1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ccs5_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 96                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                ;
; NUMWORDS_B                         ; 96                   ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_n8s1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ccs6_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 96                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                ;
; NUMWORDS_B                         ; 96                   ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_n8s1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:oppbak_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 96                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                  ;
; NUMWORDS_B                         ; 96                   ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_n8s1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:oppinteg_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 96                   ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                    ;
; NUMWORDS_B                         ; 96                   ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_n8s1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                              ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                              ;
; LPM_WIDTHP                                     ; 32           ; Signed Integer                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_sfn     ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                               ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                      ; Type           ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                              ; String         ;
; sld_node_info                                   ; 805334528                                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                          ; Signed Integer ;
; sld_data_bits                                   ; 8                                                          ; Untyped        ;
; sld_trigger_bits                                ; 8                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 58500                                                      ; Untyped        ;
; sld_node_crc_loword                             ; 45723                                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                          ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                       ; Untyped        ;
; sld_segment_size                                ; 2048                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                       ; String         ;
; sld_inversion_mask_length                       ; 58                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 8                                                          ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                          ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 9                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                          ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 31250                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                           ;
+---------------------------------------+------------------------------------------------------------------+
; Name                                  ; Value                                                            ;
+---------------------------------------+------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                ;
; Entity Instance                       ; pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component                   ;
;     -- LPM_WIDTHA                     ; 21                                                               ;
;     -- LPM_WIDTHB                     ; 7                                                                ;
;     -- LPM_WIDTHP                     ; 28                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 11                                                               ;
;     -- LPM_WIDTHB                     ; 12                                                               ;
;     -- LPM_WIDTHP                     ; 23                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
; Entity Instance                       ; ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 16                                                               ;
;     -- LPM_WIDTHB                     ; 16                                                               ;
;     -- LPM_WIDTHP                     ; 32                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                               ;
;     -- USE_EAB                        ; OFF                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                               ;
+---------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 8                                                ;
; Entity Instance                           ; ram:ccs1_ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 96                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 16                                               ;
;     -- NUMWORDS_B                         ; 96                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; ram:ccs2_ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 96                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 16                                               ;
;     -- NUMWORDS_B                         ; 96                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; ram:ccs3_ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 96                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 16                                               ;
;     -- NUMWORDS_B                         ; 96                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; ram:ccs4_ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 96                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 16                                               ;
;     -- NUMWORDS_B                         ; 96                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; ram:ccs5_ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 96                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 16                                               ;
;     -- NUMWORDS_B                         ; 96                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; ram:ccs6_ram|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 96                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 16                                               ;
;     -- NUMWORDS_B                         ; 96                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; ram:oppbak_ram|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 96                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 16                                               ;
;     -- NUMWORDS_B                         ; 96                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; ram:oppinteg_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 96                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 16                                               ;
;     -- NUMWORDS_B                         ; 96                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                           ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ioppinteg_mult:ioppinteg_mult_inst" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; dataa[15] ; Input ; Info     ; Stuck at GND                    ;
+-----------+-------+----------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:opp_spi_inst1"                                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mosi_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; nss_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sck_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mosi_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; miso_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:ccs6_spi_inst"                                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; nss_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sck_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; mosi_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; nss_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sck_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mosi_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; miso_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:ccs5_spi_inst"                                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; nss_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sck_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; mosi_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; nss_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sck_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mosi_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; miso_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:ccs4_spi_inst"                                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; nss_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sck_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; mosi_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; nss_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sck_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mosi_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; miso_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:ccs3_spi_inst"                                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; nss_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sck_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; mosi_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; nss_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sck_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mosi_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; miso_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:ccs2_spi_inst"                                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; nss_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sck_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mosi_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; miso_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:ccs1_spi_inst"                                                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; nss_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sck_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mosi_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; miso_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ang_kdaset_mult:ang_kdaset_mult_inst"                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; result[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[22]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ang_spi_ctrl:ang_spi_ctrl1"                                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; spi_irq_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi:ang_spi_inst1"                                                                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mosi_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ch_sel_wd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; nss_i     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sck_i     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mosi_i    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; miso_o    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ccs_sw_ctl:ccs_sw_ctl1"                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; fpul_dep_delay ; Input  ; Info     ; Stuck at GND                                                                                             ;
; ex_offset_sw   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_div:pwm_div1"                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[6..5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[4..3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[1..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[2]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; quotient[27..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; remain           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 8                   ; 8                ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:34     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                          ;
+------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------+---------+
; Name                               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                       ; Details ;
+------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------+---------+
; ccs_sw_ctl:ccs_sw_ctl1|CCS_RD      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_reg[9]                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|CCS_RD      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_reg[9]                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|CCS_RD      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_reg[9]                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|ccs_sw      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ccs_sw_ctl:ccs_sw_ctl1|ccs_sw~_wirecell ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|ccs_sw      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ccs_sw_ctl:ccs_sw_ctl1|ccs_sw~_wirecell ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|ccs_sw      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ccs_sw_ctl:ccs_sw_ctl1|ccs_sw~_wirecell ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|enable_i    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ccs_sw_enable~0                         ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|enable_i    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ccs_sw_enable~0                         ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|enable_i    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ccs_sw_enable~0                         ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|mod_in_i    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mod_in_regr                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|mod_in_i    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mod_in_regr                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|mod_in_i    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mod_in_regr                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|mode_sel[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_reg[1]                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|mode_sel[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_reg[1]                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|mode_sel[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_reg[1]                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|mode_sel[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_reg[2]                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|mode_sel[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_reg[2]                             ; N/A     ;
; ccs_sw_ctl:ccs_sw_ctl1|mode_sel[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_reg[2]                             ; N/A     ;
; clk_in                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_in                                  ; N/A     ;
; config_ok                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; config_ok                               ; N/A     ;
; config_ok                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; config_ok                               ; N/A     ;
; config_ok                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; config_ok                               ; N/A     ;
; mod_sw_i                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mod_sw_i                                ; N/A     ;
; mod_sw_i                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mod_sw_i                                ; N/A     ;
; mod_sw_i                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mod_sw_i                                ; N/A     ;
+------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Aug 14 14:48:00 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 500W1200W -c 500W1200W
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file redlaser_control.v
    Info (12023): Found entity 1: Red_Laser_Control
Info (12021): Found 1 design units, including 1 entities, in source file ioppinteg_mult.v
    Info (12023): Found entity 1: ioppinteg_mult
Info (12021): Found 1 design units, including 1 entities, in source file timing.v
    Info (12023): Found entity 1: timing
Info (12021): Found 1 design units, including 1 entities, in source file spi_ctrl.v
    Info (12023): Found entity 1: spi_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file spi.v
    Info (12023): Found entity 1: spi
Info (12021): Found 0 design units, including 0 entities, in source file address.v
Info (12021): Found 1 design units, including 1 entities, in source file pwm_mult.v
    Info (12023): Found entity 1: pwm_mult
Info (12021): Found 1 design units, including 1 entities, in source file pwm_div.v
    Info (12023): Found entity 1: pwm_div
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file ccs_sw_ctl.v
    Info (12023): Found entity 1: ccs_sw_ctl
Info (12021): Found 1 design units, including 1 entities, in source file ang_spi_ctl.v
    Info (12023): Found entity 1: ang_spi_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file wmt_detect.v
    Info (12023): Found entity 1: wmt_detect
Info (12021): Found 1 design units, including 1 entities, in source file ang_kdaset_mult.v
    Info (12023): Found entity 1: ang_kdaset_mult
Warning (10236): Verilog HDL Implicit Net warning at timing.v(659): created implicit net for "redlgt_req_flag"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1489): created implicit net for "ccs3_da_nsync"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1489): created implicit net for "ccs4_da_nsync"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1489): created implicit net for "ccs5_da_nsync"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1489): created implicit net for "ccs6_da_nsync"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1491): created implicit net for "ccs3_ad_ncs"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1491): created implicit net for "ccs4_ad_ncs"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1491): created implicit net for "ccs5_ad_ncs"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1491): created implicit net for "ccs6_ad_ncs"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1574): created implicit net for "ccs3_sclk"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1575): created implicit net for "ccs3_da_mosi"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1576): created implicit net for "ccs3_ad_miso"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1592): created implicit net for "ccs4_sclk"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1593): created implicit net for "ccs4_da_mosi"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1594): created implicit net for "ccs4_ad_miso"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1610): created implicit net for "ccs5_sclk"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1611): created implicit net for "ccs5_da_mosi"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1612): created implicit net for "ccs5_ad_miso"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1628): created implicit net for "ccs6_sclk"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1629): created implicit net for "ccs6_da_mosi"
Warning (10236): Verilog HDL Implicit Net warning at timing.v(1630): created implicit net for "ccs6_ad_miso"
Info (12127): Elaborating entity "timing" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at timing.v(1489): object "ccs3_da_nsync" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timing.v(1489): object "ccs4_da_nsync" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timing.v(1489): object "ccs5_da_nsync" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timing.v(1489): object "ccs6_da_nsync" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timing.v(1491): object "ccs3_ad_ncs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timing.v(1491): object "ccs4_ad_ncs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timing.v(1491): object "ccs5_ad_ncs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timing.v(1491): object "ccs6_ad_ncs" assigned a value but never read
Warning (10858): Verilog HDL warning at timing.v(555): object opp_limerr2_i used but never assigned
Warning (10858): Verilog HDL warning at timing.v(555): object ang_lgten_i used but never assigned
Info (10264): Verilog HDL Case Statement information at timing.v(1834): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at timing.v(1925): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at timing.v(3589): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at timing.v(3616): all case item expressions in this case statement are onehot
Warning (10030): Net "opp_limerr2_i" at timing.v(555) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ang_lgten_i" at timing.v(555) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "31250"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll1|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "Red_Laser_Control" for hierarchy "Red_Laser_Control:RED_LASER_Inst1"
Info (12128): Elaborating entity "wmt_detect" for hierarchy "wmt_detect:wmt_detect_inst"
Info (12128): Elaborating entity "pwm_mult" for hierarchy "pwm_mult:pwm_mult1"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "21"
    Info (12134): Parameter "lpm_widthb" = "7"
    Info (12134): Parameter "lpm_widthp" = "28"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9en.tdf
    Info (12023): Found entity 1: mult_9en
Info (12128): Elaborating entity "mult_9en" for hierarchy "pwm_mult:pwm_mult1|lpm_mult:lpm_mult_component|mult_9en:auto_generated"
Info (12128): Elaborating entity "pwm_div" for hierarchy "pwm_div:pwm_div1"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "7"
    Info (12134): Parameter "lpm_widthn" = "28"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ups.tdf
    Info (12023): Found entity 1: lpm_divide_ups
Info (12128): Elaborating entity "lpm_divide_ups" for hierarchy "pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_0mh
Info (12128): Elaborating entity "sign_div_unsign_0mh" for hierarchy "pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated|sign_div_unsign_0mh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf
    Info (12023): Found entity 1: alt_u_div_k7f
Info (12128): Elaborating entity "alt_u_div_k7f" for hierarchy "pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_7pc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "pwm_div:pwm_div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_ups:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_8pc:add_sub_1"
Info (12128): Elaborating entity "ccs_sw_ctl" for hierarchy "ccs_sw_ctl:ccs_sw_ctl1"
Info (12128): Elaborating entity "spi" for hierarchy "spi:ang_spi_inst1"
Info (12128): Elaborating entity "ang_spi_ctrl" for hierarchy "ang_spi_ctrl:ang_spi_ctrl1"
Info (10264): Verilog HDL Case Statement information at ang_spi_ctl.v(207): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at ang_spi_ctl.v(238): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ang_kdaset_mult" for hierarchy "ang_kdaset_mult:ang_kdaset_mult_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "11"
    Info (12134): Parameter "lpm_widthb" = "12"
    Info (12134): Parameter "lpm_widthp" = "23"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jfn.tdf
    Info (12023): Found entity 1: mult_jfn
Info (12128): Elaborating entity "mult_jfn" for hierarchy "ang_kdaset_mult:ang_kdaset_mult_inst|lpm_mult:lpm_mult_component|mult_jfn:auto_generated"
Info (12128): Elaborating entity "spi_ctrl" for hierarchy "spi_ctrl:spi_ctrl_inst"
Info (10264): Verilog HDL Case Statement information at spi_ctrl.v(411): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at spi_ctrl.v(456): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ram" for hierarchy "ram:ccs1_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ccs1_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:ccs1_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:ccs1_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "96"
    Info (12134): Parameter "numwords_b" = "96"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n8s1.tdf
    Info (12023): Found entity 1: altsyncram_n8s1
Info (12128): Elaborating entity "altsyncram_n8s1" for hierarchy "ram:ccs1_ram|altsyncram:altsyncram_component|altsyncram_n8s1:auto_generated"
Info (12128): Elaborating entity "ioppinteg_mult" for hierarchy "ioppinteg_mult:ioppinteg_mult_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_sfn.tdf
    Info (12023): Found entity 1: mult_sfn
Info (12128): Elaborating entity "mult_sfn" for hierarchy "ioppinteg_mult:ioppinteg_mult_inst|lpm_mult:lpm_mult_component|mult_sfn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8u14.tdf
    Info (12023): Found entity 1: altsyncram_8u14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf
    Info (12023): Found entity 1: cntr_1fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13014): Ignored 27 buffer(s)
    Info (13019): Ignored 27 SOFT buffer(s)
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_out1" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 69 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/lxs/2_FPGA_800W_2018_8_14/500W1200W.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 25 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "red_laser_i"
Info (21057): Implemented 10620 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 25 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 10401 logic cells
    Info (21064): Implemented 137 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 705 megabytes
    Info: Processing ended: Tue Aug 14 14:48:56 2018
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/lxs/2_FPGA_800W_2018_8_14/500W1200W.map.smsg.


