<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Pmc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_pmc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Pmc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___p_m_c.xhtml">Power Management Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> hardware registers.  
 <a href="struct_pmc.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="utils_2cmsis_2samg_2samg55_2include_2component_2pmc_8h_source.xhtml">pmc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a61decac790a8c401d0c56924b1f58971"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a61decac790a8c401d0c56924b1f58971">PMC_SCER</a></td></tr>
<tr class="memdesc:a61decac790a8c401d0c56924b1f58971"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0000) System Clock Enable Register  <a href="#a61decac790a8c401d0c56924b1f58971">More...</a><br /></td></tr>
<tr class="separator:a61decac790a8c401d0c56924b1f58971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaaa9676d33659138f0ba43054d9165d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#adaaa9676d33659138f0ba43054d9165d">PMC_SCDR</a></td></tr>
<tr class="memdesc:adaaa9676d33659138f0ba43054d9165d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0004) System Clock Disable Register  <a href="#adaaa9676d33659138f0ba43054d9165d">More...</a><br /></td></tr>
<tr class="separator:adaaa9676d33659138f0ba43054d9165d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce42b57982403bbd2f713ca5db86826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a9ce42b57982403bbd2f713ca5db86826">PMC_SCSR</a></td></tr>
<tr class="memdesc:a9ce42b57982403bbd2f713ca5db86826"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0008) System Clock Status Register  <a href="#a9ce42b57982403bbd2f713ca5db86826">More...</a><br /></td></tr>
<tr class="separator:a9ce42b57982403bbd2f713ca5db86826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8435a66bc77a1dae1718642e02569a5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a8435a66bc77a1dae1718642e02569a5f">Reserved1</a> [1]</td></tr>
<tr class="separator:a8435a66bc77a1dae1718642e02569a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1ec22830efb010d44b7e818a9277ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a3d1ec22830efb010d44b7e818a9277ec">PMC_PCER0</a></td></tr>
<tr class="memdesc:a3d1ec22830efb010d44b7e818a9277ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0010) Peripheral Clock Enable Register 0  <a href="#a3d1ec22830efb010d44b7e818a9277ec">More...</a><br /></td></tr>
<tr class="separator:a3d1ec22830efb010d44b7e818a9277ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2fcec6260274f1035e898f99e95f17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a4e2fcec6260274f1035e898f99e95f17">PMC_PCDR0</a></td></tr>
<tr class="memdesc:a4e2fcec6260274f1035e898f99e95f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0014) Peripheral Clock Disable Register 0  <a href="#a4e2fcec6260274f1035e898f99e95f17">More...</a><br /></td></tr>
<tr class="separator:a4e2fcec6260274f1035e898f99e95f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a88879f89c27a749b6302faa1cdaac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a22a88879f89c27a749b6302faa1cdaac">PMC_PCSR0</a></td></tr>
<tr class="memdesc:a22a88879f89c27a749b6302faa1cdaac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0018) Peripheral Clock Status Register 0  <a href="#a22a88879f89c27a749b6302faa1cdaac">More...</a><br /></td></tr>
<tr class="separator:a22a88879f89c27a749b6302faa1cdaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6be77e29985aabeb8fab00054ab77b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#ad6be77e29985aabeb8fab00054ab77b5">Reserved2</a> [1]</td></tr>
<tr class="separator:ad6be77e29985aabeb8fab00054ab77b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac354cb723613e2a19901c9a74d249d3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#ac354cb723613e2a19901c9a74d249d3b">CKGR_MOR</a></td></tr>
<tr class="memdesc:ac354cb723613e2a19901c9a74d249d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0020) Main Oscillator Register  <a href="#ac354cb723613e2a19901c9a74d249d3b">More...</a><br /></td></tr>
<tr class="separator:ac354cb723613e2a19901c9a74d249d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a27f8ca82088ebd50cc67da2d7aafc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a59a27f8ca82088ebd50cc67da2d7aafc">CKGR_MCFR</a></td></tr>
<tr class="memdesc:a59a27f8ca82088ebd50cc67da2d7aafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0024) Main Clock Frequency Register  <a href="#a59a27f8ca82088ebd50cc67da2d7aafc">More...</a><br /></td></tr>
<tr class="separator:a59a27f8ca82088ebd50cc67da2d7aafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004d6f5d9b46b1dcfd19577f032fc46f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a004d6f5d9b46b1dcfd19577f032fc46f">CKGR_PLLAR</a></td></tr>
<tr class="memdesc:a004d6f5d9b46b1dcfd19577f032fc46f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0028) PLLA Register  <a href="#a004d6f5d9b46b1dcfd19577f032fc46f">More...</a><br /></td></tr>
<tr class="separator:a004d6f5d9b46b1dcfd19577f032fc46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96434e9950716961291585b896856d58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a96434e9950716961291585b896856d58">CKGR_PLLBR</a></td></tr>
<tr class="memdesc:a96434e9950716961291585b896856d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x002C) PLLB Register  <a href="#a96434e9950716961291585b896856d58">More...</a><br /></td></tr>
<tr class="separator:a96434e9950716961291585b896856d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539f8f6eb00ea275f764038b76e8db06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a539f8f6eb00ea275f764038b76e8db06">PMC_MCKR</a></td></tr>
<tr class="memdesc:a539f8f6eb00ea275f764038b76e8db06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0030) Master Clock Register  <a href="#a539f8f6eb00ea275f764038b76e8db06">More...</a><br /></td></tr>
<tr class="separator:a539f8f6eb00ea275f764038b76e8db06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905d2d0030554fe7c31c45bbda673fb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a905d2d0030554fe7c31c45bbda673fb8">Reserved3</a> [1]</td></tr>
<tr class="separator:a905d2d0030554fe7c31c45bbda673fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3005725002bde064e2f7aa5b23c8c912"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a3005725002bde064e2f7aa5b23c8c912">PMC_USB</a></td></tr>
<tr class="memdesc:a3005725002bde064e2f7aa5b23c8c912"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0038) USB Clock Register  <a href="#a3005725002bde064e2f7aa5b23c8c912">More...</a><br /></td></tr>
<tr class="separator:a3005725002bde064e2f7aa5b23c8c912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d00f34d29af830cd0666e8184e74e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a97d00f34d29af830cd0666e8184e74e7">Reserved4</a> [1]</td></tr>
<tr class="separator:a97d00f34d29af830cd0666e8184e74e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3250e93434f71a42969dde98bfd6c7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#ad3250e93434f71a42969dde98bfd6c7b">PMC_PCK</a> [8]</td></tr>
<tr class="memdesc:ad3250e93434f71a42969dde98bfd6c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0040) Programmable Clock 0 Register  <a href="#ad3250e93434f71a42969dde98bfd6c7b">More...</a><br /></td></tr>
<tr class="separator:ad3250e93434f71a42969dde98bfd6c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b4c49ae0b1853dfcad21241f7f67bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a03b4c49ae0b1853dfcad21241f7f67bc">PMC_IER</a></td></tr>
<tr class="memdesc:a03b4c49ae0b1853dfcad21241f7f67bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0060) Interrupt Enable Register  <a href="#a03b4c49ae0b1853dfcad21241f7f67bc">More...</a><br /></td></tr>
<tr class="separator:a03b4c49ae0b1853dfcad21241f7f67bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb72dfd228888a4df1931fe656282e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a8cb72dfd228888a4df1931fe656282e5">PMC_IDR</a></td></tr>
<tr class="memdesc:a8cb72dfd228888a4df1931fe656282e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0064) Interrupt Disable Register  <a href="#a8cb72dfd228888a4df1931fe656282e5">More...</a><br /></td></tr>
<tr class="separator:a8cb72dfd228888a4df1931fe656282e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3098593807c6fa0a9449eaf17dbd753e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a3098593807c6fa0a9449eaf17dbd753e">PMC_SR</a></td></tr>
<tr class="memdesc:a3098593807c6fa0a9449eaf17dbd753e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0068) Status Register  <a href="#a3098593807c6fa0a9449eaf17dbd753e">More...</a><br /></td></tr>
<tr class="separator:a3098593807c6fa0a9449eaf17dbd753e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d281a26532f3ddec0c753577c8ea82a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a5d281a26532f3ddec0c753577c8ea82a">PMC_IMR</a></td></tr>
<tr class="memdesc:a5d281a26532f3ddec0c753577c8ea82a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x006C) Interrupt Mask Register  <a href="#a5d281a26532f3ddec0c753577c8ea82a">More...</a><br /></td></tr>
<tr class="separator:a5d281a26532f3ddec0c753577c8ea82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb5a918a4d51c32d413bb55184531c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a2cb5a918a4d51c32d413bb55184531c4">PMC_FSMR</a></td></tr>
<tr class="memdesc:a2cb5a918a4d51c32d413bb55184531c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0070) Fast Startup Mode Register  <a href="#a2cb5a918a4d51c32d413bb55184531c4">More...</a><br /></td></tr>
<tr class="separator:a2cb5a918a4d51c32d413bb55184531c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22b8d8bfe282bf2110fc275c38047c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#ab22b8d8bfe282bf2110fc275c38047c0">PMC_FSPR</a></td></tr>
<tr class="memdesc:ab22b8d8bfe282bf2110fc275c38047c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0074) Fast Startup Polarity Register  <a href="#ab22b8d8bfe282bf2110fc275c38047c0">More...</a><br /></td></tr>
<tr class="separator:ab22b8d8bfe282bf2110fc275c38047c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af346765f0476d42471d756ea2e54fe14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#af346765f0476d42471d756ea2e54fe14">PMC_FOCR</a></td></tr>
<tr class="memdesc:af346765f0476d42471d756ea2e54fe14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0078) Fault Output Clear Register  <a href="#af346765f0476d42471d756ea2e54fe14">More...</a><br /></td></tr>
<tr class="separator:af346765f0476d42471d756ea2e54fe14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e1b3ca2a8d4f412f03d754a32232486"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a8e1b3ca2a8d4f412f03d754a32232486">Reserved5</a> [26]</td></tr>
<tr class="separator:a8e1b3ca2a8d4f412f03d754a32232486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f5fe031ba5032fdc169fe39480e886"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#ac5f5fe031ba5032fdc169fe39480e886">PMC_WPMR</a></td></tr>
<tr class="memdesc:ac5f5fe031ba5032fdc169fe39480e886"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00E4) Write Protection Mode Register  <a href="#ac5f5fe031ba5032fdc169fe39480e886">More...</a><br /></td></tr>
<tr class="separator:ac5f5fe031ba5032fdc169fe39480e886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663df6bf677bfb19a7f7b12b3f805dcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a663df6bf677bfb19a7f7b12b3f805dcf">PMC_WPSR</a></td></tr>
<tr class="memdesc:a663df6bf677bfb19a7f7b12b3f805dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00E8) Write Protection Status Register  <a href="#a663df6bf677bfb19a7f7b12b3f805dcf">More...</a><br /></td></tr>
<tr class="separator:a663df6bf677bfb19a7f7b12b3f805dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16cd67ce8f19f014064be7aa1c7e8c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a16cd67ce8f19f014064be7aa1c7e8c8e">PMC_ADDRSIZE</a></td></tr>
<tr class="memdesc:a16cd67ce8f19f014064be7aa1c7e8c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00EC) Address Size Register  <a href="#a16cd67ce8f19f014064be7aa1c7e8c8e">More...</a><br /></td></tr>
<tr class="separator:a16cd67ce8f19f014064be7aa1c7e8c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee2cbad1133c77a2e97142b578409b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#afee2cbad1133c77a2e97142b578409b6">PMC_IPNAME</a> [2]</td></tr>
<tr class="memdesc:afee2cbad1133c77a2e97142b578409b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00F0) IP Name1 Register  <a href="#afee2cbad1133c77a2e97142b578409b6">More...</a><br /></td></tr>
<tr class="separator:afee2cbad1133c77a2e97142b578409b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362b38d8702fb195d35dd77cfe57e1c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a362b38d8702fb195d35dd77cfe57e1c3">PMC_FEATURES</a></td></tr>
<tr class="memdesc:a362b38d8702fb195d35dd77cfe57e1c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00F8) Features Register  <a href="#a362b38d8702fb195d35dd77cfe57e1c3">More...</a><br /></td></tr>
<tr class="separator:a362b38d8702fb195d35dd77cfe57e1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3130b5ef4b0f3c64ea330b550fbe9af5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a3130b5ef4b0f3c64ea330b550fbe9af5">PMC_VERSION</a></td></tr>
<tr class="memdesc:a3130b5ef4b0f3c64ea330b550fbe9af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00FC) Version Register  <a href="#a3130b5ef4b0f3c64ea330b550fbe9af5">More...</a><br /></td></tr>
<tr class="separator:a3130b5ef4b0f3c64ea330b550fbe9af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f4b68bfbd5af99767d0f2399fe3f7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a81f4b68bfbd5af99767d0f2399fe3f7b">PMC_PCER1</a></td></tr>
<tr class="memdesc:a81f4b68bfbd5af99767d0f2399fe3f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0100) Peripheral Clock Enable Register 1  <a href="#a81f4b68bfbd5af99767d0f2399fe3f7b">More...</a><br /></td></tr>
<tr class="separator:a81f4b68bfbd5af99767d0f2399fe3f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad58099a6b358721d8ab089b86507f594"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#ad58099a6b358721d8ab089b86507f594">PMC_PCDR1</a></td></tr>
<tr class="memdesc:ad58099a6b358721d8ab089b86507f594"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0104) Peripheral Clock Disable Register 1  <a href="#ad58099a6b358721d8ab089b86507f594">More...</a><br /></td></tr>
<tr class="separator:ad58099a6b358721d8ab089b86507f594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf86a46ac0364da7ebd068665839336"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a7bf86a46ac0364da7ebd068665839336">PMC_PCSR1</a></td></tr>
<tr class="memdesc:a7bf86a46ac0364da7ebd068665839336"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0108) Peripheral Clock Status Register 1  <a href="#a7bf86a46ac0364da7ebd068665839336">More...</a><br /></td></tr>
<tr class="separator:a7bf86a46ac0364da7ebd068665839336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3b97b4117db6f50c1a1d66284dd765"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a4c3b97b4117db6f50c1a1d66284dd765">Reserved7</a> [1]</td></tr>
<tr class="separator:a4c3b97b4117db6f50c1a1d66284dd765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c245f5ef70e2c0cf019b0301df08eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#ac4c245f5ef70e2c0cf019b0301df08eb">PMC_OCR</a></td></tr>
<tr class="memdesc:ac4c245f5ef70e2c0cf019b0301df08eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0110) Oscillator Calibration Register  <a href="#ac4c245f5ef70e2c0cf019b0301df08eb">More...</a><br /></td></tr>
<tr class="separator:ac4c245f5ef70e2c0cf019b0301df08eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac8c1fabd62fb0923bc46a456a8d8c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a4ac8c1fabd62fb0923bc46a456a8d8c0">PMC_SLPWK_ER0</a></td></tr>
<tr class="memdesc:a4ac8c1fabd62fb0923bc46a456a8d8c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x114) SleepWalking Enable Register 0  <a href="#a4ac8c1fabd62fb0923bc46a456a8d8c0">More...</a><br /></td></tr>
<tr class="separator:a4ac8c1fabd62fb0923bc46a456a8d8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52405beceb8128c85485f76b3e61938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#ac52405beceb8128c85485f76b3e61938">PMC_SLPWK_DR0</a></td></tr>
<tr class="memdesc:ac52405beceb8128c85485f76b3e61938"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x118) SleepWalking Disable Register 0  <a href="#ac52405beceb8128c85485f76b3e61938">More...</a><br /></td></tr>
<tr class="separator:ac52405beceb8128c85485f76b3e61938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3452bf5795e4eb6e850a45cf9a76f0fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a3452bf5795e4eb6e850a45cf9a76f0fd">PMC_SLPWK_SR0</a></td></tr>
<tr class="memdesc:a3452bf5795e4eb6e850a45cf9a76f0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x11C) SleepWalking Status Register 0  <a href="#a3452bf5795e4eb6e850a45cf9a76f0fd">More...</a><br /></td></tr>
<tr class="separator:a3452bf5795e4eb6e850a45cf9a76f0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac739a9a7de4bdcb821addfd1a18a9a7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#ac739a9a7de4bdcb821addfd1a18a9a7c">PMC_SLPWK_ASR0</a></td></tr>
<tr class="memdesc:ac739a9a7de4bdcb821addfd1a18a9a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x120) SleepWalking Activity Status Register 0  <a href="#ac739a9a7de4bdcb821addfd1a18a9a7c">More...</a><br /></td></tr>
<tr class="separator:ac739a9a7de4bdcb821addfd1a18a9a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba585924a8c58bf1e73c9b8f20e9b66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a8ba585924a8c58bf1e73c9b8f20e9b66">Reserved8</a> [3]</td></tr>
<tr class="separator:a8ba585924a8c58bf1e73c9b8f20e9b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a90ec2c3998d6659b7446bd48138dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.xhtml#a04a90ec2c3998d6659b7446bd48138dd">PMC_PMMR</a></td></tr>
<tr class="memdesc:a04a90ec2c3998d6659b7446bd48138dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x130) PLL Maximum Multiplier Value Register  <a href="#a04a90ec2c3998d6659b7446bd48138dd">More...</a><br /></td></tr>
<tr class="separator:a04a90ec2c3998d6659b7446bd48138dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a59a27f8ca82088ebd50cc67da2d7aafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59a27f8ca82088ebd50cc67da2d7aafc">&sect;&nbsp;</a></span>CKGR_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::CKGR_MCFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0024) Main Clock Frequency Register </p>

</div>
</div>
<a id="ac354cb723613e2a19901c9a74d249d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac354cb723613e2a19901c9a74d249d3b">&sect;&nbsp;</a></span>CKGR_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::CKGR_MOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0020) Main Oscillator Register </p>

</div>
</div>
<a id="a004d6f5d9b46b1dcfd19577f032fc46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a004d6f5d9b46b1dcfd19577f032fc46f">&sect;&nbsp;</a></span>CKGR_PLLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::CKGR_PLLAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0028) PLLA Register </p>

</div>
</div>
<a id="a96434e9950716961291585b896856d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96434e9950716961291585b896856d58">&sect;&nbsp;</a></span>CKGR_PLLBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::CKGR_PLLBR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x002C) PLLB Register </p>

</div>
</div>
<a id="a16cd67ce8f19f014064be7aa1c7e8c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16cd67ce8f19f014064be7aa1c7e8c8e">&sect;&nbsp;</a></span>PMC_ADDRSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_ADDRSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00EC) Address Size Register </p>

</div>
</div>
<a id="a362b38d8702fb195d35dd77cfe57e1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362b38d8702fb195d35dd77cfe57e1c3">&sect;&nbsp;</a></span>PMC_FEATURES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_FEATURES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00F8) Features Register </p>

</div>
</div>
<a id="af346765f0476d42471d756ea2e54fe14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af346765f0476d42471d756ea2e54fe14">&sect;&nbsp;</a></span>PMC_FOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_FOCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0078) Fault Output Clear Register </p>

</div>
</div>
<a id="a2cb5a918a4d51c32d413bb55184531c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cb5a918a4d51c32d413bb55184531c4">&sect;&nbsp;</a></span>PMC_FSMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::PMC_FSMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0070) Fast Startup Mode Register </p>

</div>
</div>
<a id="ab22b8d8bfe282bf2110fc275c38047c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22b8d8bfe282bf2110fc275c38047c0">&sect;&nbsp;</a></span>PMC_FSPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::PMC_FSPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0074) Fast Startup Polarity Register </p>

</div>
</div>
<a id="a8cb72dfd228888a4df1931fe656282e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cb72dfd228888a4df1931fe656282e5">&sect;&nbsp;</a></span>PMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0064) Interrupt Disable Register </p>

</div>
</div>
<a id="a03b4c49ae0b1853dfcad21241f7f67bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03b4c49ae0b1853dfcad21241f7f67bc">&sect;&nbsp;</a></span>PMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0060) Interrupt Enable Register </p>

</div>
</div>
<a id="a5d281a26532f3ddec0c753577c8ea82a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d281a26532f3ddec0c753577c8ea82a">&sect;&nbsp;</a></span>PMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x006C) Interrupt Mask Register </p>

</div>
</div>
<a id="afee2cbad1133c77a2e97142b578409b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee2cbad1133c77a2e97142b578409b6">&sect;&nbsp;</a></span>PMC_IPNAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_IPNAME[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00F0) IP Name1 Register </p>

</div>
</div>
<a id="a539f8f6eb00ea275f764038b76e8db06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539f8f6eb00ea275f764038b76e8db06">&sect;&nbsp;</a></span>PMC_MCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::PMC_MCKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0030) Master Clock Register </p>

</div>
</div>
<a id="ac4c245f5ef70e2c0cf019b0301df08eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c245f5ef70e2c0cf019b0301df08eb">&sect;&nbsp;</a></span>PMC_OCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::PMC_OCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0110) Oscillator Calibration Register </p>

</div>
</div>
<a id="a4e2fcec6260274f1035e898f99e95f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2fcec6260274f1035e898f99e95f17">&sect;&nbsp;</a></span>PMC_PCDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_PCDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0014) Peripheral Clock Disable Register 0 </p>

</div>
</div>
<a id="ad58099a6b358721d8ab089b86507f594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad58099a6b358721d8ab089b86507f594">&sect;&nbsp;</a></span>PMC_PCDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_PCDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0104) Peripheral Clock Disable Register 1 </p>

</div>
</div>
<a id="a3d1ec22830efb010d44b7e818a9277ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1ec22830efb010d44b7e818a9277ec">&sect;&nbsp;</a></span>PMC_PCER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_PCER0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0010) Peripheral Clock Enable Register 0 </p>

</div>
</div>
<a id="a81f4b68bfbd5af99767d0f2399fe3f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f4b68bfbd5af99767d0f2399fe3f7b">&sect;&nbsp;</a></span>PMC_PCER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_PCER1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0100) Peripheral Clock Enable Register 1 </p>

</div>
</div>
<a id="ad3250e93434f71a42969dde98bfd6c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3250e93434f71a42969dde98bfd6c7b">&sect;&nbsp;</a></span>PMC_PCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::PMC_PCK[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0040) Programmable Clock 0 Register </p>

</div>
</div>
<a id="a22a88879f89c27a749b6302faa1cdaac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a88879f89c27a749b6302faa1cdaac">&sect;&nbsp;</a></span>PMC_PCSR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_PCSR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0018) Peripheral Clock Status Register 0 </p>

</div>
</div>
<a id="a7bf86a46ac0364da7ebd068665839336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bf86a46ac0364da7ebd068665839336">&sect;&nbsp;</a></span>PMC_PCSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_PCSR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0108) Peripheral Clock Status Register 1 </p>

</div>
</div>
<a id="a04a90ec2c3998d6659b7446bd48138dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a90ec2c3998d6659b7446bd48138dd">&sect;&nbsp;</a></span>PMC_PMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::PMC_PMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x130) PLL Maximum Multiplier Value Register </p>

</div>
</div>
<a id="adaaa9676d33659138f0ba43054d9165d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaaa9676d33659138f0ba43054d9165d">&sect;&nbsp;</a></span>PMC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_SCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0004) System Clock Disable Register </p>

</div>
</div>
<a id="a61decac790a8c401d0c56924b1f58971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61decac790a8c401d0c56924b1f58971">&sect;&nbsp;</a></span>PMC_SCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_SCER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0000) System Clock Enable Register </p>

</div>
</div>
<a id="a9ce42b57982403bbd2f713ca5db86826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce42b57982403bbd2f713ca5db86826">&sect;&nbsp;</a></span>PMC_SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_SCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0008) System Clock Status Register </p>

</div>
</div>
<a id="ac739a9a7de4bdcb821addfd1a18a9a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac739a9a7de4bdcb821addfd1a18a9a7c">&sect;&nbsp;</a></span>PMC_SLPWK_ASR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_SLPWK_ASR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x120) SleepWalking Activity Status Register 0 </p>

</div>
</div>
<a id="ac52405beceb8128c85485f76b3e61938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52405beceb8128c85485f76b3e61938">&sect;&nbsp;</a></span>PMC_SLPWK_DR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_SLPWK_DR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x118) SleepWalking Disable Register 0 </p>

</div>
</div>
<a id="a4ac8c1fabd62fb0923bc46a456a8d8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac8c1fabd62fb0923bc46a456a8d8c0">&sect;&nbsp;</a></span>PMC_SLPWK_ER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Pmc::PMC_SLPWK_ER0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x114) SleepWalking Enable Register 0 </p>

</div>
</div>
<a id="a3452bf5795e4eb6e850a45cf9a76f0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3452bf5795e4eb6e850a45cf9a76f0fd">&sect;&nbsp;</a></span>PMC_SLPWK_SR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_SLPWK_SR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x11C) SleepWalking Status Register 0 </p>

</div>
</div>
<a id="a3098593807c6fa0a9449eaf17dbd753e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3098593807c6fa0a9449eaf17dbd753e">&sect;&nbsp;</a></span>PMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0068) Status Register </p>

</div>
</div>
<a id="a3005725002bde064e2f7aa5b23c8c912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3005725002bde064e2f7aa5b23c8c912">&sect;&nbsp;</a></span>PMC_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::PMC_USB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0038) USB Clock Register </p>

</div>
</div>
<a id="a3130b5ef4b0f3c64ea330b550fbe9af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3130b5ef4b0f3c64ea330b550fbe9af5">&sect;&nbsp;</a></span>PMC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00FC) Version Register </p>

</div>
</div>
<a id="ac5f5fe031ba5032fdc169fe39480e886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f5fe031ba5032fdc169fe39480e886">&sect;&nbsp;</a></span>PMC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Pmc::PMC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00E4) Write Protection Mode Register </p>

</div>
</div>
<a id="a663df6bf677bfb19a7f7b12b3f805dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a663df6bf677bfb19a7f7b12b3f805dcf">&sect;&nbsp;</a></span>PMC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::PMC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.xhtml" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00E8) Write Protection Status Register </p>

</div>
</div>
<a id="a8435a66bc77a1dae1718642e02569a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8435a66bc77a1dae1718642e02569a5f">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6be77e29985aabeb8fab00054ab77b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6be77e29985aabeb8fab00054ab77b5">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a905d2d0030554fe7c31c45bbda673fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905d2d0030554fe7c31c45bbda673fb8">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d00f34d29af830cd0666e8184e74e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d00f34d29af830cd0666e8184e74e7">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::Reserved4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e1b3ca2a8d4f412f03d754a32232486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e1b3ca2a8d4f412f03d754a32232486">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::Reserved5[26]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c3b97b4117db6f50c1a1d66284dd765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3b97b4117db6f50c1a1d66284dd765">&sect;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::Reserved7[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba585924a8c58bf1e73c9b8f20e9b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba585924a8c58bf1e73c9b8f20e9b66">&sect;&nbsp;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Pmc::Reserved8[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="utils_2cmsis_2samg_2samg55_2include_2component_2pmc_8h_source.xhtml">pmc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
