Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p013.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s272_1 (32bit) 04/18/2012 16:36 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s027 NR120403-1008/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s063_1 (32bit) 02/29/2012 09:38:16 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s008 (32bit) 04/18/2012 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s018_1 (32bit) Feb 28 2012 22:08:25 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s225
--- Starting "Encounter v10.13-s272_1" on Sat Dec 31 18:47:12 2016 (mem=46.1M) ---
--- Running on eda25 (x86_64 w/Linux 3.12.21-gentoo-r1) ---
This version was compiled on Wed Apr 18 16:36:14 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reading config file - powerplan.enc.dat/CHIP.conf
**WARN: (ENCLF-119):	the layer 'METAL1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL6' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL7' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL8' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA12' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA23' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA34' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA45' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA56' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA67' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA78' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (EMS-62):	Message <ENCLF-44> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
**WARN: (ENCLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (EMS-62):	Message <ENCLF-200> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM6 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM7 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM8 GENERATE
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
*** End library_loading (cpu=0.02min, mem=9.9M, fe_cpu=0.15min, fe_mem=239.5M) ***
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP.sdc, Line 10).

**WARN: (TCLCMD-513):	No matching object found for 'data_valid' (File CHIP.sdc, Line 17).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'data_valid' (File CHIP.sdc, Line 17).

**ERROR: (TCLCMD-917):	Cannot find 'ports, pins, designs or library cell pins' that match '' (File CHIP.sdc, Line 17).

**WARN: (TCLCMD-513):	No matching object found for 'data_valid' (File CHIP.sdc, Line 40).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'data_valid' (File CHIP.sdc, Line 40).

**WARN: (TCLCMD-513):	No matching object found for '' (File CHIP.sdc, Line 40).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File CHIP.sdc, Line 40).

**WARN: (TCLCMD-513):	No matching object found for 'data_valid' (File CHIP.sdc, Line 63).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'data_valid' (File CHIP.sdc, Line 63).

**WARN: (TCLCMD-513):	No matching object found for '' (File CHIP.sdc, Line 63).

**ERROR: (TCLNL-312):	set_drive: Invalid list of pins: '' (File CHIP.sdc, Line 63).

Loading preference file powerplan.enc.dat/enc.pref.tcl ...
Loading mode file powerplan.enc.dat/CHIP.mode ...
**WARN: (ENCOPT-3058):	Cell slow/ACCSHCINX2 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ACCSHCINX4 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ACCSHCONX2 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ACCSHCONX4 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ACCSIHCONX2 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ACCSIHCONX4 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ACHCINX2 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ACHCINX4 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ACHCONX2 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ACHCONX4 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ADDFHX1 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ADDFHX2 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ADDFHX4 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ADDFX1 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ADDFX2 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ADDFX4 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ADDFXL has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ADDHX2 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ADDHX4 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell slow/ADDHXL has already a dont_use attribute false.
**WARN: (EMS-62):	Message <ENCOPT-3058> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP.sdc, Line 10).

**WARN: (TCLCMD-513):	No matching object found for 'data_valid' (File CHIP.sdc, Line 17).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'data_valid' (File CHIP.sdc, Line 17).

**ERROR: (TCLCMD-917):	Cannot find 'ports, pins, designs or library cell pins' that match '' (File CHIP.sdc, Line 17).

**WARN: (TCLCMD-513):	No matching object found for 'data_valid' (File CHIP.sdc, Line 40).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'data_valid' (File CHIP.sdc, Line 40).

**WARN: (TCLCMD-513):	No matching object found for '' (File CHIP.sdc, Line 40).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File CHIP.sdc, Line 40).

**WARN: (TCLCMD-513):	No matching object found for 'data_valid' (File CHIP.sdc, Line 63).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'data_valid' (File CHIP.sdc, Line 63).

**WARN: (TCLCMD-513):	No matching object found for '' (File CHIP.sdc, Line 63).

**ERROR: (TCLNL-312):	set_drive: Invalid list of pins: '' (File CHIP.sdc, Line 63).

CHIP
**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File CHIP_scan_ideal.sdc, Line 4).

**WARN: (TCLCMD-513):	No matching object found for 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File CHIP_scan_ideal.sdc, Line 5).

**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 8).

loading place ...
loading route ...
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
*** Starting trialRoute (mem=294.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 47
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3627, multi-gpins=9113, moved blk term=12/12

Phase 1a route (0:00:00.1 300.7M):
Est net length = 4.347e+05um = 2.034e+05H + 2.313e+05V
Usage: (5.0%H 5.9%V) = (2.431e+05um 3.803e+05um) = (105490 103109)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 87 = 1 (0.00% H) + 86 (0.10% V)

Phase 1b route (0:00:00.1 302.0M):
Usage: (5.0%H 5.9%V) = (2.426e+05um 3.803e+05um) = (105262 103108)
Overflow: 82 = 0 (0.00% H) + 82 (0.09% V)

Phase 1c route (0:00:00.1 302.0M):
Usage: (5.0%H 5.9%V) = (2.420e+05um 3.800e+05um) = (105029 103036)
Overflow: 75 = 0 (0.00% H) + 75 (0.09% V)

Phase 1d route (0:00:00.0 302.0M):
Usage: (5.0%H 5.9%V) = (2.421e+05um 3.801e+05um) = (105041 103047)
Overflow: 62 = 0 (0.00% H) + 62 (0.07% V)

Phase 1e route (0:00:00.1 302.6M):
Usage: (5.0%H 5.9%V) = (2.422e+05um 3.802e+05um) = (105112 103072)
Overflow: 47 = 0 (0.00% H) + 47 (0.05% V)

Phase 1f route (0:00:00.0 302.6M):
Usage: (5.0%H 5.9%V) = (2.423e+05um 3.802e+05um) = (105132 103081)
Overflow: 37 = 0 (0.00% H) + 37 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	10	 0.01%
 -1:	0	 0.00%	18	 0.02%
--------------------------------------
  0:	0	 0.00%	59	 0.07%
  1:	0	 0.00%	23	 0.03%
  2:	2	 0.00%	43	 0.05%
  3:	234	 0.26%	439	 0.50%
  4:	1	 0.00%	117	 0.13%
  5:	3	 0.00%	177	 0.20%
  6:	472	 0.53%	746	 0.84%
  7:	3	 0.00%	923	 1.04%
  8:	1	 0.00%	715	 0.81%
  9:	486	 0.55%	1259	 1.42%
 10:	13	 0.01%	1839	 2.08%
 11:	16	 0.02%	2359	 2.66%
 12:	257	 0.29%	3899	 4.40%
 13:	34	 0.04%	4472	 5.05%
 14:	3167	 3.58%	4566	 5.16%
 15:	269	 0.30%	4744	 5.36%
 16:	7589	 8.57%	4713	 5.32%
 17:	518	 0.58%	33316	37.62%
 18:	718	 0.81%	0	 0.00%
 19:	796	 0.90%	0	 0.00%
 20:	73983	83.54%	24122	27.24%


Global route (cpu=0.4s real=0.0s 301.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.6 297.8M):


*** After '-updateRemainTrks' operation: 

Usage: (5.2%H 6.1%V) = (2.537e+05um 3.952e+05um) = (110069 107157)
Overflow: 168 = 10 (0.01% H) + 158 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-20:	0	 0.00%	2	 0.00%
-15:	0	 0.00%	1	 0.00%
-14:	0	 0.00%	2	 0.00%
-12:	0	 0.00%	1	 0.00%
-11:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	4	 0.00%
 -8:	1	 0.00%	5	 0.01%
 -7:	2	 0.00%	2	 0.00%
 -6:	0	 0.00%	6	 0.01%
 -5:	0	 0.00%	7	 0.01%
 -4:	1	 0.00%	7	 0.01%
 -3:	0	 0.00%	10	 0.01%
 -2:	0	 0.00%	13	 0.01%
 -1:	0	 0.00%	19	 0.02%
--------------------------------------
  0:	4	 0.00%	21	 0.02%
  1:	3	 0.00%	22	 0.02%
  2:	6	 0.01%	63	 0.07%
  3:	230	 0.26%	432	 0.49%
  4:	4	 0.00%	132	 0.15%
  5:	7	 0.01%	250	 0.28%
  6:	473	 0.53%	829	 0.94%
  7:	11	 0.01%	988	 1.12%
  8:	13	 0.01%	828	 0.93%
  9:	485	 0.55%	1364	 1.54%
 10:	17	 0.02%	1940	 2.19%
 11:	24	 0.03%	2336	 2.64%
 12:	273	 0.31%	3815	 4.31%
 13:	59	 0.07%	4317	 4.87%
 14:	3171	 3.58%	4483	 5.06%
 15:	299	 0.34%	4565	 5.15%
 16:	7632	 8.62%	4663	 5.27%
 17:	575	 0.65%	33312	37.61%
 18:	788	 0.89%	0	 0.00%
 19:	872	 0.98%	0	 0.00%
 20:	73612	83.12%	24122	27.24%



*** Completed Phase 1 route (0:00:01.1 297.1M) ***


Total length: 4.501e+05um, number of vias: 96008
M1(H) length: 1.172e+02um, number of vias: 45054
M2(V) length: 1.375e+05um, number of vias: 39551
M3(H) length: 1.738e+05um, number of vias: 8520
M4(V) length: 9.161e+04um, number of vias: 2071
M5(H) length: 2.691e+04um, number of vias: 664
M6(V) length: 1.848e+04um, number of vias: 111
M7(H) length: 1.479e+03um, number of vias: 37
M8(V) length: 2.236e+02um
*** Completed Phase 2 route (0:00:00.6 302.0M) ***

*** Finished all Phases (cpu=0:00:01.7 mem=302.0M) ***
Peak Memory Usage was 305.3M 
*** Finished trialRoute (cpu=0:00:01.8 mem=302.0M) ***

Extraction called for design 'CHIP' of instances=11084 and nets=15439 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 302.027M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.081  |  0.185  | -2.081  | 16.904  |   N/A   |   N/A   |
|           TNS (ns):|-329.828 |  0.000  |-329.828 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   333   |    0    |   333   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.777%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.72 sec
Total Real time: 5.0 sec
Total Memory Usage: 328.382812 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
Connected to eda25 38498 0
*** Finished dispatch of slaves (cpu=0:00:00.6) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 336.6M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Setup Target Slack: user slack 0.1; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=337.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Net FAS/BF2II_b_xi_n[31] is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 47
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3627, multi-gpins=9113, moved blk term=12/12

Phase 1a route (0:00:00.1 344.0M):
Est net length = 4.347e+05um = 2.034e+05H + 2.313e+05V
Usage: (5.0%H 5.9%V) = (2.431e+05um 3.803e+05um) = (105490 103109)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 87 = 1 (0.00% H) + 86 (0.10% V)

Phase 1b route (0:00:00.1 345.2M):
Usage: (5.0%H 5.9%V) = (2.426e+05um 3.803e+05um) = (105262 103108)
Overflow: 82 = 0 (0.00% H) + 82 (0.09% V)

Phase 1c route (0:00:00.1 345.2M):
Usage: (5.0%H 5.9%V) = (2.420e+05um 3.800e+05um) = (105029 103036)
Overflow: 75 = 0 (0.00% H) + 75 (0.09% V)

Phase 1d route (0:00:00.1 345.2M):
Usage: (5.0%H 5.9%V) = (2.421e+05um 3.801e+05um) = (105041 103047)
Overflow: 62 = 0 (0.00% H) + 62 (0.07% V)

Phase 1e route (0:00:00.1 345.8M):
Usage: (5.0%H 5.9%V) = (2.422e+05um 3.802e+05um) = (105112 103072)
Overflow: 47 = 0 (0.00% H) + 47 (0.05% V)

Phase 1f route (0:00:00.1 345.8M):
Usage: (5.0%H 5.9%V) = (2.423e+05um 3.802e+05um) = (105132 103081)
Overflow: 37 = 0 (0.00% H) + 37 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	10	 0.01%
 -1:	0	 0.00%	18	 0.02%
--------------------------------------
  0:	0	 0.00%	59	 0.07%
  1:	0	 0.00%	23	 0.03%
  2:	2	 0.00%	43	 0.05%
  3:	234	 0.26%	439	 0.50%
  4:	1	 0.00%	117	 0.13%
  5:	3	 0.00%	177	 0.20%
  6:	472	 0.53%	746	 0.84%
  7:	3	 0.00%	923	 1.04%
  8:	1	 0.00%	715	 0.81%
  9:	486	 0.55%	1259	 1.42%
 10:	13	 0.01%	1839	 2.08%
 11:	16	 0.02%	2359	 2.66%
 12:	257	 0.29%	3899	 4.40%
 13:	34	 0.04%	4472	 5.05%
 14:	3167	 3.58%	4566	 5.16%
 15:	269	 0.30%	4744	 5.36%
 16:	7589	 8.57%	4713	 5.32%
 17:	518	 0.58%	33316	37.62%
 18:	718	 0.81%	0	 0.00%
 19:	796	 0.90%	0	 0.00%
 20:	73983	83.54%	24122	27.24%


Global route (cpu=0.4s real=0.0s 344.5M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.6 341.0M):


*** After '-updateRemainTrks' operation: 

Usage: (5.2%H 6.1%V) = (2.537e+05um 3.952e+05um) = (110069 107157)
Overflow: 168 = 10 (0.01% H) + 158 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-20:	0	 0.00%	2	 0.00%
-15:	0	 0.00%	1	 0.00%
-14:	0	 0.00%	2	 0.00%
-12:	0	 0.00%	1	 0.00%
-11:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	4	 0.00%
 -8:	1	 0.00%	5	 0.01%
 -7:	2	 0.00%	2	 0.00%
 -6:	0	 0.00%	6	 0.01%
 -5:	0	 0.00%	7	 0.01%
 -4:	1	 0.00%	7	 0.01%
 -3:	0	 0.00%	10	 0.01%
 -2:	0	 0.00%	13	 0.01%
 -1:	0	 0.00%	19	 0.02%
--------------------------------------
  0:	4	 0.00%	21	 0.02%
  1:	3	 0.00%	22	 0.02%
  2:	6	 0.01%	63	 0.07%
  3:	230	 0.26%	432	 0.49%
  4:	4	 0.00%	132	 0.15%
  5:	7	 0.01%	250	 0.28%
  6:	473	 0.53%	829	 0.94%
  7:	11	 0.01%	988	 1.12%
  8:	13	 0.01%	828	 0.93%
  9:	485	 0.55%	1364	 1.54%
 10:	17	 0.02%	1940	 2.19%
 11:	24	 0.03%	2336	 2.64%
 12:	273	 0.31%	3815	 4.31%
 13:	59	 0.07%	4317	 4.87%
 14:	3171	 3.58%	4483	 5.06%
 15:	299	 0.34%	4565	 5.15%
 16:	7632	 8.62%	4663	 5.27%
 17:	575	 0.65%	33312	37.61%
 18:	788	 0.89%	0	 0.00%
 19:	872	 0.98%	0	 0.00%
 20:	73612	83.12%	24122	27.24%



*** Completed Phase 1 route (0:00:01.1 339.9M) ***


Total length: 4.501e+05um, number of vias: 96008
M1(H) length: 1.172e+02um, number of vias: 45054
M2(V) length: 1.375e+05um, number of vias: 39551
M3(H) length: 1.738e+05um, number of vias: 8520
M4(V) length: 9.161e+04um, number of vias: 2071
M5(H) length: 2.691e+04um, number of vias: 664
M6(V) length: 1.848e+04um, number of vias: 111
M7(H) length: 1.479e+03um, number of vias: 37
M8(V) length: 2.236e+02um
*** Completed Phase 2 route (0:00:00.6 337.9M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=337.9M) ***
Peak Memory Usage was 348.5M 
*** Finished trialRoute (cpu=0:00:01.9 mem=337.9M) ***

Extraction called for design 'CHIP' of instances=11084 and nets=15439 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 327.590M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.081  |
|           TNS (ns):|-329.828 |
|    Violating Paths:|   333   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.777%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 340.0M **
*** Starting optimizing excluded clock nets MEM= 340.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 340.0M) ***
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:26.8 mem=342.2M) ***
*** Finished delays update (0:00:29.7 mem=340.5M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=340.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.081  |
|           TNS (ns):|-329.828 |
|    Violating Paths:|   333   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.777%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 340.6M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 95.777% **

*** starting 1-st resizing pass: 12326 instances 
*** starting 2-nd resizing pass: 12315 instances 
*** starting 3-rd resizing pass: 204 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 10 Upsize = 0 **
** Density Change = 0.015% **
** Density after transform = 95.762% **
*** Finish transform (0:00:05.5) ***
*** Starting sequential cell resizing ***
density before resizing = 95.762%
*summary:      3 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.958 > 0.950
density after resizing = 95.757%
*** Finish sequential cell resizing (cpu=0:00:00.9 mem=342.2M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Re-routed 27 nets
Extraction called for design 'CHIP' of instances=11084 and nets=15439 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 341.461M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 340.2M, InitMEM = 340.2M)
Start delay calculation (mem=340.172M)...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=340.172M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 340.2M, InitMEM = 340.2M)
Start delay calculation (mem=340.172M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=340.172M 0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 340.2M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.17min real=0.17min mem=341.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.081  |
|           TNS (ns):|-330.924 |
|    Violating Paths:|   334   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.757%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 341.2M **
*info: Start fixing DRV (Mem = 341.19M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 341.19M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=341.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.081  |
|           TNS (ns):|-330.924 |
|    Violating Paths:|   334   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.757%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 341.2M **
*** Starting optFanout (341.2M)
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 400 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=341.2M) ***
*info: There are 16 candidate Buffer cells
*info: There are 18 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.957567
Start fixing timing ... (0:00:00.8 342.9M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:01.1 343.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.957567 (> 0.950000); stop prematurally!
*** Completed optFanout (0:00:01.1 341.3M)

Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=341.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.081  |
|           TNS (ns):|-330.924 |
|    Violating Paths:|   334   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.757%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 341.3M **
*** Timing NOT met, worst failing slack is -2.081
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 95.757% **

*** starting 1-st resizing pass: 12326 instances 
*** starting 2-nd resizing pass: 12316 instances 
*** starting 3-rd resizing pass: 36 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 1 Upsize = 0 **
** Density Change = 0.001% **
** Density after transform = 95.756% **
*** Finish transform (0:00:05.4) ***
*** Starting sequential cell resizing ***
density before resizing = 95.756%
*summary:      0 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.958 > 0.950
density after resizing = 95.756%
*** Finish sequential cell resizing (cpu=0:00:00.9 mem=342.3M) ***
density before resizing = 95.756%
*info: skip upsize due to density > 0.950
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=342.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 48
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3619, multi-gpins=9094, moved blk term=12/12

Phase 1a route (0:00:00.1 342.3M):
Est net length = 4.347e+05um = 2.034e+05H + 2.313e+05V
Usage: (5.0%H 5.9%V) = (2.431e+05um 3.803e+05um) = (105485 103114)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 87 = 1 (0.00% H) + 86 (0.10% V)

Phase 1b route (0:00:00.0 342.3M):
Usage: (5.0%H 5.9%V) = (2.426e+05um 3.803e+05um) = (105257 103113)
Overflow: 82 = 0 (0.00% H) + 82 (0.09% V)

Phase 1c route (0:00:00.1 342.3M):
Usage: (5.0%H 5.9%V) = (2.420e+05um 3.801e+05um) = (105027 103043)
Overflow: 75 = 0 (0.00% H) + 75 (0.09% V)

Phase 1d route (0:00:00.0 342.3M):
Usage: (5.0%H 5.9%V) = (2.421e+05um 3.801e+05um) = (105039 103054)
Overflow: 62 = 0 (0.00% H) + 62 (0.07% V)

Phase 1e route (0:00:00.1 342.3M):
Usage: (5.0%H 5.9%V) = (2.422e+05um 3.802e+05um) = (105110 103079)
Overflow: 47 = 0 (0.00% H) + 47 (0.05% V)

Phase 1f route (0:00:00.0 342.3M):
Usage: (5.0%H 5.9%V) = (2.423e+05um 3.802e+05um) = (105130 103088)
Overflow: 37 = 0 (0.00% H) + 37 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	10	 0.01%
 -1:	0	 0.00%	18	 0.02%
--------------------------------------
  0:	0	 0.00%	59	 0.07%
  1:	0	 0.00%	23	 0.03%
  2:	2	 0.00%	43	 0.05%
  3:	234	 0.26%	439	 0.50%
  4:	1	 0.00%	117	 0.13%
  5:	3	 0.00%	176	 0.20%
  6:	472	 0.53%	747	 0.84%
  7:	3	 0.00%	926	 1.05%
  8:	1	 0.00%	713	 0.81%
  9:	486	 0.55%	1261	 1.42%
 10:	13	 0.01%	1836	 2.07%
 11:	15	 0.02%	2360	 2.66%
 12:	258	 0.29%	3895	 4.40%
 13:	34	 0.04%	4482	 5.06%
 14:	3167	 3.58%	4556	 5.14%
 15:	269	 0.30%	4747	 5.36%
 16:	7588	 8.57%	4714	 5.32%
 17:	518	 0.58%	33315	37.62%
 18:	719	 0.81%	0	 0.00%
 19:	795	 0.90%	0	 0.00%
 20:	73984	83.54%	24122	27.24%


Global route (cpu=0.3s real=0.0s 342.3M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.5 342.3M):


*** After '-updateRemainTrks' operation: 

Usage: (5.2%H 6.1%V) = (2.537e+05um 3.953e+05um) = (110069 107165)
Overflow: 168 = 10 (0.01% H) + 158 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-20:	0	 0.00%	2	 0.00%
-15:	0	 0.00%	1	 0.00%
-14:	0	 0.00%	2	 0.00%
-12:	0	 0.00%	1	 0.00%
-11:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	4	 0.00%
 -8:	1	 0.00%	5	 0.01%
 -7:	2	 0.00%	2	 0.00%
 -6:	0	 0.00%	6	 0.01%
 -5:	0	 0.00%	8	 0.01%
 -4:	1	 0.00%	5	 0.01%
 -3:	0	 0.00%	11	 0.01%
 -2:	0	 0.00%	13	 0.01%
 -1:	0	 0.00%	19	 0.02%
--------------------------------------
  0:	4	 0.00%	21	 0.02%
  1:	3	 0.00%	22	 0.02%
  2:	6	 0.01%	63	 0.07%
  3:	230	 0.26%	432	 0.49%
  4:	4	 0.00%	132	 0.15%
  5:	7	 0.01%	250	 0.28%
  6:	473	 0.53%	831	 0.94%
  7:	11	 0.01%	989	 1.12%
  8:	13	 0.01%	827	 0.93%
  9:	485	 0.55%	1365	 1.54%
 10:	17	 0.02%	1935	 2.18%
 11:	24	 0.03%	2334	 2.64%
 12:	273	 0.31%	3821	 4.31%
 13:	59	 0.07%	4321	 4.88%
 14:	3171	 3.58%	4473	 5.05%
 15:	298	 0.34%	4570	 5.16%
 16:	7633	 8.62%	4663	 5.27%
 17:	573	 0.65%	33311	37.61%
 18:	789	 0.89%	0	 0.00%
 19:	872	 0.98%	0	 0.00%
 20:	73613	83.12%	24122	27.24%



*** Completed Phase 1 route (0:00:00.9 342.3M) ***


Total length: 4.501e+05um, number of vias: 96014
M1(H) length: 1.171e+02um, number of vias: 45051
M2(V) length: 1.376e+05um, number of vias: 39557
M3(H) length: 1.738e+05um, number of vias: 8523
M4(V) length: 9.161e+04um, number of vias: 2071
M5(H) length: 2.689e+04um, number of vias: 664
M6(V) length: 1.848e+04um, number of vias: 111
M7(H) length: 1.479e+03um, number of vias: 37
M8(V) length: 2.236e+02um
*** Completed Phase 2 route (0:00:00.6 342.3M) ***

*** Finished all Phases (cpu=0:00:01.5 mem=342.3M) ***
Peak Memory Usage was 346.3M 
*** Finished trialRoute (cpu=0:00:01.5 mem=342.3M) ***

Extraction called for design 'CHIP' of instances=11084 and nets=15439 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 342.312M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 342.3M, InitMEM = 342.3M)
Start delay calculation (mem=342.258M)...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=342.258M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.3M, InitMEM = 342.3M)
Start delay calculation (mem=342.258M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=342.258M 0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 342.3M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.19min real=0.18min mem=342.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.082  |
|           TNS (ns):|-331.273 |
|    Violating Paths:|   333   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.756%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 342.5M **
*info: Start fixing DRV (Mem = 342.51M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 342.51M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=342.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.082  |
|           TNS (ns):|-331.273 |
|    Violating Paths:|   333   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.756%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 342.5M **
*** Timing NOT met, worst failing slack is -2.082
*** Check timing (0:00:00.0)
Started binary server on port 32902
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 400 no-driver nets excluded.
Density : 0.9576
Max route overflow : 0.0018
Current slack : -2.082 ns, density : 0.9576  End_Point: FAS/d30_reg_31_/D
Current slack : -2.082 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.082 ns, density : 0.9576  End_Point: FAS/d30_reg_31_/D
Current slack : -2.082 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9576  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9576  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.077 ns, density : 0.9575  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:22.1 mem=357.1M) ***
*** Finished delays update (0:00:24.8 mem=356.5M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:25.3 mem=356.5M) ***
*** Finished delays update (0:00:28.0 mem=356.5M) ***
** Core optimization cpu=0:00:19.3 real=0:00:39.0 (1852 evaluations)
*** Done optCritPath (cpu=0:00:47.6 real=0:00:47.0 mem=356.48M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.47min real=0.78min mem=354.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.077  |
|           TNS (ns):|-329.155 |
|    Violating Paths:|   332   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.750%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:22, real = 0:01:22, mem = 354.5M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.5)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:24, real = 0:01:24, mem = 354.5M **
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.077  |  0.173  | -2.077  | 16.905  |   N/A   |   N/A   |
|           TNS (ns):|-329.155 |  0.000  |-329.155 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   332   |    0    |   332   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.750%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 354.5M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD> saveDesign powerplan.enc
**WARN: (ENCSYT-3036):	Design directory powerplan.enc.dat exists, rename it to powerplan.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
<CMD> saveDesign powerplan.enc
**WARN: (ENCSYT-3036):	Design directory powerplan.enc.dat exists, rename it to powerplan.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
<CMD> saveDesign powerplan.enc
**WARN: (ENCSYT-3036):	Design directory powerplan.enc.dat exists, rename it to powerplan.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
Connected to eda25 39256 0
*** Finished dispatch of slaves (cpu=0:00:00.5) (real=0:00:05.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 354.2M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Setup Target Slack: user slack 0.1; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=354.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Net FAS/BF2II_b_xi_n[31] is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 48
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3619, multi-gpins=9094, moved blk term=12/12

Phase 1a route (0:00:00.1 357.7M):
Est net length = 4.347e+05um = 2.034e+05H + 2.313e+05V
Usage: (5.0%H 5.9%V) = (2.431e+05um 3.803e+05um) = (105501 103102)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 86 = 1 (0.00% H) + 85 (0.10% V)

Phase 1b route (0:00:00.1 358.2M):
Usage: (5.0%H 5.9%V) = (2.426e+05um 3.803e+05um) = (105273 103101)
Overflow: 80 = 0 (0.00% H) + 80 (0.09% V)

Phase 1c route (0:00:00.1 358.2M):
Usage: (5.0%H 5.9%V) = (2.421e+05um 3.800e+05um) = (105048 103030)
Overflow: 74 = 0 (0.00% H) + 74 (0.08% V)

Phase 1d route (0:00:00.1 358.2M):
Usage: (5.0%H 5.9%V) = (2.421e+05um 3.801e+05um) = (105060 103040)
Overflow: 62 = 0 (0.00% H) + 62 (0.07% V)

Phase 1e route (0:00:00.0 358.7M):
Usage: (5.0%H 5.9%V) = (2.423e+05um 3.801e+05um) = (105132 103065)
Overflow: 47 = 0 (0.00% H) + 47 (0.05% V)

Phase 1f route (0:00:00.0 358.7M):
Usage: (5.0%H 5.9%V) = (2.423e+05um 3.802e+05um) = (105152 103074)
Overflow: 37 = 0 (0.00% H) + 37 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	10	 0.01%
 -1:	0	 0.00%	18	 0.02%
--------------------------------------
  0:	0	 0.00%	59	 0.07%
  1:	0	 0.00%	24	 0.03%
  2:	2	 0.00%	42	 0.05%
  3:	234	 0.26%	438	 0.49%
  4:	1	 0.00%	116	 0.13%
  5:	3	 0.00%	178	 0.20%
  6:	472	 0.53%	748	 0.84%
  7:	3	 0.00%	926	 1.05%
  8:	1	 0.00%	706	 0.80%
  9:	486	 0.55%	1248	 1.41%
 10:	13	 0.01%	1844	 2.08%
 11:	15	 0.02%	2370	 2.68%
 12:	259	 0.29%	3901	 4.40%
 13:	34	 0.04%	4487	 5.07%
 14:	3169	 3.58%	4545	 5.13%
 15:	267	 0.30%	4754	 5.37%
 16:	7587	 8.57%	4711	 5.32%
 17:	522	 0.59%	33312	37.61%
 18:	706	 0.80%	0	 0.00%
 19:	801	 0.90%	0	 0.00%
 20:	73987	83.54%	24122	27.24%


Global route (cpu=0.4s real=0.0s 358.2M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.6 354.7M):


*** After '-updateRemainTrks' operation: 

Usage: (5.2%H 6.1%V) = (2.537e+05um 3.953e+05um) = (110110 107175)
Overflow: 168 = 10 (0.01% H) + 158 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-20:	0	 0.00%	2	 0.00%
-14:	0	 0.00%	3	 0.00%
-12:	0	 0.00%	1	 0.00%
-11:	0	 0.00%	1	 0.00%
-10:	0	 0.00%	1	 0.00%
 -9:	0	 0.00%	3	 0.00%
 -8:	1	 0.00%	5	 0.01%
 -7:	0	 0.00%	2	 0.00%
 -6:	2	 0.00%	8	 0.01%
 -5:	1	 0.00%	6	 0.01%
 -4:	0	 0.00%	5	 0.01%
 -3:	0	 0.00%	11	 0.01%
 -2:	0	 0.00%	12	 0.01%
 -1:	0	 0.00%	20	 0.02%
--------------------------------------
  0:	4	 0.00%	21	 0.02%
  1:	4	 0.00%	22	 0.02%
  2:	5	 0.01%	63	 0.07%
  3:	230	 0.26%	437	 0.49%
  4:	3	 0.00%	130	 0.15%
  5:	8	 0.01%	253	 0.29%
  6:	473	 0.53%	827	 0.93%
  7:	11	 0.01%	987	 1.11%
  8:	13	 0.01%	821	 0.93%
  9:	487	 0.55%	1356	 1.53%
 10:	17	 0.02%	1939	 2.19%
 11:	24	 0.03%	2351	 2.65%
 12:	274	 0.31%	3821	 4.31%
 13:	54	 0.06%	4326	 4.88%
 14:	3178	 3.59%	4455	 5.03%
 15:	299	 0.34%	4584	 5.18%
 16:	7628	 8.61%	4659	 5.26%
 17:	575	 0.65%	33308	37.61%
 18:	784	 0.89%	0	 0.00%
 19:	869	 0.98%	0	 0.00%
 20:	73618	83.13%	24122	27.24%



*** Completed Phase 1 route (0:00:01.1 354.2M) ***


Total length: 4.502e+05um, number of vias: 96049
M1(H) length: 1.175e+02um, number of vias: 45047
M2(V) length: 1.375e+05um, number of vias: 39563
M3(H) length: 1.737e+05um, number of vias: 8532
M4(V) length: 9.152e+04um, number of vias: 2094
M5(H) length: 2.713e+04um, number of vias: 669
M6(V) length: 1.861e+04um, number of vias: 110
M7(H) length: 1.457e+03um, number of vias: 34
M8(V) length: 1.974e+02um
*** Completed Phase 2 route (0:00:00.6 354.2M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=354.2M) ***
Peak Memory Usage was 362.2M 
*** Finished trialRoute (cpu=0:00:01.9 mem=354.2M) ***

Extraction called for design 'CHIP' of instances=11082 and nets=15440 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 346.949M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.078  |
|           TNS (ns):|-329.611 |
|    Violating Paths:|   332   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.750%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 352.7M **
*** Starting optimizing excluded clock nets MEM= 352.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 352.7M) ***
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:01:13 mem=361.5M) ***
*** Finished delays update (0:01:16 mem=361.5M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=361.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.078  |
|           TNS (ns):|-329.611 |
|    Violating Paths:|   332   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.750%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 361.5M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 95.750% **

*** starting 1-st resizing pass: 12324 instances 
*** starting 2-nd resizing pass: 12315 instances 
*** starting 3-rd resizing pass: 108 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 8 Upsize = 0 **
** Density Change = 0.013% **
** Density after transform = 95.736% **
*** Finish transform (0:00:05.4) ***
*** Starting sequential cell resizing ***
density before resizing = 95.736%
*summary:      0 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.957 > 0.950
density after resizing = 95.736%
*** Finish sequential cell resizing (cpu=0:00:00.9 mem=361.5M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Re-routed 28 nets
Extraction called for design 'CHIP' of instances=11082 and nets=15440 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 361.512M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 361.3M, InitMEM = 361.3M)
Start delay calculation (mem=361.344M)...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=361.344M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 361.3M, InitMEM = 361.3M)
Start delay calculation (mem=361.344M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=361.344M 0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 361.3M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.17min real=0.17min mem=361.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.078  |
|           TNS (ns):|-329.572 |
|    Violating Paths:|   333   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.736%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 361.3M **
*info: Start fixing DRV (Mem = 361.34M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 361.34M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=361.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.078  |
|           TNS (ns):|-329.572 |
|    Violating Paths:|   333   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.736%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 361.3M **
*** Starting optFanout (361.3M)
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 403 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=361.3M) ***
*info: There are 16 candidate Buffer cells
*info: There are 18 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.957361
Start fixing timing ... (0:00:00.2 361.5M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.8 361.7M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.957361 (> 0.950000); stop prematurally!
*** Completed optFanout (0:00:00.8 361.5M)

Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=361.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.078  |
|           TNS (ns):|-329.572 |
|    Violating Paths:|   333   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.736%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 361.5M **
*** Timing NOT met, worst failing slack is -2.078
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 95.736% **

*** starting 1-st resizing pass: 12324 instances 
*** starting 2-nd resizing pass: 12316 instances 
*** starting 3-rd resizing pass: 12 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 1 Upsize = 0 **
** Density Change = 0.001% **
** Density after transform = 95.735% **
*** Finish transform (0:00:05.4) ***
*** Starting sequential cell resizing ***
density before resizing = 95.735%
*summary:      0 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.957 > 0.950
density after resizing = 95.735%
*** Finish sequential cell resizing (cpu=0:00:00.9 mem=361.3M) ***
density before resizing = 95.735%
*info: skip upsize due to density > 0.950
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=361.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 48
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3610, multi-gpins=9076, moved blk term=12/12

Phase 1a route (0:00:00.1 366.9M):
Est net length = 4.347e+05um = 2.034e+05H + 2.313e+05V
Usage: (5.0%H 5.9%V) = (2.431e+05um 3.803e+05um) = (105506 103097)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 86 = 1 (0.00% H) + 85 (0.10% V)

Phase 1b route (0:00:00.1 366.9M):
Usage: (5.0%H 5.9%V) = (2.426e+05um 3.803e+05um) = (105278 103096)
Overflow: 81 = 0 (0.00% H) + 81 (0.09% V)

Phase 1c route (0:00:00.0 366.9M):
Usage: (5.0%H 5.9%V) = (2.421e+05um 3.800e+05um) = (105053 103025)
Overflow: 75 = 0 (0.00% H) + 75 (0.08% V)

Phase 1d route (0:00:00.1 366.9M):
Usage: (5.0%H 5.9%V) = (2.421e+05um 3.800e+05um) = (105065 103035)
Overflow: 62 = 0 (0.00% H) + 62 (0.07% V)

Phase 1e route (0:00:00.0 366.9M):
Usage: (5.0%H 5.9%V) = (2.423e+05um 3.801e+05um) = (105135 103059)
Overflow: 50 = 0 (0.00% H) + 50 (0.06% V)

Phase 1f route (0:00:00.0 366.9M):
Usage: (5.0%H 5.9%V) = (2.423e+05um 3.802e+05um) = (105155 103072)
Overflow: 37 = 0 (0.00% H) + 37 (0.04% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	10	 0.01%
 -1:	0	 0.00%	18	 0.02%
--------------------------------------
  0:	0	 0.00%	58	 0.07%
  1:	1	 0.00%	23	 0.03%
  2:	1	 0.00%	46	 0.05%
  3:	234	 0.26%	438	 0.49%
  4:	1	 0.00%	116	 0.13%
  5:	3	 0.00%	178	 0.20%
  6:	471	 0.53%	748	 0.84%
  7:	4	 0.00%	920	 1.04%
  8:	2	 0.00%	710	 0.80%
  9:	485	 0.55%	1247	 1.41%
 10:	12	 0.01%	1854	 2.09%
 11:	15	 0.02%	2361	 2.67%
 12:	261	 0.29%	3888	 4.39%
 13:	34	 0.04%	4501	 5.08%
 14:	3168	 3.58%	4545	 5.13%
 15:	267	 0.30%	4754	 5.37%
 16:	7587	 8.57%	4707	 5.31%
 17:	523	 0.59%	33315	37.62%
 18:	708	 0.80%	0	 0.00%
 19:	797	 0.90%	0	 0.00%
 20:	73988	83.54%	24122	27.24%


Global route (cpu=0.3s real=1.0s 366.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.5 363.3M):


*** After '-updateRemainTrks' operation: 

Usage: (5.2%H 6.1%V) = (2.537e+05um 3.952e+05um) = (110088 107150)
Overflow: 166 = 10 (0.01% H) + 156 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
-20:	0	 0.00%	2	 0.00%
-14:	0	 0.00%	3	 0.00%
-12:	0	 0.00%	1	 0.00%
-11:	0	 0.00%	1	 0.00%
-10:	0	 0.00%	1	 0.00%
 -9:	1	 0.00%	2	 0.00%
 -8:	0	 0.00%	5	 0.01%
 -7:	0	 0.00%	4	 0.00%
 -6:	2	 0.00%	7	 0.01%
 -5:	1	 0.00%	5	 0.01%
 -4:	0	 0.00%	6	 0.01%
 -3:	0	 0.00%	10	 0.01%
 -2:	0	 0.00%	14	 0.02%
 -1:	0	 0.00%	17	 0.02%
--------------------------------------
  0:	2	 0.00%	20	 0.02%
  1:	6	 0.01%	25	 0.03%
  2:	6	 0.01%	64	 0.07%
  3:	230	 0.26%	434	 0.49%
  4:	3	 0.00%	135	 0.15%
  5:	6	 0.01%	249	 0.28%
  6:	474	 0.54%	820	 0.93%
  7:	8	 0.01%	999	 1.13%
  8:	16	 0.02%	815	 0.92%
  9:	486	 0.55%	1362	 1.54%
 10:	17	 0.02%	1946	 2.20%
 11:	26	 0.03%	2333	 2.63%
 12:	269	 0.30%	3808	 4.30%
 13:	56	 0.06%	4345	 4.91%
 14:	3179	 3.59%	4458	 5.03%
 15:	297	 0.34%	4583	 5.17%
 16:	7633	 8.62%	4655	 5.26%
 17:	577	 0.65%	33311	37.61%
 18:	784	 0.89%	0	 0.00%
 19:	866	 0.98%	0	 0.00%
 20:	73617	83.12%	24122	27.24%



*** Completed Phase 1 route (0:00:00.9 363.3M) ***


Total length: 4.502e+05um, number of vias: 96007
M1(H) length: 1.175e+02um, number of vias: 45047
M2(V) length: 1.374e+05um, number of vias: 39559
M3(H) length: 1.739e+05um, number of vias: 8525
M4(V) length: 9.163e+04um, number of vias: 2083
M5(H) length: 2.680e+04um, number of vias: 655
M6(V) length: 1.868e+04um, number of vias: 108
M7(H) length: 1.561e+03um, number of vias: 30
M8(V) length: 1.150e+02um
*** Completed Phase 2 route (0:00:00.6 361.3M) ***

*** Finished all Phases (cpu=0:00:01.5 mem=361.3M) ***
Peak Memory Usage was 370.9M 
*** Finished trialRoute (cpu=0:00:01.6 mem=361.3M) ***

Extraction called for design 'CHIP' of instances=11082 and nets=15440 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 361.344M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 361.3M, InitMEM = 361.3M)
Start delay calculation (mem=361.344M)...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:02.0 mem=361.344M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 361.3M, InitMEM = 361.3M)
Start delay calculation (mem=361.344M)...
Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=361.344M 0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 361.3M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.19min real=0.18min mem=361.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.080  |
|           TNS (ns):|-329.883 |
|    Violating Paths:|   333   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.735%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 361.3M **
*info: Start fixing DRV (Mem = 361.34M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 361.34M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=361.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.080  |
|           TNS (ns):|-329.883 |
|    Violating Paths:|   333   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.735%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 361.3M **
*** Timing NOT met, worst failing slack is -2.080
*** Check timing (0:00:00.0)
Started binary server on port 57008
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 403 no-driver nets excluded.
Density : 0.9574
Max route overflow : 0.0018
Current slack : -2.080 ns, density : 0.9574  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.080 ns, density : 0.9574  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:21.9 mem=372.9M) ***
*** Finished delays update (0:00:24.6 mem=372.8M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:25.2 mem=372.8M) ***
*** Finished delays update (0:00:27.8 mem=372.8M) ***
** Core optimization cpu=0:00:18.4 real=0:00:39.0 (1804 evaluations)
*** Done optCritPath (cpu=0:00:46.5 real=0:00:46.0 mem=372.77M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.47min real=0.77min mem=370.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.080  |
|           TNS (ns):|-329.877 |
|    Violating Paths:|   333   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.735%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:21, real = 0:01:20, mem = 370.8M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.6)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:22, real = 0:01:22, mem = 370.8M **
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.080  |  0.172  | -2.080  | 16.905  |   N/A   |   N/A   |
|           TNS (ns):|-329.877 |  0.000  |-329.877 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   333   |    0    |   333   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.735%
Routing Overflow: 0.01% H and 0.18% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 370.8M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:09.3, Real Time = 0:00:06.0
move report: preRPlace moves 10946 insts, mean move: 45.27 um, max move: 187.69 um
	max move on inst (FAS/add_81/FE_RC_267_0): (468.74, 547.76) --> (652.74, 551.45)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 10946 insts, mean move: 45.27 um, max move: 187.69 um
	max move on inst (FAS/add_81/FE_RC_267_0): (468.74, 547.76) --> (652.74, 551.45)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       187.69 um
  inst (FAS/add_81/FE_RC_267_0) with max move: (468.74, 547.76) -> (652.74, 551.45)
  mean    (X+Y) =        45.27 um
Total instances moved : 10946
*** cpu=0:00:09.3   mem=366.9M  mem(used)=0.0M***
Total net length = 8.068e+05 (5.661e+05 2.407e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 = 92.9 % ( 182 / 196 )
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
Connected to eda25 53952 0
*** Finished dispatch of slaves (cpu=0:00:00.0) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 370.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Setup Target Slack: user slack 0.1; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=370.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 24
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3589, multi-gpins=9126, moved blk term=12/12

Phase 1a route (0:00:00.0 376.4M):
Est net length = 8.959e+05um = 6.115e+05H + 2.844e+05V
Usage: (13.5%H 6.9%V) = (6.560e+05um 4.447e+05um) = (284997 120558)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 333 = 333 (0.38% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 376.4M):
Usage: (13.5%H 6.9%V) = (6.552e+05um 4.447e+05um) = (284680 120553)
Overflow: 40 = 40 (0.04% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 376.4M):
Usage: (13.4%H 6.9%V) = (6.548e+05um 4.446e+05um) = (284476 120531)
Overflow: 35 = 35 (0.04% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 376.4M):
Usage: (13.4%H 6.9%V) = (6.548e+05um 4.447e+05um) = (284494 120550)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 376.9M):
Usage: (13.4%H 6.9%V) = (6.548e+05um 4.447e+05um) = (284494 120550)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.4%H 6.9%V) = (6.548e+05um 4.447e+05um) = (284494 120550)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	9	 0.01%	0	 0.00%
  1:	26	 0.03%	0	 0.00%
  2:	54	 0.06%	23	 0.03%
  3:	371	 0.42%	413	 0.47%
  4:	404	 0.46%	153	 0.17%
  5:	507	 0.57%	253	 0.29%
  6:	1030	 1.16%	934	 1.05%
  7:	657	 0.74%	1214	 1.37%
  8:	748	 0.84%	1068	 1.21%
  9:	1295	 1.46%	1762	 1.99%
 10:	896	 1.01%	2499	 2.82%
 11:	987	 1.11%	2908	 3.28%
 12:	1274	 1.44%	4102	 4.63%
 13:	1072	 1.21%	4612	 5.21%
 14:	4327	 4.89%	4396	 4.96%
 15:	1565	 1.77%	4187	 4.73%
 16:	8853	10.00%	3825	 4.32%
 17:	1693	 1.91%	32091	36.24%
 18:	1794	 2.03%	0	 0.00%
 19:	1625	 1.83%	0	 0.00%
 20:	59375	67.04%	24122	27.24%

Global route (cpu=0.0s real=1.0s 376.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.8 373.4M):


*** After '-updateRemainTrks' operation: 

Usage: (14.2%H 7.8%V) = (6.931e+05um 5.053e+05um) = (301106 136979)
Overflow: 28 = 18 (0.02% H) + 10 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	3	 0.00%	0	 0.00%
 -1:	14	 0.02%	8	 0.01%
--------------------------------------
  0:	61	 0.07%	16	 0.02%
  1:	126	 0.14%	45	 0.05%
  2:	220	 0.25%	122	 0.14%
  3:	607	 0.69%	565	 0.64%
  4:	498	 0.56%	300	 0.34%
  5:	582	 0.66%	551	 0.62%
  6:	1076	 1.21%	1292	 1.46%
  7:	697	 0.79%	1590	 1.80%
  8:	794	 0.90%	1468	 1.66%
  9:	1320	 1.49%	2027	 2.29%
 10:	894	 1.01%	2509	 2.83%
 11:	978	 1.10%	2726	 3.08%
 12:	1248	 1.41%	3808	 4.30%
 13:	1115	 1.26%	4092	 4.62%
 14:	4376	 4.94%	3826	 4.32%
 15:	1455	 1.64%	3812	 4.30%
 16:	8822	 9.96%	3601	 4.07%
 17:	1616	 1.82%	32081	36.22%
 18:	1813	 2.05%	0	 0.00%
 19:	1591	 1.80%	0	 0.00%
 20:	58656	66.23%	24122	27.24%



*** Completed Phase 1 route (0:00:00.8 372.9M) ***


Total length: 9.266e+05um, number of vias: 125901
M1(H) length: 1.175e+02um, number of vias: 45346
M2(V) length: 1.341e+05um, number of vias: 44710
M3(H) length: 3.131e+05um, number of vias: 17367
M4(V) length: 1.252e+05um, number of vias: 11683
M5(H) length: 2.028e+05um, number of vias: 3912
M6(V) length: 5.026e+04um, number of vias: 2784
M7(H) length: 9.953e+04um, number of vias: 99
M8(V) length: 1.437e+03um
*** Completed Phase 2 route (0:00:01.6 378.4M) ***

*** Finished all Phases (cpu=0:00:02.4 mem=378.4M) ***
Peak Memory Usage was 380.9M 
*** Finished trialRoute (cpu=0:00:02.4 mem=378.4M) ***

Extraction called for design 'CHIP' of instances=11082 and nets=15441 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 372.672M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.389 |
|           TNS (ns):| -1760.4 |
|    Violating Paths:|   700   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    202 (202)     |   -0.078   |    202 (202)     |
|   max_tran     |    160 (581)     |   -1.353   |    160 (581)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.735%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 380.0M **
*** Starting optimizing excluded clock nets MEM= 380.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 380.0M) ***
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:21:44 mem=388.7M) ***
*** Finished delays update (0:21:50 mem=388.2M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.10min real=0.07min mem=388.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.389 |
|           TNS (ns):| -1760.4 |
|    Violating Paths:|   700   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    202 (202)     |   -0.078   |    202 (202)     |
|   max_tran     |    160 (581)     |   -1.353   |    160 (581)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.735%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 388.2M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 95.735% **

*** starting 1-st resizing pass: 12324 instances 
*** starting 2-nd resizing pass: 12286 instances 
*** starting 3-rd resizing pass: 1436 instances 
*** starting 4-th resizing pass: 80 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 108 Upsize = 0 **
** Density Change = 0.450% **
** Density after transform = 95.286% **
*** Finish transform (0:00:07.2) ***
*** Starting sequential cell resizing ***
density before resizing = 95.286%
*summary:      0 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.953 > 0.950
density after resizing = 95.286%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=388.1M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Re-routed 0 nets
Extraction called for design 'CHIP' of instances=11082 and nets=15441 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 388.371M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 388.1M, InitMEM = 388.1M)
Start delay calculation (mem=388.117M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=388.113M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 388.1M, InitMEM = 388.1M)
Start delay calculation (mem=388.113M)...
Delay calculation completed. (cpu=0:00:11.4 real=0:00:01.0 mem=388.113M 0)
*** CDM Built up (cpu=0:00:11.4  real=0:00:03.0  mem= 388.1M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.31min real=0.18min mem=388.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.389 |
|           TNS (ns):| -1761.5 |
|    Violating Paths:|   704   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    198 (198)     |   -0.078   |    198 (198)     |
|   max_tran     |    160 (581)     |   -1.353   |    160 (581)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.286%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:21, mem = 388.4M **
*info: Start fixing DRV (Mem = 388.36M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (388.4M)
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 404 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=388.4M) ***
*info: There are 16 candidate Buffer cells
*info: There are 18 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.952858
Start fixing design rules ... (0:00:00.0 388.8M)
Done fixing design rule (0:00:00.0 388.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.952858 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 388.8M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    198
*info:   Max tran violations:   581
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    198
*info:   Prev Max tran violations:   581
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 388.83M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=388.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.389 |
|           TNS (ns):| -1761.5 |
|    Violating Paths:|   704   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    198 (198)     |   -0.078   |    198 (198)     |
|   max_tran     |    160 (581)     |   -1.353   |    160 (581)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.286%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:23, mem = 388.8M **
*** Starting optFanout (388.8M)
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 404 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=388.8M) ***
Start fixing timing ... (0:00:00.0 388.8M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 389.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.952858 (> 0.950000); stop prematurally!
*** Completed optFanout (0:00:00.0 389.0M)

Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=389.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.389 |
|           TNS (ns):| -1761.5 |
|    Violating Paths:|   704   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    198 (198)     |   -0.078   |    198 (198)     |
|   max_tran     |    160 (581)     |   -1.353   |    160 (581)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.286%
Routing Overflow: 0.02% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:24, mem = 389.0M **
*** Timing NOT met, worst failing slack is -13.389
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 95.286% **

*** starting 1-st resizing pass: 12324 instances 
*** starting 2-nd resizing pass: 12320 instances 
*** starting 3-rd resizing pass: 47 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 5 Upsize = 0 **
** Density Change = 0.008% **
** Density after transform = 95.277% **
*** Finish transform (0:00:00.0) ***
*** Starting sequential cell resizing ***
density before resizing = 95.277%
*summary:      7 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.953 > 0.950
density after resizing = 95.270%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=388.6M) ***
density before resizing = 95.270%
*info: skip upsize due to density > 0.950
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=388.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 24
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3533, multi-gpins=9005, moved blk term=12/12

Phase 1a route (0:00:00.0 394.1M):
Est net length = 8.960e+05um = 6.116e+05H + 2.844e+05V
Usage: (13.5%H 6.9%V) = (6.560e+05um 4.447e+05um) = (285013 120557)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 336 = 336 (0.38% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 394.1M):
Usage: (13.5%H 6.9%V) = (6.553e+05um 4.447e+05um) = (284698 120552)
Overflow: 40 = 40 (0.04% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 394.1M):
Usage: (13.4%H 6.9%V) = (6.548e+05um 4.446e+05um) = (284494 120537)
Overflow: 35 = 35 (0.04% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 394.1M):
Usage: (13.4%H 6.9%V) = (6.549e+05um 4.447e+05um) = (284512 120556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 394.1M):
Usage: (13.4%H 6.9%V) = (6.549e+05um 4.447e+05um) = (284512 120556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.4%H 6.9%V) = (6.549e+05um 4.447e+05um) = (284512 120556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	9	 0.01%	0	 0.00%
  1:	26	 0.03%	0	 0.00%
  2:	54	 0.06%	23	 0.03%
  3:	373	 0.42%	411	 0.46%
  4:	402	 0.45%	144	 0.16%
  5:	512	 0.58%	265	 0.30%
  6:	1023	 1.16%	912	 1.03%
  7:	656	 0.74%	1208	 1.36%
  8:	774	 0.87%	1086	 1.23%
  9:	1273	 1.44%	1773	 2.00%
 10:	876	 0.99%	2506	 2.83%
 11:	984	 1.11%	2894	 3.27%
 12:	1292	 1.46%	4125	 4.66%
 13:	1069	 1.21%	4623	 5.22%
 14:	4331	 4.89%	4391	 4.96%
 15:	1560	 1.76%	4161	 4.70%
 16:	8863	10.01%	3827	 4.32%
 17:	1691	 1.91%	32091	36.24%
 18:	1783	 2.01%	0	 0.00%
 19:	1639	 1.85%	0	 0.00%
 20:	59372	67.04%	24122	27.24%

Global route (cpu=0.0s real=1.0s 394.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:16.9 390.6M):


*** After '-updateRemainTrks' operation: 

Usage: (14.2%H 7.8%V) = (6.931e+05um 5.054e+05um) = (301101 137000)
Overflow: 27 = 22 (0.03% H) + 4 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	3	 0.00%	1	 0.00%
 -1:	18	 0.02%	3	 0.00%
--------------------------------------
  0:	62	 0.07%	21	 0.02%
  1:	120	 0.14%	40	 0.05%
  2:	219	 0.25%	109	 0.12%
  3:	613	 0.69%	573	 0.65%
  4:	513	 0.58%	314	 0.35%
  5:	585	 0.66%	540	 0.61%
  6:	1034	 1.17%	1266	 1.43%
  7:	726	 0.82%	1619	 1.83%
  8:	786	 0.89%	1488	 1.68%
  9:	1287	 1.45%	2017	 2.28%
 10:	914	 1.03%	2512	 2.84%
 11:	959	 1.08%	2694	 3.04%
 12:	1309	 1.48%	3834	 4.33%
 13:	1078	 1.22%	4141	 4.68%
 14:	4359	 4.92%	3809	 4.30%
 15:	1473	 1.66%	3780	 4.27%
 16:	8826	 9.97%	3597	 4.06%
 17:	1612	 1.82%	32082	36.23%
 18:	1791	 2.02%	0	 0.00%
 19:	1643	 1.86%	0	 0.00%
 20:	58632	66.20%	24122	27.24%



*** Completed Phase 1 route (0:00:16.9 390.6M) ***


Total length: 9.268e+05um, number of vias: 125898
M1(H) length: 1.183e+02um, number of vias: 45346
M2(V) length: 1.344e+05um, number of vias: 44701
M3(H) length: 3.141e+05um, number of vias: 17424
M4(V) length: 1.250e+05um, number of vias: 11644
M5(H) length: 2.024e+05um, number of vias: 3920
M6(V) length: 5.062e+04um, number of vias: 2776
M7(H) length: 9.886e+04um, number of vias: 87
M8(V) length: 1.186e+03um
*** Completed Phase 2 route (0:00:00.0 388.8M) ***

*** Finished all Phases (cpu=0:00:16.9 mem=388.8M) ***
Peak Memory Usage was 398.1M 
*** Finished trialRoute (cpu=0:00:16.9 mem=388.8M) ***

Extraction called for design 'CHIP' of instances=11082 and nets=15441 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 388.836M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 388.8M, InitMEM = 388.8M)
Start delay calculation (mem=388.836M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=388.836M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 388.8M, InitMEM = 388.8M)
Start delay calculation (mem=388.836M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=388.836M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:02.0  mem= 388.8M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.28min real=0.20min mem=388.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.290 |
|           TNS (ns):| -1759.6 |
|    Violating Paths:|   725   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    193 (193)     |   -0.084   |    193 (193)     |
|   max_tran     |    165 (626)     |   -1.364   |    165 (626)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.270%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:36, mem = 388.8M **
*info: Start fixing DRV (Mem = 388.84M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (388.8M)
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 404 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=388.8M) ***
Start fixing design rules ... (0:00:00.0 389.0M)
Done fixing design rule (0:00:00.0 389.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.952698 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 388.9M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    193
*info:   Max tran violations:   626
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    193
*info:   Prev Max tran violations:   626
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (388.9M)
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 404 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=388.9M) ***
Start fixing design rules ... (0:00:00.0 389.0M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Done fixing design rule (0:00:00.0 389.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.952698 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 389.9M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    193
*info:   Max tran violations:   626
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    193
*info:   Prev Max tran violations:   626
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 389.90M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=389.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.290 |
|           TNS (ns):| -1759.6 |
|    Violating Paths:|   725   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    193 (193)     |   -0.084   |    193 (193)     |
|   max_tran     |    165 (626)     |   -1.364   |    165 (626)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.270%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:38, mem = 389.9M **
*** Timing NOT met, worst failing slack is -13.290
*** Check timing (0:00:00.0)
Started binary server on port 52194
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 404 no-driver nets excluded.
Density : 0.9527
Max route overflow : 0.0003
Current slack : -13.290 ns, density : 0.9527  End_Point: FAS/BF2II_b00_r_reg_31_/D
Current slack : -13.290 ns, density : 0.9527  Worst_View: av_func_mode_max  End_Point: FAS/BF2II_b00_r_reg_31_/D
Current slack : -13.290 ns, density : 0.9527  End_Point: FAS/BF2II_b00_r_reg_31_/D
Current slack : -13.290 ns, density : 0.9527  Worst_View: av_func_mode_max  End_Point: FAS/BF2II_b00_r_reg_31_/D
Current slack : -6.096 ns, density : 0.9527  Worst_View: av_func_mode_max  End_Point: FAS/BF2II_b00_i_reg_31_/D
Current slack : -6.096 ns, density : 0.9527  End_Point: FAS/BF2II_b00_i_reg_31_/D
Current slack : -6.096 ns, density : 0.9527  Worst_View: av_func_mode_max  End_Point: FAS/BF2II_b00_i_reg_31_/D
Current slack : -6.096 ns, density : 0.9527  End_Point: FAS/BF2II_b00_i_reg_31_/D
Current slack : -6.096 ns, density : 0.9526  Worst_View: av_func_mode_max  End_Point: FAS/BF2II_b00_i_reg_31_/D
Current slack : -4.420 ns, density : 0.9526  Worst_View: av_func_mode_max  End_Point: FAS/BF2II_b00_i_reg_31_/D
Current slack : -4.420 ns, density : 0.9527  End_Point: FAS/BF2II_b00_i_reg_31_/D
Current slack : -4.420 ns, density : 0.9527  Worst_View: av_func_mode_max  End_Point: FAS/BF2II_b00_i_reg_31_/D
Current slack : -4.420 ns, density : 0.9527  End_Point: FAS/BF2II_b00_i_reg_31_/D
Current slack : -4.420 ns, density : 0.9527  Worst_View: av_func_mode_max  End_Point: FAS/BF2II_b00_i_reg_31_/D
Current slack : -3.767 ns, density : 0.9527  Worst_View: av_func_mode_max  End_Point: FAS/d10_reg_31_/D
Current slack : -3.767 ns, density : 0.9527  End_Point: FAS/d10_reg_31_/D
Current slack : -3.761 ns, density : 0.9526  Worst_View: av_func_mode_max  End_Point: FAS/d10_reg_31_/D
Current slack : -3.761 ns, density : 0.9526  End_Point: FAS/d10_reg_31_/D
Current slack : -3.755 ns, density : 0.9526  Worst_View: av_func_mode_max  End_Point: FAS/d10_reg_31_/D
Current slack : -3.285 ns, density : 0.9526  Worst_View: av_func_mode_max  End_Point: FAS/d23_reg_31_/D
Current slack : -3.283 ns, density : 0.9525  End_Point: FAS/d23_reg_31_/D
Current slack : -3.282 ns, density : 0.9524  Worst_View: av_func_mode_max  End_Point: FAS/d23_reg_31_/D
Current slack : -3.282 ns, density : 0.9524  End_Point: FAS/d23_reg_31_/D
Current slack : -3.282 ns, density : 0.9524  Worst_View: av_func_mode_max  End_Point: FAS/d23_reg_31_/D
Current slack : -2.980 ns, density : 0.9524  Worst_View: av_func_mode_max  End_Point: FAS/d23_reg_31_/D
Current slack : -2.972 ns, density : 0.9524  End_Point: FAS/d23_reg_31_/D
Current slack : -2.972 ns, density : 0.9524  Worst_View: av_func_mode_max  End_Point: FAS/d23_reg_31_/D
Current slack : -2.972 ns, density : 0.9524  End_Point: FAS/d23_reg_31_/D
Current slack : -2.972 ns, density : 0.9524  Worst_View: av_func_mode_max  End_Point: FAS/d23_reg_31_/D
Current slack : -2.680 ns, density : 0.9524  Worst_View: av_func_mode_max  End_Point: FAS/d23_reg_31_/D
Current slack : -2.654 ns, density : 0.9519  End_Point: FAS/d23_reg_31_/D
Current slack : -2.645 ns, density : 0.9519  Worst_View: av_func_mode_max  End_Point: FAS/d23_reg_31_/D
Current slack : -2.645 ns, density : 0.9519  End_Point: FAS/d23_reg_31_/D
Current slack : -2.645 ns, density : 0.9518  Worst_View: av_func_mode_max  End_Point: FAS/d23_reg_31_/D
Current slack : -2.618 ns, density : 0.9518  Worst_View: av_func_mode_max  End_Point: FAS/d32_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:47.2 mem=400.0M) ***
*** Finished delays update (0:00:47.2 mem=400.0M) ***
Current slack : -2.617 ns, density : 0.9517  Worst_View: av_func_mode_max  End_Point: FAS/d32_reg_31_/D
Current slack : -2.617 ns, density : 0.9517  Worst_View: av_func_mode_max  End_Point: FAS/d32_reg_31_/D
Current slack : -2.617 ns, density : 0.9517  Worst_View: av_func_mode_max  End_Point: FAS/d32_reg_31_/D
Current slack : -2.617 ns, density : 0.9517  Worst_View: av_func_mode_max  End_Point: FAS/d32_reg_31_/D
Current slack : -2.617 ns, density : 0.9517  Worst_View: av_func_mode_max  End_Point: FAS/d32_reg_31_/D
Current slack : -2.617 ns, density : 0.9517  Worst_View: av_func_mode_max  End_Point: FAS/d32_reg_31_/D
Current slack : -2.613 ns, density : 0.9517  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.613 ns, density : 0.9517  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.613 ns, density : 0.9517  End_Point: FAS/d28_reg_31_/D
Current slack : -2.613 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.613 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.613 ns, density : 0.9516  End_Point: FAS/d28_reg_31_/D
Current slack : -2.613 ns, density : 0.9516  End_Point: FAS/d28_reg_31_/D
Current slack : -2.613 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  End_Point: FAS/d28_reg_31_/D
Current slack : -2.612 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.608 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.606 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.606 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.606 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.606 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.606 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.606 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.588 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.588 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.588 ns, density : 0.9516  End_Point: FAS/d28_reg_31_/D
Current slack : -2.588 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.588 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.587 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.587 ns, density : 0.9516  End_Point: FAS/d28_reg_31_/D
Current slack : -2.581 ns, density : 0.9516  End_Point: FAS/d30_reg_31_/D
Current slack : -2.581 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.581 ns, density : 0.9516  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.581 ns, density : 0.9516  End_Point: FAS/d30_reg_31_/D
Current slack : -2.580 ns, density : 0.9515  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.580 ns, density : 0.9515  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.580 ns, density : 0.9515  End_Point: FAS/d28_reg_31_/D
Current slack : -2.580 ns, density : 0.9515  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.580 ns, density : 0.9515  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.580 ns, density : 0.9515  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
Current slack : -2.580 ns, density : 0.9515  Worst_View: av_func_mode_max  End_Point: FAS/d28_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:02:34 mem=405.0M) ***
*** Finished delays update (0:02:34 mem=404.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:02:34 mem=404.7M) ***
*** Finished delays update (0:02:34 mem=404.7M) ***
** Core optimization cpu=0:02:44 real=0:05:08 (13959 evaluations)
*** Done optCritPath (cpu=0:05:18 real=0:05:19 mem=404.71M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=2.57min real=5.32min mem=402.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.476  |
|           TNS (ns):|-598.889 |
|    Violating Paths:|   549   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    157 (157)     |   -0.084   |    157 (157)     |
|   max_tran     |    117 (445)     |   -1.364   |    117 (445)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.645%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:07, real = 0:05:57, mem = 402.7M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.857
*** Check timing (0:00:00.0)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 409 no-driver nets excluded.
Density : 0.9564
Max route overflow : 0.0003
Current slack : -1.857 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_31_/D
Current slack : -1.857 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_31_/D
Current slack : -1.857 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_31_/D
Current slack : -1.857 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_31_/D
Current slack : -1.492 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.471 ns, density : 0.9564  End_Point: FAS/fft_dmax_reg_14_/D
Current slack : -1.471 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_dmax_reg_14_/D
Current slack : -1.471 ns, density : 0.9564  End_Point: FAS/fft_dmax_reg_14_/D
Current slack : -1.471 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_dmax_reg_14_/D
Current slack : -1.283 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.228 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.228 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.228 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.228 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.194 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.194 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.194 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.194 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.194 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.194 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.194 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.194 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.143 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.143 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.143 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.143 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.142 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.128 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.059 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.059 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.059 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.059 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.059 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.059 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -1.059 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.956 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.956 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.956 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.956 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.957 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.954 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : -0.903 ns, density : 0.9564  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:56.2 mem=413.8M) ***
*** Finished delays update (0:00:56.2 mem=413.5M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:56.2 mem=413.5M) ***
*** Finished delays update (0:02:03 mem=413.5M) ***
** Core optimization cpu=0:00:42.6 real=0:01:35 (4281 evaluations)
*** Done optCritPath (cpu=0:02:46 real=0:01:43 mem=413.52M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=2.06min real=1.72min mem=411.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.282  |
|           TNS (ns):| -1.193  |
|    Violating Paths:|    6    |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    142 (142)     |   -0.084   |    142 (142)     |
|   max_tran     |    114 (434)     |   -1.364   |    114 (434)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.820%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:08:53, real = 0:07:41, mem = 411.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:53, real = 0:07:42, mem = 411.5M **
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.476  | -0.282  | -2.476  | 16.821  |   N/A   |   N/A   |
|           TNS (ns):|-537.034 | -1.193  |-535.842 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   491   |    6    |   485   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    142 (142)     |   -0.084   |    142 (142)     |
|   max_tran     |    114 (434)     |   -1.364   |    114 (434)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.820%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:08:53, real = 0:07:43, mem = 411.5M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD> selectObject Module FAS
<CMD> saveDesign powerplan1.enc
Writing Netlist "powerplan1.enc.dat/CHIP.v.gz" ...
Saving configuration ...
Saving preference file powerplan1.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=407.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=407.8M) ***
Writing DEF file 'powerplan1.enc.dat/CHIP.def.gz', current time is Sat Dec 31 21:36:35 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'powerplan1.enc.dat/CHIP.def.gz' is written, current time is Sat Dec 31 21:36:35 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=407.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 29
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3516, multi-gpins=8975, moved blk term=12/12

Phase 1a route (0:00:00.0 414.0M):
Est net length = 8.396e+05um = 5.540e+05H + 2.857e+05V
Usage: (12.3%H 6.9%V) = (5.980e+05um 4.455e+05um) = (259779 120767)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 84 = 82 (0.09% H) + 2 (0.00% V)

Phase 1b route (0:00:00.0 415.0M):
Usage: (12.3%H 6.9%V) = (5.973e+05um 4.455e+05um) = (259467 120764)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1c route (0:00:00.0 415.0M):
Usage: (12.3%H 6.9%V) = (5.967e+05um 4.454e+05um) = (259239 120742)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1d route (0:00:00.0 415.0M):
Usage: (12.3%H 6.9%V) = (5.967e+05um 4.454e+05um) = (259240 120741)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1e route (0:00:00.0 415.5M):
Usage: (12.3%H 6.9%V) = (5.967e+05um 4.454e+05um) = (259240 120741)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Usage: (12.3%H 6.9%V) = (5.967e+05um 4.454e+05um) = (259240 120741)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	4	 0.00%
  1:	4	 0.00%	4	 0.00%
  2:	18	 0.02%	19	 0.02%
  3:	281	 0.32%	426	 0.48%
  4:	217	 0.25%	164	 0.19%
  5:	304	 0.34%	287	 0.32%
  6:	855	 0.97%	958	 1.08%
  7:	487	 0.55%	1246	 1.41%
  8:	498	 0.56%	1150	 1.30%
  9:	1057	 1.19%	1796	 2.03%
 10:	678	 0.77%	2333	 2.63%
 11:	817	 0.92%	2832	 3.20%
 12:	1176	 1.33%	4067	 4.59%
 13:	1064	 1.20%	4449	 5.02%
 14:	4345	 4.91%	4397	 4.96%
 15:	1584	 1.79%	4230	 4.78%
 16:	8933	10.09%	3937	 4.45%
 17:	1904	 2.15%	32140	36.29%
 18:	1940	 2.19%	0	 0.00%
 19:	1911	 2.16%	0	 0.00%
 20:	60489	68.30%	24122	27.24%

Global route (cpu=0.0s real=0.0s 414.5M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 411.0M):


*** After '-updateRemainTrks' operation: 

Usage: (13.0%H 7.8%V) = (6.329e+05um 5.026e+05um) = (274957 136244)
Overflow: 38 = 14 (0.02% H) + 23 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	3	 0.00%
 -2:	1	 0.00%	3	 0.00%
 -1:	13	 0.01%	12	 0.01%
--------------------------------------
  0:	30	 0.03%	28	 0.03%
  1:	70	 0.08%	65	 0.07%
  2:	124	 0.14%	134	 0.15%
  3:	438	 0.49%	604	 0.68%
  4:	325	 0.37%	367	 0.41%
  5:	359	 0.41%	558	 0.63%
  6:	923	 1.04%	1227	 1.39%
  7:	504	 0.57%	1575	 1.78%
  8:	542	 0.61%	1403	 1.58%
  9:	1076	 1.21%	1977	 2.23%
 10:	750	 0.85%	2390	 2.70%
 11:	835	 0.94%	2648	 2.99%
 12:	1312	 1.48%	3731	 4.21%
 13:	1165	 1.32%	4084	 4.61%
 14:	4319	 4.88%	3867	 4.37%
 15:	1549	 1.75%	3888	 4.39%
 16:	8947	10.10%	3743	 4.23%
 17:	1851	 2.09%	32132	36.28%
 18:	1897	 2.14%	0	 0.00%
 19:	1819	 2.05%	0	 0.00%
 20:	59713	67.43%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 409.8M) ***


Total length: 8.687e+05um, number of vias: 123704
M1(H) length: 1.184e+02um, number of vias: 45317
M2(V) length: 1.301e+05um, number of vias: 44249
M3(H) length: 2.976e+05um, number of vias: 17241
M4(V) length: 1.248e+05um, number of vias: 10956
M5(H) length: 1.843e+05um, number of vias: 3643
M6(V) length: 5.494e+04um, number of vias: 2201
M7(H) length: 7.559e+04um, number of vias: 97
M8(V) length: 1.258e+03um
*** Completed Phase 2 route (0:00:00.0 407.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=407.8M) ***
Peak Memory Usage was 418.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=407.8M) ***

Extraction called for design 'CHIP' of instances=11075 and nets=15440 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 407.816M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.542  | -0.166  | -2.542  | 16.811  |   N/A   |   N/A   |
|           TNS (ns):|-526.408 | -0.166  |-526.242 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   457   |    1    |   456   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    111 (111)     |   -0.079   |    111 (111)     |
|   max_tran     |     99 (354)     |   -1.324   |     99 (354)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.820%
Routing Overflow: 0.02% H and 0.03% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.0 sec
Total Real time: 6.0 sec
Total Memory Usage: 407.816406 Mbytes
<CMD> deselectAll
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:09.0
move report: preRPlace moves 10800 insts, mean move: 8.02 um, max move: 35.44 um
	max move on inst (FAS/add_100/U1_17): (577.76, 411.23) --> (549.70, 403.85)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 10800 insts, mean move: 8.02 um, max move: 35.44 um
	max move on inst (FAS/add_100/U1_17): (577.76, 411.23) --> (549.70, 403.85)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        35.44 um
  inst (FAS/add_100/U1_17) with max move: (577.76, 411.23) -> (549.7, 403.85)
  mean    (X+Y) =         8.02 um
Total instances moved : 10800
*** cpu=0:00:00.0   mem=407.8M  mem(used)=0.0M***
Total net length = 7.756e+05 (5.211e+05 2.545e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 = 96.9 % ( 190 / 196 )
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:02.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=407.8M  mem(used)=0.0M***
Total net length = 7.756e+05 (5.211e+05 2.545e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 = 96.9 % ( 190 / 196 )
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
Connected to eda25 56439 0
*** Finished dispatch of slaves (cpu=0:00:00.0) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 411.8M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Setup Target Slack: user slack 0.1; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=411.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 24
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3549, multi-gpins=9036, moved blk term=12/12

Phase 1a route (0:00:00.0 417.3M):
Est net length = 8.671e+05um = 5.675e+05H + 2.996e+05V
Usage: (12.6%H 7.1%V) = (6.120e+05um 4.591e+05um) = (265861 124462)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 84 = 84 (0.09% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 418.3M):
Usage: (12.6%H 7.1%V) = (6.112e+05um 4.591e+05um) = (265533 124458)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 418.3M):
Usage: (12.5%H 7.1%V) = (6.106e+05um 4.590e+05um) = (265264 124427)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 418.3M):
Usage: (12.5%H 7.1%V) = (6.106e+05um 4.590e+05um) = (265265 124427)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 418.8M):
Usage: (12.5%H 7.1%V) = (6.106e+05um 4.590e+05um) = (265265 124427)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (12.5%H 7.1%V) = (6.106e+05um 4.590e+05um) = (265265 124427)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	1	 0.00%	0	 0.00%
  2:	10	 0.01%	16	 0.02%
  3:	269	 0.30%	407	 0.46%
  4:	175	 0.20%	131	 0.15%
  5:	312	 0.35%	233	 0.26%
  6:	896	 1.01%	878	 0.99%
  7:	545	 0.62%	1260	 1.42%
  8:	477	 0.54%	1236	 1.40%
  9:	1067	 1.20%	1945	 2.20%
 10:	656	 0.74%	2515	 2.84%
 11:	870	 0.98%	3006	 3.39%
 12:	1280	 1.45%	4379	 4.94%
 13:	1151	 1.30%	4570	 5.16%
 14:	4294	 4.85%	4408	 4.98%
 15:	1541	 1.74%	4122	 4.65%
 16:	8955	10.11%	3761	 4.25%
 17:	1826	 2.06%	31572	35.65%
 18:	2034	 2.30%	0	 0.00%
 19:	1841	 2.08%	0	 0.00%
 20:	60362	68.16%	24122	27.24%

Global route (cpu=0.0s real=1.0s 417.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 414.3M):


*** After '-updateRemainTrks' operation: 

Usage: (13.3%H 8.0%V) = (6.467e+05um 5.167e+05um) = (280933 140084)
Overflow: 13 = 10 (0.01% H) + 3 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	1	 0.00%	0	 0.00%
 -2:	3	 0.00%	1	 0.00%
 -1:	4	 0.00%	2	 0.00%
--------------------------------------
  0:	13	 0.01%	9	 0.01%
  1:	48	 0.05%	36	 0.04%
  2:	101	 0.11%	93	 0.11%
  3:	414	 0.47%	571	 0.64%
  4:	316	 0.36%	299	 0.34%
  5:	399	 0.45%	502	 0.57%
  6:	937	 1.06%	1313	 1.48%
  7:	548	 0.62%	1619	 1.83%
  8:	545	 0.62%	1598	 1.80%
  9:	1124	 1.27%	2141	 2.42%
 10:	795	 0.90%	2532	 2.86%
 11:	940	 1.06%	2859	 3.23%
 12:	1307	 1.48%	3935	 4.44%
 13:	1147	 1.30%	4108	 4.64%
 14:	4291	 4.85%	3927	 4.43%
 15:	1567	 1.77%	3767	 4.25%
 16:	8936	10.09%	3561	 4.02%
 17:	1793	 2.02%	31567	35.64%
 18:	1978	 2.23%	0	 0.00%
 19:	1829	 2.07%	0	 0.00%
 20:	59526	67.21%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 413.8M) ***


Total length: 8.955e+05um, number of vias: 123855
M1(H) length: 1.184e+02um, number of vias: 45332
M2(V) length: 1.390e+05um, number of vias: 44742
M3(H) length: 3.083e+05um, number of vias: 17199
M4(V) length: 1.295e+05um, number of vias: 10810
M5(H) length: 1.862e+05um, number of vias: 3518
M6(V) length: 5.469e+04um, number of vias: 2157
M7(H) length: 7.636e+04um, number of vias: 97
M8(V) length: 1.304e+03um
*** Completed Phase 2 route (0:00:00.0 411.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=411.8M) ***
Peak Memory Usage was 421.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=411.8M) ***

Extraction called for design 'CHIP' of instances=11075 and nets=15440 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 406.000M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.611  |
|           TNS (ns):|-557.165 |
|    Violating Paths:|   485   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    136 (136)     |   -0.072   |    136 (136)     |
|   max_tran     |     98 (315)     |   -1.335   |     98 (315)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.820%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:05, mem = 412.0M **
*** Starting optimizing excluded clock nets MEM= 412.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 412.0M) ***
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:06:48 mem=420.0M) ***
*** Finished delays update (0:06:48 mem=420.0M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.07min mem=420.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.611  |
|           TNS (ns):|-557.165 |
|    Violating Paths:|   485   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    136 (136)     |   -0.072   |    136 (136)     |
|   max_tran     |     98 (315)     |   -1.335   |     98 (315)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.820%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:10, mem = 420.0M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 95.820% **

*** starting 1-st resizing pass: 12317 instances 
*** starting 2-nd resizing pass: 12244 instances 
*** starting 3-rd resizing pass: 1159 instances 


** Summary: Buffer Deletion = 5 Declone = 0 Downsize = 102 Upsize = 0 **
** Density Change = 0.155% **
** Density after transform = 95.665% **
*** Finish transform (0:00:00.0) ***
*** Starting sequential cell resizing ***
density before resizing = 95.665%
*summary:      0 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.957 > 0.950
density after resizing = 95.665%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=419.8M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Re-routed 0 nets
Extraction called for design 'CHIP' of instances=11070 and nets=15435 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 420.273M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 419.8M, InitMEM = 419.8M)
Start delay calculation (mem=419.766M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=419.766M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 419.8M, InitMEM = 419.8M)
Start delay calculation (mem=419.766M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=419.766M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:03.0  mem= 419.8M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.18min mem=420.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.611  |
|           TNS (ns):|-557.497 |
|    Violating Paths:|   484   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    136 (136)     |   -0.072   |    136 (136)     |
|   max_tran     |     98 (315)     |   -1.335   |     98 (315)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.665%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:21, mem = 420.3M **
*info: Start fixing DRV (Mem = 420.27M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (420.3M)
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 410 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=420.3M) ***
*info: There are 16 candidate Buffer cells
*info: There are 18 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.956648
Start fixing design rules ... (0:00:00.0 420.3M)
Done fixing design rule (0:00:00.0 420.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.956648 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 420.3M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    136
*info:   Max tran violations:   315
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    136
*info:   Prev Max tran violations:   315
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 420.27M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=420.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.611  |
|           TNS (ns):|-557.497 |
|    Violating Paths:|   484   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    136 (136)     |   -0.072   |    136 (136)     |
|   max_tran     |     98 (315)     |   -1.335   |     98 (315)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.665%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:23, mem = 420.3M **
*** Starting optFanout (420.3M)
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 410 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=420.3M) ***
Start fixing timing ... (0:00:00.0 420.3M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 420.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.956648 (> 0.950000); stop prematurally!
*** Completed optFanout (0:00:00.0 420.3M)

Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=420.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.611  |
|           TNS (ns):|-557.497 |
|    Violating Paths:|   484   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    136 (136)     |   -0.072   |    136 (136)     |
|   max_tran     |     98 (315)     |   -1.335   |     98 (315)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.665%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:24, mem = 420.3M **
*** Timing NOT met, worst failing slack is -2.611
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 95.665% **

*** starting 1-st resizing pass: 12312 instances 
*** starting 2-nd resizing pass: 12303 instances 
*** starting 3-rd resizing pass: 5 instances 


** Summary: Buffer Deletion = 1 Declone = 0 Downsize = 1 Upsize = 0 **
** Density Change = 0.004% **
** Density after transform = 95.661% **
*** Finish transform (0:00:36.2) ***
*** Starting sequential cell resizing ***
density before resizing = 95.661%
*summary:     11 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.957 > 0.950
density after resizing = 95.653%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=419.8M) ***
density before resizing = 95.653%
*info: skip upsize due to density > 0.950
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=419.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 24
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3532, multi-gpins=9000, moved blk term=12/12

Phase 1a route (0:00:00.0 425.3M):
Est net length = 8.670e+05um = 5.674e+05H + 2.996e+05V
Usage: (12.6%H 7.1%V) = (6.119e+05um 4.590e+05um) = (265823 124443)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 84 = 84 (0.09% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 426.3M):
Usage: (12.5%H 7.1%V) = (6.111e+05um 4.590e+05um) = (265494 124439)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 426.3M):
Usage: (12.5%H 7.1%V) = (6.105e+05um 4.589e+05um) = (265226 124407)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 426.3M):
Usage: (12.5%H 7.1%V) = (6.105e+05um 4.589e+05um) = (265227 124407)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 426.8M):
Usage: (12.5%H 7.1%V) = (6.105e+05um 4.589e+05um) = (265227 124407)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (12.5%H 7.1%V) = (6.105e+05um 4.589e+05um) = (265227 124407)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	1	 0.00%	0	 0.00%
  2:	10	 0.01%	16	 0.02%
  3:	267	 0.30%	408	 0.46%
  4:	177	 0.20%	134	 0.15%
  5:	331	 0.37%	234	 0.26%
  6:	898	 1.01%	875	 0.99%
  7:	532	 0.60%	1248	 1.41%
  8:	483	 0.55%	1231	 1.39%
  9:	1048	 1.18%	1944	 2.20%
 10:	663	 0.75%	2526	 2.85%
 11:	856	 0.97%	3019	 3.41%
 12:	1294	 1.46%	4373	 4.94%
 13:	1135	 1.28%	4588	 5.18%
 14:	4277	 4.83%	4380	 4.95%
 15:	1558	 1.76%	4130	 4.66%
 16:	8944	10.10%	3753	 4.24%
 17:	1864	 2.10%	31580	35.66%
 18:	2011	 2.27%	0	 0.00%
 19:	1847	 2.09%	0	 0.00%
 20:	60366	68.16%	24122	27.24%

Global route (cpu=0.0s real=0.0s 425.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 422.3M):


*** After '-updateRemainTrks' operation: 

Usage: (13.3%H 8.0%V) = (6.465e+05um 5.167e+05um) = (280886 140063)
Overflow: 11 = 8 (0.01% H) + 2 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	3	 0.00%	1	 0.00%
 -1:	4	 0.00%	1	 0.00%
--------------------------------------
  0:	17	 0.02%	11	 0.01%
  1:	45	 0.05%	34	 0.04%
  2:	109	 0.12%	95	 0.11%
  3:	413	 0.47%	567	 0.64%
  4:	309	 0.35%	311	 0.35%
  5:	404	 0.46%	494	 0.56%
  6:	931	 1.05%	1303	 1.47%
  7:	548	 0.62%	1623	 1.83%
  8:	539	 0.61%	1604	 1.81%
  9:	1113	 1.26%	2162	 2.44%
 10:	798	 0.90%	2503	 2.83%
 11:	967	 1.09%	2845	 3.21%
 12:	1283	 1.45%	3981	 4.50%
 13:	1130	 1.28%	4075	 4.60%
 14:	4318	 4.88%	3912	 4.42%
 15:	1543	 1.74%	3795	 4.29%
 16:	8958	10.11%	3549	 4.01%
 17:	1799	 2.03%	31574	35.65%
 18:	1984	 2.24%	0	 0.00%
 19:	1839	 2.08%	0	 0.00%
 20:	59508	67.19%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 421.8M) ***


Total length: 8.950e+05um, number of vias: 123814
M1(H) length: 1.181e+02um, number of vias: 45320
M2(V) length: 1.389e+05um, number of vias: 44714
M3(H) length: 3.074e+05um, number of vias: 17199
M4(V) length: 1.285e+05um, number of vias: 10805
M5(H) length: 1.857e+05um, number of vias: 3511
M6(V) length: 5.577e+04um, number of vias: 2176
M7(H) length: 7.770e+04um, number of vias: 89
M8(V) length: 9.166e+02um
*** Completed Phase 2 route (0:00:00.0 419.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=419.8M) ***
Peak Memory Usage was 429.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=419.8M) ***

Extraction called for design 'CHIP' of instances=11069 and nets=15434 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 419.766M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 419.8M, InitMEM = 419.8M)
Start delay calculation (mem=419.766M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:02.0 mem=419.766M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 419.8M, InitMEM = 419.8M)
Start delay calculation (mem=419.766M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=419.766M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:02.0  mem= 419.8M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.60min real=0.20min mem=419.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.585  |
|           TNS (ns):|-557.898 |
|    Violating Paths:|   481   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    148 (148)     |   -0.072   |    148 (148)     |
|   max_tran     |    101 (320)     |   -1.363   |    101 (320)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.653%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 419.8M **
*info: Start fixing DRV (Mem = 419.77M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (419.8M)
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 410 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=419.8M) ***
Start fixing design rules ... (0:00:00.0 419.8M)
Done fixing design rule (0:00:00.0 419.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.956533 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 419.8M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    148
*info:   Max tran violations:   320
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    148
*info:   Prev Max tran violations:   320
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (419.8M)
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 410 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=419.8M) ***
Start fixing design rules ... (0:00:00.0 419.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Done fixing design rule (0:00:00.0 419.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.956533 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 419.8M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    148
*info:   Max tran violations:   320
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    148
*info:   Prev Max tran violations:   320
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 419.77M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=419.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.585  |
|           TNS (ns):|-557.898 |
|    Violating Paths:|   481   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    148 (148)     |   -0.072   |    148 (148)     |
|   max_tran     |    101 (320)     |   -1.363   |    101 (320)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.653%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 419.8M **
*** Timing NOT met, worst failing slack is -2.585
*** Check timing (0:00:00.0)
Started binary server on port 41334
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 410 no-driver nets excluded.
Density : 0.9565
Max route overflow : 0.0001
Current slack : -2.585 ns, density : 0.9565  End_Point: FAS/d10_reg_31_/D
Current slack : -2.585 ns, density : 0.9565  Worst_View: av_func_mode_max  End_Point: FAS/d10_reg_31_/D
Current slack : -2.585 ns, density : 0.9565  End_Point: FAS/d10_reg_31_/D
Current slack : -2.585 ns, density : 0.9565  Worst_View: av_func_mode_max  End_Point: FAS/d10_reg_31_/D
Current slack : -2.487 ns, density : 0.9565  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.484 ns, density : 0.9563  End_Point: FAS/d30_reg_31_/D
Current slack : -2.484 ns, density : 0.9563  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.484 ns, density : 0.9563  End_Point: FAS/d30_reg_31_/D
Current slack : -2.484 ns, density : 0.9563  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.444 ns, density : 0.9563  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.444 ns, density : 0.9562  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.444 ns, density : 0.9562  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.444 ns, density : 0.9562  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.444 ns, density : 0.9562  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.444 ns, density : 0.9562  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.444 ns, density : 0.9562  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9562  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9562  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9562  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.443 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
<CMD> selectWire 252.5900 888.3500 914.8550 890.3500 7 VSS
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.435 ns, density : 0.9561  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:01:21 mem=432.0M) ***
*** Finished delays update (0:01:21 mem=431.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:01:21 mem=431.6M) ***
*** Finished delays update (0:01:21 mem=431.6M) ***
** Core optimization cpu=0:01:31 real=0:02:44 (7714 evaluations)
*** Done optCritPath (cpu=0:02:52 real=0:02:52 mem=431.62M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=1.35min real=2.87min mem=429.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.434  |
|           TNS (ns):|-492.638 |
|    Violating Paths:|   458   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    146 (146)     |   -0.072   |    146 (146)     |
|   max_tran     |     97 (312)     |   -1.363   |     97 (312)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 95.825%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:28, real = 0:03:30, mem = 429.6M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -0.942
*** Check timing (0:00:00.0)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 416 no-driver nets excluded.
Density : 0.9583
Max route overflow : 0.0001
Current slack : -0.942 ns, density : 0.9583  End_Point: FAS/BF2I_b01_i_reg_31_/D
Current slack : -0.936 ns, density : 0.9582  Worst_View: av_func_mode_max  End_Point: FAS/BF2I_b01_i_reg_31_/D
Current slack : -0.936 ns, density : 0.9582  End_Point: FAS/BF2I_b01_i_reg_31_/D
Current slack : -0.936 ns, density : 0.9582  Worst_View: av_func_mode_max  End_Point: FAS/BF2I_b01_i_reg_31_/D
Current slack : -0.266 ns, density : 0.9582  Worst_View: av_func_mode_max  End_Point: FAS/BF2I_b01_i_reg_31_/D
Current slack : -0.266 ns, density : 0.9582  End_Point: FAS/BF2I_b01_i_reg_31_/D
Current slack : -0.266 ns, density : 0.9582  Worst_View: av_func_mode_max  End_Point: FAS/BF2I_b01_i_reg_31_/D
Current slack : -0.266 ns, density : 0.9582  End_Point: FAS/BF2I_b01_i_reg_31_/D
Current slack : -0.266 ns, density : 0.9582  Worst_View: av_func_mode_max  End_Point: FAS/BF2I_b01_i_reg_31_/D
Current slack : 0.030 ns, density : 0.9582  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : 0.052 ns, density : 0.9582  End_Point: FAS/fft_d15_q_reg_31_/D
Current slack : 0.052 ns, density : 0.9582  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_31_/D
Current slack : 0.052 ns, density : 0.9582  End_Point: FAS/fft_d15_q_reg_31_/D
Current slack : 0.052 ns, density : 0.9582  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_31_/D
Current slack : 0.188 ns, density : 0.9582  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : 0.202 ns, density : 0.9582  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:00.0 mem=439.6M) ***
*** Finished delays update (0:00:00.0 mem=439.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:00.0 mem=439.6M) ***
*** Finished delays update (0:00:00.0 mem=439.6M) ***
** Core optimization cpu=0:00:04.7 real=0:00:13.0 (367 evaluations)
*** Done optCritPath (cpu=0:00:04.7 real=0:00:20.0 mem=439.62M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.33min mem=437.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.837  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    142 (142)     |   -0.072   |    142 (142)     |
|   max_tran     |     84 (283)     |   -1.363   |     84 (283)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 96.547%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:33, real = 0:03:51, mem = 437.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:33, real = 0:03:52, mem = 437.6M **
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.434  |  0.837  | -2.434  | 16.804  |   N/A   |   N/A   |
|           TNS (ns):|-489.032 |  0.000  |-489.032 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   444   |    0    |   444   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    142 (142)     |   -0.072   |    142 (142)     |
|   max_tran     |     84 (283)     |   -1.363   |     84 (283)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 96.547%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:33, real = 0:03:53, mem = 437.6M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=433.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 25
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
Number of multi-gpin terms=3572, multi-gpins=9090, moved blk term=12/12

Phase 1a route (0:00:00.0 439.9M):
Est net length = 8.589e+05um = 5.603e+05H + 2.986e+05V
Usage: (12.4%H 7.1%V) = (6.046e+05um 4.579e+05um) = (262632 124129)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 83 = 83 (0.09% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 440.9M):
Usage: (12.4%H 7.1%V) = (6.038e+05um 4.579e+05um) = (262317 124125)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 440.9M):
Usage: (12.4%H 7.1%V) = (6.032e+05um 4.578e+05um) = (262038 124108)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 440.9M):
Usage: (12.4%H 7.1%V) = (6.032e+05um 4.578e+05um) = (262039 124108)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 441.4M):
Usage: (12.4%H 7.1%V) = (6.032e+05um 4.578e+05um) = (262039 124108)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (12.4%H 7.1%V) = (6.032e+05um 4.578e+05um) = (262039 124108)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	1	 0.00%	1	 0.00%
  2:	9	 0.01%	16	 0.02%
  3:	267	 0.30%	411	 0.46%
  4:	166	 0.19%	144	 0.16%
  5:	284	 0.32%	243	 0.27%
  6:	858	 0.97%	878	 0.99%
  7:	459	 0.52%	1233	 1.39%
  8:	524	 0.59%	1213	 1.37%
  9:	1023	 1.16%	1894	 2.14%
 10:	622	 0.70%	2536	 2.86%
 11:	798	 0.90%	3116	 3.52%
 12:	1171	 1.32%	4257	 4.81%
 13:	1155	 1.30%	4538	 5.12%
 14:	4312	 4.87%	4407	 4.98%
 15:	1609	 1.82%	4100	 4.63%
 16:	8993	10.15%	3774	 4.26%
 17:	2045	 2.31%	31679	35.77%
 18:	2054	 2.32%	0	 0.00%
 19:	1867	 2.11%	0	 0.00%
 20:	60345	68.14%	24122	27.24%

Global route (cpu=0.0s real=1.0s 440.4M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 436.9M):


*** After '-updateRemainTrks' operation: 

Usage: (13.1%H 8.0%V) = (6.393e+05um 5.156e+05um) = (277737 139780)
Overflow: 16 = 10 (0.01% H) + 6 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	1	 0.00%	0	 0.00%
 -2:	1	 0.00%	0	 0.00%
 -1:	7	 0.01%	6	 0.01%
--------------------------------------
  0:	21	 0.02%	9	 0.01%
  1:	27	 0.03%	28	 0.03%
  2:	107	 0.12%	117	 0.13%
  3:	404	 0.46%	555	 0.63%
  4:	290	 0.33%	346	 0.39%
  5:	362	 0.41%	506	 0.57%
  6:	904	 1.02%	1291	 1.46%
  7:	488	 0.55%	1597	 1.80%
  8:	591	 0.67%	1567	 1.77%
  9:	1091	 1.23%	2127	 2.40%
 10:	711	 0.80%	2515	 2.84%
 11:	853	 0.96%	2900	 3.27%
 12:	1292	 1.46%	3885	 4.39%
 13:	1105	 1.25%	4036	 4.56%
 14:	4384	 4.95%	3926	 4.43%
 15:	1641	 1.85%	3791	 4.28%
 16:	8978	10.14%	3566	 4.03%
 17:	1957	 2.21%	31672	35.76%
 18:	1998	 2.26%	0	 0.00%
 19:	1840	 2.08%	0	 0.00%
 20:	59509	67.19%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 435.8M) ***


Total length: 8.868e+05um, number of vias: 123769
M1(H) length: 1.164e+02um, number of vias: 45310
M2(V) length: 1.392e+05um, number of vias: 44513
M3(H) length: 3.047e+05um, number of vias: 17410
M4(V) length: 1.267e+05um, number of vias: 10771
M5(H) length: 1.856e+05um, number of vias: 3544
M6(V) length: 5.605e+04um, number of vias: 2138
M7(H) length: 7.342e+04um, number of vias: 83
M8(V) length: 1.012e+03um
*** Completed Phase 2 route (0:00:00.0 433.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=433.8M) ***
Peak Memory Usage was 444.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=433.8M) ***

Extraction called for design 'CHIP' of instances=11066 and nets=15437 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 433.797M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.428  |  0.777  | -2.428  | 16.802  |   N/A   |   N/A   |
|           TNS (ns):|-483.868 |  0.000  |-483.868 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   434   |    0    |   434   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    135 (135)     |   -0.071   |    135 (135)     |
|   max_tran     |     80 (295)     |   -1.390   |     80 (295)     |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 96.547%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.0 sec
Total Real time: 6.0 sec
Total Memory Usage: 433.796875 Mbytes
<CMD> saveDesign powerplan1.enc
**WARN: (ENCSYT-3036):	Design directory powerplan1.enc.dat exists, rename it to powerplan1.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "powerplan1.enc.dat/CHIP.v.gz" ...
Saving configuration ...
Saving preference file powerplan1.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=433.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=433.9M) ***
Writing DEF file 'powerplan1.enc.dat/CHIP.def.gz', current time is Sat Dec 31 21:48:23 2016 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'powerplan1.enc.dat/CHIP.def.gz' is written, current time is Sat Dec 31 21:48:23 2016 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> deselectAll
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: Max Distance = 100.000 microns, Max Fan-out = 10.
INFO: Total Number of Tie Cells (TIEHI) placed: 13
INFO: Total Number of Tie Cells (TIELO) placed: 0
<CMD> createClockTreeSpec -bufferList {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 -file Clock.ctstch 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
CHIP
Handle Multi Mode on mixed active views: av_scan_mode_min av_func_mode_min av_scan_mode_max av_func_mode_max.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
Total 1 clock roots are extracted.
DC Corner Delay_Corner_max, is equivalent to Delay_Corner_max.

DC Corner Delay_Corner_min, is equivalent to Delay_Corner_min.

Mem message Memory info before deleting aae data base  (MEM=419.1M)
Mem message Memory info after deleting aae data base  (MEM=419.1M)
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File library/tsmc013.capTbl ...
Cap Table was created using Encounter 04.20-s274_1.
Process name: t013s8ml_fsg.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
CTE reading timing constraint file 'CHIP.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File CHIP.sdc, Line 10).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File CHIP.sdc, Line 40).

**ERROR: (TCLNL-312):	set_drive: Invalid list of pins: '' (File CHIP.sdc, Line 63).

INFO (CTE): read_dc_script finished with  1 WARNING and 2 ERROR
WARNING (CTE-25): Line: 8 of File CHIP.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file 'CHIP_scan_ideal.sdc' ...
CHIP
**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File CHIP_scan_ideal.sdc, Line 4).

INFO (CTE): read_dc_script finished with  0 WARNING and 1 ERROR
Total number of combinational cells: 362
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

Total Macromodels Extracted = 0
Active Analysis Views for CTS are,
#1 av_func_mode_max
#2 av_scan_mode_max
#3 av_func_mode_min
#4 av_scan_mode_min
Default Analysis Views is av_func_mode_max


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=426.8M) ***
*** End createClockTreeSpec (cpu=0:00:01.9, real=0:00:01.0, mem=426.8M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 426.8M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

Total Macromodels Extracted = 0
Active Analysis Views for CTS are,
#1 av_func_mode_max
#2 av_scan_mode_max
#3 av_func_mode_min
#4 av_scan_mode_min
Default Analysis Views is av_func_mode_max


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=426.8M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (1542) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=426.8M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** 1 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 426.836M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=426.8M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 426.836M)

Start to trace clock trees ...
*** Begin Tracer (mem=426.8M) ***
Tracing Clock clk ...
**WARN: (ENCCK-35):	The fanout_load of the cell's pin (PDIDGZ/PAD) is 3.75155. CTS does not support fanout_load which is not equal to 1. Please remove -useLibMaxFanout from setCTSMode.

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=426.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 426.836M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          11.07(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          667(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          80.9(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================
**WARN: (ENCCK-6003):	The input capacitance of cell PDIDGZ(PAD) is 3.752pF, (timing library tpz013g3wc is 3.752pF, macro-model definition is 0.000pF), which may make it difficult to meet max buf transition constraint. Number of gated instances having this cell type = 1.

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================
**WARN: (ENCCK-6325):	Clock clk has instance pin ipad_clk/PAD which is far from any legal placement location. The nearest available placement location is at (326.14, 835.58), which is 93.57 microns away. 
It may be difficult to drive this pin with an acceptable transition time. Check to make sure that the placement of this instance and the floorplan are realistic.

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX2 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX3 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX4 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX6 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX8 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX1 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX2 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX3 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX4 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX6 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX8 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          11
Check root input transition                       :          0
Check pin capacitance                             :          1
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          1
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          92(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          92(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          667(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          80.9(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          29.131750(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 100(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 1000(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX1) (CLKBUFX2) (CLKINVX2) (CLKBUFX3) (CLKINVX3) (CLKBUFX4) (CLKINVX4) (CLKBUFX6) (CLKINVX6) (CLKBUFX8) (CLKINVX8) (CLKBUFX12) (CLKINVX12) (CLKBUFX16) (CLKINVX16) (CLKBUFX20) (CLKINVX20) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 1542
Nr.          Rising  Sync Pins  : 1542
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (ipad_clk/PAD)
Output_Pin: (ipad_clk/C)
Output_Net: (clk_i)   
**** CK_START: TopDown Tree Construction for clk_i (1542-leaf) (mem=426.8M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=21[769,790*] N1542 B43 G1 A312(312.5) L[5,5] score=93184 cpu=0:00:16.0 mem=427M 

**** CK_END: TopDown Tree Construction for clk_i (cpu=0:00:16.4, real=0:00:15.0, mem=426.8M)



**** CK_START: Update Database (mem=426.8M)
43 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=426.8M)
**** CK_START: Macro Models Generation (mem=426.8M)

Macro model: Skew=22[769,791]ps N44 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=426.8M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=426.8M)

Total 0 topdown clustering. 
Trig. Edge Skew=22[1096,1118*] trVio=B3551(3551)ps N1 B0 G2 A0(0.0) L[1,1] score=474938 cpu=0:00:00.0 mem=427M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=426.8M)



**** CK_START: Update Database (mem=426.8M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=426.8M)
 func_mode  scan_mode

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 29.131750 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:13.3, Real Time = 0:00:07.0
move report: preRPlace moves 8542 insts, mean move: 9.46 um, max move: 164.66 um
	max move on inst (FAS/add_94/U1_28): (339.48, 669.53) --> (337.18, 831.89)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8542 insts, mean move: 9.46 um, max move: 164.66 um
	max move on inst (FAS/add_94/U1_28): (339.48, 669.53) --> (337.18, 831.89)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       164.66 um
  inst (FAS/add_94/U1_28) with max move: (339.48, 669.53) -> (337.18, 831.89)
  mean    (X+Y) =         9.46 um
Total instances moved : 8542
*** cpu=0:00:13.3   mem=430.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:13.3  MEM: 430.375M)
**WARN: (ENCCK-6323):	The placement of FAS/add_94/U1_28 was moved by 164.66 microns during refinePlace. Original location : (339.48, 669.53), Refined location : (337.18, 831.89)
**WARN: (ENCCK-6323):	The placement of FAS/add_84/U1_25 was moved by 103.27 microns during refinePlace. Original location : (344.54, 750.71), Refined location : (326.14, 835.58)
**WARN: (ENCCK-6323):	The placement of FAS/add_83/U1_27 was moved by 102.35 microns during refinePlace. Original location : (358.34, 676.91), Refined location : (340.86, 761.78)
**WARN: (ENCCK-6323):	The placement of FAS/add_83/U1_29 was moved by 97.76 microns during refinePlace. Original location : (326.14, 662.15), Refined location : (335.34, 750.71)
**WARN: (ENCCK-6323):	The placement of FAS/sub_514/U2_15 was moved by 95.93 microns during refinePlace. Original location : (824.78, 665.84), Refined location : (821.1, 758.09)
**WARN: (ENCCK-6323):	The placement of FAS/sub_515/U2_3 was moved by 94.94 microns during refinePlace. Original location : (827.08, 676.91), Refined location : (798.56, 743.33)
**WARN: (ENCCK-6323):	The placement of FAS/add_101/U1_9 was moved by 92.55 microns during refinePlace. Original location : (595.24, 473.96), Refined location : (654.58, 507.17)
**WARN: (ENCCK-6323):	The placement of FAS/add_92/U1_16 was moved by 91.78 microns during refinePlace. Original location : (417.68, 743.33), Refined location : (414.46, 831.89)
**WARN: (ENCCK-6323):	The placement of FAS/add_81/U1_27 was moved by 91.31 microns during refinePlace. Original location : (337.18, 462.89), Refined location : (330.74, 378.02)
**WARN: (ENCCK-6323):	The placement of FAS/U3840 was moved by 89.71 microns during refinePlace. Original location : (417.22, 348.5), Refined location : (331.2, 344.81)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 29.1318 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 365...


Refine place movement check finished, CPU=0:00:13.3 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 1542
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): FAS/BF2II_b00_r_reg_3_/CK 796.2(ps)
Min trig. edge delay at sink(R): FAS/fft_dmax_reg_14_/CK 773.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 773.6~796.2(ps)        0~1000(ps)          
Fall Phase Delay               : 1557.5~1578.4(ps)      0~1000(ps)          
Trig. Edge Skew                : 22.6(ps)               100(ps)             
Rise Skew                      : 22.6(ps)               
Fall Skew                      : 20.9(ps)               
Max. Rise Buffer Tran.         : 184.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 154.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 98.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 111.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 72.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 80.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 81.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 91.2(ps)               0(ps)               

view av_func_mode_max : skew = 22.6ps (required = 100ps)
view av_scan_mode_max : skew = 22.6ps (required = 100ps)
view av_func_mode_min : skew = 20.6ps (required = 100ps)
view av_scan_mode_min : skew = 20.5ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'av_func_mode_max'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'av_func_mode_max' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk_i__L1_I0' from (1161960 1184080) to (894240 1501420)
moving 'clk_i__L4_I19' from (1614600 1560460) to (1541920 1516180)
moving 'clk_i__L4_I6' from (1169320 756040) to (1175760 815080)
moving 'clk_i__L3_I1' from (1118720 1051240) to (1144480 1021720)
moving 'clk_i__L4_I14' from (916320 756040) to (909880 792940)
moving 'clk_i__L1_I0' from (894240 1501420) to (763600 1663780)
moving 'clk_i__L2_I1' from (1148160 1161940) to (1099400 1213600)
moving 'clk_i__L2_I1' from (1099400 1213600) to (1078240 1243120)
MaxTriggerDelay: 773.5 (ps)
MinTriggerDelay: 753.1 (ps)
Skew: 20.4 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:02.0 mem=430.4M) ***
Reducing the skew of clock tree 'clk' in 'av_func_mode_max' view ...

moving 'clk_i__L3_I6' from (1144480 1272640) to (1144480 1228360)
moving 'clk_i__L4_I25' from (1131600 1383340) to (1050640 1457140)
MaxTriggerDelay: 773.5 (ps)
MinTriggerDelay: 756 (ps)
Skew: 17.5 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=430.4M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 10 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:02.0 mem=430.4M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:13.1, Real Time = 0:00:07.0
move report: preRPlace moves 6564 insts, mean move: 3.40 um, max move: 56.59 um
	max move on inst (FAS/add_101/U1_7): (588.80, 477.65) --> (535.90, 481.34)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 6564 insts, mean move: 3.40 um, max move: 56.59 um
	max move on inst (FAS/add_101/U1_7): (588.80, 477.65) --> (535.90, 481.34)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        56.59 um
  inst (FAS/add_101/U1_7) with max move: (588.8, 477.65) -> (535.9, 481.34)
  mean    (X+Y) =         3.40 um
Total instances moved : 6564
*** cpu=0:00:13.1   mem=430.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:13.1  MEM: 430.375M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 1542
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): FAS/d02_reg_28_/CK 772.7(ps)
Min trig. edge delay at sink(R): FAS/d14_reg_16_/CK 754.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 754.6~772.7(ps)        0~1000(ps)          
Fall Phase Delay               : 1547~1564.9(ps)        0~1000(ps)          
Trig. Edge Skew                : 18.1(ps)               100(ps)             
Rise Skew                      : 18.1(ps)               
Fall Skew                      : 17.9(ps)               
Max. Rise Buffer Tran.         : 125.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 120.6(ps)              200(ps)             
Max. Rise Sink Tran.           : 98.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 111.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 75.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 82.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 81(ps)                 0(ps)               
Min. Fall Sink Tran.           : 91.2(ps)               0(ps)               

view av_func_mode_max : skew = 18.1ps (required = 100ps)
view av_scan_mode_max : skew = 18.1ps (required = 100ps)
view av_func_mode_min : skew = 16.4ps (required = 100ps)
view av_scan_mode_min : skew = 16.3ps (required = 100ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:13.1 real=0:00:09.0 mem=430.4M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=430.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 430.375M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 1542
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): FAS/d02_reg_28_/CK 772.7(ps)
Min trig. edge delay at sink(R): FAS/d14_reg_16_/CK 754.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 754.6~772.7(ps)        0~1000(ps)          
Fall Phase Delay               : 1547~1564.9(ps)        0~1000(ps)          
Trig. Edge Skew                : 18.1(ps)               100(ps)             
Rise Skew                      : 18.1(ps)               
Fall Skew                      : 17.9(ps)               
Max. Rise Buffer Tran.         : 125.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 120.6(ps)              200(ps)             
Max. Rise Sink Tran.           : 98.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 111.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 75.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 82.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 81(ps)                 0(ps)               
Min. Fall Sink Tran.           : 91.2(ps)               0(ps)               

view av_func_mode_max : skew = 18.1ps (required = 100ps)
view av_scan_mode_max : skew = 18.1ps (required = 100ps)
view av_func_mode_min : skew = 16.4ps (required = 100ps)
view av_scan_mode_min : skew = 16.3ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Sun Jan  1 00:52:49 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 430.00 (Mb)
#WARNING (NRDB-728) PIN QA[0] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[10] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[11] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[12] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[13] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[14] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[15] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[1] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[2] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[3] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[4] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[5] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[6] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[7] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[8] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[9] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN C in CELL_VIEW PRUW24DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW24DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN C in CELL_VIEW PRUW16DGZ does not have antenna diff area.
#WARNING (NRDB-728 Repeated 20 times. Will be suppressed.) PIN PAD in CELL_VIEW PRUW16DGZ does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[10] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[11] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[12] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[13] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[14] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[15] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[1] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[2] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[3] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[4] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[5] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[6] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[7] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[8] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[9] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN done in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN freq[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN freq[1] in CELL_VIEW CHIP,init does not have physical port
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The step 0.410000 for preferred direction tracks is smaller than the pitch 0.615000 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.365
# METAL2       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL3       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL4       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL5       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL6       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL7       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL8       V   Track-Pitch = 1.150    Line-2-Via Pitch = 0.950
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.460.
#Using automatically generated G-grids.
#
#Data preparation is done on Sun Jan  1 00:52:58 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Jan  1 00:52:59 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1686        1155       28561    57.33%
#  Metal 2        V        1501        1036       28561    38.48%
#  Metal 3        H        1686        1156       28561    38.48%
#  Metal 4        V        1501        1037       28561    38.48%
#  Metal 5        H        1685        1156       28561    38.49%
#  Metal 6        V        1333        1205       28561    45.54%
#  Metal 7        H        1496        1345       28561    44.60%
#  Metal 8        V         599         416       28561    38.98%
#  --------------------------------------------------------------
#  Total                  11489      42.44%  228488    42.55%
#
#  45 nets (0.29%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 467.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 468.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 45
#Total wire length = 18092 um.
#Total half perimeter of net bounding box = 9226 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 7 um.
#Total wire length on LAYER METAL3 = 10171 um.
#Total wire length on LAYER METAL4 = 7914 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 3933
#Up-Via Summary (total 3933):
#           
#-----------------------
#  Metal 1         1402
#  Metal 2         1402
#  Metal 3         1129
#-----------------------
#                  3933 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:09
#Increased memory = 14.00 (Mb)
#Total memory = 466.00 (Mb)
#Peak memory = 497.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.6% of the total area was rechecked for DRC, and 21.8% required routing.
#    number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:13, memory = 473.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 476.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 45
#Total wire length = 19111 um.
#Total half perimeter of net bounding box = 9226 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 732 um.
#Total wire length on LAYER METAL3 = 10138 um.
#Total wire length on LAYER METAL4 = 8240 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 4704
#Up-Via Summary (total 4704):
#           
#-----------------------
#  Metal 1         1635
#  Metal 2         1595
#  Metal 3         1474
#-----------------------
#                  4704 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:14
#Increased memory = 9.00 (Mb)
#Total memory = 475.00 (Mb)
#Peak memory = 497.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:24
#Increased memory = 44.00 (Mb)
#Total memory = 474.00 (Mb)
#Peak memory = 497.00 (Mb)
#Number of warnings = 43
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jan  1 00:53:13 2017
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 92 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 1542
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): FAS/done_reg/CK 770.8(ps)
Min trig. edge delay at sink(R): FAS/d14_reg_16_/CK 752.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 752.3~770.8(ps)        0~1000(ps)          
Fall Phase Delay               : 1544.9~1563.3(ps)      0~1000(ps)          
Trig. Edge Skew                : 18.5(ps)               100(ps)             
Rise Skew                      : 18.5(ps)               
Fall Skew                      : 18.4(ps)               
Max. Rise Buffer Tran.         : 125.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 120.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 99.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 113.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 75.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 82.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 82.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 93.2(ps)               0(ps)               

view av_func_mode_max : skew = 18.5ps (required = 100ps)
view av_scan_mode_max : skew = 18.5ps (required = 100ps)
view av_func_mode_min : skew = 14.9ps (required = 100ps)
view av_scan_mode_min : skew = 14.8ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'av_func_mode_max'...
setting up for view 'av_scan_mode_max'...
setting up for view 'av_func_mode_min'...
setting up for view 'av_scan_mode_min'...
View 'av_scan_mode_max' in clock tree 'clk' is redundant
View 'av_scan_mode_min' in clock tree 'clk' is redundant
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=474.2M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=474.2M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'av_func_mode_max' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

# Analysis View: av_func_mode_max
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 1542
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): FAS/done_reg/CK 770.8(ps)
Min trig. edge delay at sink(R): FAS/d14_reg_16_/CK 752.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 752.3~770.8(ps)        0~1000(ps)          
Fall Phase Delay               : 1544.9~1563.3(ps)      0~1000(ps)          
Trig. Edge Skew                : 18.5(ps)               100(ps)             
Rise Skew                      : 18.5(ps)               
Fall Skew                      : 18.4(ps)               
Max. Rise Buffer Tran.         : 125.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 120.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 99.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 113.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 75.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 82.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 82.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 93.2(ps)               0(ps)               

view av_func_mode_max : skew = 18.5ps (required = 100ps)
view av_scan_mode_max : skew = 18.5ps (required = 100ps)
view av_func_mode_min : skew = 14.9ps (required = 100ps)
view av_scan_mode_min : skew = 14.8ps (required = 100ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide CHIP.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          365
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:59.1, real=0:00:56.0, mem=474.2M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=469.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 68
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3669, multi-gpins=9275, moved blk term=12/12

Phase 1a route (0:00:00.0 469.2M):
Est net length = 9.390e+05um = 5.963e+05H + 3.427e+05V
Usage: (13.9%H 8.3%V) = (6.771e+05um 5.385e+05um) = (294171 145999)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 19 = 19 (0.02% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 469.2M):
Usage: (13.9%H 8.3%V) = (6.762e+05um 5.385e+05um) = (293796 145994)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 469.2M):
Usage: (13.9%H 8.3%V) = (6.758e+05um 5.386e+05um) = (293603 146003)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 469.2M):
Usage: (13.9%H 8.3%V) = (6.758e+05um 5.386e+05um) = (293603 146003)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 469.2M):
Usage: (13.9%H 8.3%V) = (6.758e+05um 5.386e+05um) = (293603 146003)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.9%H 8.3%V) = (6.758e+05um 5.386e+05um) = (293603 146003)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	4	 0.00%
  2:	6	 0.01%	24	 0.03%
  3:	265	 0.30%	422	 0.48%
  4:	174	 0.20%	298	 0.34%
  5:	291	 0.33%	446	 0.50%
  6:	920	 1.04%	1151	 1.30%
  7:	577	 0.65%	1557	 1.76%
  8:	758	 0.86%	1656	 1.87%
  9:	1267	 1.43%	2429	 2.74%
 10:	838	 0.95%	2871	 3.24%
 11:	967	 1.09%	3413	 3.85%
 12:	1398	 1.58%	4465	 5.04%
 13:	1272	 1.44%	4682	 5.29%
 14:	4534	 5.12%	4137	 4.67%
 15:	1670	 1.89%	3491	 3.94%
 16:	9131	10.31%	2905	 3.28%
 17:	2174	 2.45%	30489	34.43%
 18:	2326	 2.63%	0	 0.00%
 19:	2169	 2.45%	0	 0.00%
 20:	57822	65.29%	24122	27.24%

Global route (cpu=0.0s real=1.0s 469.2M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 469.2M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.7%H 9.3%V) = (7.143e+05um 6.010e+05um) = (310321 162932)
Overflow: 6 = 2 (0.00% H) + 4 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	2	 0.00%	3	 0.00%
--------------------------------------
  0:	10	 0.01%	13	 0.01%
  1:	38	 0.04%	63	 0.07%
  2:	94	 0.11%	180	 0.20%
  3:	394	 0.44%	687	 0.78%
  4:	329	 0.37%	515	 0.58%
  5:	446	 0.50%	708	 0.80%
  6:	1004	 1.13%	1560	 1.76%
  7:	693	 0.78%	1928	 2.18%
  8:	774	 0.87%	1982	 2.24%
  9:	1304	 1.47%	2491	 2.81%
 10:	915	 1.03%	2812	 3.18%
 11:	989	 1.12%	3184	 3.60%
 12:	1476	 1.67%	4030	 4.55%
 13:	1241	 1.40%	4246	 4.79%
 14:	4528	 5.11%	3669	 4.14%
 15:	1722	 1.94%	3134	 3.54%
 16:	9151	10.33%	2755	 3.11%
 17:	2106	 2.38%	30479	34.42%
 18:	2248	 2.54%	0	 0.00%
 19:	2045	 2.31%	0	 0.00%
 20:	57053	64.42%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 469.2M) ***


Total length: 9.898e+05um, number of vias: 128072
M1(H) length: 1.177e+02um, number of vias: 45548
M2(V) length: 1.587e+05um, number of vias: 45237
M3(H) length: 3.350e+05um, number of vias: 19918
M4(V) length: 1.552e+05um, number of vias: 11509
M5(H) length: 2.001e+05um, number of vias: 3747
M6(V) length: 6.368e+04um, number of vias: 2026
M7(H) length: 7.598e+04um, number of vias: 87
M8(V) length: 1.125e+03um
*** Completed Phase 2 route (0:00:00.0 471.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=471.0M) ***
Peak Memory Usage was 473.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=471.0M) ***

Extraction called for design 'CHIP' of instances=11122 and nets=15493 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 471.012M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree clk.
setting up for view 'av_func_mode_max'...
setting up for view 'av_scan_mode_max'...
setting up for view 'av_func_mode_min'...
setting up for view 'av_scan_mode_min'...
View 'av_scan_mode_max' in clock tree 'clk' is redundant
View 'av_scan_mode_min' in clock tree 'clk' is redundant

# Analysis View: av_func_mode_max
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 1542
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): FAS/d01_reg_29_/CK 753(ps)
Min trig. edge delay at sink(R): FAS/d14_reg_16_/CK 732.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 732.7~753(ps)          0~1000(ps)          
Fall Phase Delay               : 1528.7~1549(ps)        0~1000(ps)          
Trig. Edge Skew                : 20.3(ps)               100(ps)             
Rise Skew                      : 20.3(ps)               
Fall Skew                      : 20.3(ps)               
Max. Rise Buffer Tran.         : 100.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 116.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 113(ps)                200(ps)             
Max. Fall Sink Tran.           : 130(ps)                200(ps)             
Min. Rise Buffer Tran.         : 78.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 84.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 87.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 99(ps)                 0(ps)               

view av_func_mode_max : skew = 20.3ps (required = 100ps)
view av_scan_mode_max : skew = 20.2ps (required = 100ps)
view av_func_mode_min : skew = 14.9ps (required = 100ps)
view av_scan_mode_min : skew = 15.3ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'av_func_mode_max' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=479.9M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=480.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=480.0M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'av_func_mode_max' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

# Analysis View: av_func_mode_max
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 1542
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): FAS/d01_reg_29_/CK 753(ps)
Min trig. edge delay at sink(R): FAS/d14_reg_16_/CK 732.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 732.7~753(ps)          0~1000(ps)          
Fall Phase Delay               : 1528.7~1549(ps)        0~1000(ps)          
Trig. Edge Skew                : 20.3(ps)               100(ps)             
Rise Skew                      : 20.3(ps)               
Fall Skew                      : 20.3(ps)               
Max. Rise Buffer Tran.         : 100.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 116.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 113(ps)                200(ps)             
Max. Fall Sink Tran.           : 130(ps)                200(ps)             
Min. Rise Buffer Tran.         : 78.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 84.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 87.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 99(ps)                 0(ps)               

view av_func_mode_max : skew = 20.3ps (required = 100ps)
view av_scan_mode_max : skew = 20.2ps (required = 100ps)
view av_func_mode_min : skew = 14.9ps (required = 100ps)
view av_scan_mode_min : skew = 15.3ps (required = 100ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:20.3, real=0:00:04.0, mem=479.9M) ***
**clockDesign ... cpu = 0:01:20, real = 0:01:00, mem = 479.9M **
<CMD> displayClockTree -skew -allLevel -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...
displayClockTree Option :  -skew -allLevel -preRoute 
Clock clk is Gated-Clock. displayClockTree on Gated Clock
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> setDrawView place

Calculating pre-route downstream delay for clock tree 'clk'...

Traversing the clock tree ...

Rebuilding the hierarchical clock tree ...

Closing the browser for clock tree clk ...

<CMD> clearClockDisplay
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> saveDesign cts.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "cts.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'cts.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file cts.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=488.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=488.6M) ***
Writing DEF file 'cts.enc.dat/CHIP.def.gz', current time is Sun Jan  1 01:08:36 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'cts.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 01:08:36 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=488.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 68
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3669, multi-gpins=9275, moved blk term=12/12

Phase 1a route (0:00:00.1 495.4M):
Est net length = 9.390e+05um = 5.963e+05H + 3.427e+05V
Usage: (13.9%H 8.3%V) = (6.771e+05um 5.385e+05um) = (294171 145999)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 19 = 19 (0.02% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 496.4M):
Usage: (13.9%H 8.3%V) = (6.762e+05um 5.385e+05um) = (293796 145994)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.2 496.4M):
Usage: (13.9%H 8.3%V) = (6.758e+05um 5.386e+05um) = (293603 146003)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 496.4M):
Usage: (13.9%H 8.3%V) = (6.758e+05um 5.386e+05um) = (293603 146003)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 496.9M):
Usage: (13.9%H 8.3%V) = (6.758e+05um 5.386e+05um) = (293603 146003)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.9%H 8.3%V) = (6.758e+05um 5.386e+05um) = (293603 146003)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	4	 0.00%
  2:	6	 0.01%	24	 0.03%
  3:	265	 0.30%	422	 0.48%
  4:	174	 0.20%	298	 0.34%
  5:	291	 0.33%	446	 0.50%
  6:	920	 1.04%	1151	 1.30%
  7:	577	 0.65%	1557	 1.76%
  8:	758	 0.86%	1656	 1.87%
  9:	1267	 1.43%	2429	 2.74%
 10:	838	 0.95%	2871	 3.24%
 11:	967	 1.09%	3413	 3.85%
 12:	1398	 1.58%	4465	 5.04%
 13:	1272	 1.44%	4682	 5.29%
 14:	4534	 5.12%	4137	 4.67%
 15:	1670	 1.89%	3491	 3.94%
 16:	9131	10.31%	2905	 3.28%
 17:	2174	 2.45%	30489	34.43%
 18:	2326	 2.63%	0	 0.00%
 19:	2169	 2.45%	0	 0.00%
 20:	57822	65.29%	24122	27.24%

Global route (cpu=0.3s real=0.0s 495.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:01.0 492.4M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.7%H 9.3%V) = (7.143e+05um 6.010e+05um) = (310321 162932)
Overflow: 6 = 2 (0.00% H) + 4 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	2	 0.00%	3	 0.00%
--------------------------------------
  0:	10	 0.01%	13	 0.01%
  1:	38	 0.04%	63	 0.07%
  2:	94	 0.11%	180	 0.20%
  3:	394	 0.44%	687	 0.78%
  4:	329	 0.37%	515	 0.58%
  5:	446	 0.50%	708	 0.80%
  6:	1004	 1.13%	1560	 1.76%
  7:	693	 0.78%	1928	 2.18%
  8:	774	 0.87%	1982	 2.24%
  9:	1304	 1.47%	2491	 2.81%
 10:	915	 1.03%	2812	 3.18%
 11:	989	 1.12%	3184	 3.60%
 12:	1476	 1.67%	4030	 4.55%
 13:	1241	 1.40%	4246	 4.79%
 14:	4528	 5.11%	3669	 4.14%
 15:	1722	 1.94%	3134	 3.54%
 16:	9151	10.33%	2755	 3.11%
 17:	2106	 2.38%	30479	34.42%
 18:	2248	 2.54%	0	 0.00%
 19:	2045	 2.31%	0	 0.00%
 20:	57053	64.42%	24122	27.24%



*** Completed Phase 1 route (0:00:01.5 490.6M) ***


Total length: 9.898e+05um, number of vias: 128072
M1(H) length: 1.177e+02um, number of vias: 45548
M2(V) length: 1.587e+05um, number of vias: 45237
M3(H) length: 3.350e+05um, number of vias: 19918
M4(V) length: 1.552e+05um, number of vias: 11509
M5(H) length: 2.001e+05um, number of vias: 3747
M6(V) length: 6.368e+04um, number of vias: 2026
M7(H) length: 7.598e+04um, number of vias: 87
M8(V) length: 1.125e+03um
*** Completed Phase 2 route (0:00:00.8 488.6M) ***

*** Finished all Phases (cpu=0:00:02.3 mem=488.6M) ***
Peak Memory Usage was 499.9M 
*** Finished trialRoute (cpu=0:00:02.4 mem=488.6M) ***

Extraction called for design 'CHIP' of instances=11122 and nets=15493 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 488.617M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.351  | -0.291  | -3.351  | 17.288  |   N/A   |   N/A   |
|           TNS (ns):|-902.416 | -0.343  |-902.073 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   764   |    2    |   762   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.093   |    141 (141)     |
|   max_tran     |     99 (397)     |   -1.284   |     99 (397)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.963%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 6.06 sec
Total Real time: 6.0 sec
Total Memory Usage: 492.304688 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
Connected to eda25 34393 0
*** Finished dispatch of slaves (cpu=0:00:01.0) (real=0:00:05.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 506.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.1; extra slack 0.1
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=506.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=507.0M) ***

Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.351  |
|           TNS (ns):|-902.416 |
|    Violating Paths:|   764   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.093   |    141 (141)     |
|   max_tran     |     99 (397)     |   -1.284   |     99 (397)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.966%
------------------------------------------------------------
<CMD> selectWire 709.9100 390.4250 795.6700 390.6250 7 FAS/mult_441_2/n776
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 509.5M **
*** Starting optimizing excluded clock nets MEM= 509.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 509.5M) ***
*** Starting optimizing excluded clock nets MEM= 509.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 509.5M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 44 nets with fixed/cover wires excluded.
Info: 45 clock nets excluded from IPO operation.
** Density before transform = 96.966% **

*** starting 1-st resizing pass: 12282 instances 
*** starting 2-nd resizing pass: 12096 instances 
*** starting 3-rd resizing pass: 3090 instances 
*** starting 4-th resizing pass: 541 instances 
*** starting 5-th resizing pass: 53 instances 
*** starting 6-th resizing pass: 20 instances 


** Summary: Buffer Deletion = 12 Declone = 0 Downsize = 364 Upsize = 0 **
** Density Change = 0.795% **
** Density after transform = 96.170% **
*** Finish transform (0:00:08.9) ***
density before resizing = 96.170%
*info: skip upsize due to density > 0.950
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=510.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 68
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3622, multi-gpins=9171, moved blk term=12/12

Phase 1a route (0:00:00.0 517.0M):
Est net length = 9.389e+05um = 5.961e+05H + 3.428e+05V
Usage: (13.9%H 8.3%V) = (6.769e+05um 5.386e+05um) = (294093 146015)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 19 = 19 (0.02% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 518.1M):
Usage: (13.9%H 8.3%V) = (6.760e+05um 5.386e+05um) = (293714 146010)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 518.1M):
Usage: (13.9%H 8.3%V) = (6.756e+05um 5.386e+05um) = (293523 146021)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 518.1M):
Usage: (13.9%H 8.3%V) = (6.756e+05um 5.386e+05um) = (293523 146021)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 518.6M):
Usage: (13.9%H 8.3%V) = (6.756e+05um 5.386e+05um) = (293523 146021)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.9%H 8.3%V) = (6.756e+05um 5.386e+05um) = (293523 146021)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	4	 0.00%
  2:	5	 0.01%	27	 0.03%
  3:	267	 0.30%	424	 0.48%
  4:	172	 0.19%	294	 0.33%
  5:	280	 0.32%	430	 0.49%
  6:	917	 1.04%	1157	 1.31%
  7:	606	 0.68%	1558	 1.76%
  8:	732	 0.83%	1644	 1.86%
  9:	1282	 1.45%	2426	 2.74%
 10:	830	 0.94%	2910	 3.29%
 11:	941	 1.06%	3381	 3.82%
 12:	1346	 1.52%	4537	 5.12%
 13:	1336	 1.51%	4636	 5.23%
 14:	4520	 5.10%	4142	 4.68%
 15:	1684	 1.90%	3479	 3.93%
 16:	9125	10.30%	2902	 3.28%
 17:	2207	 2.49%	30489	34.43%
 18:	2322	 2.62%	0	 0.00%
 19:	2196	 2.48%	0	 0.00%
 20:	57791	65.25%	24122	27.24%

Global route (cpu=0.0s real=1.0s 517.6M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 514.0M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.7%H 9.3%V) = (7.140e+05um 6.009e+05um) = (310200 162910)
Overflow: 9 = 2 (0.00% H) + 7 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	2	 0.00%	4	 0.00%
--------------------------------------
  0:	11	 0.01%	21	 0.02%
  1:	34	 0.04%	56	 0.06%
  2:	103	 0.12%	184	 0.21%
  3:	383	 0.43%	681	 0.77%
  4:	303	 0.34%	465	 0.53%
  5:	445	 0.50%	721	 0.81%
  6:	1027	 1.16%	1590	 1.80%
  7:	702	 0.79%	1992	 2.25%
  8:	739	 0.83%	1869	 2.11%
  9:	1341	 1.51%	2556	 2.89%
 10:	912	 1.03%	2815	 3.18%
 11:	972	 1.10%	3125	 3.53%
 12:	1435	 1.62%	4090	 4.62%
 13:	1281	 1.45%	4250	 4.80%
 14:	4507	 5.09%	3681	 4.16%
 15:	1743	 1.97%	3106	 3.51%
 16:	9152	10.33%	2753	 3.11%
 17:	2150	 2.43%	30479	34.42%
 18:	2231	 2.52%	0	 0.00%
 19:	2053	 2.32%	0	 0.00%
 20:	57036	64.40%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 512.3M) ***


Total length: 9.897e+05um, number of vias: 127972
M1(H) length: 1.180e+02um, number of vias: 45524
M2(V) length: 1.585e+05um, number of vias: 45275
M3(H) length: 3.350e+05um, number of vias: 19884
M4(V) length: 1.566e+05um, number of vias: 11520
M5(H) length: 2.016e+05um, number of vias: 3686
M6(V) length: 6.225e+04um, number of vias: 1987
M7(H) length: 7.443e+04um, number of vias: 96
M8(V) length: 1.243e+03um
*** Completed Phase 2 route (0:00:05.8 510.3M) ***

*** Finished all Phases (cpu=0:00:05.8 mem=510.3M) ***
Peak Memory Usage was 521.6M 
*** Finished trialRoute (cpu=0:00:05.8 mem=510.3M) ***

Extraction called for design 'CHIP' of instances=11110 and nets=15481 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 510.273M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 508.5M, InitMEM = 508.5M)
Start delay calculation (mem=508.488M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:02.0 mem=508.426M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 508.4M, InitMEM = 508.4M)
Start delay calculation (mem=508.426M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=508.426M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:02.0  mem= 508.4M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.28min real=0.25min mem=510.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.368  |
|           TNS (ns):|-910.455 |
|    Violating Paths:|   741   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    139 (139)     |   -0.097   |    139 (139)     |
|   max_tran     |     96 (443)     |   -1.425   |     96 (443)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.170%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:17, mem = 510.2M **
*info: Start fixing DRV (Mem = 510.20M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (510.2M)
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 416 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=510.2M) ***
*info: There are 16 candidate Buffer cells
*info: There are 18 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.961703
Start fixing design rules ... (0:00:00.0 511.9M)
Done fixing design rule (0:00:00.0 511.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.961703 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 511.9M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    139
*info:   Max tran violations:   443
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    139
*info:   Prev Max tran violations:   443
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (511.9M)
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 416 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=511.9M) ***
Start fixing design rules ... (0:00:00.0 511.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Done fixing design rule (0:00:00.0 512.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.961703 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 512.8M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    139
*info:   Max tran violations:   443
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    139
*info:   Prev Max tran violations:   443
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 512.77M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.03min mem=512.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.368  |
|           TNS (ns):|-910.455 |
|    Violating Paths:|   741   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    139 (139)     |   -0.097   |    139 (139)     |
|   max_tran     |     96 (443)     |   -1.425   |     96 (443)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.170%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:19, mem = 512.8M **
Started binary server on port 44667
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 416 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
Density : 0.9617
Max route overflow : 0.0001
Current slack : -3.368 ns, density : 0.9617  End_Point: FAS/d30_reg_31_/D
Current slack : -3.356 ns, density : 0.9617  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -3.356 ns, density : 0.9617  End_Point: FAS/d30_reg_31_/D
Current slack : -3.356 ns, density : 0.9617  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -3.145 ns, density : 0.9617  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -3.138 ns, density : 0.9613  End_Point: FAS/d30_reg_31_/D
Current slack : -3.136 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -3.136 ns, density : 0.9613  End_Point: FAS/d30_reg_31_/D
Current slack : -3.136 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -3.079 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:09.1 mem=522.8M) ***
*** Finished delays update (0:00:17.4 mem=521.0M) ***
Current slack : -3.079 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.079 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.079 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.079 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.079 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.079 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.079 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.054 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.054 ns, density : 0.9612  End_Point: FAS/d03_reg_31_/D
Current slack : -3.054 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.054 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9611  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.053 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
Current slack : -3.044 ns, density : 0.9610  Worst_View: av_func_mode_max  End_Point: FAS/d03_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:01:37 mem=523.8M) ***
*** Finished delays update (0:01:37 mem=522.2M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:01:37 mem=522.2M) ***
*** Finished delays update (0:01:37 mem=522.2M) ***
** Core optimization cpu=0:01:29 real=0:02:47 (7380 evaluations)
*** Done optCritPath (cpu=0:03:07 real=0:02:58 mem=522.18M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=1.62min real=2.97min mem=520.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.934  |
|           TNS (ns):|-791.990 |
|    Violating Paths:|   720   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    140 (140)     |   -0.097   |    140 (140)     |
|   max_tran     |     93 (437)     |   -1.425   |     93 (437)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.246%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:33, real = 0:03:17, mem = 520.2M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -0.192
*** Check timing (0:00:00.0)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 424 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
Density : 0.9625
Max route overflow : 0.0001
Current slack : -0.192 ns, density : 0.9625  End_Point: FAS/BF2I_b01_r_reg_31_/D
Current slack : -0.189 ns, density : 0.9625  Worst_View: av_func_mode_max  End_Point: FAS/BF2I_b01_r_reg_31_/D
Current slack : -0.189 ns, density : 0.9625  End_Point: FAS/BF2I_b01_r_reg_31_/D
Current slack : -0.144 ns, density : 0.9624  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
Current slack : 0.201 ns, density : 0.9624  Worst_View: av_func_mode_max  End_Point: FAS/BF2I_b01_r_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:00.0 mem=531.9M) ***
*** Finished delays update (0:00:00.0 mem=530.4M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:00.0 mem=530.7M) ***
*** Finished delays update (0:00:00.0 mem=530.4M) ***
** Core optimization cpu=0:00:01.0 real=0:00:02.0 (65 evaluations)
*** Done optCritPath (cpu=0:00:01.1 real=0:00:09.0 mem=530.41M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.15min mem=528.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.202  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.097   |    141 (141)     |
|   max_tran     |     93 (437)     |   -1.425   |     93 (437)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.243%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:34, real = 0:03:28, mem = 528.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:34, real = 0:03:28, mem = 527.9M **
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.934  |  0.202  | -2.934  | 17.291  |   N/A   |   N/A   |
|           TNS (ns):|-791.564 |  0.000  |-791.564 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   715   |    0    |   715   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.097   |    141 (141)     |
|   max_tran     |     93 (437)     |   -1.425   |     93 (437)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.243%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:34, real = 0:03:30, mem = 527.9M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 527.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.1; extra slack 0.1
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=527.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=527.9M) ***

Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.934  |
|           TNS (ns):|-791.564 |
|    Violating Paths:|   715   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    138 (138)     |   -0.097   |    138 (138)     |
|   max_tran     |     93 (437)     |   -1.425   |     93 (437)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.243%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 528.2M **
*** Starting optimizing excluded clock nets MEM= 528.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 528.2M) ***
*** Starting optimizing excluded clock nets MEM= 528.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 528.2M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 44 nets with fixed/cover wires excluded.
Info: 45 clock nets excluded from IPO operation.
** Density before transform = 96.243% **

*** starting 1-st resizing pass: 12267 instances 
*** starting 2-nd resizing pass: 12230 instances 
*** starting 3-rd resizing pass: 660 instances 
*** starting 4-th resizing pass: 44 instances 


** Summary: Buffer Deletion = 2 Declone = 1 Downsize = 48 Upsize = 0 **
** Density Change = 0.117% **
** Density after transform = 96.126% **
*** Finish transform (0:00:00.0) ***
density before resizing = 96.126%
*info: skip upsize due to density > 0.950
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=528.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 72
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3572, multi-gpins=9071, moved blk term=12/12

Phase 1a route (0:00:00.0 535.3M):
Est net length = 9.144e+05um = 5.810e+05H + 3.335e+05V
Usage: (13.6%H 8.2%V) = (6.615e+05um 5.290e+05um) = (287377 143414)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 14 = 14 (0.02% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 536.5M):
Usage: (13.6%H 8.2%V) = (6.606e+05um 5.290e+05um) = (287003 143409)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 536.5M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286820 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 536.5M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286821 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 537.0M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286821 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286821 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	5	 0.01%
  2:	1	 0.00%	25	 0.03%
  3:	263	 0.30%	436	 0.49%
  4:	180	 0.20%	270	 0.30%
  5:	284	 0.32%	456	 0.51%
  6:	921	 1.04%	1155	 1.30%
  7:	530	 0.60%	1494	 1.69%
  8:	637	 0.72%	1600	 1.81%
  9:	1221	 1.38%	2321	 2.62%
 10:	826	 0.93%	2888	 3.26%
 11:	983	 1.11%	3261	 3.68%
 12:	1300	 1.47%	4434	 5.01%
 13:	1161	 1.31%	4685	 5.29%
 14:	4507	 5.09%	4194	 4.74%
 15:	1765	 1.99%	3531	 3.99%
 16:	9180	10.37%	2971	 3.35%
 17:	2162	 2.44%	30714	34.68%
 18:	2287	 2.58%	0	 0.00%
 19:	2000	 2.26%	0	 0.00%
 20:	58351	65.89%	24122	27.24%

Global route (cpu=0.0s real=0.0s 535.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 532.3M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.3%H 9.1%V) = (6.978e+05um 5.897e+05um) = (303165 159856)
Overflow: 11 = 1 (0.00% H) + 10 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	1	 0.00%	7	 0.01%
--------------------------------------
  0:	9	 0.01%	15	 0.02%
  1:	33	 0.04%	58	 0.07%
  2:	95	 0.11%	177	 0.20%
  3:	409	 0.46%	673	 0.76%
  4:	326	 0.37%	520	 0.59%
  5:	380	 0.43%	718	 0.81%
  6:	982	 1.11%	1545	 1.74%
  7:	617	 0.70%	1847	 2.09%
  8:	703	 0.79%	1829	 2.07%
  9:	1282	 1.45%	2464	 2.78%
 10:	949	 1.07%	2812	 3.18%
 11:	1023	 1.16%	3044	 3.44%
 12:	1298	 1.47%	4022	 4.54%
 13:	1197	 1.35%	4261	 4.81%
 14:	4500	 5.08%	3699	 4.18%
 15:	1827	 2.06%	3212	 3.63%
 16:	9118	10.30%	2831	 3.20%
 17:	2132	 2.41%	30704	34.67%
 18:	2213	 2.50%	0	 0.00%
 19:	1914	 2.16%	0	 0.00%
 20:	57554	64.99%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 530.8M) ***


Total length: 9.648e+05um, number of vias: 126984
M1(H) length: 1.171e+02um, number of vias: 45499
M2(V) length: 1.552e+05um, number of vias: 44944
M3(H) length: 3.282e+05um, number of vias: 19597
M4(V) length: 1.519e+05um, number of vias: 11272
M5(H) length: 1.962e+05um, number of vias: 3653
M6(V) length: 6.074e+04um, number of vias: 1930
M7(H) length: 7.119e+04um, number of vias: 89
M8(V) length: 1.230e+03um
*** Completed Phase 2 route (0:00:00.0 528.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=528.8M) ***
Peak Memory Usage was 539.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=528.8M) ***

Extraction called for design 'CHIP' of instances=11104 and nets=15485 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 528.828M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 528.8M, InitMEM = 528.8M)
Start delay calculation (mem=528.828M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=528.762M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 528.8M, InitMEM = 528.8M)
Start delay calculation (mem=528.762M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=528.762M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:03.0  mem= 528.8M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.52min real=0.22min mem=528.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.958  |
|           TNS (ns):|-793.509 |
|    Violating Paths:|   714   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    144 (144)     |   -0.097   |    144 (144)     |
|   max_tran     |     93 (442)     |   -1.122   |     93 (442)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.126%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:14, mem = 528.8M **
*info: Start fixing DRV (Mem = 528.76M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (528.8M)
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 426 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=528.8M) ***
Start fixing design rules ... (0:00:00.0 528.8M)
Done fixing design rule (0:00:00.0 528.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.961260 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 528.8M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    144
*info:   Max tran violations:   442
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    144
*info:   Prev Max tran violations:   442
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (528.8M)
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 426 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=528.8M) ***
Start fixing design rules ... (0:00:00.0 528.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Done fixing design rule (0:00:00.0 529.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.961260 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 529.5M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    144
*info:   Max tran violations:   442
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    144
*info:   Prev Max tran violations:   442
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 529.53M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=529.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.958  |
|           TNS (ns):|-793.509 |
|    Violating Paths:|   714   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    144 (144)     |   -0.097   |    144 (144)     |
|   max_tran     |     93 (442)     |   -1.122   |     93 (442)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.126%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:16, mem = 529.5M **
**ERROR: (ENCOPT-612):	'optCritPath' is no more accessible.

Use the 'optDesign {-preCTS | -postCTS } -incr 'command instead.
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=524.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 72
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3572, multi-gpins=9071, moved blk term=12/12

Phase 1a route (0:00:00.0 527.9M):
Est net length = 9.144e+05um = 5.810e+05H + 3.335e+05V
Usage: (13.6%H 8.2%V) = (6.615e+05um 5.290e+05um) = (287377 143414)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 14 = 14 (0.02% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 527.9M):
Usage: (13.6%H 8.2%V) = (6.606e+05um 5.290e+05um) = (287003 143409)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 527.9M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286820 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 527.9M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286821 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 527.9M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286821 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286821 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	5	 0.01%
  2:	1	 0.00%	25	 0.03%
  3:	263	 0.30%	436	 0.49%
  4:	180	 0.20%	270	 0.30%
  5:	284	 0.32%	456	 0.51%
  6:	921	 1.04%	1155	 1.30%
  7:	530	 0.60%	1494	 1.69%
  8:	637	 0.72%	1600	 1.81%
  9:	1221	 1.38%	2321	 2.62%
 10:	826	 0.93%	2888	 3.26%
 11:	983	 1.11%	3261	 3.68%
 12:	1300	 1.47%	4434	 5.01%
 13:	1161	 1.31%	4685	 5.29%
 14:	4507	 5.09%	4194	 4.74%
 15:	1765	 1.99%	3531	 3.99%
 16:	9180	10.37%	2971	 3.35%
 17:	2162	 2.44%	30714	34.68%
 18:	2287	 2.58%	0	 0.00%
 19:	2000	 2.26%	0	 0.00%
 20:	58351	65.89%	24122	27.24%

Global route (cpu=0.0s real=0.0s 527.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 524.4M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.3%H 9.1%V) = (6.978e+05um 5.897e+05um) = (303165 159856)
Overflow: 11 = 1 (0.00% H) + 10 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	1	 0.00%	7	 0.01%
--------------------------------------
  0:	9	 0.01%	15	 0.02%
  1:	33	 0.04%	58	 0.07%
  2:	95	 0.11%	177	 0.20%
  3:	409	 0.46%	673	 0.76%
  4:	326	 0.37%	520	 0.59%
  5:	380	 0.43%	718	 0.81%
  6:	982	 1.11%	1545	 1.74%
  7:	617	 0.70%	1847	 2.09%
  8:	703	 0.79%	1829	 2.07%
  9:	1282	 1.45%	2464	 2.78%
 10:	949	 1.07%	2812	 3.18%
 11:	1023	 1.16%	3044	 3.44%
 12:	1298	 1.47%	4022	 4.54%
 13:	1197	 1.35%	4261	 4.81%
 14:	4500	 5.08%	3699	 4.18%
 15:	1827	 2.06%	3212	 3.63%
 16:	9118	10.30%	2831	 3.20%
 17:	2132	 2.41%	30704	34.67%
 18:	2213	 2.50%	0	 0.00%
 19:	1914	 2.16%	0	 0.00%
 20:	57554	64.99%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 524.4M) ***


Total length: 9.648e+05um, number of vias: 126984
M1(H) length: 1.171e+02um, number of vias: 45499
M2(V) length: 1.552e+05um, number of vias: 44944
M3(H) length: 3.282e+05um, number of vias: 19597
M4(V) length: 1.519e+05um, number of vias: 11272
M5(H) length: 1.962e+05um, number of vias: 3653
M6(V) length: 6.074e+04um, number of vias: 1930
M7(H) length: 7.119e+04um, number of vias: 89
M8(V) length: 1.230e+03um
*** Completed Phase 2 route (0:00:00.0 524.4M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=524.4M) ***
Peak Memory Usage was 531.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=524.4M) ***

Extraction called for design 'CHIP' of instances=11104 and nets=15485 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 524.414M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.958  |  0.145  | -2.958  | 17.299  |   N/A   |   N/A   |
|           TNS (ns):|-793.509 |  0.000  |-793.509 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   714   |    0    |   714   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    144 (144)     |   -0.097   |    144 (144)     |
|   max_tran     |     93 (442)     |   -1.122   |     93 (442)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.124%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.0 sec
Total Real time: 7.0 sec
Total Memory Usage: 521.660156 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
Connected to eda25 33166 0
*** Finished dispatch of slaves (cpu=0:00:00.0) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 525.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.1; extra slack 0.1
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=525.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Net FAS/add_104/n7 is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 72
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3572, multi-gpins=9071, moved blk term=12/12

Phase 1a route (0:00:00.0 532.1M):
Est net length = 9.144e+05um = 5.810e+05H + 3.335e+05V
Usage: (13.6%H 8.2%V) = (6.615e+05um 5.290e+05um) = (287377 143414)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 14 = 14 (0.02% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 533.3M):
Usage: (13.6%H 8.2%V) = (6.606e+05um 5.290e+05um) = (287003 143409)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 533.3M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286820 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 533.3M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286821 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 533.8M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286821 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286821 143413)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	5	 0.01%
  2:	1	 0.00%	25	 0.03%
  3:	263	 0.30%	436	 0.49%
  4:	180	 0.20%	270	 0.30%
  5:	284	 0.32%	456	 0.51%
  6:	921	 1.04%	1155	 1.30%
  7:	530	 0.60%	1494	 1.69%
  8:	637	 0.72%	1600	 1.81%
  9:	1221	 1.38%	2321	 2.62%
 10:	826	 0.93%	2888	 3.26%
 11:	983	 1.11%	3261	 3.68%
 12:	1300	 1.47%	4434	 5.01%
 13:	1161	 1.31%	4685	 5.29%
 14:	4507	 5.09%	4194	 4.74%
 15:	1765	 1.99%	3531	 3.99%
 16:	9180	10.37%	2971	 3.35%
 17:	2162	 2.44%	30714	34.68%
 18:	2287	 2.58%	0	 0.00%
 19:	2000	 2.26%	0	 0.00%
 20:	58351	65.89%	24122	27.24%

Global route (cpu=0.0s real=0.0s 532.6M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 529.1M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.3%H 9.1%V) = (6.978e+05um 5.897e+05um) = (303165 159856)
Overflow: 11 = 1 (0.00% H) + 10 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	1	 0.00%	7	 0.01%
--------------------------------------
  0:	9	 0.01%	15	 0.02%
  1:	33	 0.04%	58	 0.07%
  2:	95	 0.11%	177	 0.20%
  3:	409	 0.46%	673	 0.76%
  4:	326	 0.37%	520	 0.59%
  5:	380	 0.43%	718	 0.81%
  6:	982	 1.11%	1545	 1.74%
  7:	617	 0.70%	1847	 2.09%
  8:	703	 0.79%	1829	 2.07%
  9:	1282	 1.45%	2464	 2.78%
 10:	949	 1.07%	2812	 3.18%
 11:	1023	 1.16%	3044	 3.44%
 12:	1298	 1.47%	4022	 4.54%
 13:	1197	 1.35%	4261	 4.81%
 14:	4500	 5.08%	3699	 4.18%
 15:	1827	 2.06%	3212	 3.63%
 16:	9118	10.30%	2831	 3.20%
 17:	2132	 2.41%	30704	34.67%
 18:	2213	 2.50%	0	 0.00%
 19:	1914	 2.16%	0	 0.00%
 20:	57554	64.99%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 527.6M) ***


Total length: 9.648e+05um, number of vias: 126984
M1(H) length: 1.171e+02um, number of vias: 45499
M2(V) length: 1.552e+05um, number of vias: 44944
M3(H) length: 3.282e+05um, number of vias: 19597
M4(V) length: 1.519e+05um, number of vias: 11272
M5(H) length: 1.962e+05um, number of vias: 3653
M6(V) length: 6.074e+04um, number of vias: 1930
M7(H) length: 7.119e+04um, number of vias: 89
M8(V) length: 1.230e+03um
*** Completed Phase 2 route (0:00:00.0 525.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=525.6M) ***
Peak Memory Usage was 536.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=525.6M) ***

Extraction called for design 'CHIP' of instances=11104 and nets=15485 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 525.605M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.958  |
|           TNS (ns):|-793.509 |
|    Violating Paths:|   714   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    144 (144)     |   -0.097   |    144 (144)     |
|   max_tran     |     93 (442)     |   -1.122   |     93 (442)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.126%
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:06, mem = 527.9M **
*** Starting optimizing excluded clock nets MEM= 527.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 527.9M) ***
*** Starting optimizing excluded clock nets MEM= 527.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 527.9M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 44 nets with fixed/cover wires excluded.
Info: 45 clock nets excluded from IPO operation.
** Density before transform = 96.126% **

*** starting 1-st resizing pass: 12264 instances 
*** starting 2-nd resizing pass: 12245 instances 
*** starting 3-rd resizing pass: 152 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 11 Upsize = 0 **
** Density Change = 0.034% **
** Density after transform = 96.092% **
*** Finish transform (0:00:00.0) ***
density before resizing = 96.092%
*info: skip upsize due to density > 0.950
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=528.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 72
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3573, multi-gpins=9073, moved blk term=12/12

Phase 1a route (0:00:00.0 535.1M):
Est net length = 9.145e+05um = 5.810e+05H + 3.335e+05V
Usage: (13.6%H 8.2%V) = (6.615e+05um 5.290e+05um) = (287387 143416)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 14 = 14 (0.02% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 536.3M):
Usage: (13.6%H 8.2%V) = (6.606e+05um 5.290e+05um) = (287013 143411)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 536.3M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286833 143415)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 536.3M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286834 143415)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 536.8M):
Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286834 143415)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.6%H 8.2%V) = (6.602e+05um 5.290e+05um) = (286834 143415)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	5	 0.01%
  2:	1	 0.00%	25	 0.03%
  3:	263	 0.30%	436	 0.49%
  4:	180	 0.20%	271	 0.31%
  5:	284	 0.32%	454	 0.51%
  6:	921	 1.04%	1157	 1.31%
  7:	529	 0.60%	1506	 1.70%
  8:	639	 0.72%	1590	 1.80%
  9:	1219	 1.38%	2318	 2.62%
 10:	829	 0.94%	2889	 3.26%
 11:	982	 1.11%	3249	 3.67%
 12:	1301	 1.47%	4440	 5.01%
 13:	1157	 1.31%	4684	 5.29%
 14:	4511	 5.09%	4207	 4.75%
 15:	1763	 1.99%	3522	 3.98%
 16:	9180	10.37%	2974	 3.36%
 17:	2160	 2.44%	30713	34.68%
 18:	2290	 2.59%	0	 0.00%
 19:	2004	 2.26%	0	 0.00%
 20:	58346	65.88%	24122	27.24%

Global route (cpu=0.0s real=1.0s 535.6M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 532.1M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.3%H 9.1%V) = (6.979e+05um 5.898e+05um) = (303198 159880)
Overflow: 13 = 2 (0.00% H) + 11 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	2	 0.00%	8	 0.01%
--------------------------------------
  0:	8	 0.01%	15	 0.02%
  1:	35	 0.04%	58	 0.07%
  2:	95	 0.11%	177	 0.20%
  3:	409	 0.46%	676	 0.76%
  4:	324	 0.37%	518	 0.58%
  5:	378	 0.43%	711	 0.80%
  6:	983	 1.11%	1559	 1.76%
  7:	619	 0.70%	1845	 2.08%
  8:	715	 0.81%	1820	 2.06%
  9:	1279	 1.44%	2463	 2.78%
 10:	932	 1.05%	2833	 3.20%
 11:	1036	 1.17%	3024	 3.41%
 12:	1289	 1.46%	4010	 4.53%
 13:	1196	 1.35%	4277	 4.83%
 14:	4511	 5.09%	3701	 4.18%
 15:	1818	 2.05%	3207	 3.62%
 16:	9122	10.30%	2833	 3.20%
 17:	2130	 2.41%	30703	34.67%
 18:	2220	 2.51%	0	 0.00%
 19:	1913	 2.16%	0	 0.00%
 20:	57548	64.98%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 530.3M) ***


Total length: 9.648e+05um, number of vias: 127036
M1(H) length: 1.171e+02um, number of vias: 45499
M2(V) length: 1.554e+05um, number of vias: 44937
M3(H) length: 3.281e+05um, number of vias: 19609
M4(V) length: 1.521e+05um, number of vias: 11269
M5(H) length: 1.959e+05um, number of vias: 3682
M6(V) length: 6.041e+04um, number of vias: 1949
M7(H) length: 7.157e+04um, number of vias: 91
M8(V) length: 1.199e+03um
*** Completed Phase 2 route (0:00:00.0 528.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=528.3M) ***
Peak Memory Usage was 539.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=528.3M) ***

Extraction called for design 'CHIP' of instances=11104 and nets=15485 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 528.281M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 527.8M, InitMEM = 527.8M)
Start delay calculation (mem=527.773M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=527.707M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 527.7M, InitMEM = 527.7M)
Start delay calculation (mem=527.707M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=527.707M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:02.0  mem= 527.7M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.22min mem=528.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.949  |
|           TNS (ns):|-795.006 |
|    Violating Paths:|   710   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.094   |    141 (141)     |
|   max_tran     |     96 (448)     |   -1.110   |     96 (448)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.092%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:19, mem = 528.0M **
*info: Start fixing DRV (Mem = 527.96M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (528.0M)
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 426 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=528.0M) ***
*info: There are 16 candidate Buffer cells
*info: There are 18 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.960920
Start fixing design rules ... (0:00:00.0 529.5M)
Done fixing design rule (0:00:00.0 529.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.960920 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 529.5M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    141
*info:   Max tran violations:   448
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    141
*info:   Prev Max tran violations:   448
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (529.5M)
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 426 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=529.5M) ***
Start fixing design rules ... (0:00:00.0 529.5M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Done fixing design rule (0:00:00.0 530.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.960920 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 530.4M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    141
*info:   Max tran violations:   448
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    141
*info:   Prev Max tran violations:   448
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 530.37M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.03min mem=530.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.949  |
|           TNS (ns):|-795.006 |
|    Violating Paths:|   710   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.094   |    141 (141)     |
|   max_tran     |     96 (448)     |   -1.110   |     96 (448)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.092%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:21, mem = 530.4M **
Started binary server on port 45118
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 426 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
Density : 0.9609
Max route overflow : 0.0001
Current slack : -2.949 ns, density : 0.9609  End_Point: FAS/d30_reg_31_/D
Current slack : -2.949 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.949 ns, density : 0.9609  End_Point: FAS/d30_reg_31_/D
Current slack : -2.949 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.908 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.906 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.906 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.906 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.906 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.906 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.906 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.906 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.871 ns, density : 0.9609  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:43.2 mem=541.2M) ***
*** Finished delays update (0:00:43.2 mem=539.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:43.2 mem=539.7M) ***
*** Finished delays update (0:00:43.2 mem=539.7M) ***
** Core optimization cpu=0:00:51.8 real=0:01:35 (4553 evaluations)
*** Done optCritPath (cpu=0:01:35 real=0:01:43 mem=539.69M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.72min real=1.72min mem=537.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.871  |
|           TNS (ns):|-749.689 |
|    Violating Paths:|   703   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    137 (137)     |   -0.094   |    137 (137)     |
|   max_tran     |     96 (448)     |   -1.110   |     96 (448)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.278%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:02:04, mem = 537.7M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -0.013
*** Check timing (0:00:00.0)
Working on reg2reg pathgroup
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 439 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
Density : 0.9628
Max route overflow : 0.0001
Current slack : -0.013 ns, density : 0.9628  End_Point: FAS/BF2II_b00_r_reg_31_/D
Current slack : -0.013 ns, density : 0.9628  Worst_View: av_func_mode_max  End_Point: FAS/BF2II_b00_r_reg_31_/D
Current slack : -0.013 ns, density : 0.9628  End_Point: FAS/BF2II_b00_r_reg_31_/D
Current slack : 0.092 ns, density : 0.9628  Worst_View: av_func_mode_max  End_Point: FAS/BF2II_b00_r_reg_31_/D
Current slack : 0.203 ns, density : 0.9628  Worst_View: av_func_mode_max  End_Point: FAS/fft_d15_q_reg_15_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:00.0 mem=549.1M) ***
*** Finished delays update (0:00:00.0 mem=548.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:00.0 mem=548.9M) ***
*** Finished delays update (0:00:00.0 mem=548.9M) ***
** Core optimization cpu=0:00:00.5 real=0:00:02.0 (42 evaluations)
*** Done optCritPath (cpu=0:00:00.6 real=0:00:09.0 mem=548.95M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.15min mem=546.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.203  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    136 (136)     |   -0.094   |    136 (136)     |
|   max_tran     |     95 (445)     |   -1.110   |     95 (445)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.276%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:14, real = 0:02:14, mem = 546.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:14, real = 0:02:15, mem = 546.1M **
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.871  |  0.203  | -2.871  | 17.299  |   N/A   |   N/A   |
|           TNS (ns):|-749.675 |  0.000  |-749.675 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   702   |    0    |   702   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    136 (136)     |   -0.094   |    136 (136)     |
|   max_tran     |     95 (445)     |   -1.110   |     95 (445)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.276%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:14, real = 0:02:16, mem = 546.1M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=542.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 73
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3586, multi-gpins=9094, moved blk term=12/12

Phase 1a route (0:00:00.0 547.8M):
Est net length = 9.052e+05um = 5.741e+05H + 3.311e+05V
Usage: (13.4%H 8.2%V) = (6.545e+05um 5.266e+05um) = (284331 142751)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 11 = 11 (0.01% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 547.8M):
Usage: (13.4%H 8.2%V) = (6.536e+05um 5.265e+05um) = (283958 142747)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 547.8M):
Usage: (13.4%H 8.2%V) = (6.533e+05um 5.266e+05um) = (283819 142759)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 547.8M):
Usage: (13.4%H 8.2%V) = (6.533e+05um 5.266e+05um) = (283820 142759)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 547.8M):
Usage: (13.4%H 8.2%V) = (6.533e+05um 5.266e+05um) = (283820 142759)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.4%H 8.2%V) = (6.533e+05um 5.266e+05um) = (283820 142759)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	6	 0.01%
  2:	0	 0.00%	24	 0.03%
  3:	256	 0.29%	439	 0.50%
  4:	186	 0.21%	301	 0.34%
  5:	277	 0.31%	443	 0.50%
  6:	897	 1.01%	1175	 1.33%
  7:	491	 0.55%	1516	 1.71%
  8:	577	 0.65%	1566	 1.77%
  9:	1173	 1.32%	2302	 2.60%
 10:	884	 1.00%	2864	 3.23%
 11:	951	 1.07%	3203	 3.62%
 12:	1305	 1.47%	4362	 4.93%
 13:	1275	 1.44%	4599	 5.19%
 14:	4476	 5.05%	4217	 4.76%
 15:	1812	 2.05%	3608	 4.07%
 16:	9101	10.28%	3053	 3.45%
 17:	2153	 2.43%	30762	34.73%
 18:	2289	 2.58%	0	 0.00%
 19:	2034	 2.30%	0	 0.00%
 20:	58422	65.97%	24122	27.24%

Global route (cpu=0.0s real=0.0s 547.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 544.3M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.2%H 9.1%V) = (6.908e+05um 5.871e+05um) = (300138 159162)
Overflow: 13 = 3 (0.00% H) + 10 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	3	 0.00%	9	 0.01%
--------------------------------------
  0:	4	 0.00%	24	 0.03%
  1:	41	 0.05%	61	 0.07%
  2:	86	 0.10%	191	 0.22%
  3:	426	 0.48%	683	 0.77%
  4:	311	 0.35%	499	 0.56%
  5:	362	 0.41%	740	 0.84%
  6:	953	 1.08%	1521	 1.72%
  7:	573	 0.65%	1899	 2.14%
  8:	672	 0.76%	1832	 2.07%
  9:	1239	 1.40%	2315	 2.61%
 10:	970	 1.10%	2846	 3.21%
 11:	968	 1.09%	3009	 3.40%
 12:	1385	 1.56%	3924	 4.43%
 13:	1283	 1.45%	4234	 4.78%
 14:	4499	 5.08%	3710	 4.19%
 15:	1814	 2.05%	3270	 3.69%
 16:	9102	10.28%	2920	 3.30%
 17:	2067	 2.33%	30752	34.72%
 18:	2197	 2.48%	0	 0.00%
 19:	1965	 2.22%	0	 0.00%
 20:	57642	65.09%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 544.3M) ***


Total length: 9.561e+05um, number of vias: 126844
M1(H) length: 1.159e+02um, number of vias: 45495
M2(V) length: 1.548e+05um, number of vias: 44855
M3(H) length: 3.227e+05um, number of vias: 19652
M4(V) length: 1.511e+05um, number of vias: 11217
M5(H) length: 1.968e+05um, number of vias: 3601
M6(V) length: 5.941e+04um, number of vias: 1931
M7(H) length: 6.942e+04um, number of vias: 93
M8(V) length: 1.842e+03um
*** Completed Phase 2 route (0:00:00.0 542.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=542.3M) ***
Peak Memory Usage was 551.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=542.3M) ***

Extraction called for design 'CHIP' of instances=11103 and nets=15497 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 542.324M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.875  |  0.140  | -2.875  | 17.287  |   N/A   |   N/A   |
|           TNS (ns):|-741.024 |  0.000  |-741.024 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   688   |    0    |   688   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.085   |    130 (130)     |
|   max_tran     |     89 (395)     |   -1.125   |     89 (395)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.273%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.0 sec
Total Real time: 7.0 sec
Total Memory Usage: 542.074219 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
Connected to eda25 44232 0
*** Finished dispatch of slaves (cpu=0:00:00.0) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 547.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.2; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.1; extra slack 0.1
*info: Setting setup target slack to 0.200
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=547.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Net FAS/add_83/carry[4] is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 73
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3586, multi-gpins=9094, moved blk term=12/12

Phase 1a route (0:00:00.0 552.5M):
Est net length = 9.052e+05um = 5.741e+05H + 3.311e+05V
Usage: (13.4%H 8.2%V) = (6.545e+05um 5.266e+05um) = (284331 142751)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 11 = 11 (0.01% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 552.5M):
Usage: (13.4%H 8.2%V) = (6.536e+05um 5.265e+05um) = (283958 142747)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 552.5M):
Usage: (13.4%H 8.2%V) = (6.533e+05um 5.266e+05um) = (283819 142759)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 552.5M):
Usage: (13.4%H 8.2%V) = (6.533e+05um 5.266e+05um) = (283820 142759)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 553.0M):
Usage: (13.4%H 8.2%V) = (6.533e+05um 5.266e+05um) = (283820 142759)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.4%H 8.2%V) = (6.533e+05um 5.266e+05um) = (283820 142759)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	6	 0.01%
  2:	0	 0.00%	24	 0.03%
  3:	256	 0.29%	439	 0.50%
  4:	186	 0.21%	301	 0.34%
  5:	277	 0.31%	443	 0.50%
  6:	897	 1.01%	1175	 1.33%
  7:	491	 0.55%	1516	 1.71%
  8:	577	 0.65%	1566	 1.77%
  9:	1173	 1.32%	2302	 2.60%
 10:	884	 1.00%	2864	 3.23%
 11:	951	 1.07%	3203	 3.62%
 12:	1305	 1.47%	4362	 4.93%
 13:	1275	 1.44%	4599	 5.19%
 14:	4476	 5.05%	4217	 4.76%
 15:	1812	 2.05%	3608	 4.07%
 16:	9101	10.28%	3053	 3.45%
 17:	2153	 2.43%	30762	34.73%
 18:	2289	 2.58%	0	 0.00%
 19:	2034	 2.30%	0	 0.00%
 20:	58422	65.97%	24122	27.24%

Global route (cpu=0.0s real=1.0s 553.0M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 549.5M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.2%H 9.1%V) = (6.908e+05um 5.871e+05um) = (300138 159162)
Overflow: 13 = 3 (0.00% H) + 10 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	3	 0.00%	9	 0.01%
--------------------------------------
  0:	4	 0.00%	24	 0.03%
  1:	41	 0.05%	61	 0.07%
  2:	86	 0.10%	191	 0.22%
  3:	426	 0.48%	683	 0.77%
  4:	311	 0.35%	499	 0.56%
  5:	362	 0.41%	740	 0.84%
  6:	953	 1.08%	1521	 1.72%
  7:	573	 0.65%	1899	 2.14%
  8:	672	 0.76%	1832	 2.07%
  9:	1239	 1.40%	2315	 2.61%
 10:	970	 1.10%	2846	 3.21%
 11:	968	 1.09%	3009	 3.40%
 12:	1385	 1.56%	3924	 4.43%
 13:	1283	 1.45%	4234	 4.78%
 14:	4499	 5.08%	3710	 4.19%
 15:	1814	 2.05%	3270	 3.69%
 16:	9102	10.28%	2920	 3.30%
 17:	2067	 2.33%	30752	34.72%
 18:	2197	 2.48%	0	 0.00%
 19:	1965	 2.22%	0	 0.00%
 20:	57642	65.09%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 549.0M) ***


Total length: 9.561e+05um, number of vias: 126844
M1(H) length: 1.159e+02um, number of vias: 45495
M2(V) length: 1.548e+05um, number of vias: 44855
M3(H) length: 3.227e+05um, number of vias: 19652
M4(V) length: 1.511e+05um, number of vias: 11217
M5(H) length: 1.968e+05um, number of vias: 3601
M6(V) length: 5.941e+04um, number of vias: 1931
M7(H) length: 6.942e+04um, number of vias: 93
M8(V) length: 1.842e+03um
*** Completed Phase 2 route (0:00:00.0 547.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=547.0M) ***
Peak Memory Usage was 557.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=547.0M) ***

Extraction called for design 'CHIP' of instances=11103 and nets=15497 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 547.020M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.875  |
|           TNS (ns):|-741.024 |
|    Violating Paths:|   688   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    130 (130)     |   -0.085   |    130 (130)     |
|   max_tran     |     89 (395)     |   -1.125   |     89 (395)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.276%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:07, mem = 547.0M **
*** Starting optimizing excluded clock nets MEM= 547.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 547.0M) ***
*** Starting optimizing excluded clock nets MEM= 547.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 547.0M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 24 io nets excluded
Info: 44 nets with fixed/cover wires excluded.
Info: 45 clock nets excluded from IPO operation.
** Density before transform = 96.276% **

*** starting 1-st resizing pass: 12263 instances 
*** starting 2-nd resizing pass: 12230 instances 
*** starting 3-rd resizing pass: 555 instances 
*** starting 4-th resizing pass: 6 instances 


** Summary: Buffer Deletion = 0 Declone = 6 Downsize = 35 Upsize = 0 **
** Density Change = 0.135% **
** Density after transform = 96.141% **
*** Finish transform (0:00:00.0) ***
density before resizing = 96.141%
*info: skip upsize due to density > 0.950
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=547.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 73
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3583, multi-gpins=9088, moved blk term=12/12

Phase 1a route (0:00:00.0 553.8M):
Est net length = 9.050e+05um = 5.739e+05H + 3.312e+05V
Usage: (13.4%H 8.2%V) = (6.542e+05um 5.265e+05um) = (284239 142736)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 11 = 11 (0.01% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 554.8M):
Usage: (13.4%H 8.2%V) = (6.534e+05um 5.265e+05um) = (283869 142732)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 554.8M):
Usage: (13.4%H 8.2%V) = (6.531e+05um 5.265e+05um) = (283743 142743)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 554.8M):
Usage: (13.4%H 8.2%V) = (6.531e+05um 5.265e+05um) = (283744 142743)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 555.5M):
Usage: (13.4%H 8.2%V) = (6.531e+05um 5.265e+05um) = (283744 142743)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.4%H 8.2%V) = (6.531e+05um 5.265e+05um) = (283744 142743)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	6	 0.01%
  2:	0	 0.00%	23	 0.03%
  3:	256	 0.29%	441	 0.50%
  4:	189	 0.21%	292	 0.33%
  5:	274	 0.31%	447	 0.50%
  6:	900	 1.02%	1177	 1.33%
  7:	507	 0.57%	1510	 1.71%
  8:	553	 0.62%	1577	 1.78%
  9:	1173	 1.32%	2304	 2.60%
 10:	871	 0.98%	2861	 3.23%
 11:	959	 1.08%	3207	 3.62%
 12:	1349	 1.52%	4359	 4.92%
 13:	1236	 1.40%	4592	 5.19%
 14:	4493	 5.07%	4206	 4.75%
 15:	1806	 2.04%	3632	 4.10%
 16:	9111	10.29%	3041	 3.43%
 17:	2152	 2.43%	30765	34.74%
 18:	2260	 2.55%	0	 0.00%
 19:	2044	 2.31%	0	 0.00%
 20:	58426	65.97%	24122	27.24%

Global route (cpu=0.0s real=0.0s 554.4M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 550.9M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.2%H 9.1%V) = (6.907e+05um 5.871e+05um) = (300082 159154)
Overflow: 16 = 4 (0.00% H) + 11 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	1	 0.00%	1	 0.00%
 -1:	3	 0.00%	10	 0.01%
--------------------------------------
  0:	5	 0.01%	17	 0.02%
  1:	43	 0.05%	77	 0.09%
  2:	85	 0.10%	173	 0.20%
  3:	418	 0.47%	701	 0.79%
  4:	294	 0.33%	479	 0.54%
  5:	372	 0.42%	743	 0.84%
  6:	995	 1.12%	1491	 1.68%
  7:	550	 0.62%	1936	 2.19%
  8:	657	 0.74%	1814	 2.05%
  9:	1262	 1.42%	2359	 2.66%
 10:	950	 1.07%	2847	 3.21%
 11:	975	 1.10%	2989	 3.38%
 12:	1416	 1.60%	3929	 4.44%
 13:	1225	 1.38%	4216	 4.76%
 14:	4549	 5.14%	3699	 4.18%
 15:	1814	 2.05%	3298	 3.72%
 16:	9071	10.24%	2905	 3.28%
 17:	2060	 2.33%	30756	34.73%
 18:	2209	 2.49%	0	 0.00%
 19:	1956	 2.21%	0	 0.00%
 20:	57652	65.10%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 549.3M) ***


Total length: 9.558e+05um, number of vias: 126826
M1(H) length: 1.159e+02um, number of vias: 45471
M2(V) length: 1.537e+05um, number of vias: 44833
M3(H) length: 3.231e+05um, number of vias: 19651
M4(V) length: 1.515e+05um, number of vias: 11253
M5(H) length: 1.966e+05um, number of vias: 3594
M6(V) length: 6.011e+04um, number of vias: 1925
M7(H) length: 6.896e+04um, number of vias: 99
M8(V) length: 1.655e+03um
*** Completed Phase 2 route (0:00:00.0 547.3M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=547.3M) ***
Peak Memory Usage was 558.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=547.3M) ***

Extraction called for design 'CHIP' of instances=11097 and nets=15491 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 547.328M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 547.3M, InitMEM = 547.3M)
Start delay calculation (mem=547.328M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=547.266M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 547.3M, InitMEM = 547.3M)
Start delay calculation (mem=547.266M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=547.266M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:02.0  mem= 547.3M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.22min mem=547.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.878  |
|           TNS (ns):|-748.528 |
|    Violating Paths:|   711   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    133 (133)     |   -0.085   |    133 (133)     |
|   max_tran     |     88 (414)     |   -1.112   |     88 (414)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.141%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:21, mem = 547.3M **
*info: Start fixing DRV (Mem = 547.27M) ...
*info: Options = -maxCap -maxTran -maxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (547.3M)
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 439 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=547.3M) ***
*info: There are 16 candidate Buffer cells
*info: There are 18 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.961408
Start fixing design rules ... (0:00:00.0 547.9M)
Done fixing design rule (0:00:00.0 548.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.961408 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 548.0M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    133
*info:   Max tran violations:   414
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    133
*info:   Prev Max tran violations:   414
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (548.0M)
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 439 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=548.0M) ***
Start fixing design rules ... (0:00:00.0 548.0M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Done fixing design rule (0:00:00.0 548.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.961408 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 548.8M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max fanout violations: 0
*info:   Max cap violations:    133
*info:   Max tran violations:   414
*info:   Prev Max fanout violations: 0
*info:   Prev Max cap violations:    133
*info:   Prev Max tran violations:   414
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 548.81M).
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=548.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.878  |
|           TNS (ns):|-748.528 |
|    Violating Paths:|   711   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    133 (133)     |   -0.085   |    133 (133)     |
|   max_tran     |     88 (414)     |   -1.112   |     88 (414)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.141%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:23, mem = 548.8M **
Started binary server on port 56032
*** Starting optCritPath ***
*info: 24 io nets excluded
*info: 45 clock nets excluded
*info: 2 special nets excluded.
*info: 439 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
Density : 0.9614
Max route overflow : 0.0001
Current slack : -2.878 ns, density : 0.9614  End_Point: FAS/d30_reg_31_/D
Current slack : -2.878 ns, density : 0.9614  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.878 ns, density : 0.9614  End_Point: FAS/d30_reg_31_/D
Current slack : -2.878 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9613  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9613  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
Current slack : -2.863 ns, density : 0.9612  Worst_View: av_func_mode_max  End_Point: FAS/d30_reg_31_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:01:01 mem=559.6M) ***
*** Finished delays update (0:01:01 mem=559.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:01:01 mem=559.6M) ***
*** Finished delays update (0:01:01 mem=559.6M) ***
** Core optimization cpu=0:00:35.0 real=0:01:12 (3550 evaluations)
*** Done optCritPath (cpu=0:01:36 real=0:01:18 mem=559.58M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=1.02min real=1.30min mem=557.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.863  |
|           TNS (ns):|-738.414 |
|    Violating Paths:|   706   |
|          All Paths:|  3089   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    133 (133)     |   -0.085   |    133 (133)     |
|   max_tran     |     87 (412)     |   -1.112   |     87 (412)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.181%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:36, real = 0:01:42, mem = 557.6M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:36, real = 0:01:43, mem = 557.6M **
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.863  |  0.145  | -2.863  | 17.290  |   N/A   |   N/A   |
|           TNS (ns):|-738.414 |  0.000  |-738.414 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   706   |    0    |   706   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    133 (133)     |   -0.085   |    133 (133)     |
|   max_tran     |     87 (412)     |   -1.112   |     87 (412)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.181%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:36, real = 0:01:44, mem = 557.6M **
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=553.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 73
There are 45 nets with 1 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 45 prerouted nets with extraSpace.
Number of multi-gpin terms=3591, multi-gpins=9104, moved blk term=12/12

Phase 1a route (0:00:00.0 559.3M):
Est net length = 9.043e+05um = 5.738e+05H + 3.306e+05V
Usage: (13.4%H 8.2%V) = (6.541e+05um 5.259e+05um) = (284180 142579)
Obstruct: 85076 = 42538 (32.4%H) + 42538 (32.4%V)
Overflow: 11 = 11 (0.01% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 559.3M):
Usage: (13.4%H 8.2%V) = (6.533e+05um 5.259e+05um) = (283815 142575)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 559.3M):
Usage: (13.4%H 8.2%V) = (6.530e+05um 5.260e+05um) = (283684 142587)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 559.3M):
Usage: (13.4%H 8.2%V) = (6.530e+05um 5.260e+05um) = (283685 142587)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 559.3M):
Usage: (13.4%H 8.2%V) = (6.530e+05um 5.260e+05um) = (283685 142587)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.4%H 8.2%V) = (6.530e+05um 5.260e+05um) = (283685 142587)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	3	 0.00%	6	 0.01%
  2:	0	 0.00%	23	 0.03%
  3:	262	 0.30%	441	 0.50%
  4:	192	 0.22%	287	 0.32%
  5:	269	 0.30%	452	 0.51%
  6:	896	 1.01%	1174	 1.33%
  7:	489	 0.55%	1488	 1.68%
  8:	565	 0.64%	1580	 1.78%
  9:	1172	 1.32%	2286	 2.58%
 10:	863	 0.97%	2885	 3.26%
 11:	958	 1.08%	3232	 3.65%
 12:	1331	 1.50%	4288	 4.84%
 13:	1247	 1.41%	4658	 5.26%
 14:	4489	 5.07%	4217	 4.76%
 15:	1763	 1.99%	3610	 4.08%
 16:	9158	10.34%	3044	 3.44%
 17:	2211	 2.50%	30769	34.74%
 18:	2252	 2.54%	0	 0.00%
 19:	2069	 2.34%	0	 0.00%
 20:	58373	65.91%	24122	27.24%

Global route (cpu=0.0s real=1.0s 559.3M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 555.8M):
There are 45 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (14.2%H 9.1%V) = (6.905e+05um 5.863e+05um) = (300005 158956)
Overflow: 14 = 4 (0.00% H) + 10 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	4	 0.00%	9	 0.01%
--------------------------------------
  0:	10	 0.01%	19	 0.02%
  1:	43	 0.05%	74	 0.08%
  2:	92	 0.10%	156	 0.18%
  3:	403	 0.46%	697	 0.79%
  4:	308	 0.35%	504	 0.57%
  5:	379	 0.43%	739	 0.83%
  6:	949	 1.07%	1510	 1.71%
  7:	548	 0.62%	1887	 2.13%
  8:	675	 0.76%	1829	 2.07%
  9:	1297	 1.46%	2342	 2.64%
 10:	906	 1.02%	2870	 3.24%
 11:	1005	 1.13%	2985	 3.37%
 12:	1374	 1.55%	3891	 4.39%
 13:	1237	 1.40%	4261	 4.81%
 14:	4538	 5.12%	3717	 4.20%
 15:	1766	 1.99%	3281	 3.70%
 16:	9117	10.29%	2908	 3.28%
 17:	2136	 2.41%	30760	34.73%
 18:	2184	 2.47%	0	 0.00%
 19:	1988	 2.24%	0	 0.00%
 20:	57603	65.04%	24122	27.24%



*** Completed Phase 1 route (0:00:00.0 555.8M) ***


Total length: 9.551e+05um, number of vias: 126752
M1(H) length: 1.160e+02um, number of vias: 45465
M2(V) length: 1.537e+05um, number of vias: 44798
M3(H) length: 3.225e+05um, number of vias: 19653
M4(V) length: 1.513e+05um, number of vias: 11233
M5(H) length: 1.976e+05um, number of vias: 3601
M6(V) length: 5.993e+04um, number of vias: 1909
M7(H) length: 6.837e+04um, number of vias: 93
M8(V) length: 1.549e+03um
*** Completed Phase 2 route (0:00:00.0 553.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=553.8M) ***
Peak Memory Usage was 563.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=553.8M) ***

Extraction called for design 'CHIP' of instances=11094 and nets=15494 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 553.758M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.912  |  0.118  | -2.912  | 17.288  |   N/A   |   N/A   |
|           TNS (ns):|-749.691 |  0.000  |-749.691 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   727   |    0    |   727   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    138 (138)     |   -0.090   |    138 (138)     |
|   max_tran     |     95 (442)     |   -1.075   |     95 (442)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.178%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.0 sec
Total Real time: 7.0 sec
Total Memory Usage: 553.507812 Mbytes
<CMD> saveDesign cts.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory cts.enc.dat exists, rename it to cts.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "cts.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'cts.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file cts.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=553.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=553.6M) ***
Writing DEF file 'cts.enc.dat/CHIP.def.gz', current time is Sun Jan  1 01:20:37 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'cts.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 01:20:37 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1 METAL8 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL8 -crossoverViaTopLayer METAL8 -targetViaBottomLayer METAL1 -nets { VSS VDD }
*** Begin SPECIAL ROUTE on Sun Jan  1 01:21:59 2017 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /net/home/ywtseng/cvsd/hw6
SPECIAL ROUTE ran on machine: eda25 (Linux 3.12.21-gentoo-r1 Xeon 1.60Ghz)

Begin option processing ...
(from .sroute_29452.conf) srouteConnectPowerBump set to false
(from .sroute_29452.conf) routeSelectNet set to "VSS VDD"
(from .sroute_29452.conf) routeSpecial set to true
(from .sroute_29452.conf) srouteConnectBlockPin set to false
(from .sroute_29452.conf) srouteConnectPadPin set to false
(from .sroute_29452.conf) srouteConnectStripe set to false
(from .sroute_29452.conf) srouteCrossoverViaTopLayer set to 8
(from .sroute_29452.conf) srouteFollowCorePinEnd set to 3
(from .sroute_29452.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_29452.conf) sroutePadPinAllPorts set to true
(from .sroute_29452.conf) sroutePreserveExistingRoutes set to true
(from .sroute_29452.conf) srouteTopLayerLimit set to 8
(from .sroute_29452.conf) srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 798.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 674 macros, 183 used
Read in 11094 components
  11058 core components: 0 unplaced, 9473 placed, 1585 fixed
  32 pad components: 0 unplaced, 0 placed, 32 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 24 logical pins
Read in 24 nets
Read in 2 special nets, 2 routed
Read in 22120 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 280
  Number of Followpin connections: 140
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 833.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 74 via definition ...

sroute post-processing starts at Sun Jan  1 01:21:59 2017
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sun Jan  1 01:22:00 2017

sroute post-processing starts at Sun Jan  1 01:22:00 2017
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sun Jan  1 01:22:00 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 9.58 megs
sroute: Total Peak Memory used = 561.77 megs
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:03.0
move report: preRPlace moves 7314 insts, mean move: 6.55 um, max move: 67.16 um
	max move on inst (FAS/add_94/U1_6): (485.76, 636.32) --> (552.92, 636.32)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 7314 insts, mean move: 6.55 um, max move: 67.16 um
	max move on inst (FAS/add_94/U1_6): (485.76, 636.32) --> (552.92, 636.32)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        67.16 um
  inst (FAS/add_94/U1_6) with max move: (485.76, 636.32) -> (552.92, 636.32)
  mean    (X+Y) =         6.55 um
Total instances moved : 7314
*** cpu=0:00:00.0   mem=561.8M  mem(used)=0.0M***
Total net length = 8.619e+05 (5.533e+05 3.086e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 = 97.4 % ( 191 / 196 )
<CMD> verifyConnectivity -type special -noUnroutedNet -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Jan  1 01:23:10 2017

Design Name: CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1167.4100, 1165.2700)
Error Limit = 1000; Warning Limit = 50
Check specified nets
**** 01:23:10 **** Processed 5000 nets (Total 15494)
**** 01:23:10 **** Processed 10000 nets (Total 15494)
**** 01:23:10 **** Processed 15000 nets (Total 15494)
Net VDD: unconnected terminal, special open.
Net VSS: unconnected terminal, special open.
Time Elapsed: 0:00:01.0

Begin Summary 
    4 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    2 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    6 total info(s) created.
End Summary

End Time: Sun Jan  1 01:23:11 2017
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 6 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.094M)

couldn't read file "addIoFiller_tpz.cmd": no such file or directory
<CMD> addIoFiller -cell PFEED20Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED20Z', expected cell with class 'PAD SPACER'.
Added 18 of filler cell 'PFEED20Z' on top side.
Added 18 of filler cell 'PFEED20Z' on left side.
Added 18 of filler cell 'PFEED20Z' on bottom side.
Added 18 of filler cell 'PFEED20Z' on right side.
<CMD> addIoFiller -cell PFEED10Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED10Z', expected cell with class 'PAD SPACER'.
Added 0 of filler cell 'PFEED10Z' on top side.
Added 0 of filler cell 'PFEED10Z' on left side.
Added 0 of filler cell 'PFEED10Z' on bottom side.
Added 0 of filler cell 'PFEED10Z' on right side.
<CMD> addIoFiller -cell PFEED5Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED5Z', expected cell with class 'PAD SPACER'.
Added 0 of filler cell 'PFEED5Z' on top side.
Added 0 of filler cell 'PFEED5Z' on left side.
Added 0 of filler cell 'PFEED5Z' on bottom side.
Added 0 of filler cell 'PFEED5Z' on right side.
<CMD> addIoFiller -cell PFEED1Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED1Z', expected cell with class 'PAD SPACER'.
Added 27 of filler cell 'PFEED1Z' on top side.
Added 27 of filler cell 'PFEED1Z' on left side.
Added 27 of filler cell 'PFEED1Z' on bottom side.
Added 27 of filler cell 'PFEED1Z' on right side.
<CMD> addIoFiller -cell PFEED0_1Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED0_1Z', expected cell with class 'PAD SPACER'.
Added 81 of filler cell 'PFEED0_1Z' on top side.
Added 57 of filler cell 'PFEED0_1Z' on left side.
Added 81 of filler cell 'PFEED0_1Z' on bottom side.
Added 57 of filler cell 'PFEED0_1Z' on right side.
<CMD> addIoFiller -cell PFEED0_01Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED0_01Z', expected cell with class 'PAD SPACER'.
Added 27 of filler cell 'PFEED0_01Z' on top side.
Added 54 of filler cell 'PFEED0_01Z' on left side.
Added 27 of filler cell 'PFEED0_01Z' on bottom side.
Added 54 of filler cell 'PFEED0_01Z' on right side.
<CMD> addIoFiller -cell PFEED0_005Z -prefix IOFILLER -fillAnyGap
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED0_005Z', expected cell with class 'PAD SPACER'.
Added 8 of filler cell 'PFEED0_005Z' on top side.
Added 6 of filler cell 'PFEED0_005Z' on left side.
Added 8 of filler cell 'PFEED0_005Z' on bottom side.
Added 6 of filler cell 'PFEED0_005Z' on right side.
<CMD> redraw
<CMD> selectInst IOFILLER_N_12
<CMD> saveDesign powerroute.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "powerroute.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'powerroute.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file powerroute.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 6 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=561.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=561.9M) ***
Writing DEF file 'powerroute.enc.dat/CHIP.def.gz', current time is Sun Jan  1 01:26:10 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'powerroute.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 01:26:10 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
*** Setting net attribute for specified net group...
*** setAttribute -net {@clock}  -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N31 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N30 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N29 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N28 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N27 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N26 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N25 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N24 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N23 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N22 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N21 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N20 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N19 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N18 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N17 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N16 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N15 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N14 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N13 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N12 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N11 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N10 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N9 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N8 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N7 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N6 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N5 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N4 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N3 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N2 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N1 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N0 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N7 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N6 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N5 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N4 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N3 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N2 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N1 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N0 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L2_N1 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L2_N0 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L1_N0 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i -avoid_detour true -weight 10 -preferred_extra_space 1
*** Total 45 nets has been processed.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=562.0M, init mem=562.0M)
Overlapping with other instance:	2
*info: Placed = 11058
*info: Unplaced = 0
Placement Density:96.18%(254158/264258)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=562.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (44) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=562.0M) ***
	Net clk has less one routable term.

globalDetailRoute

#Start globalDetailRoute on Sun Jan  1 01:28:25 2017
#
#Generating timing graph information, please wait...
#15049 total nets, 44 already routed, 44 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
#Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:05, memory = 560.00 (Mb)
#Done generating timing graph information.
#WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[10] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[11] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[12] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[13] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[14] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[15] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[1] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[2] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[3] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[4] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[5] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[6] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[7] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[8] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[9] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN done in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN freq[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN freq[1] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-976) The step 0.410000 for preferred direction tracks is smaller than the pitch 0.615000 for LAYER METAL7. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_29452.tif.gz ...
#Read in timing information for 24 ports, 11082 instances from timing file .timing_file_29452.tif.gz.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.365
# METAL2       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL3       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL4       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL5       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL6       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL7       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL8       V   Track-Pitch = 1.150    Line-2-Via Pitch = 0.950
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.460.
#Using automatically generated G-grids.
#
#Data preparation is done on Sun Jan  1 01:28:34 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Jan  1 01:28:35 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         962        1879       28561    85.33%
#  Metal 2        V         863        1674       28561    66.67%
#  Metal 3        H         962        1879       28561    66.38%
#  Metal 4        V         863        1675       28561    66.67%
#  Metal 5        H         962        1880       28561    66.38%
#  Metal 6        V         695        1843       28561    73.44%
#  Metal 7        H         773        2068       28561    72.49%
#  Metal 8        V         336         679       28561    66.38%
#  --------------------------------------------------------------
#  Total                   6418      67.84%  228488    70.47%
#
#  45 nets (0.29%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 560.00 (Mb)
#
#start global routing iteration 1...
#
#setting timing driven routing constraints ...
#
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 559.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:03, memory = 575.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:05, memory = 577.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:04, memory = 577.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:58, elapsed time = 00:00:07, memory = 578.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-5)        (6-10)       (11-15)       (16-21)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    720(7.48%)    174(1.81%)     29(0.30%)      8(0.08%)   (9.67%)
#   Metal 3    315(3.27%)      0(0.00%)      0(0.00%)      0(0.00%)   (3.27%)
#   Metal 4     30(0.31%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.31%)
#   Metal 5      3(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1069(1.57%)    174(0.26%)     29(0.04%)      8(0.01%)   (1.88%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 21
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 1082947 um.
#Total half perimeter of net bounding box = 890659 um.
#Total wire length on LAYER METAL1 = 7108 um.
#Total wire length on LAYER METAL2 = 157534 um.
#Total wire length on LAYER METAL3 = 285303 um.
#Total wire length on LAYER METAL4 = 167202 um.
#Total wire length on LAYER METAL5 = 209939 um.
#Total wire length on LAYER METAL6 = 106136 um.
#Total wire length on LAYER METAL7 = 123476 um.
#Total wire length on LAYER METAL8 = 26248 um.
#Total number of vias = 123675
#Up-Via Summary (total 123675):
#           
#-----------------------
#  Metal 1        42718
#  Metal 2        38939
#  Metal 3        18803
#  Metal 4        12540
#  Metal 5         5724
#  Metal 6         3954
#  Metal 7          997
#-----------------------
#                123675 
#
#Max overcon = 21 tracks.
#Total overcon = 1.88%.
#Worst layer Gcell overcon rate = 3.27%.
#Cpu time = 00:00:58
#Elapsed time = 00:00:23
#Increased memory = -1.00 (Mb)
#Total memory = 559.00 (Mb)
#Peak memory = 597.00 (Mb)
#Worst slack with path group effect -3.295796
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 84
#    number of violations = 416
#cpu time = 00:02:26, elapsed time = 00:02:25, memory = 567.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 356
#    number of process antenna violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:03, memory = 567.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 350
#    number of process antenna violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 567.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 2
#    number of process antenna violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:04, memory = 567.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 567.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 567.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 567.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 567.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 567.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 567.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 1063603 um.
#Total half perimeter of net bounding box = 890659 um.
#Total wire length on LAYER METAL1 = 8711 um.
#Total wire length on LAYER METAL2 = 159498 um.
#Total wire length on LAYER METAL3 = 278077 um.
#Total wire length on LAYER METAL4 = 160807 um.
#Total wire length on LAYER METAL5 = 214890 um.
#Total wire length on LAYER METAL6 = 105665 um.
#Total wire length on LAYER METAL7 = 115030 um.
#Total wire length on LAYER METAL8 = 20925 um.
#Total number of vias = 150741
#Up-Via Summary (total 150741):
#           
#-----------------------
#  Metal 1        46277
#  Metal 2        50088
#  Metal 3        25087
#  Metal 4        16863
#  Metal 5         7121
#  Metal 6         4561
#  Metal 7          744
#-----------------------
#                150741 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#
#start routing for process antenna violation fix ...
#Worst slack with path group effect -3.295796
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 565.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 358
#Total wire length = 1063607 um.
#Total half perimeter of net bounding box = 890659 um.
#Total wire length on LAYER METAL1 = 8711 um.
#Total wire length on LAYER METAL2 = 159498 um.
#Total wire length on LAYER METAL3 = 278077 um.
#Total wire length on LAYER METAL4 = 160789 um.
#Total wire length on LAYER METAL5 = 214893 um.
#Total wire length on LAYER METAL6 = 105683 um.
#Total wire length on LAYER METAL7 = 115031 um.
#Total wire length on LAYER METAL8 = 20925 um.
#Total number of vias = 150759
#Up-Via Summary (total 150759):
#           
#-----------------------
#  Metal 1        46277
#  Metal 2        50088
#  Metal 3        25087
#  Metal 4        16873
#  Metal 5         7125
#  Metal 6         4565
#  Metal 7          744
#-----------------------
#                150759 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:02:26
#Elapsed time = 00:02:36
#Increased memory = 6.00 (Mb)
#Total memory = 565.00 (Mb)
#Peak memory = 600.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:24
#Elapsed time = 00:03:07
#Increased memory = 4.00 (Mb)
#Total memory = 565.00 (Mb)
#Peak memory = 600.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 64
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Jan  1 01:31:32 2017
#
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=565.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 24
There are 349 nets with 1 extra space.
There are 9 nets with 2 extra space.
routingBox: (460 410) (2334500 2330030)
coreBox:    (652280 652720) (1682820 1678540)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=3615, multi-gpins=9170, moved blk term=12/12

Phase 1a route (0:00:00.0 569.1M):
Est net length = 9.566e+05um = 5.992e+05H + 3.574e+05V
Usage: (24.8%H 18.9%V) = (6.737e+05um 5.417e+05um) = (292716 146856)
Obstruct: 161738 = 80869 (61.7%H) + 80869 (61.7%V)
Overflow: 843 = 60 (0.12% H) + 783 (1.56% V)

Phase 1b route (0:00:00.0 569.1M):
Usage: (24.8%H 18.9%V) = (6.730e+05um 5.417e+05um) = (292380 146850)
Overflow: 804 = 9 (0.02% H) + 795 (1.58% V)

Phase 1c route (0:00:00.0 569.1M):
Usage: (24.7%H 18.9%V) = (6.724e+05um 5.417e+05um) = (292155 146839)
Overflow: 699 = 9 (0.02% H) + 690 (1.37% V)

Phase 1d route (0:00:00.0 569.1M):
Usage: (24.7%H 18.9%V) = (6.725e+05um 5.418e+05um) = (292196 146867)
Overflow: 638 = 0 (0.00% H) + 638 (1.27% V)

Phase 1e route (0:00:00.0 569.1M):
Usage: (24.8%H 18.9%V) = (6.734e+05um 5.423e+05um) = (292570 147021)
Overflow: 181 = 1 (0.00% H) + 180 (0.36% V)

Phase 1f route (0:00:00.0 569.1M):
Usage: (24.8%H 18.9%V) = (6.737e+05um 5.425e+05um) = (292708 147058)
Overflow: 102 = 0 (0.00% H) + 102 (0.20% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	20	 0.04%
 -1:	0	 0.00%	74	 0.15%
--------------------------------------
  0:	9	 0.02%	959	 1.91%
  1:	20	 0.04%	558	 1.11%
  2:	33	 0.07%	585	 1.16%
  3:	347	 0.69%	1978	 3.94%
  4:	248	 0.49%	2728	 5.43%
  5:	372	 0.74%	405	 0.81%
  6:	781	 1.55%	610	 1.21%
  7:	599	 1.19%	978	 1.95%
  8:	609	 1.21%	1426	 2.84%
  9:	773	 1.54%	2009	 4.00%
 10:	993	 1.98%	2873	 5.72%
 11:	1048	 2.09%	3184	 6.34%
 12:	1155	 2.30%	4276	 8.51%
 13:	1207	 2.40%	3938	 7.84%
 14:	4536	 9.03%	3830	 7.62%
 15:	1691	 3.37%	3131	 6.23%
 16:	9194	18.30%	2480	 4.94%
 17:	2166	 4.31%	11441	22.78%
 18:	2112	 4.20%	0	 0.00%
 19:	2333	 4.64%	280	 0.56%
 20:	20005	39.83%	2468	 4.91%


Global route (cpu=0.0s real=1.0s 569.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 565.6M):
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.8%H 22.2%V) = (7.283e+05um 6.371e+05um) = (316428 172710)
Overflow: 1053 = 37 (0.07% H) + 1016 (2.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -8:	0	 0.00%	1	 0.00%
 -7:	0	 0.00%	2	 0.00%
 -6:	0	 0.00%	10	 0.02%
 -5:	0	 0.00%	37	 0.07%
 -4:	0	 0.00%	89	 0.18%
 -3:	1	 0.00%	121	 0.24%
 -2:	8	 0.02%	190	 0.38%
 -1:	24	 0.05%	244	 0.49%
--------------------------------------
  0:	42	 0.08%	583	 1.16%
  1:	119	 0.24%	600	 1.19%
  2:	195	 0.39%	815	 1.62%
  3:	553	 1.10%	2299	 4.58%
  4:	411	 0.82%	3075	 6.12%
  5:	485	 0.97%	796	 1.58%
  6:	881	 1.75%	1170	 2.33%
  7:	695	 1.38%	1473	 2.93%
  8:	733	 1.46%	1815	 3.61%
  9:	869	 1.73%	2120	 4.22%
 10:	1011	 2.01%	2650	 5.28%
 11:	1113	 2.22%	2682	 5.34%
 12:	1147	 2.28%	3565	 7.10%
 13:	1240	 2.47%	3353	 6.68%
 14:	4609	 9.18%	3299	 6.57%
 15:	1741	 3.47%	2758	 5.49%
 16:	9157	18.23%	2307	 4.59%
 17:	2107	 4.19%	11429	22.75%
 18:	2009	 4.00%	0	 0.00%
 19:	2191	 4.36%	280	 0.56%
 20:	18890	37.61%	2468	 4.91%



*** Completed Phase 1 route (0:00:00.0 565.6M) ***


Total length: 9.902e+05um, number of vias: 139005
M1(H) length: 1.147e+02um, number of vias: 45473
M2(V) length: 1.427e+05um, number of vias: 45227
M3(H) length: 3.019e+05um, number of vias: 23552
M4(V) length: 1.442e+05um, number of vias: 14710
M5(H) length: 2.061e+05um, number of vias: 6445
M6(V) length: 9.208e+04um, number of vias: 3251
M7(H) length: 9.876e+04um, number of vias: 347
M8(V) length: 4.312e+03um
*** Completed Phase 2 route (0:00:00.0 565.6M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=565.6M) ***
Peak Memory Usage was 573.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=565.6M) ***

Extraction called for design 'CHIP' of instances=11740 and nets=15494 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 565.605M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.213  | -0.293  | -3.213  | 17.302  |   N/A   |   N/A   |
|           TNS (ns):|-789.323 | -1.352  |-787.971 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   621   |    8    |   613   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.068   |    128 (128)     |
|   max_tran     |     95 (289)     |   -1.413   |     95 (289)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.178%
Routing Overflow: 0.07% H and 2.02% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.0 sec
Total Real time: 7.0 sec
Total Memory Usage: 565.605469 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 565.6M **
#Created 675 library cell signatures
#Created 15494 NETS and 0 SPECIALNETS signatures
#Created 11741 instance signatures
Begin checking placement ... (start mem=565.6M, init mem=565.6M)
Overlapping with other instance:	2
*info: Placed = 11015
*info: Unplaced = 0
Placement Density:96.18%(254158/264251)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=565.6M)
**ERROR: (ENCOPT-306):	Found placement violations in postRoute mode
*Info*: Fix the placement violations and reroute the design
*Info*: Command refinePlace may be used to fix the placement violations
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 565.6M **
Begin checking placement ... (start mem=565.6M, init mem=565.6M)
Overlapping with other instance:	2
*info: Placed = 11015
*info: Unplaced = 0
Placement Density:96.18%(254158/264251)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=565.6M)
**ERROR: (ENCOPT-306):	Found placement violations in postRoute mode
*Info*: Fix the placement violations and reroute the design
*Info*: Command refinePlace may be used to fix the placement violations
<CMD> selectWire 746.7100 814.3650 786.9300 814.5650 5 {FAS/BF2I_b_ei_n[16]}
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'CHIP' of instances=11740 and nets=15494 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RC_corner
extractDetailRC Option : -outfile ./CHIP_yoIpkL_29452.rcdb.d  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 565.6M)
Creating parasitic data file './CHIP_yoIpkL_29452.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0017% (CPU Time= 0:00:00.0  MEM= 577.1M)
Extracted 20.0017% (CPU Time= 0:00:00.0  MEM= 577.1M)
Extracted 30.0017% (CPU Time= 0:00:00.0  MEM= 577.1M)
Extracted 40.0017% (CPU Time= 0:00:00.0  MEM= 577.1M)
Extracted 50.0017% (CPU Time= 0:00:00.0  MEM= 577.1M)
Extracted 60.0017% (CPU Time= 0:00:00.0  MEM= 577.1M)
Extracted 70.0017% (CPU Time= 0:00:00.0  MEM= 577.1M)
Extracted 80.0017% (CPU Time= 0:00:00.0  MEM= 577.1M)
Extracted 90.0017% (CPU Time= 0:00:00.0  MEM= 577.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 577.1M)
Nr. Extracted Resistors     : 255453
Nr. Extracted Ground Cap.   : 270402
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './CHIP_yoIpkL_29452.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:02.0  MEM: 565.605M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.394  | -2.523  | -3.394  | 17.298  |   N/A   |   N/A   |
|           TNS (ns):| -1027.0 | -56.335 |-970.660 |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|   922   |   59    |   863   |    0    |   N/A   |   N/A   |
|          All Paths:|  3089   |  1542   |  2587   |    5    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    241 (241)     |   -0.120   |    241 (241)     |
|   max_tran     |    178 (874)     |   -2.432   |    178 (874)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 96.178%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.0 sec
Total Real time: 6.0 sec
Total Memory Usage: 571.445312 Mbytes
<CMD> saveDesign routed.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "routed.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'routed.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file routed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 6 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=571.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=571.5M) ***
Writing DEF file 'routed.enc.dat/CHIP.def.gz', current time is Sun Jan  1 01:43:46 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'routed.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 01:43:46 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> getFillerMode -quiet
<CMD> findCoreFillerCells
<CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 6 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 56 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 156 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 363 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 604 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 890 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 2076 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 2076 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:02.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 0 new insts, *** Applied 0 GNC rules.
*INFO: End DRC Checks. (real: 0:00:02.0 ).
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -viaOverlap false -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 613.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
  VERIFY GEOMETRY ...... SubArea : 1 of 9
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  51 Viols.
  VERIFY GEOMETRY ...... Wiring         :  691 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 742 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 9
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 51
  Wiring      : 578
  Antenna     : 0
  Short       : 371
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.0  MEM: 31.4M)

<CMD> verifyProcessAntenna -reportfile CHIP.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: CHIP.antenna.rpt
LEF Macro File: CHIP.antenna.lef
5000 nets processed: 0 violations
10000 nets processed: 0 violations
15000 nets processed: 0 violations
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyConnectivity -type special -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Jan  1 01:48:32 2017

Design Name: CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1167.4100, 1165.2700)
Error Limit = 1000; Warning Limit = 50
Check specified nets
**** 01:48:33 **** Processed 5000 nets (Total 15494)
**** 01:48:33 **** Processed 10000 nets (Total 15494)
**** 01:48:33 **** Processed 15000 nets (Total 15494)
Net VDD: unconnected terminal, special open.
Net VSS: unconnected terminal, special open.
Time Elapsed: 0:00:02.0

Begin Summary 
    4 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    2 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    6 total info(s) created.
End Summary

End Time: Sun Jan  1 01:48:34 2017
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 6 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.031M)

<CMD> saveDesign corefiller.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "corefiller.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'corefiller.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file corefiller.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 1006 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=613.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=613.4M) ***
Writing DEF file 'corefiller.enc.dat/CHIP.def.gz', current time is Sun Jan  1 01:48:53 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'corefiller.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 01:48:53 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> deselectAll
<CMD> selectMarker 252.5900 252.7000 914.8550 912.7500 -1 3 7
<CMD> saveNetlist CHIP.v
Writing Netlist "CHIP.v" ...
<CMD> write_sdf -ideal_clock_network CHIP1.sdf
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 612.1M, InitMEM = 612.1M)
Start delay calculation (mem=612.137M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=612.137M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 612.1M, InitMEM = 612.1M)
Start delay calculation (mem=612.137M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:23.5 real=0:00:00.0 mem=612.137M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 612.1M, InitMEM = 612.1M)
Start delay calculation (mem=612.137M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:02.0 mem=612.137M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 612.1M, InitMEM = 612.1M)
Start delay calculation (mem=612.137M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=612.137M 0)
*** CDM Built up (cpu=0:00:23.5  real=0:00:04.0  mem= 612.1M) ***
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.7
<CMD> defOut -floorplan -netlist -routing CHIP1.def
Writing DEF file 'CHIP1.def', current time is Sun Jan  1 01:50:18 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'CHIP1.def' is written, current time is Sun Jan  1 01:50:18 2017 ...
<CMD> set dbgLefDefOutVersion NULL
<CMD> deselectAll
<CMD> selectInst ipad_data01
<CMD> addMetalFill -layer { METAL1 METAL2 METAL3 METAL4 METAL5 METAL6 METAL7 METAL8 }
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 15447
Clock Nets: 45
************************
Density calculation ...... Slot :   1 of   2
Density calculation ...... Slot :   2 of   2
Density calculation ...... Slot :   1 of   2
Density calculation ...... Slot :   2 of   2
End of Density Calculation : cpu time : 0:00:27.8, real time : 0:00:16.0, peak mem : 737.67 megs
process data during iteration   1 in region   0 of 4.
process data during iteration   1 in region   1 of 4.
process data during iteration   1 in region   2 of 4.
process data during iteration   1 in region   3 of 4.
End metal filling: cpu:  0:00:27.8,  real:  0:00:22.0,  peak mem:  722.02  megs.
child process exited abnormally
child process exited abnormally
child process exited abnormally
invalid command name "%perl"
<CMD> loadECO bondPads.eco
Reading ECO delta file "bondPads.eco" ...
***************** Load ECO Summary *****************
Number of New Nets: 				0
Number of New Instances: 			31
Number of Changed Connections: 			0
Number of Changed Instances: 			0
Number of Deleted Nets: 			0
Number of Deleted Instances: 			0

*** Completed loadECO (cpu=0:00:00.0 real=0:00:00.0 mem=722.8M) ***
<CMD> placeInstance InnerBPad1 -88.8 289.7 R270
<CMD> placeInstance InnerBPad2 -88.8 368.4 R270
<CMD> placeInstance InnerBPad3 -88.8 447.095 R270
<CMD> placeInstance InnerBPad4 -88.8 525.79 R270
<CMD> placeInstance InnerBPad5 -88.8 604.485 R270
<CMD> placeInstance InnerBPad6 -88.8 683.18 R270
<CMD> placeInstance InnerBPad7 -88.8 840.57 R270
<CMD> placeInstance InnerBPad8 1167.41 289.7 R90
<CMD> placeInstance InnerBPad9 1167.41 368.4 R90
<CMD> placeInstance InnerBPad10 1167.41 447.095 R90
<CMD> placeInstance InnerBPad11 1167.41 525.79 R90
<CMD> placeInstance InnerBPad12 1167.41 604.485 R90
<CMD> placeInstance InnerBPad13 1167.41 683.18 R90
<CMD> placeInstance InnerBPad14 1167.41 761.875 R90
<CMD> placeInstance InnerBPad15 1167.41 840.57 R90
<CMD> placeInstance InnerBPad16 289.935 1165.27 R180
<CMD> placeInstance InnerBPad17 368.87 1165.27 R180
<CMD> placeInstance InnerBPad18 447.805 1165.27 R180
<CMD> placeInstance InnerBPad19 526.74 1165.27 R180
<CMD> placeInstance InnerBPad20 605.67 1165.27 R180
<CMD> placeInstance InnerBPad21 684.605 1165.27 R180
<CMD> placeInstance InnerBPad22 763.54 1165.27 R180
<CMD> placeInstance InnerBPad23 842.475 1165.27 R180
<CMD> placeInstance InnerBPad24 289.935 -88.8 R0
<CMD> placeInstance InnerBPad25 368.87 -88.8 R0
<CMD> placeInstance InnerBPad26 447.805 -88.8 R0
<CMD> placeInstance InnerBPad27 526.74 -88.8 R0
<CMD> placeInstance InnerBPad28 605.67 -88.8 R0
<CMD> placeInstance InnerBPad29 684.605 -88.8 R0
<CMD> placeInstance InnerBPad30 763.54 -88.8 R0
<CMD> placeInstance InnerBPad31 842.475 -88.8 R0
<CMD> deselectAll
<CMD> selectInst IOFILLER_S_15
<CMD> saveDesign finish.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "finish.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'finish.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file finish.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 1006 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=722.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=722.8M) ***
Writing DEF file 'finish.enc.dat/CHIP.def.gz', current time is Sun Jan  1 02:02:27 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'finish.enc.dat/CHIP.def.gz' is written, current time is Sun Jan  1 02:02:27 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.

*** Memory Usage v#1 (Current mem = 722.871M, initial mem = 46.102M) ***
--- Ending "Encounter" (totcpu=1:28:12, real=7:31:43, mem=722.9M) ---
