

================================================================
== Vivado HLS Report for 'digitrec'
================================================================
* Date:           Fri Jun 18 23:26:17 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1807|  1807|  1808|  1808|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------+-----+-----+-----+-----+----------+
        |                                    |                     |  Latency  |  Interval | Pipeline |
        |              Instance              |        Module       | min | max | min | max |   Type   |
        +------------------------------------+---------------------+-----+-----+-----+-----+----------+
        |stg_95_digitrec_update_knn_fu_238   |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_96_digitrec_update_knn_fu_245   |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_97_digitrec_update_knn_fu_252   |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_98_digitrec_update_knn_fu_259   |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_99_digitrec_update_knn_fu_266   |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_100_digitrec_update_knn_fu_273  |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_101_digitrec_update_knn_fu_280  |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_102_digitrec_update_knn_fu_287  |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_103_digitrec_update_knn_fu_294  |digitrec_update_knn  |    0|    0|    1|    1| function |
        |stg_104_digitrec_update_knn_fu_301  |digitrec_update_knn  |    0|    0|    1|    1| function |
        |grp_digitrec_knn_vote_fu_308        |digitrec_knn_vote    |    3|    3|    3|    3|   none   |
        +------------------------------------+---------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- MODIFY1  |  1801|  1801|         3|          1|          1|  1800|    yes   |
        +-----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    135|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      34|   1921|
|Memory           |      480|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     73|
|Register         |        -|      -|     561|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      480|      0|     595|   2129|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |      171|      0|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------+---------+-------+----+-----+
    |              Instance              |        Module       | BRAM_18K| DSP48E| FF | LUT |
    +------------------------------------+---------------------+---------+-------+----+-----+
    |grp_digitrec_knn_vote_fu_308        |digitrec_knn_vote    |        0|      0|  34|  111|
    |stg_95_digitrec_update_knn_fu_238   |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_96_digitrec_update_knn_fu_245   |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_97_digitrec_update_knn_fu_252   |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_98_digitrec_update_knn_fu_259   |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_99_digitrec_update_knn_fu_266   |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_100_digitrec_update_knn_fu_273  |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_101_digitrec_update_knn_fu_280  |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_102_digitrec_update_knn_fu_287  |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_103_digitrec_update_knn_fu_294  |digitrec_update_knn  |        0|      0|   0|  181|
    |stg_104_digitrec_update_knn_fu_301  |digitrec_update_knn  |        0|      0|   0|  181|
    +------------------------------------+---------------------+---------+-------+----+-----+
    |Total                               |                     |        0|      0|  34| 1921|
    +------------------------------------+---------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+--------------------------+---------+---+----+-------+-----+------+-------------+
    |       Memory      |          Module          | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------+---------+---+----+-------+-----+------+-------------+
    |training_data_V_U  |digitrec_training_data_V  |      480|  0|   0|  18000|   48|     1|       864000|
    +-------------------+--------------------------+---------+---+----+-------+-----+------+-------------+
    |Total              |                          |      480|  0|   0|  18000|   48|     1|       864000|
    +-------------------+--------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_378_p2          |     +    |      0|  0|  11|          11|           1|
    |tmp_8_1_fu_405_p2    |     +    |      0|  0|  12|          12|          11|
    |tmp_8_2_fu_416_p2    |     +    |      0|  0|  13|          13|          12|
    |tmp_8_3_fu_427_p2    |     +    |      0|  0|  13|          13|          13|
    |tmp_8_4_fu_438_p2    |     +    |      0|  0|  14|          14|          13|
    |tmp_8_5_fu_449_p2    |     +    |      0|  0|  14|          14|          14|
    |tmp_8_6_fu_460_p2    |     +    |      0|  0|  14|          14|          14|
    |tmp_8_7_fu_471_p2    |     +    |      0|  0|  13|          13|          13|
    |tmp_8_8_fu_486_p2    |     +    |      0|  0|  12|          12|          12|
    |tmp_8_9_fu_501_p2    |     +    |      0|  0|  15|          15|          14|
    |exitcond2_fu_372_p2  |   icmp   |      0|  0|   4|          11|           9|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 135|         142|         126|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it2  |   1|          2|    1|          2|
    |i4_reg_227             |  11|          2|   11|         22|
    |knn_set_V_0_0_fu_70    |   6|          2|    6|         12|
    |knn_set_V_1_0_fu_74    |   6|          2|    6|         12|
    |knn_set_V_2_0_fu_78    |   6|          2|    6|         12|
    |knn_set_V_3_0_fu_82    |   6|          2|    6|         12|
    |knn_set_V_4_0_fu_86    |   6|          2|    6|         12|
    |knn_set_V_5_0_fu_90    |   6|          2|    6|         12|
    |knn_set_V_6_0_fu_94    |   6|          2|    6|         12|
    |knn_set_V_7_0_fu_98    |   6|          2|    6|         12|
    |knn_set_V_8_0_fu_102   |   6|          2|    6|         12|
    |knn_set_V_9_0_fu_106   |   6|          2|    6|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  73|         29|   73|        149|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |ap_reg_grp_digitrec_knn_vote_fu_308_ap_start  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                         |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_reg_636_pp0_iter1      |   1|   0|    1|          0|
    |exitcond2_reg_636                             |   1|   0|    1|          0|
    |i4_reg_227                                    |  11|   0|   11|          0|
    |knn_set_V_0_0_fu_70                           |   6|   0|    6|          0|
    |knn_set_V_1_0_fu_74                           |   6|   0|    6|          0|
    |knn_set_V_2_0_fu_78                           |   6|   0|    6|          0|
    |knn_set_V_3_0_fu_82                           |   6|   0|    6|          0|
    |knn_set_V_4_0_fu_86                           |   6|   0|    6|          0|
    |knn_set_V_5_0_fu_90                           |   6|   0|    6|          0|
    |knn_set_V_6_0_fu_94                           |   6|   0|    6|          0|
    |knn_set_V_7_0_fu_98                           |   6|   0|    6|          0|
    |knn_set_V_8_0_fu_102                          |   6|   0|    6|          0|
    |knn_set_V_9_0_fu_106                          |   6|   0|    6|          0|
    |training_data_V_load_1_reg_700                |  48|   0|   48|          0|
    |training_data_V_load_2_reg_705                |  48|   0|   48|          0|
    |training_data_V_load_3_reg_710                |  48|   0|   48|          0|
    |training_data_V_load_4_reg_715                |  48|   0|   48|          0|
    |training_data_V_load_5_reg_720                |  48|   0|   48|          0|
    |training_data_V_load_6_reg_725                |  48|   0|   48|          0|
    |training_data_V_load_7_reg_730                |  48|   0|   48|          0|
    |training_data_V_load_8_reg_735                |  48|   0|   48|          0|
    |training_data_V_load_9_reg_740                |  48|   0|   48|          0|
    |training_data_V_load_reg_695                  |  48|   0|   48|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 561|   0|  561|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_done    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   digitrec   | return value |
|ap_return  | out |    4| ap_ctrl_hs |   digitrec   | return value |
|input_V    |  in |   49|   ap_none  |    input_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
.preheader17.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 0), !map !74

ST_1: stg_8 [1/1] 0.00ns
.preheader17.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i49 %input_V), !map !80

ST_1: stg_9 [1/1] 0.00ns
.preheader17.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @digitrec_str) nounwind

ST_1: input_V_read [1/1] 0.00ns
.preheader17.preheader:3  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

ST_1: knn_set_V_0_0 [1/1] 0.00ns
.preheader17.preheader:4  %knn_set_V_0_0 = alloca i6, align 1

ST_1: knn_set_V_1_0 [1/1] 0.00ns
.preheader17.preheader:5  %knn_set_V_1_0 = alloca i6, align 1

ST_1: knn_set_V_2_0 [1/1] 0.00ns
.preheader17.preheader:6  %knn_set_V_2_0 = alloca i6, align 1

ST_1: knn_set_V_3_0 [1/1] 0.00ns
.preheader17.preheader:7  %knn_set_V_3_0 = alloca i6, align 1

ST_1: knn_set_V_4_0 [1/1] 0.00ns
.preheader17.preheader:8  %knn_set_V_4_0 = alloca i6, align 1

ST_1: knn_set_V_5_0 [1/1] 0.00ns
.preheader17.preheader:9  %knn_set_V_5_0 = alloca i6, align 1

ST_1: knn_set_V_6_0 [1/1] 0.00ns
.preheader17.preheader:10  %knn_set_V_6_0 = alloca i6, align 1

ST_1: knn_set_V_7_0 [1/1] 0.00ns
.preheader17.preheader:11  %knn_set_V_7_0 = alloca i6, align 1

ST_1: knn_set_V_8_0 [1/1] 0.00ns
.preheader17.preheader:12  %knn_set_V_8_0 = alloca i6, align 1

ST_1: knn_set_V_9_0 [1/1] 0.00ns
.preheader17.preheader:13  %knn_set_V_9_0 = alloca i6, align 1

ST_1: stg_21 [1/1] 0.00ns
.preheader17.preheader:14  store i6 -14, i6* %knn_set_V_0_0, align 1

ST_1: stg_22 [1/1] 0.00ns
.preheader17.preheader:15  store i6 -14, i6* %knn_set_V_1_0, align 1

ST_1: stg_23 [1/1] 0.00ns
.preheader17.preheader:16  store i6 -14, i6* %knn_set_V_2_0, align 1

ST_1: stg_24 [1/1] 0.00ns
.preheader17.preheader:17  store i6 -14, i6* %knn_set_V_3_0, align 1

ST_1: stg_25 [1/1] 0.00ns
.preheader17.preheader:18  store i6 -14, i6* %knn_set_V_4_0, align 1

ST_1: stg_26 [1/1] 0.00ns
.preheader17.preheader:19  store i6 -14, i6* %knn_set_V_5_0, align 1

ST_1: stg_27 [1/1] 0.00ns
.preheader17.preheader:20  store i6 -14, i6* %knn_set_V_6_0, align 1

ST_1: stg_28 [1/1] 0.00ns
.preheader17.preheader:21  store i6 -14, i6* %knn_set_V_7_0, align 1

ST_1: stg_29 [1/1] 0.00ns
.preheader17.preheader:22  store i6 -14, i6* %knn_set_V_8_0, align 1

ST_1: stg_30 [1/1] 0.00ns
.preheader17.preheader:23  store i6 -14, i6* %knn_set_V_9_0, align 1

ST_1: stg_31 [1/1] 1.57ns
.preheader17.preheader:24  br label %.preheader


 <State 2>: 4.35ns
ST_2: i4 [1/1] 0.00ns
.preheader:0  %i4 = phi i11 [ %i, %0 ], [ 0, %.preheader17.preheader ]

ST_2: exitcond2 [1/1] 2.11ns
.preheader:1  %exitcond2 = icmp eq i11 %i4, -248

ST_2: i [1/1] 1.84ns
.preheader:2  %i = add i11 %i4, 1

ST_2: stg_35 [1/1] 0.00ns
.preheader:3  br i1 %exitcond2, label %1, label %0

ST_2: i4_cast4 [1/1] 0.00ns
:0  %i4_cast4 = zext i11 %i4 to i15

ST_2: i4_cast3 [1/1] 0.00ns
:1  %i4_cast3 = zext i11 %i4 to i14

ST_2: i4_cast3_cast7 [1/1] 0.00ns
:2  %i4_cast3_cast7 = zext i11 %i4 to i12

ST_2: i4_cast3_cast [1/1] 0.00ns
:3  %i4_cast3_cast = zext i11 %i4 to i13

ST_2: tmp_9 [1/1] 0.00ns
:8  %tmp_9 = zext i11 %i4 to i64

ST_2: training_data_V_addr [1/1] 0.00ns
:9  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9

ST_2: training_data_V_load [2/2] 2.39ns
:10  %training_data_V_load = load i48* %training_data_V_addr, align 8

ST_2: tmp_8_1 [1/1] 1.84ns
:12  %tmp_8_1 = add i12 %i4_cast3_cast7, 1800

ST_2: tmp_9_1 [1/1] 0.00ns
:13  %tmp_9_1 = zext i12 %tmp_8_1 to i64

ST_2: training_data_V_addr_1 [1/1] 0.00ns
:14  %training_data_V_addr_1 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_1

ST_2: training_data_V_load_1 [2/2] 2.39ns
:15  %training_data_V_load_1 = load i48* %training_data_V_addr_1, align 8

ST_2: tmp_8_2 [1/1] 1.96ns
:17  %tmp_8_2 = add i13 %i4_cast3_cast, 3600

ST_2: tmp_9_2 [1/1] 0.00ns
:18  %tmp_9_2 = zext i13 %tmp_8_2 to i64

ST_2: training_data_V_addr_2 [1/1] 0.00ns
:19  %training_data_V_addr_2 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_2

ST_2: training_data_V_load_2 [2/2] 2.39ns
:20  %training_data_V_load_2 = load i48* %training_data_V_addr_2, align 8

ST_2: tmp_8_3 [1/1] 1.96ns
:22  %tmp_8_3 = add i13 %i4_cast3_cast, -2792

ST_2: tmp_9_3 [1/1] 0.00ns
:23  %tmp_9_3 = zext i13 %tmp_8_3 to i64

ST_2: training_data_V_addr_3 [1/1] 0.00ns
:24  %training_data_V_addr_3 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_3

ST_2: training_data_V_load_3 [2/2] 2.39ns
:25  %training_data_V_load_3 = load i48* %training_data_V_addr_3, align 8

ST_2: tmp_8_4 [1/1] 1.96ns
:27  %tmp_8_4 = add i14 %i4_cast3, 7200

ST_2: tmp_9_4 [1/1] 0.00ns
:28  %tmp_9_4 = zext i14 %tmp_8_4 to i64

ST_2: training_data_V_addr_4 [1/1] 0.00ns
:29  %training_data_V_addr_4 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_4

ST_2: training_data_V_load_4 [2/2] 2.39ns
:30  %training_data_V_load_4 = load i48* %training_data_V_addr_4, align 8

ST_2: tmp_8_5 [1/1] 1.96ns
:32  %tmp_8_5 = add i14 %i4_cast3, -7384

ST_2: tmp_9_5 [1/1] 0.00ns
:33  %tmp_9_5 = zext i14 %tmp_8_5 to i64

ST_2: training_data_V_addr_5 [1/1] 0.00ns
:34  %training_data_V_addr_5 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_5

ST_2: training_data_V_load_5 [2/2] 2.39ns
:35  %training_data_V_load_5 = load i48* %training_data_V_addr_5, align 8

ST_2: tmp_8_6 [1/1] 1.96ns
:37  %tmp_8_6 = add i14 %i4_cast3, -5584

ST_2: tmp_9_6 [1/1] 0.00ns
:38  %tmp_9_6 = zext i14 %tmp_8_6 to i64

ST_2: training_data_V_addr_6 [1/1] 0.00ns
:39  %training_data_V_addr_6 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_6

ST_2: training_data_V_load_6 [2/2] 2.39ns
:40  %training_data_V_load_6 = load i48* %training_data_V_addr_6, align 8

ST_2: tmp_8_7 [1/1] 1.96ns
:42  %tmp_8_7 = add i13 %i4_cast3_cast, -3784

ST_2: tmp_8_7_cast6 [1/1] 0.00ns
:43  %tmp_8_7_cast6 = sext i13 %tmp_8_7 to i14

ST_2: tmp_9_7 [1/1] 0.00ns
:44  %tmp_9_7 = zext i14 %tmp_8_7_cast6 to i64

ST_2: training_data_V_addr_7 [1/1] 0.00ns
:45  %training_data_V_addr_7 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_7

ST_2: training_data_V_load_7 [2/2] 2.39ns
:46  %training_data_V_load_7 = load i48* %training_data_V_addr_7, align 8

ST_2: tmp_8_8 [1/1] 1.84ns
:48  %tmp_8_8 = add i12 %i4_cast3_cast7, -1984

ST_2: tmp_8_8_cast5 [1/1] 0.00ns
:49  %tmp_8_8_cast5 = sext i12 %tmp_8_8 to i14

ST_2: tmp_9_8 [1/1] 0.00ns
:50  %tmp_9_8 = zext i14 %tmp_8_8_cast5 to i64

ST_2: training_data_V_addr_8 [1/1] 0.00ns
:51  %training_data_V_addr_8 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_8

ST_2: training_data_V_load_8 [2/2] 2.39ns
:52  %training_data_V_load_8 = load i48* %training_data_V_addr_8, align 8

ST_2: tmp_8_9 [1/1] 1.96ns
:54  %tmp_8_9 = add i15 %i4_cast4, 16200

ST_2: tmp_9_9 [1/1] 0.00ns
:55  %tmp_9_9 = zext i15 %tmp_8_9 to i64

ST_2: training_data_V_addr_9 [1/1] 0.00ns
:56  %training_data_V_addr_9 = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_9_9

ST_2: training_data_V_load_9 [2/2] 2.39ns
:57  %training_data_V_load_9 = load i48* %training_data_V_addr_9, align 8


 <State 3>: 2.39ns
ST_3: training_data_V_load [1/2] 2.39ns
:10  %training_data_V_load = load i48* %training_data_V_addr, align 8

ST_3: training_data_V_load_1 [1/2] 2.39ns
:15  %training_data_V_load_1 = load i48* %training_data_V_addr_1, align 8

ST_3: training_data_V_load_2 [1/2] 2.39ns
:20  %training_data_V_load_2 = load i48* %training_data_V_addr_2, align 8

ST_3: training_data_V_load_3 [1/2] 2.39ns
:25  %training_data_V_load_3 = load i48* %training_data_V_addr_3, align 8

ST_3: training_data_V_load_4 [1/2] 2.39ns
:30  %training_data_V_load_4 = load i48* %training_data_V_addr_4, align 8

ST_3: training_data_V_load_5 [1/2] 2.39ns
:35  %training_data_V_load_5 = load i48* %training_data_V_addr_5, align 8

ST_3: training_data_V_load_6 [1/2] 2.39ns
:40  %training_data_V_load_6 = load i48* %training_data_V_addr_6, align 8

ST_3: training_data_V_load_7 [1/2] 2.39ns
:46  %training_data_V_load_7 = load i48* %training_data_V_addr_7, align 8

ST_3: training_data_V_load_8 [1/2] 2.39ns
:52  %training_data_V_load_8 = load i48* %training_data_V_addr_8, align 8

ST_3: training_data_V_load_9 [1/2] 2.39ns
:57  %training_data_V_load_9 = load i48* %training_data_V_addr_9, align 8


 <State 4>: 10.65ns
ST_4: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

ST_4: stg_92 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_4: tmp_s [1/1] 0.00ns
:6  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4)

ST_4: stg_94 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_4: stg_95 [1/1] 10.65ns
:11  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load, i6* %knn_set_V_0_0)

ST_4: stg_96 [1/1] 10.65ns
:16  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_1, i6* %knn_set_V_1_0)

ST_4: stg_97 [1/1] 10.65ns
:21  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_2, i6* %knn_set_V_2_0)

ST_4: stg_98 [1/1] 10.65ns
:26  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_3, i6* %knn_set_V_3_0)

ST_4: stg_99 [1/1] 10.65ns
:31  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_4, i6* %knn_set_V_4_0)

ST_4: stg_100 [1/1] 10.65ns
:36  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_5, i6* %knn_set_V_5_0)

ST_4: stg_101 [1/1] 10.65ns
:41  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_6, i6* %knn_set_V_6_0)

ST_4: stg_102 [1/1] 10.65ns
:47  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_7, i6* %knn_set_V_7_0)

ST_4: stg_103 [1/1] 10.65ns
:53  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_8, i6* %knn_set_V_8_0)

ST_4: stg_104 [1/1] 10.65ns
:58  call fastcc void @digitrec_update_knn(i49 %input_V_read, i48 %training_data_V_load_9, i6* %knn_set_V_9_0)

ST_4: empty_2 [1/1] 0.00ns
:59  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_s)

ST_4: stg_106 [1/1] 0.00ns
:60  br label %.preheader


 <State 5>: 8.55ns
ST_5: knn_set_V_0_0_load [1/1] 0.00ns
:0  %knn_set_V_0_0_load = load i6* %knn_set_V_0_0, align 1

ST_5: knn_set_V_1_0_load [1/1] 0.00ns
:1  %knn_set_V_1_0_load = load i6* %knn_set_V_1_0, align 1

ST_5: knn_set_V_2_0_load [1/1] 0.00ns
:2  %knn_set_V_2_0_load = load i6* %knn_set_V_2_0, align 1

ST_5: knn_set_V_3_0_load [1/1] 0.00ns
:3  %knn_set_V_3_0_load = load i6* %knn_set_V_3_0, align 1

ST_5: knn_set_V_4_0_load [1/1] 0.00ns
:4  %knn_set_V_4_0_load = load i6* %knn_set_V_4_0, align 1

ST_5: knn_set_V_5_0_load [1/1] 0.00ns
:5  %knn_set_V_5_0_load = load i6* %knn_set_V_5_0, align 1

ST_5: knn_set_V_6_0_load [1/1] 0.00ns
:6  %knn_set_V_6_0_load = load i6* %knn_set_V_6_0, align 1

ST_5: knn_set_V_7_0_load [1/1] 0.00ns
:7  %knn_set_V_7_0_load = load i6* %knn_set_V_7_0, align 1

ST_5: knn_set_V_8_0_load [1/1] 0.00ns
:8  %knn_set_V_8_0_load = load i6* %knn_set_V_8_0, align 1

ST_5: knn_set_V_9_0_load [1/1] 0.00ns
:9  %knn_set_V_9_0_load = load i6* %knn_set_V_9_0, align 1

ST_5: agg_result_V_s [2/2] 8.55ns
:10  %agg_result_V_s = call fastcc i4 @digitrec_knn_vote(i6 %knn_set_V_0_0_load, i6 %knn_set_V_1_0_load, i6 %knn_set_V_2_0_load, i6 %knn_set_V_3_0_load, i6 %knn_set_V_4_0_load, i6 %knn_set_V_5_0_load, i6 %knn_set_V_6_0_load, i6 %knn_set_V_7_0_load, i6 %knn_set_V_8_0_load, i6 %knn_set_V_9_0_load)


 <State 6>: 8.55ns
ST_6: agg_result_V_s [1/2] 8.55ns
:10  %agg_result_V_s = call fastcc i4 @digitrec_knn_vote(i6 %knn_set_V_0_0_load, i6 %knn_set_V_1_0_load, i6 %knn_set_V_2_0_load, i6 %knn_set_V_3_0_load, i6 %knn_set_V_4_0_load, i6 %knn_set_V_5_0_load, i6 %knn_set_V_6_0_load, i6 %knn_set_V_7_0_load, i6 %knn_set_V_8_0_load, i6 %knn_set_V_9_0_load)

ST_6: stg_119 [1/1] 0.00ns
:11  ret i4 %agg_result_V_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7                  (specbitsmap      ) [ 0000000]
stg_8                  (specbitsmap      ) [ 0000000]
stg_9                  (spectopmodule    ) [ 0000000]
input_V_read           (read             ) [ 0011100]
knn_set_V_0_0          (alloca           ) [ 0111110]
knn_set_V_1_0          (alloca           ) [ 0111110]
knn_set_V_2_0          (alloca           ) [ 0111110]
knn_set_V_3_0          (alloca           ) [ 0111110]
knn_set_V_4_0          (alloca           ) [ 0111110]
knn_set_V_5_0          (alloca           ) [ 0111110]
knn_set_V_6_0          (alloca           ) [ 0111110]
knn_set_V_7_0          (alloca           ) [ 0111110]
knn_set_V_8_0          (alloca           ) [ 0111110]
knn_set_V_9_0          (alloca           ) [ 0111110]
stg_21                 (store            ) [ 0000000]
stg_22                 (store            ) [ 0000000]
stg_23                 (store            ) [ 0000000]
stg_24                 (store            ) [ 0000000]
stg_25                 (store            ) [ 0000000]
stg_26                 (store            ) [ 0000000]
stg_27                 (store            ) [ 0000000]
stg_28                 (store            ) [ 0000000]
stg_29                 (store            ) [ 0000000]
stg_30                 (store            ) [ 0000000]
stg_31                 (br               ) [ 0111100]
i4                     (phi              ) [ 0010000]
exitcond2              (icmp             ) [ 0011100]
i                      (add              ) [ 0111100]
stg_35                 (br               ) [ 0000000]
i4_cast4               (zext             ) [ 0000000]
i4_cast3               (zext             ) [ 0000000]
i4_cast3_cast7         (zext             ) [ 0000000]
i4_cast3_cast          (zext             ) [ 0000000]
tmp_9                  (zext             ) [ 0000000]
training_data_V_addr   (getelementptr    ) [ 0011000]
tmp_8_1                (add              ) [ 0000000]
tmp_9_1                (zext             ) [ 0000000]
training_data_V_addr_1 (getelementptr    ) [ 0011000]
tmp_8_2                (add              ) [ 0000000]
tmp_9_2                (zext             ) [ 0000000]
training_data_V_addr_2 (getelementptr    ) [ 0011000]
tmp_8_3                (add              ) [ 0000000]
tmp_9_3                (zext             ) [ 0000000]
training_data_V_addr_3 (getelementptr    ) [ 0011000]
tmp_8_4                (add              ) [ 0000000]
tmp_9_4                (zext             ) [ 0000000]
training_data_V_addr_4 (getelementptr    ) [ 0011000]
tmp_8_5                (add              ) [ 0000000]
tmp_9_5                (zext             ) [ 0000000]
training_data_V_addr_5 (getelementptr    ) [ 0011000]
tmp_8_6                (add              ) [ 0000000]
tmp_9_6                (zext             ) [ 0000000]
training_data_V_addr_6 (getelementptr    ) [ 0011000]
tmp_8_7                (add              ) [ 0000000]
tmp_8_7_cast6          (sext             ) [ 0000000]
tmp_9_7                (zext             ) [ 0000000]
training_data_V_addr_7 (getelementptr    ) [ 0011000]
tmp_8_8                (add              ) [ 0000000]
tmp_8_8_cast5          (sext             ) [ 0000000]
tmp_9_8                (zext             ) [ 0000000]
training_data_V_addr_8 (getelementptr    ) [ 0011000]
tmp_8_9                (add              ) [ 0000000]
tmp_9_9                (zext             ) [ 0000000]
training_data_V_addr_9 (getelementptr    ) [ 0011000]
training_data_V_load   (load             ) [ 0010100]
training_data_V_load_1 (load             ) [ 0010100]
training_data_V_load_2 (load             ) [ 0010100]
training_data_V_load_3 (load             ) [ 0010100]
training_data_V_load_4 (load             ) [ 0010100]
training_data_V_load_5 (load             ) [ 0010100]
training_data_V_load_6 (load             ) [ 0010100]
training_data_V_load_7 (load             ) [ 0010100]
training_data_V_load_8 (load             ) [ 0010100]
training_data_V_load_9 (load             ) [ 0010100]
empty                  (speclooptripcount) [ 0000000]
stg_92                 (specloopname     ) [ 0000000]
tmp_s                  (specregionbegin  ) [ 0000000]
stg_94                 (specpipeline     ) [ 0000000]
stg_95                 (call             ) [ 0000000]
stg_96                 (call             ) [ 0000000]
stg_97                 (call             ) [ 0000000]
stg_98                 (call             ) [ 0000000]
stg_99                 (call             ) [ 0000000]
stg_100                (call             ) [ 0000000]
stg_101                (call             ) [ 0000000]
stg_102                (call             ) [ 0000000]
stg_103                (call             ) [ 0000000]
stg_104                (call             ) [ 0000000]
empty_2                (specregionend    ) [ 0000000]
stg_106                (br               ) [ 0111100]
knn_set_V_0_0_load     (load             ) [ 0000001]
knn_set_V_1_0_load     (load             ) [ 0000001]
knn_set_V_2_0_load     (load             ) [ 0000001]
knn_set_V_3_0_load     (load             ) [ 0000001]
knn_set_V_4_0_load     (load             ) [ 0000001]
knn_set_V_5_0_load     (load             ) [ 0000001]
knn_set_V_6_0_load     (load             ) [ 0000001]
knn_set_V_7_0_load     (load             ) [ 0000001]
knn_set_V_8_0_load     (load             ) [ 0000001]
knn_set_V_9_0_load     (load             ) [ 0000001]
agg_result_V_s         (call             ) [ 0000000]
stg_119                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="training_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_data_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_update_knn"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_knn_vote"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="knn_set_V_0_0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V_0_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="knn_set_V_1_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V_1_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="knn_set_V_2_0_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V_2_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="knn_set_V_3_0_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V_3_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="knn_set_V_4_0_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V_4_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="knn_set_V_5_0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V_5_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="knn_set_V_6_0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V_6_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="knn_set_V_7_0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V_7_0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="knn_set_V_8_0_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V_8_0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="knn_set_V_9_0_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="knn_set_V_9_0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="49" slack="0"/>
<pin id="112" dir="0" index="1" bw="49" slack="0"/>
<pin id="113" dir="1" index="2" bw="49" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="training_data_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="48" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="15" slack="0"/>
<pin id="125" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="135" dir="0" index="3" bw="15" slack="0"/>
<pin id="136" dir="0" index="4" bw="48" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="15" slack="0"/>
<pin id="147" dir="0" index="7" bw="48" slack="2147483647"/>
<pin id="157" dir="0" index="9" bw="15" slack="0"/>
<pin id="158" dir="0" index="10" bw="48" slack="2147483647"/>
<pin id="168" dir="0" index="12" bw="15" slack="0"/>
<pin id="169" dir="0" index="13" bw="48" slack="2147483647"/>
<pin id="179" dir="0" index="15" bw="15" slack="0"/>
<pin id="180" dir="0" index="16" bw="48" slack="2147483647"/>
<pin id="190" dir="0" index="18" bw="15" slack="0"/>
<pin id="191" dir="0" index="19" bw="48" slack="2147483647"/>
<pin id="201" dir="0" index="21" bw="15" slack="0"/>
<pin id="202" dir="0" index="22" bw="48" slack="2147483647"/>
<pin id="212" dir="0" index="24" bw="15" slack="0"/>
<pin id="213" dir="0" index="25" bw="48" slack="2147483647"/>
<pin id="223" dir="0" index="27" bw="15" slack="0"/>
<pin id="224" dir="0" index="28" bw="48" slack="2147483647"/>
<pin id="126" dir="1" index="2" bw="48" slack="1"/>
<pin id="137" dir="1" index="5" bw="48" slack="1"/>
<pin id="148" dir="1" index="8" bw="48" slack="1"/>
<pin id="159" dir="1" index="11" bw="48" slack="1"/>
<pin id="170" dir="1" index="14" bw="48" slack="1"/>
<pin id="181" dir="1" index="17" bw="48" slack="1"/>
<pin id="192" dir="1" index="20" bw="48" slack="1"/>
<pin id="203" dir="1" index="23" bw="48" slack="1"/>
<pin id="214" dir="1" index="26" bw="48" slack="1"/>
<pin id="225" dir="1" index="29" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_data_V_load/2 training_data_V_load_1/2 training_data_V_load_2/2 training_data_V_load_3/2 training_data_V_load_4/2 training_data_V_load_5/2 training_data_V_load_6/2 training_data_V_load_7/2 training_data_V_load_8/2 training_data_V_load_9/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="training_data_V_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="48" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="training_data_V_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="48" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="13" slack="0"/>
<pin id="143" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr_2/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="training_data_V_addr_3_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="48" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="13" slack="0"/>
<pin id="154" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr_3/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="training_data_V_addr_4_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="48" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="14" slack="0"/>
<pin id="165" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr_4/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="training_data_V_addr_5_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="48" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="14" slack="0"/>
<pin id="176" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr_5/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="training_data_V_addr_6_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="48" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="14" slack="0"/>
<pin id="187" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr_6/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="training_data_V_addr_7_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="48" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="14" slack="0"/>
<pin id="198" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr_7/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="training_data_V_addr_8_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="48" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="14" slack="0"/>
<pin id="209" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr_8/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="training_data_V_addr_9_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="48" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="15" slack="0"/>
<pin id="220" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_V_addr_9/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i4_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="1"/>
<pin id="229" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i4_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="stg_95_digitrec_update_knn_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="49" slack="3"/>
<pin id="241" dir="0" index="2" bw="48" slack="1"/>
<pin id="242" dir="0" index="3" bw="6" slack="3"/>
<pin id="243" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_95/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="stg_96_digitrec_update_knn_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="49" slack="3"/>
<pin id="248" dir="0" index="2" bw="48" slack="1"/>
<pin id="249" dir="0" index="3" bw="6" slack="3"/>
<pin id="250" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_96/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="stg_97_digitrec_update_knn_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="49" slack="3"/>
<pin id="255" dir="0" index="2" bw="48" slack="1"/>
<pin id="256" dir="0" index="3" bw="6" slack="3"/>
<pin id="257" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_97/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="stg_98_digitrec_update_knn_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="49" slack="3"/>
<pin id="262" dir="0" index="2" bw="48" slack="1"/>
<pin id="263" dir="0" index="3" bw="6" slack="3"/>
<pin id="264" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_98/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="stg_99_digitrec_update_knn_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="49" slack="3"/>
<pin id="269" dir="0" index="2" bw="48" slack="1"/>
<pin id="270" dir="0" index="3" bw="6" slack="3"/>
<pin id="271" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_99/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="stg_100_digitrec_update_knn_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="49" slack="3"/>
<pin id="276" dir="0" index="2" bw="48" slack="1"/>
<pin id="277" dir="0" index="3" bw="6" slack="3"/>
<pin id="278" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_100/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="stg_101_digitrec_update_knn_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="49" slack="3"/>
<pin id="283" dir="0" index="2" bw="48" slack="1"/>
<pin id="284" dir="0" index="3" bw="6" slack="3"/>
<pin id="285" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_101/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="stg_102_digitrec_update_knn_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="49" slack="3"/>
<pin id="290" dir="0" index="2" bw="48" slack="1"/>
<pin id="291" dir="0" index="3" bw="6" slack="3"/>
<pin id="292" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_102/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="stg_103_digitrec_update_knn_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="49" slack="3"/>
<pin id="297" dir="0" index="2" bw="48" slack="1"/>
<pin id="298" dir="0" index="3" bw="6" slack="3"/>
<pin id="299" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_103/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="stg_104_digitrec_update_knn_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="49" slack="3"/>
<pin id="304" dir="0" index="2" bw="48" slack="1"/>
<pin id="305" dir="0" index="3" bw="6" slack="3"/>
<pin id="306" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_104/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_digitrec_knn_vote_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="0" index="4" bw="6" slack="0"/>
<pin id="314" dir="0" index="5" bw="6" slack="0"/>
<pin id="315" dir="0" index="6" bw="6" slack="0"/>
<pin id="316" dir="0" index="7" bw="6" slack="0"/>
<pin id="317" dir="0" index="8" bw="6" slack="0"/>
<pin id="318" dir="0" index="9" bw="6" slack="0"/>
<pin id="319" dir="0" index="10" bw="6" slack="0"/>
<pin id="320" dir="1" index="11" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="agg_result_V_s/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="stg_21_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="6" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_21/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="stg_22_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="stg_23_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="stg_24_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="stg_25_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="6" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="stg_26_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_26/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="stg_27_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_27/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="stg_28_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="6" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_28/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="stg_29_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="6" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_29/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="stg_30_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_30/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="exitcond2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="i4_cast4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i4_cast4/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="i4_cast3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i4_cast3/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="i4_cast3_cast7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="0"/>
<pin id="394" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i4_cast3_cast7/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="i4_cast3_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i4_cast3_cast/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_9_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_8_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="0" index="1" bw="12" slack="0"/>
<pin id="408" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_9_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_8_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="0" index="1" bw="13" slack="0"/>
<pin id="419" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_2/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_9_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_2/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_8_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="0" index="1" bw="13" slack="0"/>
<pin id="430" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_3/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_9_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="13" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_3/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_8_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="0" index="1" bw="14" slack="0"/>
<pin id="441" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_4/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_9_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="14" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_4/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_8_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="0"/>
<pin id="451" dir="0" index="1" bw="14" slack="0"/>
<pin id="452" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_5/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_9_5_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="14" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_5/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_8_6_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="14" slack="0"/>
<pin id="463" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_6/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_9_6_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_6/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_8_7_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="13" slack="0"/>
<pin id="474" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_7/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_8_7_cast6_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="13" slack="0"/>
<pin id="479" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_7_cast6/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_9_7_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_7/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_8_8_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="0"/>
<pin id="489" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_8/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_8_8_cast5_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_8_cast5/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_9_8_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_8/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_8_9_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="0"/>
<pin id="503" dir="0" index="1" bw="15" slack="0"/>
<pin id="504" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_9/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_9_9_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="15" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_9/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="knn_set_V_0_0_load_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="2"/>
<pin id="514" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_0_0_load/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="knn_set_V_1_0_load_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="2"/>
<pin id="518" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_1_0_load/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="knn_set_V_2_0_load_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="2"/>
<pin id="522" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_2_0_load/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="knn_set_V_3_0_load_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="2"/>
<pin id="526" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_3_0_load/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="knn_set_V_4_0_load_load_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="2"/>
<pin id="530" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_4_0_load/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="knn_set_V_5_0_load_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="2"/>
<pin id="534" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_5_0_load/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="knn_set_V_6_0_load_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="2"/>
<pin id="538" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_6_0_load/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="knn_set_V_7_0_load_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="2"/>
<pin id="542" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_7_0_load/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="knn_set_V_8_0_load_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="2"/>
<pin id="546" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_8_0_load/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="knn_set_V_9_0_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="2"/>
<pin id="550" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="knn_set_V_9_0_load/5 "/>
</bind>
</comp>

<comp id="552" class="1005" name="input_V_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="49" slack="3"/>
<pin id="554" dir="1" index="1" bw="49" slack="3"/>
</pin_list>
<bind>
<opset="input_V_read "/>
</bind>
</comp>

<comp id="566" class="1005" name="knn_set_V_0_0_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="knn_set_V_0_0 "/>
</bind>
</comp>

<comp id="573" class="1005" name="knn_set_V_1_0_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="knn_set_V_1_0 "/>
</bind>
</comp>

<comp id="580" class="1005" name="knn_set_V_2_0_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="knn_set_V_2_0 "/>
</bind>
</comp>

<comp id="587" class="1005" name="knn_set_V_3_0_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="knn_set_V_3_0 "/>
</bind>
</comp>

<comp id="594" class="1005" name="knn_set_V_4_0_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="knn_set_V_4_0 "/>
</bind>
</comp>

<comp id="601" class="1005" name="knn_set_V_5_0_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="0"/>
<pin id="603" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="knn_set_V_5_0 "/>
</bind>
</comp>

<comp id="608" class="1005" name="knn_set_V_6_0_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="0"/>
<pin id="610" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="knn_set_V_6_0 "/>
</bind>
</comp>

<comp id="615" class="1005" name="knn_set_V_7_0_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="knn_set_V_7_0 "/>
</bind>
</comp>

<comp id="622" class="1005" name="knn_set_V_8_0_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="6" slack="0"/>
<pin id="624" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="knn_set_V_8_0 "/>
</bind>
</comp>

<comp id="629" class="1005" name="knn_set_V_9_0_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="knn_set_V_9_0 "/>
</bind>
</comp>

<comp id="636" class="1005" name="exitcond2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="640" class="1005" name="i_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="645" class="1005" name="training_data_V_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="15" slack="1"/>
<pin id="647" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="training_data_V_addr_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="15" slack="1"/>
<pin id="652" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="training_data_V_addr_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="15" slack="1"/>
<pin id="657" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="training_data_V_addr_3_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="15" slack="1"/>
<pin id="662" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr_3 "/>
</bind>
</comp>

<comp id="665" class="1005" name="training_data_V_addr_4_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="15" slack="1"/>
<pin id="667" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr_4 "/>
</bind>
</comp>

<comp id="670" class="1005" name="training_data_V_addr_5_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="15" slack="1"/>
<pin id="672" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr_5 "/>
</bind>
</comp>

<comp id="675" class="1005" name="training_data_V_addr_6_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="15" slack="1"/>
<pin id="677" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr_6 "/>
</bind>
</comp>

<comp id="680" class="1005" name="training_data_V_addr_7_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="15" slack="1"/>
<pin id="682" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr_7 "/>
</bind>
</comp>

<comp id="685" class="1005" name="training_data_V_addr_8_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="15" slack="1"/>
<pin id="687" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr_8 "/>
</bind>
</comp>

<comp id="690" class="1005" name="training_data_V_addr_9_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="15" slack="1"/>
<pin id="692" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_addr_9 "/>
</bind>
</comp>

<comp id="695" class="1005" name="training_data_V_load_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="48" slack="1"/>
<pin id="697" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_load "/>
</bind>
</comp>

<comp id="700" class="1005" name="training_data_V_load_1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="48" slack="1"/>
<pin id="702" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_load_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="training_data_V_load_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="48" slack="1"/>
<pin id="707" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_load_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="training_data_V_load_3_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="48" slack="1"/>
<pin id="712" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_load_3 "/>
</bind>
</comp>

<comp id="715" class="1005" name="training_data_V_load_4_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="48" slack="1"/>
<pin id="717" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_load_4 "/>
</bind>
</comp>

<comp id="720" class="1005" name="training_data_V_load_5_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="48" slack="1"/>
<pin id="722" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_load_5 "/>
</bind>
</comp>

<comp id="725" class="1005" name="training_data_V_load_6_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="48" slack="1"/>
<pin id="727" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_load_6 "/>
</bind>
</comp>

<comp id="730" class="1005" name="training_data_V_load_7_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="48" slack="1"/>
<pin id="732" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_load_7 "/>
</bind>
</comp>

<comp id="735" class="1005" name="training_data_V_load_8_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="48" slack="1"/>
<pin id="737" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_load_8 "/>
</bind>
</comp>

<comp id="740" class="1005" name="training_data_V_load_9_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="48" slack="1"/>
<pin id="742" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="training_data_V_load_9 "/>
</bind>
</comp>

<comp id="745" class="1005" name="knn_set_V_0_0_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="6" slack="1"/>
<pin id="747" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_0_0_load "/>
</bind>
</comp>

<comp id="750" class="1005" name="knn_set_V_1_0_load_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="1"/>
<pin id="752" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_1_0_load "/>
</bind>
</comp>

<comp id="755" class="1005" name="knn_set_V_2_0_load_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="6" slack="1"/>
<pin id="757" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_2_0_load "/>
</bind>
</comp>

<comp id="760" class="1005" name="knn_set_V_3_0_load_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="6" slack="1"/>
<pin id="762" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_3_0_load "/>
</bind>
</comp>

<comp id="765" class="1005" name="knn_set_V_4_0_load_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="1"/>
<pin id="767" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_4_0_load "/>
</bind>
</comp>

<comp id="770" class="1005" name="knn_set_V_5_0_load_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="6" slack="1"/>
<pin id="772" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_5_0_load "/>
</bind>
</comp>

<comp id="775" class="1005" name="knn_set_V_6_0_load_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="6" slack="1"/>
<pin id="777" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_6_0_load "/>
</bind>
</comp>

<comp id="780" class="1005" name="knn_set_V_7_0_load_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="6" slack="1"/>
<pin id="782" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_7_0_load "/>
</bind>
</comp>

<comp id="785" class="1005" name="knn_set_V_8_0_load_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="6" slack="1"/>
<pin id="787" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_8_0_load "/>
</bind>
</comp>

<comp id="790" class="1005" name="knn_set_V_9_0_load_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="6" slack="1"/>
<pin id="792" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="knn_set_V_9_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="3"/><net_sink comp="123" pin=3"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="139" pin="3"/><net_sink comp="123" pin=6"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="3"/><net_sink comp="123" pin=9"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="3"/><net_sink comp="123" pin=12"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="3"/><net_sink comp="123" pin=15"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="3"/><net_sink comp="123" pin=18"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="3"/><net_sink comp="123" pin=21"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="3"/><net_sink comp="123" pin=24"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="3"/><net_sink comp="123" pin=27"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="251"><net_src comp="64" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="279"><net_src comp="64" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="321"><net_src comp="68" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="326"><net_src comp="16" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="16" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="16" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="16" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="16" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="16" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="231" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="20" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="231" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="231" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="231" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="231" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="231" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="231" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="409"><net_src comp="392" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="26" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="420"><net_src comp="396" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="431"><net_src comp="396" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="30" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="442"><net_src comp="388" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="32" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="453"><net_src comp="388" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="464"><net_src comp="388" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="36" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="475"><net_src comp="396" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="38" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="490"><net_src comp="392" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="40" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="505"><net_src comp="384" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="42" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="523"><net_src comp="520" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="527"><net_src comp="524" pin="1"/><net_sink comp="308" pin=4"/></net>

<net id="531"><net_src comp="528" pin="1"/><net_sink comp="308" pin=5"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="308" pin=6"/></net>

<net id="539"><net_src comp="536" pin="1"/><net_sink comp="308" pin=7"/></net>

<net id="543"><net_src comp="540" pin="1"/><net_sink comp="308" pin=8"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="308" pin=9"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="308" pin=10"/></net>

<net id="555"><net_src comp="110" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="563"><net_src comp="552" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="564"><net_src comp="552" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="565"><net_src comp="552" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="569"><net_src comp="70" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="238" pin=3"/></net>

<net id="572"><net_src comp="566" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="576"><net_src comp="74" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="245" pin=3"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="583"><net_src comp="78" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="590"><net_src comp="82" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="259" pin=3"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="597"><net_src comp="86" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="604"><net_src comp="90" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="273" pin=3"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="611"><net_src comp="94" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="618"><net_src comp="98" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="287" pin=3"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="625"><net_src comp="102" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="294" pin=3"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="632"><net_src comp="106" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="639"><net_src comp="372" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="378" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="648"><net_src comp="116" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="653"><net_src comp="128" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="123" pin=3"/></net>

<net id="658"><net_src comp="139" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="663"><net_src comp="150" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="123" pin=9"/></net>

<net id="668"><net_src comp="161" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="123" pin=12"/></net>

<net id="673"><net_src comp="172" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="123" pin=15"/></net>

<net id="678"><net_src comp="183" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="123" pin=18"/></net>

<net id="683"><net_src comp="194" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="123" pin=21"/></net>

<net id="688"><net_src comp="205" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="123" pin=24"/></net>

<net id="693"><net_src comp="216" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="123" pin=27"/></net>

<net id="698"><net_src comp="123" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="703"><net_src comp="123" pin="5"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="708"><net_src comp="123" pin="8"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="713"><net_src comp="123" pin="11"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="718"><net_src comp="123" pin="14"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="723"><net_src comp="123" pin="17"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="728"><net_src comp="123" pin="20"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="733"><net_src comp="123" pin="23"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="738"><net_src comp="123" pin="26"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="743"><net_src comp="123" pin="29"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="748"><net_src comp="512" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="753"><net_src comp="516" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="758"><net_src comp="520" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="763"><net_src comp="524" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="308" pin=4"/></net>

<net id="768"><net_src comp="528" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="308" pin=5"/></net>

<net id="773"><net_src comp="532" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="308" pin=6"/></net>

<net id="778"><net_src comp="536" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="308" pin=7"/></net>

<net id="783"><net_src comp="540" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="308" pin=8"/></net>

<net id="788"><net_src comp="544" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="308" pin=9"/></net>

<net id="793"><net_src comp="548" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="308" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec : input_V | {1 }
	Port: digitrec : training_data_V | {2 3 }
  - Chain level:
	State 1
		stg_21 : 1
		stg_22 : 1
		stg_23 : 1
		stg_24 : 1
		stg_25 : 1
		stg_26 : 1
		stg_27 : 1
		stg_28 : 1
		stg_29 : 1
		stg_30 : 1
	State 2
		exitcond2 : 1
		i : 1
		stg_35 : 2
		i4_cast4 : 1
		i4_cast3 : 1
		i4_cast3_cast7 : 1
		i4_cast3_cast : 1
		tmp_9 : 1
		training_data_V_addr : 2
		training_data_V_load : 3
		tmp_8_1 : 2
		tmp_9_1 : 3
		training_data_V_addr_1 : 4
		training_data_V_load_1 : 5
		tmp_8_2 : 2
		tmp_9_2 : 3
		training_data_V_addr_2 : 4
		training_data_V_load_2 : 5
		tmp_8_3 : 2
		tmp_9_3 : 3
		training_data_V_addr_3 : 4
		training_data_V_load_3 : 5
		tmp_8_4 : 2
		tmp_9_4 : 3
		training_data_V_addr_4 : 4
		training_data_V_load_4 : 5
		tmp_8_5 : 2
		tmp_9_5 : 3
		training_data_V_addr_5 : 4
		training_data_V_load_5 : 5
		tmp_8_6 : 2
		tmp_9_6 : 3
		training_data_V_addr_6 : 4
		training_data_V_load_6 : 5
		tmp_8_7 : 2
		tmp_8_7_cast6 : 3
		tmp_9_7 : 4
		training_data_V_addr_7 : 5
		training_data_V_load_7 : 6
		tmp_8_8 : 2
		tmp_8_8_cast5 : 3
		tmp_9_8 : 4
		training_data_V_addr_8 : 5
		training_data_V_load_8 : 6
		tmp_8_9 : 2
		tmp_9_9 : 3
		training_data_V_addr_9 : 4
		training_data_V_load_9 : 5
	State 3
	State 4
		empty_2 : 1
	State 5
		agg_result_V_s : 1
	State 6
		stg_119 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |  stg_95_digitrec_update_knn_fu_238 |    0    |   159   |
|          |  stg_96_digitrec_update_knn_fu_245 |    0    |   159   |
|          |  stg_97_digitrec_update_knn_fu_252 |    0    |   159   |
|          |  stg_98_digitrec_update_knn_fu_259 |    0    |   159   |
|          |  stg_99_digitrec_update_knn_fu_266 |    0    |   159   |
|   call   | stg_100_digitrec_update_knn_fu_273 |    0    |   159   |
|          | stg_101_digitrec_update_knn_fu_280 |    0    |   159   |
|          | stg_102_digitrec_update_knn_fu_287 |    0    |   159   |
|          | stg_103_digitrec_update_knn_fu_294 |    0    |   159   |
|          | stg_104_digitrec_update_knn_fu_301 |    0    |   159   |
|          |    grp_digitrec_knn_vote_fu_308    |    26   |   103   |
|----------|------------------------------------|---------|---------|
|          |              i_fu_378              |    0    |    11   |
|          |           tmp_8_1_fu_405           |    0    |    12   |
|          |           tmp_8_2_fu_416           |    0    |    13   |
|          |           tmp_8_3_fu_427           |    0    |    13   |
|    add   |           tmp_8_4_fu_438           |    0    |    14   |
|          |           tmp_8_5_fu_449           |    0    |    14   |
|          |           tmp_8_6_fu_460           |    0    |    14   |
|          |           tmp_8_7_fu_471           |    0    |    13   |
|          |           tmp_8_8_fu_486           |    0    |    12   |
|          |           tmp_8_9_fu_501           |    0    |    15   |
|----------|------------------------------------|---------|---------|
|   icmp   |          exitcond2_fu_372          |    0    |    4    |
|----------|------------------------------------|---------|---------|
|   read   |      input_V_read_read_fu_110      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           i4_cast4_fu_384          |    0    |    0    |
|          |           i4_cast3_fu_388          |    0    |    0    |
|          |        i4_cast3_cast7_fu_392       |    0    |    0    |
|          |        i4_cast3_cast_fu_396        |    0    |    0    |
|          |            tmp_9_fu_400            |    0    |    0    |
|          |           tmp_9_1_fu_411           |    0    |    0    |
|   zext   |           tmp_9_2_fu_422           |    0    |    0    |
|          |           tmp_9_3_fu_433           |    0    |    0    |
|          |           tmp_9_4_fu_444           |    0    |    0    |
|          |           tmp_9_5_fu_455           |    0    |    0    |
|          |           tmp_9_6_fu_466           |    0    |    0    |
|          |           tmp_9_7_fu_481           |    0    |    0    |
|          |           tmp_9_8_fu_496           |    0    |    0    |
|          |           tmp_9_9_fu_507           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |        tmp_8_7_cast6_fu_477        |    0    |    0    |
|          |        tmp_8_8_cast5_fu_492        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    26   |   1828  |
|----------|------------------------------------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|training_data_V|   480  |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   480  |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       exitcond2_reg_636      |    1   |
|          i4_reg_227          |   11   |
|           i_reg_640          |   11   |
|     input_V_read_reg_552     |   49   |
|  knn_set_V_0_0_load_reg_745  |    6   |
|     knn_set_V_0_0_reg_566    |    6   |
|  knn_set_V_1_0_load_reg_750  |    6   |
|     knn_set_V_1_0_reg_573    |    6   |
|  knn_set_V_2_0_load_reg_755  |    6   |
|     knn_set_V_2_0_reg_580    |    6   |
|  knn_set_V_3_0_load_reg_760  |    6   |
|     knn_set_V_3_0_reg_587    |    6   |
|  knn_set_V_4_0_load_reg_765  |    6   |
|     knn_set_V_4_0_reg_594    |    6   |
|  knn_set_V_5_0_load_reg_770  |    6   |
|     knn_set_V_5_0_reg_601    |    6   |
|  knn_set_V_6_0_load_reg_775  |    6   |
|     knn_set_V_6_0_reg_608    |    6   |
|  knn_set_V_7_0_load_reg_780  |    6   |
|     knn_set_V_7_0_reg_615    |    6   |
|  knn_set_V_8_0_load_reg_785  |    6   |
|     knn_set_V_8_0_reg_622    |    6   |
|  knn_set_V_9_0_load_reg_790  |    6   |
|     knn_set_V_9_0_reg_629    |    6   |
|training_data_V_addr_1_reg_650|   15   |
|training_data_V_addr_2_reg_655|   15   |
|training_data_V_addr_3_reg_660|   15   |
|training_data_V_addr_4_reg_665|   15   |
|training_data_V_addr_5_reg_670|   15   |
|training_data_V_addr_6_reg_675|   15   |
|training_data_V_addr_7_reg_680|   15   |
|training_data_V_addr_8_reg_685|   15   |
|training_data_V_addr_9_reg_690|   15   |
| training_data_V_addr_reg_645 |   15   |
|training_data_V_load_1_reg_700|   48   |
|training_data_V_load_2_reg_705|   48   |
|training_data_V_load_3_reg_710|   48   |
|training_data_V_load_4_reg_715|   48   |
|training_data_V_load_5_reg_720|   48   |
|training_data_V_load_6_reg_725|   48   |
|training_data_V_load_7_reg_730|   48   |
|training_data_V_load_8_reg_735|   48   |
|training_data_V_load_9_reg_740|   48   |
| training_data_V_load_reg_695 |   48   |
+------------------------------+--------+
|             Total            |   822  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_123      |  p0  |   2  |  15  |   30   ||    15   |
|       grp_access_fu_123      |  p3  |   2  |  15  |   30   ||    15   |
|       grp_access_fu_123      |  p6  |   2  |  15  |   30   ||    15   |
|       grp_access_fu_123      |  p9  |   2  |  15  |   30   ||    15   |
|       grp_access_fu_123      |  p12 |   2  |  15  |   30   ||    15   |
|       grp_access_fu_123      |  p15 |   2  |  15  |   30   ||    15   |
|       grp_access_fu_123      |  p18 |   2  |  15  |   30   ||    15   |
|       grp_access_fu_123      |  p21 |   2  |  15  |   30   ||    15   |
|       grp_access_fu_123      |  p24 |   2  |  15  |   30   ||    15   |
|       grp_access_fu_123      |  p27 |   2  |  15  |   30   ||    15   |
| grp_digitrec_knn_vote_fu_308 |  p1  |   2  |   6  |   12   ||    6    |
| grp_digitrec_knn_vote_fu_308 |  p2  |   2  |   6  |   12   ||    6    |
| grp_digitrec_knn_vote_fu_308 |  p3  |   2  |   6  |   12   ||    6    |
| grp_digitrec_knn_vote_fu_308 |  p4  |   2  |   6  |   12   ||    6    |
| grp_digitrec_knn_vote_fu_308 |  p5  |   2  |   6  |   12   ||    6    |
| grp_digitrec_knn_vote_fu_308 |  p6  |   2  |   6  |   12   ||    6    |
| grp_digitrec_knn_vote_fu_308 |  p7  |   2  |   6  |   12   ||    6    |
| grp_digitrec_knn_vote_fu_308 |  p8  |   2  |   6  |   12   ||    6    |
| grp_digitrec_knn_vote_fu_308 |  p9  |   2  |   6  |   12   ||    6    |
| grp_digitrec_knn_vote_fu_308 |  p10 |   2  |   6  |   12   ||    6    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   420  ||  31.42  ||   210   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   26   |  1828  |
|   Memory  |   480  |    -   |    0   |    0   |
|Multiplexer|    -   |   31   |    -   |   210  |
|  Register |    -   |    -   |   822  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   480  |   31   |   848  |  2038  |
+-----------+--------+--------+--------+--------+
