// Seed: 4259235569
module module_0 ();
  always_ff @(posedge 1);
  wire id_2;
  assign id_1 = id_2;
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1
);
  final $display(id_1, ~id_1);
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2 (
    input  wor   id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wire  id_3
    , id_6,
    output tri1  id_4
);
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wire id_0,
    output tri id_1,
    output wor id_2,
    output wor id_3,
    input supply1 id_4,
    input wor id_5,
    output uwire id_6,
    input wor id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wand id_12,
    input uwire id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16
);
  wire id_18;
  module_0 modCall_1 ();
endmodule
