--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/PARTIAL_SYSTEM_DATA_PROCESSOR_COMPLETE/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR.twx
PEAK_DETECTOR.ncd -o PEAK_DETECTOR.twr PEAK_DETECTOR.pcf

Design file:              PEAK_DETECTOR.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 118685 paths analyzed, 1739 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.961ns.
--------------------------------------------------------------------------------

Paths for end point data/index_30 (SLICE_X13Y56.B4), 2103 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_numWords_bcd_2_3 (FF)
  Destination:          data/index_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.906ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_numWords_bcd_2_3 to data/index_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DMUX    Tshcko                0.461   sig_numWords_bcd<1><3>
                                                       cmd/reg_numWords_bcd_2_3
    SLICE_X12Y46.D2      net (fanout=5)        0.833   sig_numWords_bcd<2><3>
    SLICE_X12Y46.DMUX    Topdd                 0.374   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_lut<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
    SLICE_X16Y47.C3      net (fanout=1)        0.738   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8
    SLICE_X16Y47.CMUX    Topcc                 0.392   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8_rt
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
    SLICE_X14Y49.D2      net (fanout=1)        0.904   data/n0529[11:0]<8>
    SLICE_X14Y49.DMUX    Topdd                 0.393   data/Madd_n0467_cy<8>
                                                       data/n0529[11:0]<8>_rt
                                                       data/Madd_n0467_cy<8>
    SLICE_X13Y50.A5      net (fanout=1)        0.425   data/n0467<8>
    SLICE_X13Y50.A       Tilo                  0.259   N30
                                                       data/Mmux_numWords_int<12:0>121
    SLICE_X16Y50.C2      net (fanout=2)        0.984   data/numWords_int<8>
    SLICE_X16Y50.COUT    Topcyc                0.295   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_lut<2>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.COUT    Tbyp                  0.076   data/numWords_int[31]_index[31]_equal_144_o
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<7>
    SLICE_X13Y56.B4      net (fanout=34)       1.447   data/numWords_int[31]_index[31]_equal_144_o
    SLICE_X13Y56.CLK     Tas                   0.322   data/index<31>
                                                       data/index_30_rstpot
                                                       data/index_30
    -------------------------------------------------  ---------------------------
    Total                                      7.906ns (2.572ns logic, 5.334ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_numWords_bcd_2_1 (FF)
  Destination:          data/index_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.857ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_numWords_bcd_2_1 to data/index_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BMUX    Tshcko                0.461   sig_numWords_bcd<1><3>
                                                       cmd/reg_numWords_bcd_2_1
    SLICE_X12Y46.C4      net (fanout=5)        0.747   sig_numWords_bcd<2><1>
    SLICE_X12Y46.DMUX    Topcd                 0.411   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_lut<7>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
    SLICE_X16Y47.C3      net (fanout=1)        0.738   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8
    SLICE_X16Y47.CMUX    Topcc                 0.392   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8_rt
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
    SLICE_X14Y49.D2      net (fanout=1)        0.904   data/n0529[11:0]<8>
    SLICE_X14Y49.DMUX    Topdd                 0.393   data/Madd_n0467_cy<8>
                                                       data/n0529[11:0]<8>_rt
                                                       data/Madd_n0467_cy<8>
    SLICE_X13Y50.A5      net (fanout=1)        0.425   data/n0467<8>
    SLICE_X13Y50.A       Tilo                  0.259   N30
                                                       data/Mmux_numWords_int<12:0>121
    SLICE_X16Y50.C2      net (fanout=2)        0.984   data/numWords_int<8>
    SLICE_X16Y50.COUT    Topcyc                0.295   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_lut<2>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.COUT    Tbyp                  0.076   data/numWords_int[31]_index[31]_equal_144_o
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<7>
    SLICE_X13Y56.B4      net (fanout=34)       1.447   data/numWords_int[31]_index[31]_equal_144_o
    SLICE_X13Y56.CLK     Tas                   0.322   data/index<31>
                                                       data/index_30_rstpot
                                                       data/index_30
    -------------------------------------------------  ---------------------------
    Total                                      7.857ns (2.609ns logic, 5.248ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_numWords_bcd_2_1 (FF)
  Destination:          data/index_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.843ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_numWords_bcd_2_1 to data/index_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BMUX    Tshcko                0.461   sig_numWords_bcd<1><3>
                                                       cmd/reg_numWords_bcd_2_1
    SLICE_X12Y46.C4      net (fanout=5)        0.747   sig_numWords_bcd<2><1>
    SLICE_X12Y46.CMUX    Topcc                 0.392   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_lut<7>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
    SLICE_X16Y47.B5      net (fanout=2)        0.621   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_7
    SLICE_X16Y47.CMUX    Topbc                 0.514   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_lut<7>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
    SLICE_X14Y49.D2      net (fanout=1)        0.904   data/n0529[11:0]<8>
    SLICE_X14Y49.DMUX    Topdd                 0.393   data/Madd_n0467_cy<8>
                                                       data/n0529[11:0]<8>_rt
                                                       data/Madd_n0467_cy<8>
    SLICE_X13Y50.A5      net (fanout=1)        0.425   data/n0467<8>
    SLICE_X13Y50.A       Tilo                  0.259   N30
                                                       data/Mmux_numWords_int<12:0>121
    SLICE_X16Y50.C2      net (fanout=2)        0.984   data/numWords_int<8>
    SLICE_X16Y50.COUT    Topcyc                0.295   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_lut<2>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.COUT    Tbyp                  0.076   data/numWords_int[31]_index[31]_equal_144_o
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<7>
    SLICE_X13Y56.B4      net (fanout=34)       1.447   data/numWords_int[31]_index[31]_equal_144_o
    SLICE_X13Y56.CLK     Tas                   0.322   data/index<31>
                                                       data/index_30_rstpot
                                                       data/index_30
    -------------------------------------------------  ---------------------------
    Total                                      7.843ns (2.712ns logic, 5.131ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point data/index_29 (SLICE_X13Y56.A4), 2103 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_numWords_bcd_2_3 (FF)
  Destination:          data/index_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.852ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_numWords_bcd_2_3 to data/index_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DMUX    Tshcko                0.461   sig_numWords_bcd<1><3>
                                                       cmd/reg_numWords_bcd_2_3
    SLICE_X12Y46.D2      net (fanout=5)        0.833   sig_numWords_bcd<2><3>
    SLICE_X12Y46.DMUX    Topdd                 0.374   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_lut<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
    SLICE_X16Y47.C3      net (fanout=1)        0.738   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8
    SLICE_X16Y47.CMUX    Topcc                 0.392   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8_rt
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
    SLICE_X14Y49.D2      net (fanout=1)        0.904   data/n0529[11:0]<8>
    SLICE_X14Y49.DMUX    Topdd                 0.393   data/Madd_n0467_cy<8>
                                                       data/n0529[11:0]<8>_rt
                                                       data/Madd_n0467_cy<8>
    SLICE_X13Y50.A5      net (fanout=1)        0.425   data/n0467<8>
    SLICE_X13Y50.A       Tilo                  0.259   N30
                                                       data/Mmux_numWords_int<12:0>121
    SLICE_X16Y50.C2      net (fanout=2)        0.984   data/numWords_int<8>
    SLICE_X16Y50.COUT    Topcyc                0.295   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_lut<2>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.COUT    Tbyp                  0.076   data/numWords_int[31]_index[31]_equal_144_o
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<7>
    SLICE_X13Y56.A4      net (fanout=34)       1.393   data/numWords_int[31]_index[31]_equal_144_o
    SLICE_X13Y56.CLK     Tas                   0.322   data/index<31>
                                                       data/index_29_rstpot
                                                       data/index_29
    -------------------------------------------------  ---------------------------
    Total                                      7.852ns (2.572ns logic, 5.280ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_numWords_bcd_2_1 (FF)
  Destination:          data/index_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.803ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_numWords_bcd_2_1 to data/index_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BMUX    Tshcko                0.461   sig_numWords_bcd<1><3>
                                                       cmd/reg_numWords_bcd_2_1
    SLICE_X12Y46.C4      net (fanout=5)        0.747   sig_numWords_bcd<2><1>
    SLICE_X12Y46.DMUX    Topcd                 0.411   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_lut<7>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
    SLICE_X16Y47.C3      net (fanout=1)        0.738   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8
    SLICE_X16Y47.CMUX    Topcc                 0.392   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8_rt
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
    SLICE_X14Y49.D2      net (fanout=1)        0.904   data/n0529[11:0]<8>
    SLICE_X14Y49.DMUX    Topdd                 0.393   data/Madd_n0467_cy<8>
                                                       data/n0529[11:0]<8>_rt
                                                       data/Madd_n0467_cy<8>
    SLICE_X13Y50.A5      net (fanout=1)        0.425   data/n0467<8>
    SLICE_X13Y50.A       Tilo                  0.259   N30
                                                       data/Mmux_numWords_int<12:0>121
    SLICE_X16Y50.C2      net (fanout=2)        0.984   data/numWords_int<8>
    SLICE_X16Y50.COUT    Topcyc                0.295   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_lut<2>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.COUT    Tbyp                  0.076   data/numWords_int[31]_index[31]_equal_144_o
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<7>
    SLICE_X13Y56.A4      net (fanout=34)       1.393   data/numWords_int[31]_index[31]_equal_144_o
    SLICE_X13Y56.CLK     Tas                   0.322   data/index<31>
                                                       data/index_29_rstpot
                                                       data/index_29
    -------------------------------------------------  ---------------------------
    Total                                      7.803ns (2.609ns logic, 5.194ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_numWords_bcd_2_1 (FF)
  Destination:          data/index_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.789ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.334 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_numWords_bcd_2_1 to data/index_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BMUX    Tshcko                0.461   sig_numWords_bcd<1><3>
                                                       cmd/reg_numWords_bcd_2_1
    SLICE_X12Y46.C4      net (fanout=5)        0.747   sig_numWords_bcd<2><1>
    SLICE_X12Y46.CMUX    Topcc                 0.392   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_lut<7>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
    SLICE_X16Y47.B5      net (fanout=2)        0.621   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_7
    SLICE_X16Y47.CMUX    Topbc                 0.514   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_lut<7>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
    SLICE_X14Y49.D2      net (fanout=1)        0.904   data/n0529[11:0]<8>
    SLICE_X14Y49.DMUX    Topdd                 0.393   data/Madd_n0467_cy<8>
                                                       data/n0529[11:0]<8>_rt
                                                       data/Madd_n0467_cy<8>
    SLICE_X13Y50.A5      net (fanout=1)        0.425   data/n0467<8>
    SLICE_X13Y50.A       Tilo                  0.259   N30
                                                       data/Mmux_numWords_int<12:0>121
    SLICE_X16Y50.C2      net (fanout=2)        0.984   data/numWords_int<8>
    SLICE_X16Y50.COUT    Topcyc                0.295   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_lut<2>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.COUT    Tbyp                  0.076   data/numWords_int[31]_index[31]_equal_144_o
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<7>
    SLICE_X13Y56.A4      net (fanout=34)       1.393   data/numWords_int[31]_index[31]_equal_144_o
    SLICE_X13Y56.CLK     Tas                   0.322   data/index<31>
                                                       data/index_29_rstpot
                                                       data/index_29
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (2.712ns logic, 5.077ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point data/index_22 (SLICE_X13Y54.B4), 2103 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_numWords_bcd_2_3 (FF)
  Destination:          data/index_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.336 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_numWords_bcd_2_3 to data/index_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DMUX    Tshcko                0.461   sig_numWords_bcd<1><3>
                                                       cmd/reg_numWords_bcd_2_3
    SLICE_X12Y46.D2      net (fanout=5)        0.833   sig_numWords_bcd<2><3>
    SLICE_X12Y46.DMUX    Topdd                 0.374   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_lut<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
    SLICE_X16Y47.C3      net (fanout=1)        0.738   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8
    SLICE_X16Y47.CMUX    Topcc                 0.392   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8_rt
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
    SLICE_X14Y49.D2      net (fanout=1)        0.904   data/n0529[11:0]<8>
    SLICE_X14Y49.DMUX    Topdd                 0.393   data/Madd_n0467_cy<8>
                                                       data/n0529[11:0]<8>_rt
                                                       data/Madd_n0467_cy<8>
    SLICE_X13Y50.A5      net (fanout=1)        0.425   data/n0467<8>
    SLICE_X13Y50.A       Tilo                  0.259   N30
                                                       data/Mmux_numWords_int<12:0>121
    SLICE_X16Y50.C2      net (fanout=2)        0.984   data/numWords_int<8>
    SLICE_X16Y50.COUT    Topcyc                0.295   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_lut<2>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.COUT    Tbyp                  0.076   data/numWords_int[31]_index[31]_equal_144_o
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<7>
    SLICE_X13Y54.B4      net (fanout=34)       1.221   data/numWords_int[31]_index[31]_equal_144_o
    SLICE_X13Y54.CLK     Tas                   0.322   data/index<24>
                                                       data/index_22_rstpot
                                                       data/index_22
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (2.572ns logic, 5.108ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_numWords_bcd_2_1 (FF)
  Destination:          data/index_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.631ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.336 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_numWords_bcd_2_1 to data/index_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BMUX    Tshcko                0.461   sig_numWords_bcd<1><3>
                                                       cmd/reg_numWords_bcd_2_1
    SLICE_X12Y46.C4      net (fanout=5)        0.747   sig_numWords_bcd<2><1>
    SLICE_X12Y46.DMUX    Topcd                 0.411   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_lut<7>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
    SLICE_X16Y47.C3      net (fanout=1)        0.738   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8
    SLICE_X16Y47.CMUX    Topcc                 0.392   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_8_rt
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
    SLICE_X14Y49.D2      net (fanout=1)        0.904   data/n0529[11:0]<8>
    SLICE_X14Y49.DMUX    Topdd                 0.393   data/Madd_n0467_cy<8>
                                                       data/n0529[11:0]<8>_rt
                                                       data/Madd_n0467_cy<8>
    SLICE_X13Y50.A5      net (fanout=1)        0.425   data/n0467<8>
    SLICE_X13Y50.A       Tilo                  0.259   N30
                                                       data/Mmux_numWords_int<12:0>121
    SLICE_X16Y50.C2      net (fanout=2)        0.984   data/numWords_int<8>
    SLICE_X16Y50.COUT    Topcyc                0.295   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_lut<2>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.COUT    Tbyp                  0.076   data/numWords_int[31]_index[31]_equal_144_o
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<7>
    SLICE_X13Y54.B4      net (fanout=34)       1.221   data/numWords_int[31]_index[31]_equal_144_o
    SLICE_X13Y54.CLK     Tas                   0.322   data/index<24>
                                                       data/index_22_rstpot
                                                       data/index_22
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (2.609ns logic, 5.022ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_numWords_bcd_2_1 (FF)
  Destination:          data/index_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.617ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.336 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_numWords_bcd_2_1 to data/index_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BMUX    Tshcko                0.461   sig_numWords_bcd<1><3>
                                                       cmd/reg_numWords_bcd_2_1
    SLICE_X12Y46.C4      net (fanout=5)        0.747   sig_numWords_bcd<2><1>
    SLICE_X12Y46.CMUX    Topcc                 0.392   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_lut<7>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd1_cy<8>
    SLICE_X16Y47.B5      net (fanout=2)        0.621   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_7
    SLICE_X16Y47.CMUX    Topbc                 0.514   data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_lut<7>
                                                       data/Maddsub_numWords_reg[2][3]_PWR_8_o_MuLt_59_OUT_Madd_cy<9>
    SLICE_X14Y49.D2      net (fanout=1)        0.904   data/n0529[11:0]<8>
    SLICE_X14Y49.DMUX    Topdd                 0.393   data/Madd_n0467_cy<8>
                                                       data/n0529[11:0]<8>_rt
                                                       data/Madd_n0467_cy<8>
    SLICE_X13Y50.A5      net (fanout=1)        0.425   data/n0467<8>
    SLICE_X13Y50.A       Tilo                  0.259   N30
                                                       data/Mmux_numWords_int<12:0>121
    SLICE_X16Y50.C2      net (fanout=2)        0.984   data/numWords_int<8>
    SLICE_X16Y50.COUT    Topcyc                0.295   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_lut<2>
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<3>
    SLICE_X16Y51.COUT    Tbyp                  0.076   data/numWords_int[31]_index[31]_equal_144_o
                                                       data/Mcompar_numWords_int[31]_index[31]_equal_144_o_cy<7>
    SLICE_X13Y54.B4      net (fanout=34)       1.221   data/numWords_int[31]_index[31]_equal_144_o
    SLICE_X13Y54.CLK     Tas                   0.322   data/index<24>
                                                       data/index_22_rstpot
                                                       data/index_22
    -------------------------------------------------  ---------------------------
    Total                                      7.617ns (2.712ns logic, 4.905ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point data/dataResults_reg_4_0 (SLICE_X24Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/dataResults_reg_4_0 (FF)
  Destination:          data/dataResults_reg_4_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/dataResults_reg_4_0 to data/dataResults_reg_4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y57.AQ      Tcko                  0.200   data/dataResults_reg_4<3>
                                                       data/dataResults_reg_4_0
    SLICE_X24Y57.A6      net (fanout=2)        0.022   data/dataResults_reg_4<0>
    SLICE_X24Y57.CLK     Tah         (-Th)    -0.190   data/dataResults_reg_4<3>
                                                       data/dataResults_reg_4_0_dpot
                                                       data/dataResults_reg_4_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point data/dataResults_reg_2_0 (SLICE_X28Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/dataResults_reg_2_0 (FF)
  Destination:          data/dataResults_reg_2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/dataResults_reg_2_0 to data/dataResults_reg_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y56.AQ      Tcko                  0.200   data/dataResults_reg_2<3>
                                                       data/dataResults_reg_2_0
    SLICE_X28Y56.A6      net (fanout=2)        0.022   data/dataResults_reg_2<0>
    SLICE_X28Y56.CLK     Tah         (-Th)    -0.190   data/dataResults_reg_2<3>
                                                       data/dataResults_reg_2_0_dpot
                                                       data/dataResults_reg_2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point data/dataResults_reg_2_3 (SLICE_X28Y56.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/dataResults_reg_2_3 (FF)
  Destination:          data/dataResults_reg_2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/dataResults_reg_2_3 to data/dataResults_reg_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y56.DQ      Tcko                  0.200   data/dataResults_reg_2<3>
                                                       data/dataResults_reg_2_3
    SLICE_X28Y56.D6      net (fanout=2)        0.022   data/dataResults_reg_2<3>
    SLICE_X28Y56.CLK     Tah         (-Th)    -0.190   data/dataResults_reg_2<3>
                                                       data/dataResults_reg_2_3_dpot
                                                       data/dataResults_reg_2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_0/CK
  Location pin: SLICE_X28Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_1/CK
  Location pin: SLICE_X28Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.961|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 118685 paths, 0 nets, and 3041 connections

Design statistics:
   Minimum period:   7.961ns{1}   (Maximum frequency: 125.612MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 23 18:40:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 178 MB



