<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>swarm-robotic-mining: /home/offworld5/OffWorld/Code/swarm-robotic-mining/dev_ws/src/firmware/bot_common_firmware/CrusherFirmware/Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">swarm-robotic-mining
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_943746df71106df9554fc943b3a59859.html">OffWorld</a></li><li class="navelem"><a class="el" href="dir_d2d2829a5de0d7a9ae67a9f2fa023844.html">Code</a></li><li class="navelem"><a class="el" href="dir_83a0277b5446e063e59439559cf614ae.html">swarm-robotic-mining</a></li><li class="navelem"><a class="el" href="dir_52f40c02f4896da093d18a84cb3f3356.html">dev_ws</a></li><li class="navelem"><a class="el" href="dir_1c0efcfb463459aa10e977aa8adb6dd3.html">src</a></li><li class="navelem"><a class="el" href="dir_6bf5931204ac15ed2eabe3c519e56d7e.html">firmware</a></li><li class="navelem"><a class="el" href="dir_11b84e13685b025db69e80222a127a4a.html">bot_common_firmware</a></li><li class="navelem"><a class="el" href="dir_f8a57814ad98765aa9bdca7d7bea6d8d.html">CrusherFirmware</a></li><li class="navelem"><a class="el" href="dir_0ad92240fc005c84789bc3355af09df6.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_67ca88a2c33331c7d1153191f2a6627b.html">STM32F3xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_4b1149bd65bc473eb6e75686b763f982.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f3xx_hal_rcc_ex.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_crusher_firmware_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__rcc__ex_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F3xx_HAL_RCC_EX_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F3xx_HAL_RCC_EX_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_crusher_firmware_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html">stm32f3xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLNODIV)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define IS_RCC_MCO1SOURCE(SOURCE)  (((SOURCE) == RCC_MCO1SOURCE_NOCLOCK)        || \</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_LSI)         || \</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_LSE)         || \</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_SYSCLK)      || \</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_HSI)         || \</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_HSE)         || \</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_PLLCLK) || \</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_PLLCLK_DIV2))</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define IS_RCC_MCO1SOURCE(SOURCE)  (((SOURCE) == RCC_MCO1SOURCE_NOCLOCK)    || \</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_LSI)     || \</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_LSE)     || \</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_SYSCLK)  || \</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_HSI)     || \</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_HSE)     || \</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_PLLCLK_DIV2))</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLNODIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | \</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | \</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_ADC1   | RCC_PERIPHCLK_I2S    | \</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_I2C3   | RCC_PERIPHCLK_TIM1   | \</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_TIM15  | RCC_PERIPHCLK_TIM16  | \</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_TIM17  | RCC_PERIPHCLK_RTC))</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#if defined(STM32F302x8)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | \</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | \</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_ADC1   | RCC_PERIPHCLK_I2S    | \</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_I2C3   | RCC_PERIPHCLK_TIM1   | \</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_RTC    | RCC_PERIPHCLK_USB    |  \</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_TIM15  | RCC_PERIPHCLK_TIM16  |  \</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_TIM17))</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#if defined(STM32F302xC)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | \</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_ADC12  | RCC_PERIPHCLK_I2S    | \</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM1   | RCC_PERIPHCLK_RTC    | \</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_USB))</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#if defined(STM32F303xC)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | \</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_ADC12  | RCC_PERIPHCLK_ADC34  | \</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2S    | RCC_PERIPHCLK_TIM1   | \</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM8   | RCC_PERIPHCLK_RTC    | \</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_USB))</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#if defined(STM32F302xE)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_ADC12  | RCC_PERIPHCLK_I2S    | \</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM1   | RCC_PERIPHCLK_RTC    | \</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_USB    | RCC_PERIPHCLK_I2C3   | \</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM2   | RCC_PERIPHCLK_TIM34  | \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM15  | RCC_PERIPHCLK_TIM16  | \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM17))</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#if defined(STM32F303xE)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | \</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_ADC12  | RCC_PERIPHCLK_ADC34  | \</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2S    | RCC_PERIPHCLK_TIM1   | \</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM8   | RCC_PERIPHCLK_RTC    | \</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_USB    | RCC_PERIPHCLK_I2C3   | \</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM2   | RCC_PERIPHCLK_TIM34  | \</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM15  | RCC_PERIPHCLK_TIM16  | \</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM17  | RCC_PERIPHCLK_TIM20))</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#if defined(STM32F398xx)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | \</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_ADC12  | RCC_PERIPHCLK_ADC34  | \</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2S    | RCC_PERIPHCLK_TIM1   | \</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM8   | RCC_PERIPHCLK_RTC    | \</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2C3   | RCC_PERIPHCLK_TIM2   | \</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM34  | RCC_PERIPHCLK_TIM15  | \</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM16  | RCC_PERIPHCLK_TIM17  | \</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM20))</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#if defined(STM32F358xx)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | \</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_ADC12  | RCC_PERIPHCLK_ADC34  | \</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2S    | RCC_PERIPHCLK_TIM1   | \</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_TIM8   | RCC_PERIPHCLK_RTC))</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F358xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#if defined(STM32F303x8)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | \</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_ADC12  | \</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_TIM1   | RCC_PERIPHCLK_RTC))</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#if defined(STM32F334x8)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | \</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_ADC12  | \</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_TIM1   | RCC_PERIPHCLK_HRTIM1 | \</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_RTC))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F334x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#if defined(STM32F328xx)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | \</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_ADC12  | \</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">                                                       RCC_PERIPHCLK_TIM1   | RCC_PERIPHCLK_RTC))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#if defined(STM32F373xC)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | \</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_ADC1   | RCC_PERIPHCLK_SDADC  | \</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_CEC    | RCC_PERIPHCLK_RTC    | \</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_USB))</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#if defined(STM32F378xx)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((SELECTION) &lt;= (RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | \</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_ADC1   | RCC_PERIPHCLK_SDADC  | \</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">                                                     RCC_PERIPHCLK_CEC    | RCC_PERIPHCLK_RTC))</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define IS_RCC_USART1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_USART1CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_HSI))</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define IS_RCC_I2C2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2C2CLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_I2C2CLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define IS_RCC_I2C3CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2C3CLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_I2C3CLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define IS_RCC_ADC1PLLCLK_DIV(ADCCLK) (((ADCCLK) == RCC_ADC1PLLCLK_OFF)   || ((ADCCLK) == RCC_ADC1PLLCLK_DIV1)   || \</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">                                       ((ADCCLK) == RCC_ADC1PLLCLK_DIV2)  || ((ADCCLK) == RCC_ADC1PLLCLK_DIV4)   || \</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">                                       ((ADCCLK) == RCC_ADC1PLLCLK_DIV6)  || ((ADCCLK) == RCC_ADC1PLLCLK_DIV8)   || \</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">                                       ((ADCCLK) == RCC_ADC1PLLCLK_DIV10) || ((ADCCLK) == RCC_ADC1PLLCLK_DIV12)  || \</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">                                       ((ADCCLK) == RCC_ADC1PLLCLK_DIV16) || ((ADCCLK) == RCC_ADC1PLLCLK_DIV32)  || \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">                                       ((ADCCLK) == RCC_ADC1PLLCLK_DIV64) || ((ADCCLK) == RCC_ADC1PLLCLK_DIV128) || \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">                                       ((ADCCLK) == RCC_ADC1PLLCLK_DIV256))</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define IS_RCC_I2SCLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SCLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_I2SCLKSOURCE_EXT))</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define IS_RCC_TIM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM1CLK_HCLK) || \</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM1CLK_PLLCLK))</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define IS_RCC_TIM15CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM15CLK_HCLK) || \</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_TIM15CLK_PLLCLK))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define IS_RCC_TIM16CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM16CLK_HCLK) || \</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_TIM16CLK_PLLCLK))</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define IS_RCC_TIM17CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM17CLK_HCLK) || \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_TIM17CLK_PLLCLK))</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#if defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define IS_RCC_USART1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_USART1CLKSOURCE_PCLK2)  || \</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_HSI))</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define IS_RCC_I2C2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2C2CLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_I2C2CLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define IS_RCC_ADC12PLLCLK_DIV(ADCCLK) (((ADCCLK) == RCC_ADC12PLLCLK_OFF)   || ((ADCCLK) == RCC_ADC12PLLCLK_DIV1)   || \</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV2)  || ((ADCCLK) == RCC_ADC12PLLCLK_DIV4)   || \</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV6)  || ((ADCCLK) == RCC_ADC12PLLCLK_DIV8)   || \</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV10) || ((ADCCLK) == RCC_ADC12PLLCLK_DIV12)  || \</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV16) || ((ADCCLK) == RCC_ADC12PLLCLK_DIV32)  || \</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV64) || ((ADCCLK) == RCC_ADC12PLLCLK_DIV128) || \</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV256))</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define IS_RCC_I2SCLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SCLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_I2SCLKSOURCE_EXT))</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define IS_RCC_TIM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM1CLK_HCLK) || \</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM1CLK_PLLCLK))</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define IS_RCC_UART4CLKSOURCE(SOURCE)  (((SOURCE) == RCC_UART4CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART4CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART4CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART4CLKSOURCE_HSI))</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define IS_RCC_UART5CLKSOURCE(SOURCE)  (((SOURCE) == RCC_UART5CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART5CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART5CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART5CLKSOURCE_HSI))</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define IS_RCC_USART1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_USART1CLKSOURCE_PCLK2)  || \</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_HSI))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define IS_RCC_I2C2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2C2CLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_I2C2CLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define IS_RCC_I2C3CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2C3CLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_I2C3CLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define IS_RCC_ADC12PLLCLK_DIV(ADCCLK) (((ADCCLK) == RCC_ADC12PLLCLK_OFF)   || ((ADCCLK) == RCC_ADC12PLLCLK_DIV1)   || \</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV2)  || ((ADCCLK) == RCC_ADC12PLLCLK_DIV4)   || \</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV6)  || ((ADCCLK) == RCC_ADC12PLLCLK_DIV8)   || \</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV10) || ((ADCCLK) == RCC_ADC12PLLCLK_DIV12)  || \</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV16) || ((ADCCLK) == RCC_ADC12PLLCLK_DIV32)  || \</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV64) || ((ADCCLK) == RCC_ADC12PLLCLK_DIV128) || \</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV256))</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define IS_RCC_I2SCLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SCLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_I2SCLKSOURCE_EXT))</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define IS_RCC_TIM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM1CLK_HCLK) || \</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM1CLK_PLLCLK))</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define IS_RCC_TIM2CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM2CLK_HCLK) || \</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM2CLK_PLLCLK))</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define IS_RCC_TIM3CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM34CLK_HCLK) || \</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM34CLK_PLLCLK))</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define IS_RCC_TIM15CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM15CLK_HCLK) || \</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM15CLK_PLLCLK))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define IS_RCC_TIM16CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM16CLK_HCLK) || \</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM16CLK_PLLCLK))</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define IS_RCC_TIM17CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM17CLK_HCLK) || \</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM17CLK_PLLCLK))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define IS_RCC_UART4CLKSOURCE(SOURCE)  (((SOURCE) == RCC_UART4CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART4CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART4CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART4CLKSOURCE_HSI))</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define IS_RCC_UART5CLKSOURCE(SOURCE)  (((SOURCE) == RCC_UART5CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART5CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART5CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_UART5CLKSOURCE_HSI))</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) ||  defined(STM32F398xx)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define IS_RCC_TIM20CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM20CLK_HCLK) || \</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM20CLK_PLLCLK))</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define IS_RCC_ADC34PLLCLK_DIV(ADCCLK) (((ADCCLK) == RCC_ADC34PLLCLK_OFF)   || ((ADCCLK) == RCC_ADC34PLLCLK_DIV1)   || \</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC34PLLCLK_DIV2)  || ((ADCCLK) == RCC_ADC34PLLCLK_DIV4)   || \</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC34PLLCLK_DIV6)  || ((ADCCLK) == RCC_ADC34PLLCLK_DIV8)   || \</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC34PLLCLK_DIV10) || ((ADCCLK) == RCC_ADC34PLLCLK_DIV12)  || \</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC34PLLCLK_DIV16) || ((ADCCLK) == RCC_ADC34PLLCLK_DIV32)  || \</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC34PLLCLK_DIV64) || ((ADCCLK) == RCC_ADC34PLLCLK_DIV128) || \</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC34PLLCLK_DIV256))</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define IS_RCC_TIM8CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM8CLK_HCLK) || \</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM8CLK_PLLCLK))</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xC || STM32F303xE || STM32F398xx || STM32F358xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define IS_RCC_USART1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_USART1CLKSOURCE_PCLK1)  || \</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_HSI))</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define IS_RCC_ADC12PLLCLK_DIV(ADCCLK) (((ADCCLK) == RCC_ADC12PLLCLK_OFF)   || ((ADCCLK) == RCC_ADC12PLLCLK_DIV1)   || \</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV2)  || ((ADCCLK) == RCC_ADC12PLLCLK_DIV4)   || \</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV6)  || ((ADCCLK) == RCC_ADC12PLLCLK_DIV8)   || \</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV10) || ((ADCCLK) == RCC_ADC12PLLCLK_DIV12)  || \</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV16) || ((ADCCLK) == RCC_ADC12PLLCLK_DIV32)  || \</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV64) || ((ADCCLK) == RCC_ADC12PLLCLK_DIV128) || \</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">                                        ((ADCCLK) == RCC_ADC12PLLCLK_DIV256))</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define IS_RCC_TIM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_TIM1CLK_HCLK) || \</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_TIM1CLK_PLLCLK))</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#if defined(STM32F334x8)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define IS_RCC_HRTIM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_HRTIM1CLK_HCLK) || \</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">                                        ((SOURCE) == RCC_HRTIM1CLK_PLLCLK))</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F334x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define IS_RCC_USART1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_USART1CLKSOURCE_PCLK2)  || \</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) || \</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_LSE)    || \</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">                                         ((SOURCE) == RCC_USART1CLKSOURCE_HSI))</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define IS_RCC_I2C2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2C2CLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">                                       ((SOURCE) == RCC_I2C2CLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define IS_RCC_ADC1PCLK2_DIV(ADCCLK) (((ADCCLK) == RCC_ADC1PCLK2_DIV2) || ((ADCCLK) == RCC_ADC1PCLK2_DIV4) || \</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">                                      ((ADCCLK) == RCC_ADC1PCLK2_DIV6) || ((ADCCLK) == RCC_ADC1PCLK2_DIV8))</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define IS_RCC_CECCLKSOURCE(SOURCE)  (((SOURCE) == RCC_CECCLKSOURCE_HSI) || \</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_CECCLKSOURCE_LSE))</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define IS_RCC_SDADCSYSCLK_DIV(DIV) (((DIV) == RCC_SDADCSYSCLK_DIV1)  || ((DIV) == RCC_SDADCSYSCLK_DIV2)   || \</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">                                     ((DIV) == RCC_SDADCSYSCLK_DIV4)  || ((DIV) == RCC_SDADCSYSCLK_DIV6)   || \</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">                                     ((DIV) == RCC_SDADCSYSCLK_DIV8)  || ((DIV) == RCC_SDADCSYSCLK_DIV10)  || \</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">                                     ((DIV) == RCC_SDADCSYSCLK_DIV12) || ((DIV) == RCC_SDADCSYSCLK_DIV14)  || \</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">                                     ((DIV) == RCC_SDADCSYSCLK_DIV16) || ((DIV) == RCC_SDADCSYSCLK_DIV20)  || \</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">                                     ((DIV) == RCC_SDADCSYSCLK_DIV24) || ((DIV) == RCC_SDADCSYSCLK_DIV28)  || \</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">                                     ((DIV) == RCC_SDADCSYSCLK_DIV32) || ((DIV) == RCC_SDADCSYSCLK_DIV36)  || \</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">                                     ((DIV) == RCC_SDADCSYSCLK_DIV40) || ((DIV) == RCC_SDADCSYSCLK_DIV44)  || \</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">                                     ((DIV) == RCC_SDADCSYSCLK_DIV48))</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE)\</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC)\</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">  || defined(STM32F302x8)                        \</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">  || defined(STM32F373xC)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define IS_RCC_USBCLKSOURCE(SOURCE)  (((SOURCE) == RCC_USBCLKSOURCE_PLL) || \</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">                                      ((SOURCE) == RCC_USBCLKSOURCE_PLL_DIV1_5))</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;       <span class="comment">/* STM32F302x8                || */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;       <span class="comment">/* STM32F373xC                   */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCOPRE)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1)  || ((DIV) == RCC_MCODIV_2)   || \</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">                            ((DIV) == RCC_MCODIV_4)  || ((DIV) == RCC_MCODIV_8)   || \</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">                            ((DIV) == RCC_MCODIV_16) || ((DIV) == RCC_MCODIV_32)  || \</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">                            ((DIV) == RCC_MCODIV_64) || ((DIV) == RCC_MCODIV_128))</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1))</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOPRE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160; </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define IS_RCC_LSE_DRIVE(__DRIVE__) (((__DRIVE__) == RCC_LSEDRIVE_LOW)        || \</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">                                     ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMLOW)  || \</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">                                     ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH) || \</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">                                     ((__DRIVE__) == RCC_LSEDRIVE_HIGH))</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span> </div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;{</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  uint32_t RTCClockSelection;    </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  uint32_t I2c2ClockSelection;   </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  uint32_t I2c3ClockSelection;   </div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  uint32_t Adc1ClockSelection;   </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  uint32_t I2sClockSelection;    </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  uint32_t Tim15ClockSelection;  </div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  uint32_t Tim16ClockSelection;  </div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  uint32_t Tim17ClockSelection;  </div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#if defined(STM32F302x8)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  uint32_t RTCClockSelection;    </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  uint32_t I2c2ClockSelection;   </div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  uint32_t I2c3ClockSelection;   </div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  uint32_t Adc1ClockSelection;   </div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  uint32_t I2sClockSelection;    </div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  uint32_t Tim15ClockSelection;  </div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  uint32_t Tim16ClockSelection;  </div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  uint32_t Tim17ClockSelection;  </div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  uint32_t USBClockSelection;    </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#if defined(STM32F302xC)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;{</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  uint32_t Usart2ClockSelection; </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  uint32_t Usart3ClockSelection; </div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  uint32_t Uart4ClockSelection;  </div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  uint32_t Uart5ClockSelection;  </div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  uint32_t I2c2ClockSelection;   </div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  uint32_t Adc12ClockSelection;  </div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  uint32_t I2sClockSelection;    </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  uint32_t USBClockSelection;    </div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160; </div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#if defined(STM32F303xC)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;{</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  uint32_t Usart2ClockSelection; </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  uint32_t Usart3ClockSelection; </div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  uint32_t Uart4ClockSelection;  </div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  uint32_t Uart5ClockSelection;  </div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  uint32_t I2c2ClockSelection;   </div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  uint32_t Adc12ClockSelection;  </div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  uint32_t Adc34ClockSelection;  </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  uint32_t I2sClockSelection;    </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  uint32_t Tim8ClockSelection;   </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  uint32_t USBClockSelection;    </div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; </div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#if defined(STM32F302xE)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;{</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  uint32_t Usart2ClockSelection; </div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  uint32_t Usart3ClockSelection; </div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  uint32_t Uart4ClockSelection;  </div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  uint32_t Uart5ClockSelection;  </div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  uint32_t I2c2ClockSelection;   </div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  uint32_t I2c3ClockSelection;   </div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  uint32_t Adc12ClockSelection;  </div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  uint32_t I2sClockSelection;    </div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  uint32_t Tim2ClockSelection;   </div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  uint32_t Tim34ClockSelection;   </div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  uint32_t Tim15ClockSelection;  </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  uint32_t Tim16ClockSelection;  </div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  uint32_t Tim17ClockSelection;  </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  uint32_t USBClockSelection;    </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#if defined(STM32F303xE)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;{</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  uint32_t Usart2ClockSelection; </div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  uint32_t Usart3ClockSelection; </div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  uint32_t Uart4ClockSelection;  </div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  uint32_t Uart5ClockSelection;  </div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  uint32_t I2c2ClockSelection;   </div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  uint32_t I2c3ClockSelection;   </div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  uint32_t Adc12ClockSelection;  </div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  uint32_t Adc34ClockSelection;  </div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  uint32_t I2sClockSelection;    </div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  uint32_t Tim2ClockSelection;   </div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  uint32_t Tim34ClockSelection;   </div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  uint32_t Tim8ClockSelection;   </div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  uint32_t Tim15ClockSelection;  </div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  uint32_t Tim16ClockSelection;  </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  uint32_t Tim17ClockSelection;  </div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  uint32_t Tim20ClockSelection;  </div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  uint32_t USBClockSelection;    </div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; </div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#if defined(STM32F398xx)</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;{</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  uint32_t Usart2ClockSelection; </div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  uint32_t Usart3ClockSelection; </div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  uint32_t Uart4ClockSelection;  </div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  uint32_t Uart5ClockSelection;  </div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  uint32_t I2c2ClockSelection;   </div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  uint32_t I2c3ClockSelection;   </div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  uint32_t Adc12ClockSelection;  </div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  uint32_t Adc34ClockSelection;  </div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  uint32_t I2sClockSelection;    </div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  uint32_t Tim2ClockSelection;   </div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  uint32_t Tim34ClockSelection;   </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  uint32_t Tim8ClockSelection;   </div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  uint32_t Tim15ClockSelection;  </div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  uint32_t Tim16ClockSelection;  </div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  uint32_t Tim17ClockSelection;  </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  uint32_t Tim20ClockSelection;  </div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#if defined(STM32F358xx)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;{</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  uint32_t Usart2ClockSelection; </div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  uint32_t Usart3ClockSelection; </div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  uint32_t Uart4ClockSelection;  </div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  uint32_t Uart5ClockSelection;  </div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  uint32_t I2c2ClockSelection;   </div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  uint32_t Adc12ClockSelection;  </div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  uint32_t Adc34ClockSelection;  </div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  uint32_t I2sClockSelection;    </div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  uint32_t Tim8ClockSelection;   </div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F358xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#if defined(STM32F303x8)</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;{</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  uint32_t Adc12ClockSelection;  </div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160; </div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#if defined(STM32F334x8)</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;{</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  uint32_t Adc12ClockSelection;  </div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  uint32_t Hrtim1ClockSelection; </div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F334x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160; </div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#if defined(STM32F328xx)</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;{</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  uint32_t Adc12ClockSelection;  </div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  uint32_t Tim1ClockSelection;   </div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160; </div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;{</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  uint32_t Usart2ClockSelection; </div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  uint32_t Usart3ClockSelection; </div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  uint32_t I2c2ClockSelection;   </div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  uint32_t Adc1ClockSelection;   </div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  uint32_t SdadcClockSelection;   </div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  uint32_t CecClockSelection;    </div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  uint32_t USBClockSelection;    </div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160; </div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#if defined(STM32F378xx)</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;{</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  uint32_t Usart1ClockSelection; </div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  uint32_t Usart2ClockSelection; </div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  uint32_t Usart3ClockSelection; </div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  uint32_t I2c1ClockSelection;   </div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  uint32_t I2c2ClockSelection;   </div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  uint32_t Adc1ClockSelection;   </div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  uint32_t SdadcClockSelection;   </div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  uint32_t CecClockSelection;    </div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160; </div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_NOCLOCK            RCC_CFGR_MCO_NOCLOCK</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_LSI                RCC_CFGR_MCO_LSI</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_LSE                RCC_CFGR_MCO_LSE</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_SYSCLK             RCC_CFGR_MCO_SYSCLK</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSI                RCC_CFGR_MCO_HSI</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSE                RCC_CFGR_MCO_HSE</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_PLLNODIV)</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK             (RCC_CFGR_PLLNODIV | RCC_CFGR_MCO_PLL)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_PLLNODIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK_DIV2        RCC_CFGR_MCO_PLL</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160; </div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2             (0x00000040U)</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC1             (0x00000080U)</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S              (0x00000200U)</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C3             (0x00008000U)</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM15            (0x00040000U)</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM16            (0x00080000U)</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM17            (0x00100000U)</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160; </div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160; </div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#if defined(STM32F302x8)</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2             (0x00000040U)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC1             (0x00000080U)</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S              (0x00000200U)</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C3             (0x00008000U)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USB              (0x00020000U)</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM15            (0x00040000U)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM16            (0x00080000U)</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM17            (0x00100000U)</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160; </div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160; </div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160; </div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#if defined(STM32F302xC)</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART2           (0x00000002U)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART3           (0x00000004U)</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART4            (0x00000008U)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART5            (0x00000010U)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2             (0x00000040U)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC12            (0x00000080U)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S              (0x00000200U)</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USB              (0x00020000U)</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160; </div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160; </div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#if defined(STM32F303xC)</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART2           (0x00000002U)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART3           (0x00000004U)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART4            (0x00000008U)</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART5            (0x00000010U)</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2             (0x00000040U)</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC12            (0x00000080U)</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC34            (0x00000100U)</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S              (0x00000200U)</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM8             (0x00002000U)</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USB              (0x00020000U)</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160; </div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160; </div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#if defined(STM32F302xE)</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART2           (0x00000002U)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART3           (0x00000004U)</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART4            (0x00000008U)</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART5            (0x00000010U)</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2             (0x00000040U)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC12            (0x00000080U)</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S              (0x00000200U)</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USB              (0x00020000U)</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C3             (0x00040000U)</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM2             (0x00100000U)</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM34            (0x00200000U)</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM15            (0x00400000U)</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM16            (0x00800000U)</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM17            (0x01000000U)</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160; </div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160; </div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#if defined(STM32F303xE)</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART2           (0x00000002U)</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART3           (0x00000004U)</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART4            (0x00000008U)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART5            (0x00000010U)</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2             (0x00000040U)</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC12            (0x00000080U)</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC34            (0x00000100U)</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S              (0x00000200U)</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM8             (0x00002000U)</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USB              (0x00020000U)</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C3             (0x00040000U)</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM2             (0x00100000U)</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM34            (0x00200000U)</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM15            (0x00400000U)</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM16            (0x00800000U)</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM17            (0x01000000U)</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM20            (0x02000000U)</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160; </div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160; </div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#if defined(STM32F398xx)</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART2           (0x00000002U)</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART3           (0x00000004U)</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART4            (0x00000008U)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART5            (0x00000010U)</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2             (0x00000040U)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC12            (0x00000080U)</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC34            (0x00000100U)</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S              (0x00000200U)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM8             (0x00002000U)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C3             (0x00040000U)</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM2             (0x00100000U)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM34            (0x00200000U)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM15            (0x00400000U)</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM16            (0x00800000U)</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM17            (0x01000000U)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM20            (0x02000000U)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160; </div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160; </div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160; </div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#if defined(STM32F358xx)</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART2           (0x00000002U)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART3           (0x00000004U)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART4            (0x00000008U)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_UART5            (0x00000010U)</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2             (0x00000040U)</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC12            (0x00000080U)</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC34            (0x00000100U)</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S              (0x00000200U)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM8             (0x00002000U)</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160; </div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F358xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160; </div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#if defined(STM32F303x8)</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC12            (0x00000080U)</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160; </div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160; </div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#if defined(STM32F334x8)</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC12            (0x00000080U)</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_HRTIM1           (0x00004000U)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160; </div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160; </div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F334x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160; </div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#if defined(STM32F328xx)</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC12            (0x00000080U)</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM1             (0x00001000U)</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160; </div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160; </div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#if defined(STM32F373xC)</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART2           (0x00000002U)</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART3           (0x00000004U)</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2             (0x00000040U)</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC1             (0x00000080U)</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CEC              (0x00000400U)</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDADC            (0x00000800U)</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USB              (0x00020000U)</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160; </div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160; </div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#if defined(STM32F378xx)</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART1           (0x00000001U)</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART2           (0x00000002U)</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_USART3           (0x00000004U)</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C1             (0x00000020U)</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2C2             (0x00000040U)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_ADC1             (0x00000080U)</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CEC              (0x00000400U)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDADC            (0x00000800U)</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC              (0x00010000U)</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160; </div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160; </div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160; </div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_PCLK1        RCC_CFGR3_USART1SW_PCLK1</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_SYSCLK       RCC_CFGR3_USART1SW_SYSCLK</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_LSE          RCC_CFGR3_USART1SW_LSE</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_HSI          RCC_CFGR3_USART1SW_HSI</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160; </div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_HSI            RCC_CFGR3_I2C2SW_HSI</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_SYSCLK         RCC_CFGR3_I2C2SW_SYSCLK</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160; </div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define RCC_I2C3CLKSOURCE_HSI            RCC_CFGR3_I2C3SW_HSI</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define RCC_I2C3CLKSOURCE_SYSCLK         RCC_CFGR3_I2C3SW_SYSCLK</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160; </div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_OFF               RCC_CFGR2_ADC1PRES_NO</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV1              RCC_CFGR2_ADC1PRES_DIV1</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV2              RCC_CFGR2_ADC1PRES_DIV2</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV4              RCC_CFGR2_ADC1PRES_DIV4</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV6              RCC_CFGR2_ADC1PRES_DIV6</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV8              RCC_CFGR2_ADC1PRES_DIV8</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV10             RCC_CFGR2_ADC1PRES_DIV10</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV12             RCC_CFGR2_ADC1PRES_DIV12</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV16             RCC_CFGR2_ADC1PRES_DIV16</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV32             RCC_CFGR2_ADC1PRES_DIV32</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV64             RCC_CFGR2_ADC1PRES_DIV64</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV128            RCC_CFGR2_ADC1PRES_DIV128</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define RCC_ADC1PLLCLK_DIV256            RCC_CFGR2_ADC1PRES_DIV256</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160; </div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_SYSCLK          RCC_CFGR_I2SSRC_SYSCLK</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_EXT             RCC_CFGR_I2SSRC_EXT</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160; </div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define RCC_TIM1CLK_HCLK                  RCC_CFGR3_TIM1SW_HCLK</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define RCC_TIM1CLK_PLLCLK                RCC_CFGR3_TIM1SW_PLL</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160; </div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define RCC_TIM15CLK_HCLK                 RCC_CFGR3_TIM15SW_HCLK</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define RCC_TIM15CLK_PLLCLK               RCC_CFGR3_TIM15SW_PLL</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160; </div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define RCC_TIM16CLK_HCLK                 RCC_CFGR3_TIM16SW_HCLK</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define RCC_TIM16CLK_PLLCLK               RCC_CFGR3_TIM16SW_PLL</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160; </div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define RCC_TIM17CLK_HCLK                 RCC_CFGR3_TIM17SW_HCLK</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define RCC_TIM17CLK_PLLCLK               RCC_CFGR3_TIM17SW_PLL</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160; </div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160; </div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#if defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160; </div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_PCLK2        RCC_CFGR3_USART1SW_PCLK2</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_SYSCLK       RCC_CFGR3_USART1SW_SYSCLK</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_LSE          RCC_CFGR3_USART1SW_LSE</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_HSI          RCC_CFGR3_USART1SW_HSI</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160; </div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_HSI            RCC_CFGR3_I2C2SW_HSI</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_SYSCLK         RCC_CFGR3_I2C2SW_SYSCLK</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160; </div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">/* ADC1 &amp; ADC2 */</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_OFF              RCC_CFGR2_ADCPRE12_NO</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV1             RCC_CFGR2_ADCPRE12_DIV1</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV2             RCC_CFGR2_ADCPRE12_DIV2</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV4             RCC_CFGR2_ADCPRE12_DIV4</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV6             RCC_CFGR2_ADCPRE12_DIV6</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV8             RCC_CFGR2_ADCPRE12_DIV8</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV10            RCC_CFGR2_ADCPRE12_DIV10</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV12            RCC_CFGR2_ADCPRE12_DIV12</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV16            RCC_CFGR2_ADCPRE12_DIV16</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV32            RCC_CFGR2_ADCPRE12_DIV32</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV64            RCC_CFGR2_ADCPRE12_DIV64</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV128           RCC_CFGR2_ADCPRE12_DIV128</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV256           RCC_CFGR2_ADCPRE12_DIV256</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160; </div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_SYSCLK          RCC_CFGR_I2SSRC_SYSCLK</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_EXT             RCC_CFGR_I2SSRC_EXT</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160; </div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define RCC_TIM1CLK_HCLK                  RCC_CFGR3_TIM1SW_HCLK</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define RCC_TIM1CLK_PLLCLK                RCC_CFGR3_TIM1SW_PLL</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160; </div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_PCLK1         RCC_CFGR3_UART4SW_PCLK</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_SYSCLK        RCC_CFGR3_UART4SW_SYSCLK</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_LSE           RCC_CFGR3_UART4SW_LSE</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_HSI           RCC_CFGR3_UART4SW_HSI</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160; </div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_PCLK1         RCC_CFGR3_UART5SW_PCLK</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_SYSCLK        RCC_CFGR3_UART5SW_SYSCLK</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_LSE           RCC_CFGR3_UART5SW_LSE</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_HSI           RCC_CFGR3_UART5SW_HSI</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160; </div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160; </div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160; </div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_PCLK2        RCC_CFGR3_USART1SW_PCLK2</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_SYSCLK       RCC_CFGR3_USART1SW_SYSCLK</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_LSE          RCC_CFGR3_USART1SW_LSE</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_HSI          RCC_CFGR3_USART1SW_HSI</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160; </div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_HSI            RCC_CFGR3_I2C2SW_HSI</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_SYSCLK         RCC_CFGR3_I2C2SW_SYSCLK</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160; </div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define RCC_I2C3CLKSOURCE_HSI            RCC_CFGR3_I2C3SW_HSI</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define RCC_I2C3CLKSOURCE_SYSCLK         RCC_CFGR3_I2C3SW_SYSCLK</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160; </div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">/* ADC1 &amp; ADC2 */</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_OFF              RCC_CFGR2_ADCPRE12_NO</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV1             RCC_CFGR2_ADCPRE12_DIV1</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV2             RCC_CFGR2_ADCPRE12_DIV2</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV4             RCC_CFGR2_ADCPRE12_DIV4</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV6             RCC_CFGR2_ADCPRE12_DIV6</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV8             RCC_CFGR2_ADCPRE12_DIV8</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV10            RCC_CFGR2_ADCPRE12_DIV10</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV12            RCC_CFGR2_ADCPRE12_DIV12</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV16            RCC_CFGR2_ADCPRE12_DIV16</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV32            RCC_CFGR2_ADCPRE12_DIV32</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV64            RCC_CFGR2_ADCPRE12_DIV64</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV128           RCC_CFGR2_ADCPRE12_DIV128</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV256           RCC_CFGR2_ADCPRE12_DIV256</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160; </div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_SYSCLK          RCC_CFGR_I2SSRC_SYSCLK</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_EXT             RCC_CFGR_I2SSRC_EXT</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160; </div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define RCC_TIM1CLK_HCLK                  RCC_CFGR3_TIM1SW_HCLK</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define RCC_TIM1CLK_PLLCLK                RCC_CFGR3_TIM1SW_PLL</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160; </div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define RCC_TIM2CLK_HCLK                  RCC_CFGR3_TIM2SW_HCLK</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define RCC_TIM2CLK_PLLCLK                RCC_CFGR3_TIM2SW_PLL</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160; </div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define RCC_TIM34CLK_HCLK                  RCC_CFGR3_TIM34SW_HCLK</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define RCC_TIM34CLK_PLLCLK                RCC_CFGR3_TIM34SW_PLL</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160; </div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define RCC_TIM15CLK_HCLK                  RCC_CFGR3_TIM15SW_HCLK</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define RCC_TIM15CLK_PLLCLK                RCC_CFGR3_TIM15SW_PLL</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160; </div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define RCC_TIM16CLK_HCLK                  RCC_CFGR3_TIM16SW_HCLK</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define RCC_TIM16CLK_PLLCLK                RCC_CFGR3_TIM16SW_PLL</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160; </div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define RCC_TIM17CLK_HCLK                  RCC_CFGR3_TIM17SW_HCLK</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define RCC_TIM17CLK_PLLCLK                RCC_CFGR3_TIM17SW_PLL</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160; </div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_PCLK1         RCC_CFGR3_UART4SW_PCLK</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_SYSCLK        RCC_CFGR3_UART4SW_SYSCLK</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_LSE           RCC_CFGR3_UART4SW_LSE</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define RCC_UART4CLKSOURCE_HSI           RCC_CFGR3_UART4SW_HSI</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160; </div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_PCLK1         RCC_CFGR3_UART5SW_PCLK</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_SYSCLK        RCC_CFGR3_UART5SW_SYSCLK</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_LSE           RCC_CFGR3_UART5SW_LSE</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define RCC_UART5CLKSOURCE_HSI           RCC_CFGR3_UART5SW_HSI</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160; </div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160; </div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) ||  defined(STM32F398xx)</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160; </div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define RCC_TIM20CLK_HCLK                  RCC_CFGR3_TIM20SW_HCLK</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define RCC_TIM20CLK_PLLCLK                RCC_CFGR3_TIM20SW_PLL</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160; </div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160; </div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160; </div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">/* ADC3 &amp; ADC4 */</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_OFF              RCC_CFGR2_ADCPRE34_NO</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV1             RCC_CFGR2_ADCPRE34_DIV1</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV2             RCC_CFGR2_ADCPRE34_DIV2</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV4             RCC_CFGR2_ADCPRE34_DIV4</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV6             RCC_CFGR2_ADCPRE34_DIV6</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV8             RCC_CFGR2_ADCPRE34_DIV8</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV10            RCC_CFGR2_ADCPRE34_DIV10</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV12            RCC_CFGR2_ADCPRE34_DIV12</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV16            RCC_CFGR2_ADCPRE34_DIV16</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV32            RCC_CFGR2_ADCPRE34_DIV32</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV64            RCC_CFGR2_ADCPRE34_DIV64</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV128           RCC_CFGR2_ADCPRE34_DIV128</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define RCC_ADC34PLLCLK_DIV256           RCC_CFGR2_ADCPRE34_DIV256</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160; </div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define RCC_TIM8CLK_HCLK                  RCC_CFGR3_TIM8SW_HCLK</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define RCC_TIM8CLK_PLLCLK                RCC_CFGR3_TIM8SW_PLL</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160; </div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xC || STM32F303xE || STM32F398xx || STM32F358xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160; </div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160; </div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_PCLK1        RCC_CFGR3_USART1SW_PCLK1</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_SYSCLK       RCC_CFGR3_USART1SW_SYSCLK</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_LSE          RCC_CFGR3_USART1SW_LSE</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_HSI          RCC_CFGR3_USART1SW_HSI</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160; </div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">/* ADC1 &amp; ADC2 */</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_OFF              RCC_CFGR2_ADCPRE12_NO</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV1             RCC_CFGR2_ADCPRE12_DIV1</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV2             RCC_CFGR2_ADCPRE12_DIV2</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV4             RCC_CFGR2_ADCPRE12_DIV4</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV6             RCC_CFGR2_ADCPRE12_DIV6</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV8             RCC_CFGR2_ADCPRE12_DIV8</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV10            RCC_CFGR2_ADCPRE12_DIV10</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV12            RCC_CFGR2_ADCPRE12_DIV12</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV16            RCC_CFGR2_ADCPRE12_DIV16</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV32            RCC_CFGR2_ADCPRE12_DIV32</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV64            RCC_CFGR2_ADCPRE12_DIV64</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV128           RCC_CFGR2_ADCPRE12_DIV128</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define RCC_ADC12PLLCLK_DIV256           RCC_CFGR2_ADCPRE12_DIV256</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160; </div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define RCC_TIM1CLK_HCLK                  RCC_CFGR3_TIM1SW_HCLK</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define RCC_TIM1CLK_PLLCLK                RCC_CFGR3_TIM1SW_PLL</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160; </div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160; </div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#if defined(STM32F334x8)</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160; </div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define RCC_HRTIM1CLK_HCLK                RCC_CFGR3_HRTIM1SW_HCLK</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define RCC_HRTIM1CLK_PLLCLK              RCC_CFGR3_HRTIM1SW_PLL</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160; </div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F334x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160; </div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160; </div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_PCLK2        RCC_CFGR3_USART1SW_PCLK2</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_SYSCLK       RCC_CFGR3_USART1SW_SYSCLK</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_LSE          RCC_CFGR3_USART1SW_LSE</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define RCC_USART1CLKSOURCE_HSI          RCC_CFGR3_USART1SW_HSI</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160; </div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_HSI            RCC_CFGR3_I2C2SW_HSI</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define RCC_I2C2CLKSOURCE_SYSCLK         RCC_CFGR3_I2C2SW_SYSCLK</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160; </div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">/* ADC1 */</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define RCC_ADC1PCLK2_DIV2               RCC_CFGR_ADCPRE_DIV2</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define RCC_ADC1PCLK2_DIV4               RCC_CFGR_ADCPRE_DIV4</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define RCC_ADC1PCLK2_DIV6               RCC_CFGR_ADCPRE_DIV6</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define RCC_ADC1PCLK2_DIV8               RCC_CFGR_ADCPRE_DIV8</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160; </div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define RCC_CECCLKSOURCE_HSI             RCC_CFGR3_CECSW_HSI_DIV244</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define RCC_CECCLKSOURCE_LSE             RCC_CFGR3_CECSW_LSE</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160; </div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV1             RCC_CFGR_SDPRE_DIV1</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV2             RCC_CFGR_SDPRE_DIV2</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV4             RCC_CFGR_SDPRE_DIV4</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV6             RCC_CFGR_SDPRE_DIV6</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV8             RCC_CFGR_SDPRE_DIV8</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV10            RCC_CFGR_SDPRE_DIV10</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV12            RCC_CFGR_SDPRE_DIV12</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV14            RCC_CFGR_SDPRE_DIV14</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV16            RCC_CFGR_SDPRE_DIV16</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV20            RCC_CFGR_SDPRE_DIV20</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV24            RCC_CFGR_SDPRE_DIV24</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV28            RCC_CFGR_SDPRE_DIV28</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV32            RCC_CFGR_SDPRE_DIV32</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV36            RCC_CFGR_SDPRE_DIV36</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV40            RCC_CFGR_SDPRE_DIV40</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV44            RCC_CFGR_SDPRE_DIV44</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define RCC_SDADCSYSCLK_DIV48            RCC_CFGR_SDPRE_DIV48</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160; </div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160; </div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE)\</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC)\</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">  || defined(STM32F302x8)                        \</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">  || defined(STM32F373xC)</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160; </div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define RCC_USBCLKSOURCE_PLL               RCC_CFGR_USBPRE_DIV1</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define RCC_USBCLKSOURCE_PLL_DIV1_5             RCC_CFGR_USBPRE_DIV1_5</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160; </div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || */</span><span class="preprocessor"></span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || */</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;       <span class="comment">/* STM32F302x8                || */</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;       <span class="comment">/* STM32F373xC                   */</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160; </div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160; </div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#if defined(RCC_CFGR_MCOPRE)</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160; </div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define RCC_MCODIV_1                     (0x00000000U)</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define RCC_MCODIV_2                     (0x10000000U)</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define RCC_MCODIV_4                     (0x20000000U)</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define RCC_MCODIV_8                     (0x30000000U)</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define RCC_MCODIV_16                    (0x40000000U)</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define RCC_MCODIV_32                    (0x50000000U)</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define RCC_MCODIV_64                    (0x60000000U)</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define RCC_MCODIV_128                   (0x70000000U)</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160; </div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  </div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define RCC_MCODIV_1                    (0x00000000U)</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160; </div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOPRE */</span><span class="preprocessor"></span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160; </div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___l_s_e_drive___configuration.html#gab5fa5b50304710db2d7f6d583a225da3"> 1785</a></span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_LOW                 (0x00000000U) </span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga1151beb7f9869e91fe7617936ad0efff"> 1786</a></span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_MEDIUMLOW           RCC_BDCR_LSEDRV_1      </span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga295eed1e1368d526fa0f6356ceecbc48"> 1787</a></span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_MEDIUMHIGH          RCC_BDCR_LSEDRV_0      </span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga90b0854f3813d7ab2781519bfa58fd95"> 1788</a></span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_HIGH                RCC_BDCR_LSEDRV        </span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160; </div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160; </div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__ , __PREDIV__, __PLLMUL__) \</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">                  do { \</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">                    MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV, (__PREDIV__)); \</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">                    MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_PLLMUL | RCC_CFGR_PLLSRC, (uint32_t)((__PLLMUL__)|(__RCC_PLLSource__))); \</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">                  } while(0U)</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160; </div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#if defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">  || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">  || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">  || defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160; </div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__ , __PLLMUL__) \</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_PLLMUL | RCC_CFGR_PLLSRC, (uint32_t)((__PLLMUL__)|(__RCC_PLLSource__)))</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;       <span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx || */</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;       <span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx    */</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;       <span class="comment">/* STM32F373xC || STM32F378xx                   */</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#if defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">  || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">  || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">  || defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160; </div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) \</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV, (uint32_t)(__HSE_PREDIV_VALUE__))</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160; </div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV)</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160; </div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;       <span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx || */</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;       <span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx    */</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;       <span class="comment">/* STM32F373xC || STM32F378xx                   */</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;                    </div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ADC1EN);\</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ADC1EN);\</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160; </div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()         (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ADC1EN))</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160; </div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA2EN);\</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA2EN);\</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOEEN);\</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOEEN);\</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ADC12EN);\</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ADC12EN);\</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">/* Aliases for STM32 F3 compatibility */</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()          __HAL_RCC_ADC12_CLK_ENABLE()</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()          __HAL_RCC_ADC12_CLK_ENABLE()</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160; </div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_DISABLE()         (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA2EN))</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOEEN))</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ADC12EN))</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment">/* Aliases for STM32 F3 compatibility */</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()          __HAL_RCC_ADC12_CLK_DISABLE()</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()          __HAL_RCC_ADC12_CLK_DISABLE()</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160; </div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC34_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ADC34EN);\</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ADC34EN);\</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC34_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ADC34EN))</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;       <span class="comment">/* STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160; </div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ADC12EN);\</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ADC12EN);\</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">/* Aliases for STM32 F3 compatibility */</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()          __HAL_RCC_ADC12_CLK_ENABLE()</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()          __HAL_RCC_ADC12_CLK_ENABLE()</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160; </div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ADC12EN))</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">/* Aliases for STM32 F3 compatibility */</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()          __HAL_RCC_ADC12_CLK_DISABLE()</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()          __HAL_RCC_ADC12_CLK_DISABLE()</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160; </div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA2EN);\</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA2EN);\</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOEEN);\</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOEEN);\</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160; </div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_CLK_DISABLE()         (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA2EN))</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOEEN))</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160; </div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FMCEN);\</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FMCEN);\</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOGEN);\</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOGEN);\</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOHEN);\</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_GPIOHEN);\</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160; </div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_DISABLE()           (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FMCEN))</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()         (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOGEN))</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_DISABLE()         (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_GPIOHEN))</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160; </div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160; </div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160; </div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160; </div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160; </div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DAC2EN);\</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DAC2EN);\</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160; </div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DAC2EN))</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160; </div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM18_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM18EN);\</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM18EN);\</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DAC2EN);\</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DAC2EN);\</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160; </div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM18_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM18EN))</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DAC2EN))</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CECEN))</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160; </div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)                        \</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)                        \</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">  || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">  || defined(STM32F373xC) || defined(STM32F378xx)     </span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160; </div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx                || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;       <span class="comment">/* STM32F303xC || STM32F358xx                || */</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;       <span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx || */</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;       <span class="comment">/* STM32F373xC || STM32F378xx                   */</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160; </div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE)\</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC)\</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">  || defined(STM32F302x8)                        \</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">  || defined(STM32F373xC)</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USBEN);\</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USBEN);\</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160; </div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USBEN))</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || */</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;       <span class="comment">/* STM32F302x8                || */</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;       <span class="comment">/* STM32F373xC                   */</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160; </div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#if !defined(STM32F301x8)</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CANEN);\</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CANEN);\</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160; </div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CANEN))</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160; </div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160; </div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()         (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160; </div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160; </div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160; </div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160; </div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;       <span class="comment">/* STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160; </div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160; </div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160; </div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#if defined(STM32F334x8)</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define __HAL_RCC_HRTIM1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_HRTIM1EN);\</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_HRTIM1EN);\</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160; </div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define __HAL_RCC_HRTIM1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_HRTIM1EN))</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F334x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160; </div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM19_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM19EN);\</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM19EN);\</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDADC1EN);\</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDADC1EN);\</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDADC2EN);\</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDADC2EN);\</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDADC3EN);\</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDADC3EN);\</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160; </div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()     (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM19_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM19EN))</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDADC1EN))</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDADC2EN))</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDADC3EN))</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160; </div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">  || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">  || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160; </div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM1EN))</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx || */</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;       <span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx || */</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;       <span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx    */</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160; </div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160; </div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()         (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;      </div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM20_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM20EN);\</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM20EN);\</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM20_CLK_DISABLE()        (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM20EN))</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;      </div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()          ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ADC1EN)) != RESET)</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160; </div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ADC1EN)) == RESET)</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160; </div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_ENABLED()          ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN))  != RESET)</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOEEN)) != RESET)</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ADC12EN)) != RESET)</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160; </div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_DISABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN))  == RESET)</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOEEN)) == RESET)</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ADC12EN)) == RESET)</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160; </div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC34_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ADC34EN)) != RESET)</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160; </div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC34_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ADC34EN)) == RESET)</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;       <span class="comment">/* STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160; </div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ADC12EN)) != RESET)</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160; </div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ADC12EN)) == RESET)</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160; </div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_ENABLED()          ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN))  != RESET)</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOEEN)) != RESET)</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160; </div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_DISABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN))  == RESET)</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()        ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOEEN)) == RESET)</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160; </div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_ENABLED()           ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FMCEN))   != RESET)</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOGEN)) != RESET)</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOHEN)) != RESET)</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160; </div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_DISABLED()           ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FMCEN))   == RESET)</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOGEN)) == RESET)</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_DISABLED()         ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_GPIOHEN)) == RESET)</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160; </div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) != RESET)</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) != RESET)</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160; </div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) == RESET)</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) == RESET)</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160; </div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN))  != RESET)</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN))  != RESET)</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN))  != RESET)</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN))  != RESET)</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN))  != RESET)</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160; </div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN))  == RESET)</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN))  == RESET)</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN))  == RESET)</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN))  == RESET)</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN))  == RESET)</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160; </div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DAC2EN)) != RESET)</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160; </div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DAC2EN)) == RESET)</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160; </div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN))  != RESET)</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN))  != RESET)</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN))  != RESET)</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM18_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM18EN)) != RESET)</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN))  != RESET)</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN))  != RESET)</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN))  != RESET)</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DAC2EN))  != RESET)</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN))   != RESET)</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160; </div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN))  == RESET)</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN))  == RESET)</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN))  == RESET)</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM18_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM18EN)) == RESET)</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN))  == RESET)</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN))  == RESET)</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN))  == RESET)</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DAC2EN))  == RESET)</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN))   == RESET)</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160; </div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)                        \</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)                        \</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">  || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">  || defined(STM32F373xC) || defined(STM32F378xx)     </span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160; </div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx                || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;       <span class="comment">/* STM32F303xC || STM32F358xx                || */</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;       <span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx || */</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;       <span class="comment">/* STM32F373xC || STM32F378xx                   */</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160; </div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE)\</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC)\</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">  || defined(STM32F302x8)                        \</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">  || defined(STM32F373xC)</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USBEN)) != RESET)</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160; </div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USBEN)) == RESET)</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || */</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;       <span class="comment">/* STM32F302x8                || */</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;       <span class="comment">/* STM32F373xC                   */</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160; </div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#if !defined(STM32F301x8)</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CANEN)) != RESET)</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160; </div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CANEN)) == RESET)</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160; </div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()          ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160; </div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()         ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor">      </span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160; </div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160; </div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160; </div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160; </div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;       <span class="comment">/* STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160; </div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160; </div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160; </div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#if defined(STM32F334x8)</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define __HAL_RCC_HRTIM1_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_HRTIM1EN)) != RESET)</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160; </div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define __HAL_RCC_HRTIM1_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_HRTIM1EN)) == RESET)</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F334x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160; </div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN))   != RESET)</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN))   != RESET)</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM19_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM19EN))  != RESET)</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDADC1EN)) != RESET)</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDADC2EN)) != RESET)</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC3_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDADC3EN)) != RESET)</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160; </div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN))   == RESET)</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN))   == RESET)</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM19_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM19EN))  == RESET)</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDADC1EN)) == RESET)</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDADC2EN)) == RESET)</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC3_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDADC3EN)) == RESET)</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160; </div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">  || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">  || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) != RESET)</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160; </div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) == RESET)</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx || */</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;       <span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx || */</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;       <span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx    */</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160; </div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()          ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160; </div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()         ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;      </div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM20_IS_CLK_ENABLED()         ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM20EN)) != RESET)</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160; </div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM20_IS_CLK_DISABLED()        ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM20EN)) == RESET)</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160; </div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_FORCE_RESET()     (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_ADC1RST))</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160; </div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_RELEASE_RESET()  (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_ADC1RST))</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160; </div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOERST))</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_FORCE_RESET()    (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_ADC12RST))</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">/* Aliases for STM32 F3 compatibility */</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_FORCE_RESET()     __HAL_RCC_ADC12_FORCE_RESET()</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_FORCE_RESET()     __HAL_RCC_ADC12_FORCE_RESET()</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160; </div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOERST))</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_RELEASE_RESET()  (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_ADC12RST))</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment">/* Aliases for STM32 F3 compatibility */</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_RELEASE_RESET()    __HAL_RCC_ADC12_RELEASE_RESET()</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_RELEASE_RESET()    __HAL_RCC_ADC12_RELEASE_RESET()</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160; </div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC34_FORCE_RESET()    (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_ADC34RST))</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160; </div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC34_RELEASE_RESET()  (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_ADC34RST))</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;       <span class="comment">/* STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160; </div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_FORCE_RESET()    (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_ADC12RST))</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">/* Aliases for STM32 F3 compatibility */</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_FORCE_RESET()     __HAL_RCC_ADC12_FORCE_RESET()</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_FORCE_RESET()     __HAL_RCC_ADC12_FORCE_RESET()</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160; </div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_RELEASE_RESET()  (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_ADC12RST))</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="comment">/* Aliases for STM32 F3 compatibility */</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_RELEASE_RESET()    __HAL_RCC_ADC12_RELEASE_RESET()</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_RELEASE_RESET()    __HAL_RCC_ADC12_RELEASE_RESET()</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160; </div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOERST))</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160; </div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOERST))</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160; </div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_FORCE_RESET()            (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_FMCRST))</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()          (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOGRST))</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_FORCE_RESET()          (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_GPIOHRST))</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160; </div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_RELEASE_RESET()            (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_FMCRST))</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()          (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOGRST))</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOH_RELEASE_RESET()          (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_GPIOHRST))</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160; </div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160; </div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160; </div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160; </div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx */</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160; </div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DAC2RST))</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160; </div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DAC2RST))</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160; </div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM18_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM18RST))</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DAC2RST))</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CECRST))</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160; </div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM5_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM18_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM18RST))</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DAC2RST))</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CECRST))</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160; </div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)\</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">  || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">  || defined(STM32F373xC) || defined(STM32F378xx)      </span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160; </div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx                || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;       <span class="comment">/* STM32F303xC || STM32F358xx                || */</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;       <span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx || */</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;       <span class="comment">/* STM32F373xC || STM32F378xx                   */</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160; </div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE)\</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC)\</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">  || defined(STM32F302x8)                        \</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">  || defined(STM32F373xC)</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USBRST))</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160; </div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USBRST))</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || */</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;       <span class="comment">/* STM32F302x8                || */</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;       <span class="comment">/* STM32F373xC                   */</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160; </div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#if !defined(STM32F301x8)</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CANRST))</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160; </div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CANRST))</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160; </div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160; </div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160; </div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160; </div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx */</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160; </div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160; </div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;       <span class="comment">/* STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160; </div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160; </div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160; </div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#if defined(STM32F334x8)</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define __HAL_RCC_HRTIM1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_HRTIM1RST))</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160; </div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define __HAL_RCC_HRTIM1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_HRTIM1RST))</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F334x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160; </div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC1RST))</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM19_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM19RST))</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDADC1RST))</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC2_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDADC2RST))</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC3_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDADC3RST))</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160; </div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC1RST))</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM19_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM19RST))</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDADC1RST))</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC2_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDADC2RST))</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC3_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDADC3RST))</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160; </div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">  || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">  || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM1RST))</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160; </div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM1RST))</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx || */</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;       <span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx || */</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;       <span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx    */</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160; </div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160; </div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160; </div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM20_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM20RST))</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160; </div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM20_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM20RST))</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160; </div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160; </div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CONFIG(__I2C2CLKSource__) \</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_I2C2SW, (uint32_t)(__I2C2CLKSource__))</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160; </div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2C2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_I2C2SW)))</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160; </div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CONFIG(__I2C3CLKSource__) \</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_I2C3SW, (uint32_t)(__I2C3CLKSource__))</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160; </div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2C3_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_I2C3SW)))</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160; </div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CONFIG(__TIM1CLKSource__) \</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM1SW, (uint32_t)(__TIM1CLKSource__))</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160; </div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM1SW)))</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160; </div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_CONFIG(__TIM15CLKSource__) \</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM15SW, (uint32_t)(__TIM15CLKSource__))</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160; </div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM15_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM15SW)))</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160; </div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_CONFIG(__TIM16CLKSource__) \</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM16SW, (uint32_t)(__TIM16CLKSource__))</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160; </div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM16_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM16SW)))</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160; </div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_CONFIG(__TIM17CLKSource__) \</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM17SW, (uint32_t)(__TIM17CLKSource__))</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160; </div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM17_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM17SW)))</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160; </div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_CONFIG(__I2SCLKSource__) \</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_I2SSRC, (uint32_t)(__I2SCLKSource__))</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160; </div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_I2SSRC)))</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160; </div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CONFIG(__ADC1CLKSource__) \</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_ADC1PRES, (uint32_t)(__ADC1CLKSource__))</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160; </div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_ADC1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_ADC1PRES)))</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160; </div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F301x8 || STM32F302x8 || STM32F318xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160; </div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160; </div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CONFIG(__I2C2CLKSource__) \</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_I2C2SW, (uint32_t)(__I2C2CLKSource__))</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160; </div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2C2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_I2C2SW)))</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160; </div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_CONFIG(__ADC12CLKSource__) \</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_ADCPRE12, (uint32_t)(__ADC12CLKSource__))</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160; </div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_ADC12_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_ADCPRE12)))</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160; </div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CONFIG(__TIM1CLKSource__) \</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM1SW, (uint32_t)(__TIM1CLKSource__))</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160; </div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM1SW)))</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160; </div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_CONFIG(__I2SCLKSource__) \</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_I2SSRC, (uint32_t)(__I2SCLKSource__))</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160; </div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_I2SSRC)))</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160; </div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CONFIG(__UART4CLKSource__) \</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_UART4SW, (uint32_t)(__UART4CLKSource__))</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160; </div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_UART4_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_UART4SW)))</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160; </div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CONFIG(__UART5CLKSource__) \</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_UART5SW, (uint32_t)(__UART5CLKSource__))</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160; </div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_UART5_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_UART5SW)))</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160; </div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160; </div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)\</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">  || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160; </div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC34_CONFIG(__ADC34CLKSource__) \</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_ADCPRE34, (uint32_t)(__ADC34CLKSource__))</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160; </div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_ADC34_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_ADCPRE34)))</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160; </div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CONFIG(__TIM8CLKSource__) \</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM8SW, (uint32_t)(__TIM8CLKSource__))</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160; </div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM8_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM8SW)))</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160; </div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303xE || STM32F398xx || */</span><span class="preprocessor"></span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;       <span class="comment">/* STM32F303xC || STM32F358xx    */</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160; </div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160; </div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC12_CONFIG(__ADC12CLKSource__) \</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_ADCPRE12, (uint32_t)(__ADC12CLKSource__))</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160; </div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_ADC12_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_ADCPRE12)))                    </span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160; </div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM1_CONFIG(__TIM1CLKSource__) \</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM1SW, (uint32_t)(__TIM1CLKSource__))</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160; </div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM1SW)))</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160; </div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F303x8 || STM32F334x8 || STM32F328xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160; </div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#if defined(STM32F334x8)</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160; </div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define __HAL_RCC_HRTIM1_CONFIG(__HRTIM1CLKSource__) \</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_HRTIM1SW, (uint32_t)(__HRTIM1CLKSource__))</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160; </div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_HRTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_HRTIM1SW)))</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160; </div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F334x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160; </div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160; </div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C2_CONFIG(__I2C2CLKSource__) \</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_I2C2SW, (uint32_t)(__I2C2CLKSource__))</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160; </div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2C2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_I2C2SW)))</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160; </div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC1_CONFIG(__ADC1CLKSource__) \</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADC1CLKSource__))</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160; </div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_ADC1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_ADCPRE)))</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160; </div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDADC_CONFIG(__SDADCPrescaler__) \</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SDPRE, (uint32_t)(__SDADCPrescaler__))</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160; </div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SDADC_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_SDPRE)))</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160; </div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CONFIG(__CECCLKSource__) \</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_CECSW, (uint32_t)(__CECCLKSource__))</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160; </div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_CECSW)))</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160; </div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160; </div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE)\</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">  || defined(STM32F302xC) || defined(STM32F303xC)\</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">  || defined(STM32F302x8)                        \</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">  || defined(STM32F373xC)</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160; </div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_CONFIG(__USBCLKSource__) \</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_USBPRE, (uint32_t)(__USBCLKSource__))</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160; </div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_USBPRE)))</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160; </div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || */</span><span class="preprocessor"></span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;       <span class="comment">/* STM32F302xC || STM32F303xC || */</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;       <span class="comment">/* STM32F302x8                || */</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;       <span class="comment">/* STM32F373xC                   */</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160; </div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160; </div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CONFIG(__I2C3CLKSource__) \</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_I2C3SW, (uint32_t)(__I2C3CLKSource__))</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160; </div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2C3_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_I2C3SW)))</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160; </div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CONFIG(__TIM2CLKSource__) \</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM2SW, (uint32_t)(__TIM2CLKSource__))</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160; </div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM2SW)))</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;                    </div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM34_CONFIG(__TIM34CLKSource__) \</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM34SW, (uint32_t)(__TIM34CLKSource__))</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160; </div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM34_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM34SW)))</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160; </div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM15_CONFIG(__TIM15CLKSource__) \</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM15SW, (uint32_t)(__TIM15CLKSource__))</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160; </div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM15_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM15SW)))</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160; </div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM16_CONFIG(__TIM16CLKSource__) \</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM16SW, (uint32_t)(__TIM16CLKSource__))</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160; </div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM16_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM16SW)))</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160; </div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM17_CONFIG(__TIM17CLKSource__) \</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM17SW, (uint32_t)(__TIM17CLKSource__))</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160; </div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM17_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM17SW)))</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;                    </div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32f302xE || STM32f303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;                    </div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#if defined(STM32F303xE) || defined(STM32F398xx)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160; </div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM20_CONFIG(__TIM20CLKSource__) \</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR3, RCC_CFGR3_TIM20SW, (uint32_t)(__TIM20CLKSource__))</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160; </div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_TIM20_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR3, RCC_CFGR3_TIM20SW)))</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160; </div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32f303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160; </div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___l_s_e___configuration.html#ga9e21c193560567cfc3f908d733d9b19b"> 3796</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSEDRIVE_CONFIG(__RCC_LSEDRIVE__) (MODIFY_REG(RCC-&gt;BDCR,\</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">        RCC_BDCR_LSEDRV, (uint32_t)(__RCC_LSEDRIVE__) ))</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160; </div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<a class="code" href="_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="keywordtype">void</span>              HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;uint32_t          HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160; </div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;}</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160; </div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F3xx_HAL_RCC_EX_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160; </div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160; </div></div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="a_crusher_firmware_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h_html"><div class="ttname"><a href="_crusher_firmware_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html">stm32f3xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="a_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_def.h:57</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
