--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml CU.twx CU.ncd -o CU.twr CU.pcf

Design file:              CU.ncd
Physical constraint file: CU.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Op<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Op3<0>      |    1.141(F)|    0.710(F)|AluOp_cmp_eq0000  |   0.000|
Op3<1>      |   -0.079(F)|    1.686(F)|AluOp_cmp_eq0000  |   0.000|
Op3<2>      |   -0.130(F)|    1.726(F)|AluOp_cmp_eq0000  |   0.000|
Op3<3>      |    0.621(F)|    1.126(F)|AluOp_cmp_eq0000  |   0.000|
Op3<4>      |    0.880(F)|    0.919(F)|AluOp_cmp_eq0000  |   0.000|
Op3<5>      |    1.006(F)|    0.819(F)|AluOp_cmp_eq0000  |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock Op<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Op3<0>      |    1.122(F)|    0.734(F)|AluOp_cmp_eq0000  |   0.000|
Op3<1>      |   -0.098(F)|    1.710(F)|AluOp_cmp_eq0000  |   0.000|
Op3<2>      |   -0.149(F)|    1.750(F)|AluOp_cmp_eq0000  |   0.000|
Op3<3>      |    0.602(F)|    1.150(F)|AluOp_cmp_eq0000  |   0.000|
Op3<4>      |    0.861(F)|    0.943(F)|AluOp_cmp_eq0000  |   0.000|
Op3<5>      |    0.987(F)|    0.843(F)|AluOp_cmp_eq0000  |   0.000|
------------+------------+------------+------------------+--------+

Clock Op<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AluOp<0>    |    8.650(F)|AluOp_cmp_eq0000  |   0.000|
------------+------------+------------------+--------+

Clock Op<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AluOp<0>    |    8.674(F)|AluOp_cmp_eq0000  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Op<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Op<0>          |         |         |         |    1.929|
Op<1>          |         |         |         |    1.929|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Op<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Op<0>          |         |         |         |    1.929|
Op<1>          |         |         |         |    1.929|
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 14 19:00:57 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 93 MB



