{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493264522474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493264522474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 09:12:02 2017 " "Processing started: Thu Apr 27 09:12:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493264522474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264522474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p1 -c p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264522474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493264522674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493264522674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 2 2 " "Found 2 design units, including 2 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""} { "Info" "ISGN_ENTITY_NAME" "2 testREGISTER " "Found entity 2: testREGISTER" {  } { { "REGISTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/REGISTER.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264533469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iregister.v 2 2 " "Found 2 design units, including 2 entities, in source file iregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 IREGISTER " "Found entity 1: IREGISTER" {  } { { "IREGISTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/IREGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""} { "Info" "ISGN_ENTITY_NAME" "2 testIREGISTER " "Found entity 2: testIREGISTER" {  } { { "IREGISTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/IREGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264533469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 2 2 " "Found 2 design units, including 2 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "COUNTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""} { "Info" "ISGN_ENTITY_NAME" "2 testCOUNTER " "Found entity 2: testCOUNTER" {  } { { "COUNTER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/COUNTER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264533469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXER " "Found entity 1: MULTIPLEXER" {  } { { "MULTIPLEXER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/MULTIPLEXER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""} { "Info" "ISGN_ENTITY_NAME" "2 testMULTIPLEXER " "Found entity 2: testMULTIPLEXER" {  } { { "MULTIPLEXER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/MULTIPLEXER.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264533469 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CONTROLUNIT.v(43) " "Verilog HDL information at CONTROLUNIT.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1493264533469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLUNIT " "Found entity 1: CONTROLUNIT" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264533469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 2 2 " "Found 2 design units, including 2 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""} { "Info" "ISGN_ENTITY_NAME" "2 testDECODER " "Found entity 2: testDECODER" {  } { { "DECODER.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/DECODER.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264533469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""} { "Info" "ISGN_ENTITY_NAME" "2 testALU " "Found entity 2: testALU" {  } { { "ALU.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/ALU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264533469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESSOR " "Found entity 1: PROCESSOR" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/PROCESSOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493264533469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264533469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROCESSOR " "Elaborating entity \"PROCESSOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493264533499 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BUS PROCESSOR.v(5) " "Output port \"BUS\" at PROCESSOR.v(5) has no driver" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/PROCESSOR.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493264533499 "|PROCESSOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLUNIT CONTROLUNIT:CU " "Elaborating entity \"CONTROLUNIT\" for hierarchy \"CONTROLUNIT:CU\"" {  } { { "PROCESSOR.v" "CU" { Text "F:/Work/FPGA/Board/Lab9/P1/PROCESSOR.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493264533509 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "LINEOUT CONTROLUNIT.v(33) " "Verilog HDL Port Connection error at CONTROLUNIT.v(33): output or inout port \"LINEOUT\" must be connected to a structural net expression" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Board/Lab9/P1/CONTROLUNIT.v" 33 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1493264533509 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CONTROLUNIT:CU " "Can't elaborate user hierarchy \"CONTROLUNIT:CU\"" {  } { { "PROCESSOR.v" "CU" { Text "F:/Work/FPGA/Board/Lab9/P1/PROCESSOR.v" 29 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493264533509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Work/FPGA/Board/Lab9/P1/output_files/p1.map.smsg " "Generated suppressed messages file F:/Work/FPGA/Board/Lab9/P1/output_files/p1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264533519 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493264533559 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 27 09:12:13 2017 " "Processing ended: Thu Apr 27 09:12:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493264533559 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493264533559 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493264533559 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493264533559 ""}
