
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032910                       # Number of seconds simulated
sim_ticks                                 32909961090                       # Number of ticks simulated
final_tick                               604412884209                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 298583                       # Simulator instruction rate (inst/s)
host_op_rate                                   382299                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2119477                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918924                       # Number of bytes of host memory used
host_seconds                                 15527.40                       # Real time elapsed on the host
sim_insts                                  4636218055                       # Number of instructions simulated
sim_ops                                    5936111273                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2498048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3357568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1528960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1156096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8548480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2142720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2142720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19516                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        26231                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11945                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9032                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 66785                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16740                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16740                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75905529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    102022849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     46458882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        73899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     35129060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               259753574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50562                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54452                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        73899                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             237253                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          65108555                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               65108555                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          65108555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75905529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    102022849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     46458882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        73899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     35129060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              324862128                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78920771                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28429694                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24857446                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1799954                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14186180                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674497                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045142                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56495                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33525461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158154466                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28429694                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15719639                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32556562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8842222                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4080454                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527042                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715027                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77194491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44637929     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614720      2.09%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2948669      3.82%     63.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2764381      3.58%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554590      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4750493      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127321      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          851562      1.10%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13944826     18.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77194491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360231                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.003965                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34588614                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3942531                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31511118                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125411                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7026807                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094635                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5206                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176967560                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7026807                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36044796                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1473826                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       434237                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30170759                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2044057                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172321964                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690655                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       841486                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228818318                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784323438                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784323438                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79922037                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20313                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5427882                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26515091                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98081                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1910084                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163096289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137689744                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182221                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48884655                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134197474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77194491                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783673                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839958                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26798244     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14414436     18.67%     53.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12538884     16.24%     69.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7668749      9.93%     79.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8027717     10.40%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4719434      6.11%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2088875      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555211      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382941      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77194491                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         539779     66.18%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175188     21.48%     87.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100634     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107995806     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085555      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23702254     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4896208      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137689744                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744658                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815601                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005923                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353571796                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212001250                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133200665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138505345                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339521                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7585014                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          943                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          442                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1405752                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7026807                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         838389                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64297                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163116156                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189155                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26515091                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759110                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         31227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          228                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          442                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019612                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135119525                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22782098                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570214                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27558986                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20421622                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4776888                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712091                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133349790                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133200665                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81834240                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199699120                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687777                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409788                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49505206                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804713                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70167684                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619144                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318062                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32362904     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843177     21.15%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303665     11.83%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814296      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694720      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1121883      1.60%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3005030      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876353      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4145656      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70167684                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4145656                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229138823                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333266105                       # The number of ROB writes
system.switch_cpus0.timesIdled                  34884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1726280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.789208                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.789208                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.267094                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.267094                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625036117                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174596484                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182399510                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78920771                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28133802                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22862751                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1919191                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11817104                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10972152                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2966850                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81239                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28219934                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156025115                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28133802                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13939002                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34309311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10307235                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5955323                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13821299                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       825136                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76829983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42520672     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3017234      3.93%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2431916      3.17%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5921276      7.71%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1600428      2.08%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2061395      2.68%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1494130      1.94%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          836876      1.09%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16946056     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76829983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356482                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.976984                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29525341                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5781208                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32990133                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       226049                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8307247                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4807678                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38433                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186524717                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75128                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8307247                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31688696                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1322062                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1254529                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30998772                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3258672                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179953515                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        36312                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1347636                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1010028                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3260                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251983093                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    840071312                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    840071312                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154413002                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97570076                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36470                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20360                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8922505                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16772988                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8542600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134071                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2793171                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170156302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35082                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135190292                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       259544                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58801214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179430368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76829983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759603                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26719262     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16530064     21.52%     56.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10837162     14.11%     70.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8005116     10.42%     80.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6886578      8.96%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3566299      4.64%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3059046      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573175      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       653281      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76829983                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         791990     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161503     14.50%     85.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160464     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112653313     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1924727      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14955      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13414448      9.92%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7182849      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135190292                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.712987                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1113967                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008240                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348584078                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228993196                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131744625                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136304259                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       510271                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6611710                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2559                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          599                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2188056                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8307247                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         503958                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73620                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170191385                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       370740                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16772988                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8542600                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20126                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          599                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1147050                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2226311                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133036373                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12585401                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2153919                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19579486                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18772838                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6994085                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.685695                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131832246                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131744625                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85861866                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242382890                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.669328                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354241                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90458348                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111089762                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59102410                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29912                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1923299                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68522736                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621210                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139386                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26718283     38.99%     38.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18950287     27.66%     66.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7708869     11.25%     77.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4333421      6.32%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3544538      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1437177      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1712664      2.50%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       858523      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3258974      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68522736                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90458348                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111089762                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16515822                       # Number of memory references committed
system.switch_cpus1.commit.loads             10161278                       # Number of loads committed
system.switch_cpus1.commit.membars              14956                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15961244                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100095736                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2261338                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3258974                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235455934                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348696858                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2090788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90458348                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111089762                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90458348                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.872454                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.872454                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.146192                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.146192                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598477064                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182109949                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172116138                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29912                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78920771                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28817653                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23494240                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1925810                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12148791                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11255006                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3110692                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85282                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28841288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158285251                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28817653                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14365698                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35158524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10227700                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5258854                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14239434                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       936763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77536895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.290776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42378371     54.66%     54.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2328478      3.00%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4334080      5.59%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4338789      5.60%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2679989      3.46%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2152607      2.78%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1337436      1.72%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1251801      1.61%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16735344     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77536895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365147                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.005622                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30070599                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5205610                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33775555                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       207567                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8277563                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4876100                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          622                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     189931038                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2809                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8277563                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32251385                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         932877                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1289603                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31760554                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3024909                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183147989                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1259514                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       923901                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257253803                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    854375711                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    854375711                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159040141                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98213590                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32596                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15661                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8416194                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16943235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8639064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       107963                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3015322                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172659796                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137521726                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       270720                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58388884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178663082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77536895                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773630                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896377                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26758663     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16778959     21.64%     56.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11125482     14.35%     70.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7259219      9.36%     79.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7656846      9.88%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3683534      4.75%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2930490      3.78%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       663464      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       680238      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77536895                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         856038     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162207     13.75%     86.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       161719     13.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115031680     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1847299      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15659      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13309555      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7317533      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137521726                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742529                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1179964                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008580                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    354031029                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231080307                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134372068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138701690                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       426600                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6575397                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1879                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2071112                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8277563                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         490565                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83192                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172691124                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       347026                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16943235                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8639064                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15661                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1206273                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1067109                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2273382                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135699071                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12693560                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1822653                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19838696                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19239312                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7145136                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719434                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134414269                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134372068                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85645456                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        245802437                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.702620                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348432                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92625243                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114048886                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58642587                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1948697                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69259332                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646693                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147112                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26454073     38.20%     38.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19325746     27.90%     66.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8031891     11.60%     77.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3997954      5.77%     83.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3993187      5.77%     89.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1616421      2.33%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1621252      2.34%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       867333      1.25%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3351475      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69259332                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92625243                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114048886                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16935779                       # Number of memory references committed
system.switch_cpus2.commit.loads             10367830                       # Number of loads committed
system.switch_cpus2.commit.membars              15660                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16461850                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102749179                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2352313                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3351475                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238599330                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          353665962                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1383876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92625243                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114048886                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92625243                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852044                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852044                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173648                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173648                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       609575071                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186694843                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174447479                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31320                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                78920771                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29509992                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     24081437                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1970292                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12468936                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11649347                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3052117                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86618                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     30575325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             160362917                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29509992                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14701464                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             34772129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10271808                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4918228                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         14885462                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       759571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     78550872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.524225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.334076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        43778743     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2841152      3.62%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4284450      5.45%     64.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2960672      3.77%     68.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2081753      2.65%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2036835      2.59%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1220231      1.55%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2620854      3.34%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16726182     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     78550872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.373919                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.031948                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        31447560                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5132927                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         33199057                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       486566                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8284749                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4967786                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          518                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     192024666                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2425                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8284749                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        33201978                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         480533                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2122601                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31895284                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2565716                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     186301685                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1074569                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       872573                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    261203086                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    867176948                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    867176948                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    160942116                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       100260938                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33603                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16030                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7633780                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17107663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8747829                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       109253                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2547901                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         173681124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        31994                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138783393                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       276603                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     57868417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    177000938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     78550872                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.766796                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.917865                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28334879     36.07%     36.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15659365     19.94%     56.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11253644     14.33%     70.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7491379      9.54%     79.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7582404      9.65%     89.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3648605      4.64%     94.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3231127      4.11%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       612552      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       736917      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     78550872                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         754237     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        150152     14.12%     85.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       158791     14.94%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    116063044     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1756788      1.27%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15967      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13650320      9.84%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7297274      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138783393                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.758515                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1063183                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007661                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    357457442                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    231581987                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134939357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139846576                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       436276                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6634050                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         5802                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          456                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2093443                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8284749                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         255533                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        47025                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    173713120                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       610643                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17107663                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8747829                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16028                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         39578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          456                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1197858                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1074056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2271914                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    136229504                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12759657                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2553887                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19878194                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19361036                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7118537                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.726155                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134998338                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134939357                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         87414804                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        248264816                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.709808                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352103                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93602987                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    115375537                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     58337798                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31932                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1985901                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     70266123                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.641980                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174159                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27107262     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20010797     28.48%     67.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7567416     10.77%     77.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4240170      6.03%     83.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3575207      5.09%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1602058      2.28%     91.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1529400      2.18%     93.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1048624      1.49%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3585189      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     70266123                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93602987                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     115375537                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17127996                       # Number of memory references committed
system.switch_cpus3.commit.loads             10473610                       # Number of loads committed
system.switch_cpus3.commit.membars              15966                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16733682                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103868190                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2383875                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3585189                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           240394269                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          355716762                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 369899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93602987                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            115375537                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93602987                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.843144                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.843144                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.186037                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.186037                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       611878653                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      187626948                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      176562195                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31932                       # number of misc regfile writes
system.l2.replacements                          66815                       # number of replacements
system.l2.tagsinuse                       8191.931156                       # Cycle average of tags in use
system.l2.total_refs                           448940                       # Total number of references to valid blocks.
system.l2.sampled_refs                          75007                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.985308                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            45.224697                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.414784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1982.397353                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.151153                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2205.170113                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.009172                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1324.978144                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.545773                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    995.548168                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            395.766163                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            501.096234                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            380.935028                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            355.694375                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005521                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000173                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.241992                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.269186                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000123                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.161740                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.121527                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.048311                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.061169                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.046501                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.043420                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999992                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        30008                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39310                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        24080                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        22006                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  115404                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29753                       # number of Writeback hits
system.l2.Writeback_hits::total                 29753                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        30008                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39310                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        24080                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        22006                       # number of demand (read+write) hits
system.l2.demand_hits::total                   115404                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        30008                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39310                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        24080                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        22006                       # number of overall hits
system.l2.overall_hits::total                  115404                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        19516                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        26231                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        11945                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9013                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 66766                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        19516                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        26231                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11945                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9032                       # number of demand (read+write) misses
system.l2.demand_misses::total                  66785                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        19516                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        26231                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11945                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9032                       # number of overall misses
system.l2.overall_misses::total                 66785                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       856410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1197694350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       707692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1557017009                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       715416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    767199289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       988069                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    558250411                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4083428646                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1084649                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1084649                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       856410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1197694350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       707692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1557017009                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       715416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    767199289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       988069                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    559335060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4084513295                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       856410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1197694350                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       707692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1557017009                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       715416                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    767199289                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       988069                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    559335060                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4084513295                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49524                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65541                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36025                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        31019                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              182170                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29753                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29753                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65541                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36025                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        31038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               182189                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65541                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36025                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        31038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              182189                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.394072                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.400223                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.331575                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.290564                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.366504                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.394072                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.400223                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.331575                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.290998                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.366570                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.394072                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.400223                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.331575                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.290998                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.366570                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        57094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61369.868313                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54437.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59357.897488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51101.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64227.650816                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 52003.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 61938.356929                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61160.300842                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 57086.789474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57086.789474                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        57094                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61369.868313                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54437.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59357.897488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51101.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64227.650816                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 52003.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 61928.151019                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61159.141948                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        57094                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61369.868313                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54437.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59357.897488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51101.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64227.650816                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 52003.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 61928.151019                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61159.141948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16740                       # number of writebacks
system.l2.writebacks::total                     16740                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        19516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        26231                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        11945                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9013                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            66766                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        19516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        26231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             66785                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        19516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        26231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            66785                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       771005                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1084744523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       633066                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1405874632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       636412                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    698093829                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       876969                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    506159083                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3697789519                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       976160                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       976160                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       771005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1084744523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       633066                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1405874632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       636412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    698093829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       876969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    507135243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3698765679                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       771005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1084744523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       633066                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1405874632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       636412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    698093829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       876969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    507135243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3698765679                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.394072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.400223                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.331575                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.290564                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.366504                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.394072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.400223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.331575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.290998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.366570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.394072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.400223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.331575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.290998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.366570                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51400.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55582.318252                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48697.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53595.922077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        45458                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58442.346505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46156.263158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56158.779874                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55384.320148                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 51376.842105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51376.842105                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 51400.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55582.318252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48697.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53595.922077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        45458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58442.346505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 46156.263158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 56148.720438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55383.180040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 51400.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55582.318252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48697.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53595.922077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        45458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58442.346505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 46156.263158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 56148.720438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55383.180040                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.869032                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559137                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875570.363469                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.869032                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023829                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868380                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527023                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527023                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527023                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527023                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527023                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527023                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1043187                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1043187                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1043187                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1043187                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1043187                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1043187                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527042                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527042                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527042                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527042                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527042                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527042                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54904.578947                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54904.578947                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54904.578947                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54904.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54904.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54904.578947                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       891367                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       891367                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       891367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       891367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       891367                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       891367                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59424.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59424.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 59424.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59424.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 59424.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59424.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49524                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246449931                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49780                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4950.782061                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.619783                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.380217                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826640                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173360                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20667157                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20667157                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9944                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9944                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25000649                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25000649                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25000649                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25000649                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       171685                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       171685                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       171685                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        171685                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       171685                       # number of overall misses
system.cpu0.dcache.overall_misses::total       171685                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8665881422                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8665881422                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8665881422                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8665881422                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8665881422                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8665881422                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20838842                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20838842                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25172334                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25172334                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25172334                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25172334                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008239                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008239                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006820                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006820                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 50475.472068                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50475.472068                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50475.472068                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50475.472068                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50475.472068                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50475.472068                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6993                       # number of writebacks
system.cpu0.dcache.writebacks::total             6993                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       122161                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       122161                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       122161                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       122161                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       122161                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       122161                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49524                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49524                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49524                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49524                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1471494605                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1471494605                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1471494605                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1471494605                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1471494605                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1471494605                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001967                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001967                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29712.757552                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29712.757552                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29712.757552                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29712.757552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29712.757552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29712.757552                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996887                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100794695                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219344.143145                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996887                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13821281                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13821281                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13821281                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13821281                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13821281                       # number of overall hits
system.cpu1.icache.overall_hits::total       13821281                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1029404                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1029404                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1029404                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1029404                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1029404                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1029404                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13821299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13821299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13821299                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13821299                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13821299                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13821299                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57189.111111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57189.111111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57189.111111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57189.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57189.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57189.111111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       737362                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       737362                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       737362                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       737362                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       737362                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       737362                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56720.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56720.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56720.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56720.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56720.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56720.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65541                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192117354                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65797                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2919.849750                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.103167                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.896833                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898840                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101160                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9557396                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9557396                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6324631                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6324631                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19687                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19687                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14956                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14956                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15882027                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15882027                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15882027                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15882027                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139418                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139418                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139418                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139418                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139418                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5618006547                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5618006547                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5618006547                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5618006547                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5618006547                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5618006547                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9696814                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9696814                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6324631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6324631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14956                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14956                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16021445                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16021445                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16021445                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16021445                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014378                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014378                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008702                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008702                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008702                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40296.134983                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40296.134983                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40296.134983                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40296.134983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40296.134983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40296.134983                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8195                       # number of writebacks
system.cpu1.dcache.writebacks::total             8195                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73877                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73877                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        73877                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        73877                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        73877                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        73877                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65541                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65541                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65541                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1919120590                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1919120590                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1919120590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1919120590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1919120590                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1919120590                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004091                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004091                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29281.222288                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29281.222288                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29281.222288                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29281.222288                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29281.222288                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29281.222288                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995816                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098879102                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373388.989201                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995816                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14239418                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14239418                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14239418                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14239418                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14239418                       # number of overall hits
system.cpu2.icache.overall_hits::total       14239418                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       901029                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       901029                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       901029                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       901029                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       901029                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       901029                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14239434                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14239434                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14239434                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14239434                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14239434                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14239434                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56314.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56314.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56314.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56314.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56314.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56314.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       733073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       733073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       733073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       733073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       733073                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       733073                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52362.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52362.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52362.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52362.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52362.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52362.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36025                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180811860                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36281                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4983.651498                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.414110                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.585890                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907868                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092132                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9686960                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9686960                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6537137                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6537137                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15661                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15661                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15660                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15660                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16224097                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16224097                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16224097                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16224097                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94871                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94871                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94871                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94871                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94871                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94871                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4085194877                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4085194877                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4085194877                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4085194877                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4085194877                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4085194877                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9781831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9781831                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6537137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6537137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15660                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15660                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16318968                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16318968                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16318968                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16318968                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009699                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009699                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005814                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005814                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005814                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005814                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43060.522994                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43060.522994                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43060.522994                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43060.522994                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43060.522994                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43060.522994                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7729                       # number of writebacks
system.cpu2.dcache.writebacks::total             7729                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58846                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58846                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58846                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58846                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58846                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58846                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36025                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36025                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36025                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36025                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36025                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36025                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    962051122                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    962051122                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    962051122                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    962051122                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    962051122                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    962051122                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26705.097071                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26705.097071                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26705.097071                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26705.097071                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26705.097071                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26705.097071                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.424182                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1102826727                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2371670.380645                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.424182                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.027923                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.742667                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14885440                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14885440                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14885440                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14885440                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14885440                       # number of overall hits
system.cpu3.icache.overall_hits::total       14885440                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           22                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           22                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           22                       # number of overall misses
system.cpu3.icache.overall_misses::total           22                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1306459                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1306459                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1306459                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1306459                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1306459                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1306459                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14885462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14885462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14885462                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14885462                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14885462                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14885462                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59384.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59384.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59384.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59384.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59384.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59384.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           19                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           19                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           19                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1055350                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1055350                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1055350                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1055350                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1055350                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1055350                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55544.736842                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55544.736842                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 55544.736842                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55544.736842                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 55544.736842                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55544.736842                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 31038                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               175955387                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 31294                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5622.655685                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.892060                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.107940                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.901922                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.098078                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9715708                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9715708                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6622041                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6622041                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16003                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16003                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15966                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15966                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16337749                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16337749                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16337749                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16337749                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        64075                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        64075                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          142                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          142                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        64217                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         64217                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        64217                       # number of overall misses
system.cpu3.dcache.overall_misses::total        64217                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2235673627                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2235673627                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     10127061                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     10127061                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2245800688                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2245800688                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2245800688                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2245800688                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9779783                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9779783                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6622183                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6622183                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15966                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15966                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16401966                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16401966                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16401966                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16401966                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006552                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006552                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003915                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003915                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003915                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003915                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34891.511931                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34891.511931                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 71317.330986                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 71317.330986                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 34972.058614                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34972.058614                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 34972.058614                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 34972.058614                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          880                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          880                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6836                       # number of writebacks
system.cpu3.dcache.writebacks::total             6836                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        33056                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        33056                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          123                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        33179                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        33179                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        33179                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        33179                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        31019                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        31019                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        31038                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        31038                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        31038                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        31038                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    756689631                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    756689631                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1176291                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1176291                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    757865922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    757865922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    757865922                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    757865922                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001892                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001892                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 24394.391534                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24394.391534                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 61910.052632                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61910.052632                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 24417.356853                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24417.356853                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 24417.356853                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24417.356853                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
