Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: UartWithFifo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UartWithFifo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UartWithFifo"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : UartWithFifo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\GitHub\UartWithFIFO\ipcore_dir\Blockram.vhd" into library work
Parsing entity <Blockram>.
Parsing architecture <Blockram_a> of entity <blockram>.
Parsing VHDL file "E:\GitHub\UartWithFIFO\uartLogic.vhd" into library work
Parsing entity <uart>.
Parsing architecture <logic> of entity <uart>.
Parsing VHDL file "E:\GitHub\UartWithFIFO\FIFOBuffer.vhd" into library work
Parsing entity <FIFOBuffer>.
Parsing architecture <Behavioral> of entity <fifobuffer>.
Parsing VHDL file "E:\GitHub\UartWithFIFO\UartWithFifo.vhd" into library work
Parsing entity <UartWithFifo>.
Parsing architecture <Behavioral> of entity <uartwithfifo>.
WARNING:HDLCompiler:946 - "E:\GitHub\UartWithFIFO\UartWithFifo.vhd" Line 124: Actual for formal port reset_n is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <UartWithFifo> (architecture <Behavioral>) from library <work>.

Elaborating entity <FIFOBuffer> (architecture <Behavioral>) from library <work>.

Elaborating entity <Blockram> (architecture <Blockram_a>) from library <work>.

Elaborating entity <uart> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\GitHub\UartWithFIFO\uartLogic.vhd" Line 104: os_pulse should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "E:\GitHub\UartWithFIFO\UartWithFifo.vhd" Line 87: Net <tx_data_conv[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UartWithFifo>.
    Related source file is "E:\GitHub\UartWithFIFO\UartWithFifo.vhd".
WARNING:Xst:647 - Input <MSB_LSB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\GitHub\UartWithFIFO\UartWithFifo.vhd" line 100: Output port <dataOUT> of the instance <TXbuffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\GitHub\UartWithFIFO\UartWithFifo.vhd" line 110: Output port <Full> of the instance <RXbuffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\GitHub\UartWithFIFO\UartWithFifo.vhd" line 121: Output port <rx_error> of the instance <uart1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tx_data_conv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rxlink_statenext>.
    Found 1-bit register for signal <rx_we>.
    Found 2-bit register for signal <txlink_statereg>.
    Found finite state machine <FSM_0> for signal <txlink_statereg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <tx_re>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <UartWithFifo> synthesized.

Synthesizing Unit <FIFOBuffer>.
    Related source file is "E:\GitHub\UartWithFIFO\FIFOBuffer.vhd".
WARNING:Xst:653 - Signal <Full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <wrPTR>.
    Found 7-bit register for signal <readyCount>.
    Found 6-bit register for signal <rePTR>.
    Found 1-bit register for signal <dataReady>.
    Found 6-bit adder for signal <wrPTR[5]_GND_6_o_add_3_OUT> created at line 95.
    Found 7-bit adder for signal <readyCount[6]_GND_6_o_add_4_OUT> created at line 96.
    Found 6-bit adder for signal <rePTR[5]_GND_6_o_add_9_OUT> created at line 100.
    Found 7-bit subtractor for signal <GND_6_o_GND_6_o_sub_11_OUT<6:0>> created at line 101.
    Found 7-bit comparator greater for signal <readyCount[6]_PWR_6_o_LessThan_2_o> created at line 92
    Found 7-bit comparator greater for signal <GND_6_o_readyCount[6]_LessThan_9_o> created at line 99
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <FIFOBuffer> synthesized.

Synthesizing Unit <uart>.
    Related source file is "E:\GitHub\UartWithFIFO\uartLogic.vhd".
        clk_freq = 1000000
        baud_rate = 9600
        os_rate = 16
        d_width = 8
        parity = 0
        parity_eo = '0'
    Found 7-bit register for signal <count_baud>.
    Found 3-bit register for signal <count_os>.
    Found 4-bit register for signal <os_count>.
    Found 4-bit register for signal <rx_count>.
    Found 4-bit register for signal <tx_count>.
    Found 8-bit register for signal <rx_data>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <tx>.
    Found 1-bit register for signal <os_pulse>.
    Found 1-bit register for signal <rx_busy>.
    Found 1-bit register for signal <rx_error>.
    Found 1-bit register for signal <rx_state>.
    Found 1-bit register for signal <tx_state>.
    Found 1-bit register for signal <baud_pulse>.
    Found 9-bit register for signal <rx_buffer>.
    Found 10-bit register for signal <tx_buffer>.
    Found 7-bit adder for signal <count_baud[6]_GND_9_o_add_1_OUT> created at line 74.
    Found 3-bit adder for signal <GND_9_o_GND_9_o_add_5_OUT> created at line 83.
    Found 4-bit adder for signal <os_count[3]_GND_9_o_add_16_OUT> created at line 124.
    Found 4-bit adder for signal <rx_count[3]_GND_9_o_add_18_OUT> created at line 128.
    Found 4-bit adder for signal <tx_count[3]_GND_9_o_add_44_OUT> created at line 176.
    Found 7-bit comparator greater for signal <count_baud[6]_PWR_9_o_LessThan_1_o> created at line 73
    Found 3-bit comparator greater for signal <GND_9_o_PWR_9_o_LessThan_5_o> created at line 82
    Found 4-bit comparator greater for signal <os_count[3]_PWR_9_o_LessThan_10_o> created at line 109
    Found 4-bit comparator greater for signal <os_count[3]_PWR_9_o_LessThan_16_o> created at line 123
    Found 4-bit comparator greater for signal <rx_count[3]_PWR_9_o_LessThan_18_o> created at line 126
    Found 4-bit comparator greater for signal <tx_count[3]_PWR_9_o_LessThan_48_o> created at line 179
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <uart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 3-bit adder                                           : 1
 4-bit adder                                           : 3
 6-bit adder                                           : 4
 7-bit adder                                           : 3
 7-bit subtractor                                      : 2
# Registers                                            : 26
 1-bit register                                        : 12
 10-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 3
 6-bit register                                        : 4
 7-bit register                                        : 3
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 10
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 4
 7-bit comparator greater                              : 5
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 7
 7-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <Blockram.ngc>.
Loading core <Blockram> for timing and area information for instance <Bram1>.
WARNING:Xst:2677 - Node <rx_buffer_0> of sequential type is unconnected in block <uart1>.

Synthesizing (advanced) Unit <FIFOBuffer>.
The following registers are absorbed into counter <wrPTR>: 1 register on signal <wrPTR>.
The following registers are absorbed into counter <rePTR>: 1 register on signal <rePTR>.
Unit <FIFOBuffer> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <count_baud>: 1 register on signal <count_baud>.
The following registers are absorbed into counter <rx_count>: 1 register on signal <rx_count>.
Unit <uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 7-bit adder                                           : 2
 7-bit subtractor                                      : 2
# Counters                                             : 6
 4-bit up counter                                      : 1
 6-bit up counter                                      : 4
 7-bit up counter                                      : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 10
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 4
 7-bit comparator greater                              : 5
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <txlink_statereg[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
-------------------

Optimizing unit <UartWithFifo> ...

Optimizing unit <FIFOBuffer> ...

Optimizing unit <uart> ...
WARNING:Xst:2677 - Node <uart1/rx_error> of sequential type is unconnected in block <UartWithFifo>.
WARNING:Xst:2677 - Node <uart1/rx_buffer_0> of sequential type is unconnected in block <UartWithFifo>.
INFO:Xst:2261 - The FF/Latch <uart1/rx_busy> in Unit <UartWithFifo> is equivalent to the following FF/Latch, which will be removed : <uart1/rx_state> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UartWithFifo, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UartWithFifo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 153
#      GND                         : 3
#      INV                         : 5
#      LUT2                        : 20
#      LUT3                        : 26
#      LUT4                        : 17
#      LUT5                        : 28
#      LUT6                        : 50
#      MUXF7                       : 1
#      VCC                         : 3
# FlipFlops/Latches                : 99
#      FD                          : 19
#      FDC                         : 14
#      FDC_1                       : 1
#      FDCE                        : 20
#      FDE                         : 42
#      FDP                         : 2
#      LD                          : 1
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 12
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              99  out of  11440     0%  
 Number of Slice LUTs:                  146  out of   5720     2%  
    Number used as Logic:               146  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    156
   Number with an unused Flip Flop:      57  out of    156    36%  
   Number with an unused LUT:            10  out of    156     6%  
   Number of fully used LUT-FF pairs:    89  out of    156    57%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
uart1/rx_busy                      | NONE(rxlink_statenext) | 1     |
clk                                | BUFGP                  | 99    |
txlink_statereg_FSM_FFd2           | NONE(tx_re)            | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.226ns (Maximum Frequency: 236.630MHz)
   Minimum input arrival time before clock: 5.165ns
   Maximum output required time after clock: 5.693ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.226ns (frequency: 236.630MHz)
  Total number of paths / destination ports: 855 / 193
-------------------------------------------------------------------------
Delay:               4.226ns (Levels of Logic = 3)
  Source:            RXbuffer/readyCount_5 (FF)
  Destination:       RXbuffer/rePTR_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RXbuffer/readyCount_5 to RXbuffer/rePTR_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.525   1.220  RXbuffer/readyCount_5 (RXbuffer/readyCount_5)
     LUT4:I0->O            4   0.254   0.804  RXbuffer/Mmux_readyCount[6]_readyCount[6]_mux_14_OUT211 (RXbuffer/Mmux_readyCount[6]_readyCount[6]_mux_14_OUT21)
     LUT5:I4->O            5   0.254   0.841  RXbuffer/_n0062_inv1_rstpot (RXbuffer/_n0062_inv1_rstpot)
     LUT3:I2->O            1   0.254   0.000  RXbuffer/rePTR_5_dpot (RXbuffer/rePTR_5_dpot)
     FDE:D                     0.074          RXbuffer/rePTR_5
    ----------------------------------------
    Total                      4.226ns (1.361ns logic, 2.865ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 122 / 110
-------------------------------------------------------------------------
Offset:              5.165ns (Levels of Logic = 4)
  Source:            WE (PAD)
  Destination:       TXbuffer/readyCount_4 (FF)
  Destination Clock: clk rising

  Data Path: WE to TXbuffer/readyCount_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.328   1.182  WE_IBUF (WE_IBUF)
     LUT2:I1->O            1   0.254   1.137  TXbuffer/Mmux_readyCount[6]_readyCount[6]_mux_14_OUT51_SW0 (N16)
     LUT6:I0->O            1   0.254   0.682  TXbuffer/Mmux_readyCount[6]_readyCount[6]_mux_14_OUT51 (TXbuffer/Mmux_readyCount[6]_readyCount[6]_mux_14_OUT5)
     LUT6:I5->O            1   0.254   0.000  TXbuffer/Mmux_readyCount[6]_readyCount[6]_mux_14_OUT54 (TXbuffer/readyCount[6]_readyCount[6]_mux_14_OUT<4>)
     FD:D                      0.074          TXbuffer/readyCount_4
    ----------------------------------------
    Total                      5.165ns (2.164ns logic, 3.001ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.693ns (Levels of Logic = 2)
  Source:            RXbuffer/Bram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:       dataOUT<7> (PAD)
  Source Clock:      clk rising

  Data Path: RXbuffer/Bram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram to dataOUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO9    1   2.100   0.681  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram (doutb<7>)
     end scope: 'RXbuffer/Bram1:doutb<7>'
     OBUF:I->O                 2.912          dataOUT_7_OBUF (dataOUT<7>)
    ----------------------------------------
    Total                      5.693ns (5.012ns logic, 0.681ns route)
                                       (88.0% logic, 12.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    4.226|         |         |         |
txlink_statereg_FSM_FFd2|    4.467|         |         |         |
uart1/rx_busy           |         |    1.280|         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock txlink_statereg_FSM_FFd2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.286|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock uart1/rx_busy
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.218|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.91 secs
 
--> 

Total memory usage is 4475796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    6 (   0 filtered)

