INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/compar.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmp_cell
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Select.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity func_sel
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Residue_GeneratorNoAND.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity residuenoand
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Residue_Generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity residue_gene
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/Mod3adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mod3adder
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/cmp4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator_2
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "H:/GitHub/SoC-Testing-Validation-Project/project_2.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_tb
