Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot z80_memory_tb_behav xil_defaultlib.z80_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'addra' [C:/Users/danie/Senior Design/z80-fpga-drop-in-replacement/Z80_Drop_In_2026/Z80_Drop_In_2026.srcs/sources_1/new/memory.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_delay
Compiling module xil_defaultlib.pla_decode
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.ALU_Core
Compiling module xil_defaultlib.condition_check
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.sequencer
Compiling module xil_defaultlib.z80_top
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_output_stage...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_softecc_outp...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12_mem_module(C...
Compiling module blk_mem_gen_v8_4_12.blk_mem_gen_v8_4_12(C_FAMILY="sp...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.z80_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot z80_memory_tb_behav
