<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_ringbuffer.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_ringbuffer.h<span style="font-size: 80%;"> (source / <a href="intel_ringbuffer.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">27</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : #ifndef _INTEL_RINGBUFFER_H_</a>
<span class="lineNum">       2 </span>            : #define _INTEL_RINGBUFFER_H_
<span class="lineNum">       3 </span>            : 
<span class="lineNum">       4 </span>            : #ifdef __linux__
<span class="lineNum">       5 </span>            : #include &lt;linux/hashtable.h&gt;
<span class="lineNum">       6 </span>            : #endif
<span class="lineNum">       7 </span>            : #include &quot;i915_gem_batch_pool.h&quot;
<span class="lineNum">       8 </span>            : 
<span class="lineNum">       9 </span>            : #define I915_CMD_HASH_ORDER 9
<span class="lineNum">      10 </span>            : 
<span class="lineNum">      11 </span>            : /* Early gen2 devices have a cacheline of just 32 bytes, using 64 is overkill,
<span class="lineNum">      12 </span>            :  * but keeps the logic simple. Indeed, the whole purpose of this macro is just
<span class="lineNum">      13 </span>            :  * to give some inclination as to some of the magic values used in the various
<span class="lineNum">      14 </span>            :  * workarounds!
<span class="lineNum">      15 </span>            :  */
<span class="lineNum">      16 </span>            : #define CACHELINE_BYTES 64
<span class="lineNum">      17 </span>            : #define CACHELINE_DWORDS (CACHELINE_BYTES / sizeof(uint32_t))
<span class="lineNum">      18 </span>            : 
<span class="lineNum">      19 </span>            : /*
<span class="lineNum">      20 </span>            :  * Gen2 BSpec &quot;1. Programming Environment&quot; / 1.4.4.6 &quot;Ring Buffer Use&quot;
<span class="lineNum">      21 </span>            :  * Gen3 BSpec &quot;vol1c Memory Interface Functions&quot; / 2.3.4.5 &quot;Ring Buffer Use&quot;
<span class="lineNum">      22 </span>            :  * Gen4+ BSpec &quot;vol1c Memory Interface and Command Stream&quot; / 5.3.4.5 &quot;Ring Buffer Use&quot;
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * &quot;If the Ring Buffer Head Pointer and the Tail Pointer are on the same
<span class="lineNum">      25 </span>            :  * cacheline, the Head Pointer must not be greater than the Tail
<span class="lineNum">      26 </span>            :  * Pointer.&quot;
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #define I915_RING_FREE_SPACE 64
<span class="lineNum">      29 </span>            : 
<span class="lineNum">      30 </span>            : struct  intel_hw_status_page {
<span class="lineNum">      31 </span>            :         u32             *page_addr;
<span class="lineNum">      32 </span>            :         unsigned int    gfx_addr;
<span class="lineNum">      33 </span>            :         struct          drm_i915_gem_object *obj;
<span class="lineNum">      34 </span>            : };
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : #define I915_READ_TAIL(ring) I915_READ(RING_TAIL((ring)-&gt;mmio_base))
<span class="lineNum">      37 </span>            : #define I915_WRITE_TAIL(ring, val) I915_WRITE(RING_TAIL((ring)-&gt;mmio_base), val)
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : #define I915_READ_START(ring) I915_READ(RING_START((ring)-&gt;mmio_base))
<span class="lineNum">      40 </span>            : #define I915_WRITE_START(ring, val) I915_WRITE(RING_START((ring)-&gt;mmio_base), val)
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            : #define I915_READ_HEAD(ring)  I915_READ(RING_HEAD((ring)-&gt;mmio_base))
<span class="lineNum">      43 </span>            : #define I915_WRITE_HEAD(ring, val) I915_WRITE(RING_HEAD((ring)-&gt;mmio_base), val)
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span>            : #define I915_READ_CTL(ring) I915_READ(RING_CTL((ring)-&gt;mmio_base))
<span class="lineNum">      46 </span>            : #define I915_WRITE_CTL(ring, val) I915_WRITE(RING_CTL((ring)-&gt;mmio_base), val)
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span>            : #define I915_READ_IMR(ring) I915_READ(RING_IMR((ring)-&gt;mmio_base))
<span class="lineNum">      49 </span>            : #define I915_WRITE_IMR(ring, val) I915_WRITE(RING_IMR((ring)-&gt;mmio_base), val)
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            : #define I915_READ_MODE(ring) I915_READ(RING_MI_MODE((ring)-&gt;mmio_base))
<span class="lineNum">      52 </span>            : #define I915_WRITE_MODE(ring, val) I915_WRITE(RING_MI_MODE((ring)-&gt;mmio_base), val)
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : /* seqno size is actually only a uint32, but since we plan to use MI_FLUSH_DW to
<span class="lineNum">      55 </span>            :  * do the writes, and that must have qw aligned offsets, simply pretend it's 8b.
<span class="lineNum">      56 </span>            :  */
<span class="lineNum">      57 </span>            : #define i915_semaphore_seqno_size sizeof(uint64_t)
<span class="lineNum">      58 </span>            : #define GEN8_SIGNAL_OFFSET(__ring, to)                       \
<span class="lineNum">      59 </span>            :         (i915_gem_obj_ggtt_offset(dev_priv-&gt;semaphore_obj) + \
<span class="lineNum">      60 </span>            :         ((__ring)-&gt;id * I915_NUM_RINGS * i915_semaphore_seqno_size) +        \
<span class="lineNum">      61 </span>            :         (i915_semaphore_seqno_size * (to)))
<span class="lineNum">      62 </span>            : 
<span class="lineNum">      63 </span>            : #define GEN8_WAIT_OFFSET(__ring, from)                       \
<span class="lineNum">      64 </span>            :         (i915_gem_obj_ggtt_offset(dev_priv-&gt;semaphore_obj) + \
<span class="lineNum">      65 </span>            :         ((from) * I915_NUM_RINGS * i915_semaphore_seqno_size) + \
<span class="lineNum">      66 </span>            :         (i915_semaphore_seqno_size * (__ring)-&gt;id))
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : #define GEN8_RING_SEMAPHORE_INIT do { \
<span class="lineNum">      69 </span>            :         if (!dev_priv-&gt;semaphore_obj) { \
<span class="lineNum">      70 </span>            :                 break; \
<span class="lineNum">      71 </span>            :         } \
<span class="lineNum">      72 </span>            :         ring-&gt;semaphore.signal_ggtt[RCS] = GEN8_SIGNAL_OFFSET(ring, RCS); \
<span class="lineNum">      73 </span>            :         ring-&gt;semaphore.signal_ggtt[VCS] = GEN8_SIGNAL_OFFSET(ring, VCS); \
<span class="lineNum">      74 </span>            :         ring-&gt;semaphore.signal_ggtt[BCS] = GEN8_SIGNAL_OFFSET(ring, BCS); \
<span class="lineNum">      75 </span>            :         ring-&gt;semaphore.signal_ggtt[VECS] = GEN8_SIGNAL_OFFSET(ring, VECS); \
<span class="lineNum">      76 </span>            :         ring-&gt;semaphore.signal_ggtt[VCS2] = GEN8_SIGNAL_OFFSET(ring, VCS2); \
<span class="lineNum">      77 </span>            :         ring-&gt;semaphore.signal_ggtt[ring-&gt;id] = MI_SEMAPHORE_SYNC_INVALID; \
<span class="lineNum">      78 </span>            :         } while(0)
<span class="lineNum">      79 </span>            : 
<span class="lineNum">      80 </span>            : enum intel_ring_hangcheck_action {
<span class="lineNum">      81 </span>            :         HANGCHECK_IDLE = 0,
<span class="lineNum">      82 </span>            :         HANGCHECK_WAIT,
<span class="lineNum">      83 </span>            :         HANGCHECK_ACTIVE,
<span class="lineNum">      84 </span>            :         HANGCHECK_ACTIVE_LOOP,
<span class="lineNum">      85 </span>            :         HANGCHECK_KICK,
<span class="lineNum">      86 </span>            :         HANGCHECK_HUNG,
<span class="lineNum">      87 </span>            : };
<span class="lineNum">      88 </span>            : 
<span class="lineNum">      89 </span>            : #define HANGCHECK_SCORE_RING_HUNG 31
<span class="lineNum">      90 </span>            : 
<span class="lineNum">      91 </span>            : struct intel_ring_hangcheck {
<span class="lineNum">      92 </span>            :         u64 acthd;
<span class="lineNum">      93 </span>            :         u64 max_acthd;
<span class="lineNum">      94 </span>            :         u32 seqno;
<span class="lineNum">      95 </span>            :         int score;
<span class="lineNum">      96 </span>            :         enum intel_ring_hangcheck_action action;
<span class="lineNum">      97 </span>            :         int deadlock;
<span class="lineNum">      98 </span>            : };
<span class="lineNum">      99 </span>            : 
<span class="lineNum">     100 </span>            : struct intel_ringbuffer {
<span class="lineNum">     101 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">     102 </span>            :         void __iomem *virtual_start;
<span class="lineNum">     103 </span>            :         bus_space_handle_t bsh;
<span class="lineNum">     104 </span>            : 
<span class="lineNum">     105 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span>            :         u32 head;
<span class="lineNum">     108 </span>            :         u32 tail;
<span class="lineNum">     109 </span>            :         int space;
<span class="lineNum">     110 </span>            :         int size;
<span class="lineNum">     111 </span>            :         int effective_size;
<span class="lineNum">     112 </span>            :         int reserved_size;
<span class="lineNum">     113 </span>            :         int reserved_tail;
<span class="lineNum">     114 </span>            :         bool reserved_in_use;
<span class="lineNum">     115 </span>            : 
<span class="lineNum">     116 </span>            :         /** We track the position of the requests in the ring buffer, and
<span class="lineNum">     117 </span>            :          * when each is retired we increment last_retired_head as the GPU
<span class="lineNum">     118 </span>            :          * must have finished processing the request and so we know we
<span class="lineNum">     119 </span>            :          * can advance the ringbuffer up to that position.
<span class="lineNum">     120 </span>            :          *
<span class="lineNum">     121 </span>            :          * last_retired_head is set to -1 after the value is consumed so
<span class="lineNum">     122 </span>            :          * we can detect new retirements.
<span class="lineNum">     123 </span>            :          */
<span class="lineNum">     124 </span>            :         u32 last_retired_head;
<span class="lineNum">     125 </span>            : };
<span class="lineNum">     126 </span>            : 
<span class="lineNum">     127 </span>            : struct  intel_context;
<span class="lineNum">     128 </span>            : struct drm_i915_reg_descriptor;
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span>            : /*
<span class="lineNum">     131 </span>            :  * we use a single page to load ctx workarounds so all of these
<span class="lineNum">     132 </span>            :  * values are referred in terms of dwords
<span class="lineNum">     133 </span>            :  *
<span class="lineNum">     134 </span>            :  * struct i915_wa_ctx_bb:
<span class="lineNum">     135 </span>            :  *  offset: specifies batch starting position, also helpful in case
<span class="lineNum">     136 </span>            :  *    if we want to have multiple batches at different offsets based on
<span class="lineNum">     137 </span>            :  *    some criteria. It is not a requirement at the moment but provides
<span class="lineNum">     138 </span>            :  *    an option for future use.
<span class="lineNum">     139 </span>            :  *  size: size of the batch in DWORDS
<span class="lineNum">     140 </span>            :  */
<span class="lineNum">     141 </span>            : struct  i915_ctx_workarounds {
<span class="lineNum">     142 </span>            :         struct i915_wa_ctx_bb {
<span class="lineNum">     143 </span>            :                 u32 offset;
<span class="lineNum">     144 </span>            :                 u32 size;
<span class="lineNum">     145 </span>            :         } indirect_ctx, per_ctx;
<span class="lineNum">     146 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">     147 </span>            : };
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span>            : struct  intel_engine_cs {
<span class="lineNum">     150 </span>            :         const char      *name;
<span class="lineNum">     151 </span>            :         enum intel_ring_id {
<span class="lineNum">     152 </span>            :                 RCS = 0x0,
<span class="lineNum">     153 </span>            :                 VCS,
<span class="lineNum">     154 </span>            :                 BCS,
<span class="lineNum">     155 </span>            :                 VECS,
<span class="lineNum">     156 </span>            :                 VCS2
<span class="lineNum">     157 </span>            :         } id;
<span class="lineNum">     158 </span>            : #define I915_NUM_RINGS 5
<span class="lineNum">     159 </span>            : #define LAST_USER_RING (VECS + 1)
<span class="lineNum">     160 </span>            :         u32             mmio_base;
<span class="lineNum">     161 </span>            :         struct          drm_device *dev;
<span class="lineNum">     162 </span>            :         struct intel_ringbuffer *buffer;
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span>            :         /*
<span class="lineNum">     165 </span>            :          * A pool of objects to use as shadow copies of client batch buffers
<span class="lineNum">     166 </span>            :          * when the command parser is enabled. Prevents the client from
<span class="lineNum">     167 </span>            :          * modifying the batch contents after software parsing.
<span class="lineNum">     168 </span>            :          */
<span class="lineNum">     169 </span>            :         struct i915_gem_batch_pool batch_pool;
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span>            :         struct intel_hw_status_page status_page;
<span class="lineNum">     172 </span>            :         struct i915_ctx_workarounds wa_ctx;
<span class="lineNum">     173 </span>            : 
<span class="lineNum">     174 </span>            :         unsigned irq_refcount; /* protected by dev_priv-&gt;irq_lock */
<span class="lineNum">     175 </span>            :         u32             irq_enable_mask;        /* bitmask to enable ring interrupt */
<span class="lineNum">     176 </span>            :         struct drm_i915_gem_request *trace_irq_req;
<span class="lineNum">     177 </span>            :         bool __must_check (*irq_get)(struct intel_engine_cs *ring);
<span class="lineNum">     178 </span>            :         void            (*irq_put)(struct intel_engine_cs *ring);
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            :         int             (*init_hw)(struct intel_engine_cs *ring);
<span class="lineNum">     181 </span>            : 
<span class="lineNum">     182 </span>            :         int             (*init_context)(struct drm_i915_gem_request *req);
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span>            :         void            (*write_tail)(struct intel_engine_cs *ring,
<span class="lineNum">     185 </span>            :                                       u32 value);
<span class="lineNum">     186 </span>            :         int __must_check (*flush)(struct drm_i915_gem_request *req,
<span class="lineNum">     187 </span>            :                                   u32   invalidate_domains,
<span class="lineNum">     188 </span>            :                                   u32   flush_domains);
<span class="lineNum">     189 </span>            :         int             (*add_request)(struct drm_i915_gem_request *req);
<span class="lineNum">     190 </span>            :         /* Some chipsets are not quite as coherent as advertised and need
<span class="lineNum">     191 </span>            :          * an expensive kick to force a true read of the up-to-date seqno.
<span class="lineNum">     192 </span>            :          * However, the up-to-date seqno is not always required and the last
<span class="lineNum">     193 </span>            :          * seen value is good enough. Note that the seqno will always be
<span class="lineNum">     194 </span>            :          * monotonic, even if not coherent.
<span class="lineNum">     195 </span>            :          */
<span class="lineNum">     196 </span>            :         u32             (*get_seqno)(struct intel_engine_cs *ring,
<span class="lineNum">     197 </span>            :                                      bool lazy_coherency);
<span class="lineNum">     198 </span>            :         void            (*set_seqno)(struct intel_engine_cs *ring,
<span class="lineNum">     199 </span>            :                                      u32 seqno);
<span class="lineNum">     200 </span>            :         int             (*dispatch_execbuffer)(struct drm_i915_gem_request *req,
<span class="lineNum">     201 </span>            :                                                u64 offset, u32 length,
<span class="lineNum">     202 </span>            :                                                unsigned dispatch_flags);
<span class="lineNum">     203 </span>            : #define I915_DISPATCH_SECURE 0x1
<span class="lineNum">     204 </span>            : #define I915_DISPATCH_PINNED 0x2
<span class="lineNum">     205 </span>            : #define I915_DISPATCH_RS     0x4
<span class="lineNum">     206 </span>            :         void            (*cleanup)(struct intel_engine_cs *ring);
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span>            :         /* GEN8 signal/wait table - never trust comments!
<span class="lineNum">     209 </span>            :          *        signal to     signal to    signal to   signal to      signal to
<span class="lineNum">     210 </span>            :          *          RCS            VCS          BCS        VECS          VCS2
<span class="lineNum">     211 </span>            :          *      --------------------------------------------------------------------
<span class="lineNum">     212 </span>            :          *  RCS | NOP (0x00) | VCS (0x08) | BCS (0x10) | VECS (0x18) | VCS2 (0x20) |
<span class="lineNum">     213 </span>            :          *      |-------------------------------------------------------------------
<span class="lineNum">     214 </span>            :          *  VCS | RCS (0x28) | NOP (0x30) | BCS (0x38) | VECS (0x40) | VCS2 (0x48) |
<span class="lineNum">     215 </span>            :          *      |-------------------------------------------------------------------
<span class="lineNum">     216 </span>            :          *  BCS | RCS (0x50) | VCS (0x58) | NOP (0x60) | VECS (0x68) | VCS2 (0x70) |
<span class="lineNum">     217 </span>            :          *      |-------------------------------------------------------------------
<span class="lineNum">     218 </span>            :          * VECS | RCS (0x78) | VCS (0x80) | BCS (0x88) |  NOP (0x90) | VCS2 (0x98) |
<span class="lineNum">     219 </span>            :          *      |-------------------------------------------------------------------
<span class="lineNum">     220 </span>            :          * VCS2 | RCS (0xa0) | VCS (0xa8) | BCS (0xb0) | VECS (0xb8) | NOP  (0xc0) |
<span class="lineNum">     221 </span>            :          *      |-------------------------------------------------------------------
<span class="lineNum">     222 </span>            :          *
<span class="lineNum">     223 </span>            :          * Generalization:
<span class="lineNum">     224 </span>            :          *  f(x, y) := (x-&gt;id * NUM_RINGS * seqno_size) + (seqno_size * y-&gt;id)
<span class="lineNum">     225 </span>            :          *  ie. transpose of g(x, y)
<span class="lineNum">     226 </span>            :          *
<span class="lineNum">     227 </span>            :          *       sync from      sync from    sync from    sync from     sync from
<span class="lineNum">     228 </span>            :          *          RCS            VCS          BCS        VECS          VCS2
<span class="lineNum">     229 </span>            :          *      --------------------------------------------------------------------
<span class="lineNum">     230 </span>            :          *  RCS | NOP (0x00) | VCS (0x28) | BCS (0x50) | VECS (0x78) | VCS2 (0xa0) |
<span class="lineNum">     231 </span>            :          *      |-------------------------------------------------------------------
<span class="lineNum">     232 </span>            :          *  VCS | RCS (0x08) | NOP (0x30) | BCS (0x58) | VECS (0x80) | VCS2 (0xa8) |
<span class="lineNum">     233 </span>            :          *      |-------------------------------------------------------------------
<span class="lineNum">     234 </span>            :          *  BCS | RCS (0x10) | VCS (0x38) | NOP (0x60) | VECS (0x88) | VCS2 (0xb0) |
<span class="lineNum">     235 </span>            :          *      |-------------------------------------------------------------------
<span class="lineNum">     236 </span>            :          * VECS | RCS (0x18) | VCS (0x40) | BCS (0x68) |  NOP (0x90) | VCS2 (0xb8) |
<span class="lineNum">     237 </span>            :          *      |-------------------------------------------------------------------
<span class="lineNum">     238 </span>            :          * VCS2 | RCS (0x20) | VCS (0x48) | BCS (0x70) | VECS (0x98) |  NOP (0xc0) |
<span class="lineNum">     239 </span>            :          *      |-------------------------------------------------------------------
<span class="lineNum">     240 </span>            :          *
<span class="lineNum">     241 </span>            :          * Generalization:
<span class="lineNum">     242 </span>            :          *  g(x, y) := (y-&gt;id * NUM_RINGS * seqno_size) + (seqno_size * x-&gt;id)
<span class="lineNum">     243 </span>            :          *  ie. transpose of f(x, y)
<span class="lineNum">     244 </span>            :          */
<span class="lineNum">     245 </span>            :         struct {
<span class="lineNum">     246 </span>            :                 u32     sync_seqno[I915_NUM_RINGS-1];
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span>            :                 union {
<span class="lineNum">     249 </span>            :                         struct {
<span class="lineNum">     250 </span>            :                                 /* our mbox written by others */
<span class="lineNum">     251 </span>            :                                 u32             wait[I915_NUM_RINGS];
<span class="lineNum">     252 </span>            :                                 /* mboxes this ring signals to */
<span class="lineNum">     253 </span>            :                                 u32             signal[I915_NUM_RINGS];
<span class="lineNum">     254 </span>            :                         } mbox;
<span class="lineNum">     255 </span>            :                         u64             signal_ggtt[I915_NUM_RINGS];
<span class="lineNum">     256 </span>            :                 };
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span>            :                 /* AKA wait() */
<span class="lineNum">     259 </span>            :                 int     (*sync_to)(struct drm_i915_gem_request *to_req,
<span class="lineNum">     260 </span>            :                                    struct intel_engine_cs *from,
<span class="lineNum">     261 </span>            :                                    u32 seqno);
<span class="lineNum">     262 </span>            :                 int     (*signal)(struct drm_i915_gem_request *signaller_req,
<span class="lineNum">     263 </span>            :                                   /* num_dwords needed by caller */
<span class="lineNum">     264 </span>            :                                   unsigned int num_dwords);
<span class="lineNum">     265 </span>            :         } semaphore;
<span class="lineNum">     266 </span>            : 
<span class="lineNum">     267 </span>            :         /* Execlists */
<span class="lineNum">     268 </span>            :         spinlock_t execlist_lock;
<span class="lineNum">     269 </span>            :         struct list_head execlist_queue;
<span class="lineNum">     270 </span>            :         struct list_head execlist_retired_req_list;
<span class="lineNum">     271 </span>            :         u8 next_context_status_buffer;
<span class="lineNum">     272 </span>            :         u32             irq_keep_mask; /* bitmask for interrupts that should not be masked */
<span class="lineNum">     273 </span>            :         int             (*emit_request)(struct drm_i915_gem_request *request);
<span class="lineNum">     274 </span>            :         int             (*emit_flush)(struct drm_i915_gem_request *request,
<span class="lineNum">     275 </span>            :                                       u32 invalidate_domains,
<span class="lineNum">     276 </span>            :                                       u32 flush_domains);
<span class="lineNum">     277 </span>            :         int             (*emit_bb_start)(struct drm_i915_gem_request *req,
<span class="lineNum">     278 </span>            :                                          u64 offset, unsigned dispatch_flags);
<span class="lineNum">     279 </span>            : 
<span class="lineNum">     280 </span>            :         /**
<span class="lineNum">     281 </span>            :          * List of objects currently involved in rendering from the
<span class="lineNum">     282 </span>            :          * ringbuffer.
<span class="lineNum">     283 </span>            :          *
<span class="lineNum">     284 </span>            :          * Includes buffers having the contents of their GPU caches
<span class="lineNum">     285 </span>            :          * flushed, not necessarily primitives.  last_read_req
<span class="lineNum">     286 </span>            :          * represents when the rendering involved will be completed.
<span class="lineNum">     287 </span>            :          *
<span class="lineNum">     288 </span>            :          * A reference is held on the buffer while on this list.
<span class="lineNum">     289 </span>            :          */
<span class="lineNum">     290 </span>            :         struct list_head active_list;
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span>            :         /**
<span class="lineNum">     293 </span>            :          * List of breadcrumbs associated with GPU requests currently
<span class="lineNum">     294 </span>            :          * outstanding.
<span class="lineNum">     295 </span>            :          */
<span class="lineNum">     296 </span>            :         struct list_head request_list;
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span>            :         /**
<span class="lineNum">     299 </span>            :          * Seqno of request most recently submitted to request_list.
<span class="lineNum">     300 </span>            :          * Used exclusively by hang checker to avoid grabbing lock while
<span class="lineNum">     301 </span>            :          * inspecting request list.
<span class="lineNum">     302 </span>            :          */
<span class="lineNum">     303 </span>            :         u32 last_submitted_seqno;
<span class="lineNum">     304 </span>            : 
<span class="lineNum">     305 </span>            :         bool gpu_caches_dirty;
<span class="lineNum">     306 </span>            : 
<span class="lineNum">     307 </span>            :         wait_queue_head_t irq_queue;
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span>            :         struct intel_context *default_context;
<span class="lineNum">     310 </span>            :         struct intel_context *last_context;
<span class="lineNum">     311 </span>            : 
<span class="lineNum">     312 </span>            :         struct intel_ring_hangcheck hangcheck;
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span>            :         struct {
<span class="lineNum">     315 </span>            :                 struct drm_i915_gem_object *obj;
<span class="lineNum">     316 </span>            :                 u32 gtt_offset;
<span class="lineNum">     317 </span>            :                 volatile u32 *cpu_page;
<span class="lineNum">     318 </span>            :         } scratch;
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span>            :         bool needs_cmd_parser;
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span>            :         /*
<span class="lineNum">     323 </span>            :          * Table of commands the command parser needs to know about
<span class="lineNum">     324 </span>            :          * for this ring.
<span class="lineNum">     325 </span>            :          */
<span class="lineNum">     326 </span>            :         DECLARE_HASHTABLE(cmd_hash, I915_CMD_HASH_ORDER);
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span>            :         /*
<span class="lineNum">     329 </span>            :          * Table of registers allowed in commands that read/write registers.
<span class="lineNum">     330 </span>            :          */
<span class="lineNum">     331 </span>            :         const struct drm_i915_reg_descriptor *reg_table;
<span class="lineNum">     332 </span>            :         int reg_count;
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span>            :         /*
<span class="lineNum">     335 </span>            :          * Table of registers allowed in commands that read/write registers, but
<span class="lineNum">     336 </span>            :          * only from the DRM master.
<span class="lineNum">     337 </span>            :          */
<span class="lineNum">     338 </span>            :         const struct drm_i915_reg_descriptor *master_reg_table;
<span class="lineNum">     339 </span>            :         int master_reg_count;
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span>            :         /*
<span class="lineNum">     342 </span>            :          * Returns the bitmask for the length field of the specified command.
<span class="lineNum">     343 </span>            :          * Return 0 for an unrecognized/invalid command.
<span class="lineNum">     344 </span>            :          *
<span class="lineNum">     345 </span>            :          * If the command parser finds an entry for a command in the ring's
<span class="lineNum">     346 </span>            :          * cmd_tables, it gets the command's length based on the table entry.
<span class="lineNum">     347 </span>            :          * If not, it calls this function to determine the per-ring length field
<span class="lineNum">     348 </span>            :          * encoding for the command (i.e. certain opcode ranges use certain bits
<span class="lineNum">     349 </span>            :          * to encode the command length in the header).
<span class="lineNum">     350 </span>            :          */
<span class="lineNum">     351 </span>            :         u32 (*get_cmd_length_mask)(u32 cmd_header);
<span class="lineNum">     352 </span>            : };
<span class="lineNum">     353 </span>            : 
<span class="lineNum">     354 </span>            : bool intel_ring_initialized(struct intel_engine_cs *ring);
<a name="355"><span class="lineNum">     355 </span>            : </a>
<span class="lineNum">     356 </span>            : static inline unsigned
<span class="lineNum">     357 </span><span class="lineNoCov">          0 : intel_ring_flag(struct intel_engine_cs *ring)</span>
<span class="lineNum">     358 </span>            : {
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         return 1 &lt;&lt; ring-&gt;id;</span>
<span class="lineNum">     360 </span>            : }
<a name="361"><span class="lineNum">     361 </span>            : </a>
<span class="lineNum">     362 </span>            : static inline u32
<span class="lineNum">     363 </span><span class="lineNoCov">          0 : intel_ring_sync_index(struct intel_engine_cs *ring,</span>
<span class="lineNum">     364 </span>            :                       struct intel_engine_cs *other)
<span class="lineNum">     365 </span>            : {
<span class="lineNum">     366 </span>            :         int idx;
<span class="lineNum">     367 </span>            : 
<span class="lineNum">     368 </span>            :         /*
<span class="lineNum">     369 </span>            :          * rcs -&gt; 0 = vcs, 1 = bcs, 2 = vecs, 3 = vcs2;
<span class="lineNum">     370 </span>            :          * vcs -&gt; 0 = bcs, 1 = vecs, 2 = vcs2, 3 = rcs;
<span class="lineNum">     371 </span>            :          * bcs -&gt; 0 = vecs, 1 = vcs2. 2 = rcs, 3 = vcs;
<span class="lineNum">     372 </span>            :          * vecs -&gt; 0 = vcs2, 1 = rcs, 2 = vcs, 3 = bcs;
<span class="lineNum">     373 </span>            :          * vcs2 -&gt; 0 = rcs, 1 = vcs, 2 = bcs, 3 = vecs;
<span class="lineNum">     374 </span>            :          */
<span class="lineNum">     375 </span>            : 
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         idx = (other - ring) - 1;</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         if (idx &lt; 0)</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                 idx += I915_NUM_RINGS;</span>
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         return idx;</span>
<span class="lineNum">     381 </span>            : }
<a name="382"><span class="lineNum">     382 </span>            : </a>
<span class="lineNum">     383 </span>            : static inline void
<span class="lineNum">     384 </span><span class="lineNoCov">          0 : intel_flush_status_page(struct intel_engine_cs *ring, int reg)</span>
<span class="lineNum">     385 </span>            : {
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :         drm_clflush_virt_range(&amp;ring-&gt;status_page.page_addr[reg],</span>
<span class="lineNum">     387 </span>            :                                sizeof(uint32_t));
<span class="lineNum">     388 </span><span class="lineNoCov">          0 : }</span>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<span class="lineNum">     390 </span>            : static inline u32
<span class="lineNum">     391 </span><span class="lineNoCov">          0 : intel_read_status_page(struct intel_engine_cs *ring,</span>
<span class="lineNum">     392 </span>            :                        int reg)
<span class="lineNum">     393 </span>            : {
<span class="lineNum">     394 </span>            :         /* Ensure that the compiler doesn't optimize away the load. */
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         barrier();</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         return ring-&gt;status_page.page_addr[reg];</span>
<span class="lineNum">     397 </span>            : }
<a name="398"><span class="lineNum">     398 </span>            : </a>
<span class="lineNum">     399 </span>            : static inline void
<span class="lineNum">     400 </span><span class="lineNoCov">          0 : intel_write_status_page(struct intel_engine_cs *ring,</span>
<span class="lineNum">     401 </span>            :                         int reg, u32 value)
<span class="lineNum">     402 </span>            : {
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         ring-&gt;status_page.page_addr[reg] = value;</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span>            : /**
<span class="lineNum">     407 </span>            :  * Reads a dword out of the status page, which is written to from the command
<span class="lineNum">     408 </span>            :  * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or
<span class="lineNum">     409 </span>            :  * MI_STORE_DATA_IMM.
<span class="lineNum">     410 </span>            :  *
<span class="lineNum">     411 </span>            :  * The following dwords have a reserved meaning:
<span class="lineNum">     412 </span>            :  * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.
<span class="lineNum">     413 </span>            :  * 0x04: ring 0 head pointer
<span class="lineNum">     414 </span>            :  * 0x05: ring 1 head pointer (915-class)
<span class="lineNum">     415 </span>            :  * 0x06: ring 2 head pointer (915-class)
<span class="lineNum">     416 </span>            :  * 0x10-0x1b: Context status DWords (GM45)
<span class="lineNum">     417 </span>            :  * 0x1f: Last written status offset. (GM45)
<span class="lineNum">     418 </span>            :  * 0x20-0x2f: Reserved (Gen6+)
<span class="lineNum">     419 </span>            :  *
<span class="lineNum">     420 </span>            :  * The area from dword 0x30 to 0x3ff is available for driver usage.
<span class="lineNum">     421 </span>            :  */
<span class="lineNum">     422 </span>            : #define I915_GEM_HWS_INDEX              0x30
<span class="lineNum">     423 </span>            : #define I915_GEM_HWS_SCRATCH_INDEX      0x40
<span class="lineNum">     424 </span>            : #define I915_GEM_HWS_SCRATCH_ADDR (I915_GEM_HWS_SCRATCH_INDEX &lt;&lt; MI_STORE_DWORD_INDEX_SHIFT)
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span>            : struct intel_ringbuffer *
<span class="lineNum">     427 </span>            : intel_engine_create_ringbuffer(struct intel_engine_cs *engine, int size);
<span class="lineNum">     428 </span>            : int intel_pin_and_map_ringbuffer_obj(struct drm_device *dev,
<span class="lineNum">     429 </span>            :                                      struct intel_ringbuffer *ringbuf);
<span class="lineNum">     430 </span>            : void intel_unpin_ringbuffer_obj(struct intel_ringbuffer *ringbuf);
<span class="lineNum">     431 </span>            : void intel_ringbuffer_free(struct intel_ringbuffer *ring);
<span class="lineNum">     432 </span>            : 
<span class="lineNum">     433 </span>            : void intel_stop_ring_buffer(struct intel_engine_cs *ring);
<span class="lineNum">     434 </span>            : void intel_cleanup_ring_buffer(struct intel_engine_cs *ring);
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span>            : int intel_ring_alloc_request_extras(struct drm_i915_gem_request *request);
<span class="lineNum">     437 </span>            : 
<a name="438"><span class="lineNum">     438 </span>            : int __must_check intel_ring_begin(struct drm_i915_gem_request *req, int n);</a>
<span class="lineNum">     439 </span>            : int __must_check intel_ring_cacheline_align(struct drm_i915_gem_request *req);
<span class="lineNum">     440 </span><span class="lineNoCov">          0 : static inline void intel_ring_emit(struct intel_engine_cs *ring,</span>
<span class="lineNum">     441 </span>            :                                    u32 data)
<span class="lineNum">     442 </span>            : {
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :         struct intel_ringbuffer *ringbuf = ring-&gt;buffer;</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         iowrite32(data, ringbuf-&gt;virtual_start + ringbuf-&gt;tail);</span>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :         ringbuf-&gt;tail += 4;</span></a>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 : static inline void intel_ring_advance(struct intel_engine_cs *ring)</span>
<span class="lineNum">     448 </span>            : {
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         struct intel_ringbuffer *ringbuf = ring-&gt;buffer;</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :         ringbuf-&gt;tail &amp;= ringbuf-&gt;size - 1;</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     452 </span>            : int __intel_ring_space(int head, int tail, int size);
<span class="lineNum">     453 </span>            : void intel_ring_update_space(struct intel_ringbuffer *ringbuf);
<span class="lineNum">     454 </span>            : int intel_ring_space(struct intel_ringbuffer *ringbuf);
<span class="lineNum">     455 </span>            : bool intel_ring_stopped(struct intel_engine_cs *ring);
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span>            : int __must_check intel_ring_idle(struct intel_engine_cs *ring);
<span class="lineNum">     458 </span>            : void intel_ring_init_seqno(struct intel_engine_cs *ring, u32 seqno);
<span class="lineNum">     459 </span>            : int intel_ring_flush_all_caches(struct drm_i915_gem_request *req);
<span class="lineNum">     460 </span>            : int intel_ring_invalidate_all_caches(struct drm_i915_gem_request *req);
<span class="lineNum">     461 </span>            : 
<span class="lineNum">     462 </span>            : void intel_fini_pipe_control(struct intel_engine_cs *ring);
<span class="lineNum">     463 </span>            : int intel_init_pipe_control(struct intel_engine_cs *ring);
<span class="lineNum">     464 </span>            : 
<span class="lineNum">     465 </span>            : int intel_init_render_ring_buffer(struct drm_device *dev);
<span class="lineNum">     466 </span>            : int intel_init_bsd_ring_buffer(struct drm_device *dev);
<span class="lineNum">     467 </span>            : int intel_init_bsd2_ring_buffer(struct drm_device *dev);
<span class="lineNum">     468 </span>            : int intel_init_blt_ring_buffer(struct drm_device *dev);
<span class="lineNum">     469 </span>            : int intel_init_vebox_ring_buffer(struct drm_device *dev);
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span>            : u64 intel_ring_get_active_head(struct intel_engine_cs *ring);
<span class="lineNum">     472 </span>            : 
<a name="473"><span class="lineNum">     473 </span>            : int init_workarounds_ring(struct intel_engine_cs *ring);</a>
<span class="lineNum">     474 </span>            : 
<span class="lineNum">     475 </span><span class="lineNoCov">          0 : static inline u32 intel_ring_get_tail(struct intel_ringbuffer *ringbuf)</span>
<span class="lineNum">     476 </span>            : {
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         return ringbuf-&gt;tail;</span>
<span class="lineNum">     478 </span>            : }
<span class="lineNum">     479 </span>            : 
<span class="lineNum">     480 </span>            : /*
<span class="lineNum">     481 </span>            :  * Arbitrary size for largest possible 'add request' sequence. The code paths
<span class="lineNum">     482 </span>            :  * are complex and variable. Empirical measurement shows that the worst case
<span class="lineNum">     483 </span>            :  * is ILK at 136 words. Reserving too much is better than reserving too little
<span class="lineNum">     484 </span>            :  * as that allows for corner cases that might have been missed. So the figure
<span class="lineNum">     485 </span>            :  * has been rounded up to 160 words.
<span class="lineNum">     486 </span>            :  */
<span class="lineNum">     487 </span>            : #define MIN_SPACE_FOR_ADD_REQUEST       160
<span class="lineNum">     488 </span>            : 
<span class="lineNum">     489 </span>            : /*
<span class="lineNum">     490 </span>            :  * Reserve space in the ring to guarantee that the i915_add_request() call
<span class="lineNum">     491 </span>            :  * will always have sufficient room to do its stuff. The request creation
<span class="lineNum">     492 </span>            :  * code calls this automatically.
<span class="lineNum">     493 </span>            :  */
<span class="lineNum">     494 </span>            : void intel_ring_reserved_space_reserve(struct intel_ringbuffer *ringbuf, int size);
<span class="lineNum">     495 </span>            : /* Cancel the reservation, e.g. because the request is being discarded. */
<span class="lineNum">     496 </span>            : void intel_ring_reserved_space_cancel(struct intel_ringbuffer *ringbuf);
<span class="lineNum">     497 </span>            : /* Use the reserved space - for use by i915_add_request() only. */
<span class="lineNum">     498 </span>            : void intel_ring_reserved_space_use(struct intel_ringbuffer *ringbuf);
<span class="lineNum">     499 </span>            : /* Finish with the reserved space - for use by i915_add_request() only. */
<span class="lineNum">     500 </span>            : void intel_ring_reserved_space_end(struct intel_ringbuffer *ringbuf);
<span class="lineNum">     501 </span>            : 
<span class="lineNum">     502 </span>            : /* Legacy ringbuffer specific portion of reservation code: */
<span class="lineNum">     503 </span>            : int intel_ring_reserve_space(struct drm_i915_gem_request *request);
<span class="lineNum">     504 </span>            : 
<span class="lineNum">     505 </span>            : #endif /* _INTEL_RINGBUFFER_H_ */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
