--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
33 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! CPU/the_datapath/InstrCounter<0>  LICE_X94Y36.AMUX  SLICE_X94Y36.A5  !
 ! CPU/the_datapath/InstrCounter<1>  LICE_X94Y36.BMUX  SLICE_X94Y36.B5  !
 ! CPU/the_datapath/InstrCounter<2>  LICE_X94Y36.CMUX  SLICE_X94Y36.C5  !
 ! CPU/the_datapath/InstrCounter<3>  LICE_X94Y36.DMUX  SLICE_X94Y36.D5  !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X80Y31.D    SLICE_X80Y31.D3  !
 ! CPU/the_datapath/InstrCounter<4>  LICE_X94Y37.AMUX  SLICE_X94Y37.A5  !
 ! CPU/the_datapath/InstrCounter<5>  LICE_X94Y37.BMUX  SLICE_X94Y37.B5  !
 ! CPU/the_datapath/InstrCounter<6>  LICE_X94Y37.CMUX  SLICE_X94Y37.C1  !
 ! CPU/the_datapath/InstrCounter<7>  LICE_X94Y37.DMUX  SLICE_X94Y37.D5  !
 ! CPU/the_datapath/InstrCounter<8>  LICE_X94Y38.AMUX  SLICE_X94Y38.A5  !
 ! CPU/the_datapath/InstrCounter<9>  LICE_X94Y38.BMUX  SLICE_X94Y38.B1  !
 ! CPU/the_datapath/InstrCounter<10> LICE_X94Y38.CMUX  SLICE_X94Y38.C5  !
 ! CPU/the_datapath/InstrCounter<11> LICE_X94Y38.DMUX  SLICE_X94Y38.D3  !
 ! CPU/the_datapath/InstrCounter<12> LICE_X94Y39.AMUX  SLICE_X94Y39.A5  !
 ! CPU/the_datapath/InstrCounter<13> LICE_X94Y39.BMUX  SLICE_X94Y39.B5  !
 ! CPU/the_datapath/InstrCounter<14> LICE_X94Y39.CMUX  SLICE_X94Y39.C1  !
 ! CPU/the_datapath/InstrCounter<15> LICE_X94Y39.DMUX  SLICE_X94Y39.D5  !
 ! CPU/the_datapath/InstrCounter<16> LICE_X94Y40.AMUX  SLICE_X94Y40.A5  !
 ! CPU/the_datapath/InstrCounter<17> LICE_X94Y40.BMUX  SLICE_X94Y40.B5  !
 ! CPU/the_datapath/InstrCounter<18> LICE_X94Y40.CMUX  SLICE_X94Y40.C1  !
 ! CPU/the_datapath/InstrCounter<19> LICE_X94Y40.DMUX  SLICE_X94Y40.D5  !
 ! CPU/the_datapath/InstrCounter<20> LICE_X94Y41.AMUX  SLICE_X94Y41.A5  !
 ! CPU/the_datapath/InstrCounter<21> LICE_X94Y41.BMUX  SLICE_X94Y41.B5  !
 ! CPU/the_datapath/InstrCounter<22> LICE_X94Y41.CMUX  SLICE_X94Y41.C1  !
 ! CPU/the_datapath/InstrCounter<23> LICE_X94Y41.DMUX  SLICE_X94Y41.D5  !
 ! CPU/the_datapath/InstrCounter<24> LICE_X94Y42.AMUX  SLICE_X94Y42.A3  !
 ! CPU/the_datapath/InstrCounter<25> LICE_X94Y42.BMUX  SLICE_X94Y42.B1  !
 ! CPU/the_datapath/InstrCounter<26> LICE_X94Y42.CMUX  SLICE_X94Y42.C1  !
 ! CPU/the_datapath/InstrCounter<27> LICE_X94Y42.DMUX  SLICE_X94Y42.D5  !
 ! CPU/the_datapath/InstrCounter<28> LICE_X94Y43.AMUX  SLICE_X94Y43.A5  !
 ! CPU/the_datapath/InstrCounter<29> LICE_X94Y43.BMUX  SLICE_X94Y43.B5  !
 ! CPU/the_datapath/InstrCounter<30> LICE_X94Y43.CMUX  SLICE_X94Y43.C5  !
 ! CPU/the_datapath/InstrCounter<31> LICE_X94Y43.DMUX  SLICE_X94Y43.D3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y274.DATAIN                 0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  -0.103ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Error:      0.703ns delay exceeds   0.600ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X0Y128.DQ                   IODELAY_X0Y244.DATAIN                 0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y51.DQ                    IODELAY_X0Y102.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y50.DQ                    IODELAY_X0Y100.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y31.DQ                    IODELAY_X0Y75.DATAIN                  0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------
Slack:                  0.229ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.371ns delay meets   0.600ns timing constraint by 0.229ns
From                              To                                Delay(ns)
SLICE_X0Y29.DQ                    IODELAY_X0Y58.DATAIN                  0.371  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.690ns.
--------------------------------------------------------------------------------
Slack:                  -0.090ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Error:      0.690ns delay exceeds   0.600ns timing constraint by 0.09ns
From                              To                                Delay(ns)
SLICE_X0Y48.DQ                    IODELAY_X0Y87.DATAIN                  0.690  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.SR                      0.803  
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.SR                      0.803  
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.838  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.838  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.SR                       0.803  
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.993  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.SR                       0.803  
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT1
  Logical resource: user_clk_pll/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT2
  Logical resource: user_clk_pll/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT3
  Logical resource: user_clk_pll/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.864ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (2.161ns logic, 0.703ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.863ns (2.161ns logic, 0.702ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (2.161ns logic, 0.702ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.851ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.690   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (2.161ns logic, 0.690ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.371   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (2.161ns logic, 0.371ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (2.276ns logic, 0.342ns route)
                                                       (86.9% logic, 13.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.911ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.635   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (2.276ns logic, 0.635ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.922ns (2.276ns logic, 0.646ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (2.276ns logic, 0.646ns route)
                                                       (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.923ns (2.276ns logic, 0.647ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.000ns.
 Maximum delay is   2.024ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.029ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.931   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.029ns (1.098ns logic, 0.931ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.005ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.931   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.005ns (1.074ns logic, 0.931ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.098ns logic, 0.859ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.074ns logic, 0.859ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.098ns logic, 0.859ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.859   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.074ns logic, 0.859ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y111.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        0.847   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (1.098ns logic, 0.847ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.921ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y111.CE1    net (fanout=8)        0.847   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y111.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (1.074ns logic, 0.847ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.949ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (1.098ns logic, 0.851ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.074ns logic, 0.851ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.892ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.794   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.098ns logic, 0.794ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.868ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.794   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (1.074ns logic, 0.794ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.773ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.675   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (1.098ns logic, 0.675ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.749ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.675   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (1.074ns logic, 0.675ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.919ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.204   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.737ns logic, 0.204ns route)
                                                       (78.3% logic, 21.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.945ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.204   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.763ns logic, 0.204ns route)
                                                       (78.9% logic, 21.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.949ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.212   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.737ns logic, 0.212ns route)
                                                       (77.7% logic, 22.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.212   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.763ns logic, 0.212ns route)
                                                       (78.3% logic, 21.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.737ns logic, 0.342ns route)
                                                       (68.3% logic, 31.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.763ns logic, 0.342ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.069ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.332   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.737ns logic, 0.332ns route)
                                                       (68.9% logic, 31.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.332   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.763ns logic, 0.332ns route)
                                                       (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.737ns logic, 0.314ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.763ns logic, 0.314ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.075ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.737ns logic, 0.338ns route)
                                                       (68.6% logic, 31.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.101ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.101ns (0.763ns logic, 0.338ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.737ns logic, 0.346ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.763ns logic, 0.346ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7205370540551 paths analyzed, 7938 endpoints analyzed, 1326 failing endpoints
 1326 timing errors detected. (1326 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  79.334ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_23_31 (SLICE_X93Y69.DX), 115964117168 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_23_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.965ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.385 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_23_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X93Y69.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y69.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_23_31
                                                       CPU/the_datapath/the_regfile/the_registers_23_31
    -------------------------------------------------  ---------------------------
    Total                                     38.965ns (19.307ns logic, 19.658ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_23_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.182ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.385 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_23_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X93Y69.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y69.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_23_31
                                                       CPU/the_datapath/the_regfile/the_registers_23_31
    -------------------------------------------------  ---------------------------
    Total                                     38.182ns (18.924ns logic, 19.258ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_23_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.138ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.385 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_23_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X93Y69.DX      net (fanout=31)       0.575   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y69.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_23_31
                                                       CPU/the_datapath/the_regfile/the_registers_23_31
    -------------------------------------------------  ---------------------------
    Total                                     38.138ns (18.876ns logic, 19.262ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_5_31 (SLICE_X99Y65.DX), 115964117168 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.985ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.417ns (3.413 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X99Y65.DX      net (fanout=31)       0.595   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X99Y65.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_31
    -------------------------------------------------  ---------------------------
    Total                                     38.985ns (19.307ns logic, 19.678ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.202ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.417ns (3.413 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X99Y65.DX      net (fanout=31)       0.595   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X99Y65.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_31
    -------------------------------------------------  ---------------------------
    Total                                     38.202ns (18.924ns logic, 19.278ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.158ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.417ns (3.413 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X99Y65.DX      net (fanout=31)       0.595   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X99Y65.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_31
    -------------------------------------------------  ---------------------------
    Total                                     38.158ns (18.876ns logic, 19.282ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_6_31 (SLICE_X99Y66.DX), 115964117168 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.981ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.420ns (3.410 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X99Y66.DX      net (fanout=31)       0.591   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X99Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_31
    -------------------------------------------------  ---------------------------
    Total                                     38.981ns (19.307ns logic, 19.674ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.198ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.420ns (3.410 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X99Y66.DX      net (fanout=31)       0.591   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X99Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_31
    -------------------------------------------------  ---------------------------
    Total                                     38.198ns (18.924ns logic, 19.274ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.154ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.420ns (3.410 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X99Y66.DX      net (fanout=31)       0.591   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X99Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_31
    -------------------------------------------------  ---------------------------
    Total                                     38.154ns (18.876ns logic, 19.278ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_21_31 (SLICE_X95Y70.DX), 115964117168 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_21_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.960ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.440ns (3.390 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_21_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X95Y70.DX      net (fanout=31)       0.570   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y70.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/the_regfile/the_registers_21_31
    -------------------------------------------------  ---------------------------
    Total                                     38.960ns (19.307ns logic, 19.653ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_21_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.177ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.440ns (3.390 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_21_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X95Y70.DX      net (fanout=31)       0.570   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y70.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/the_regfile/the_registers_21_31
    -------------------------------------------------  ---------------------------
    Total                                     38.177ns (18.924ns logic, 19.253ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_21_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.133ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.440ns (3.390 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_21_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X95Y70.DX      net (fanout=31)       0.570   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y70.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_21_31
                                                       CPU/the_datapath/the_regfile/the_registers_21_31
    -------------------------------------------------  ---------------------------
    Total                                     38.133ns (18.876ns logic, 19.257ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_18_31 (SLICE_X93Y66.DX), 115964117168 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.969ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.429ns (3.401 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X93Y66.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     38.969ns (19.307ns logic, 19.662ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.186ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.429ns (3.401 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X93Y66.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     38.186ns (18.924ns logic, 19.262ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.142ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.429ns (3.401 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X93Y66.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X93Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     38.142ns (18.876ns logic, 19.266ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_22_31 (SLICE_X92Y67.DX), 115964117168 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.962ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.433ns (3.397 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X92Y67.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y67.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     38.962ns (19.300ns logic, 19.662ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.179ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.433ns (3.397 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X92Y67.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y67.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     38.179ns (18.917ns logic, 19.262ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.135ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.433ns (3.397 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X92Y67.DX      net (fanout=31)       0.579   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y67.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     38.135ns (18.869ns logic, 19.266ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_19_31 (SLICE_X92Y69.DX), 115964117168 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_19_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.949ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.385 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_19_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X92Y69.DX      net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y69.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_19_31
                                                       CPU/the_datapath/the_regfile/the_registers_19_31
    -------------------------------------------------  ---------------------------
    Total                                     38.949ns (19.300ns logic, 19.649ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_19_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.166ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.385 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_19_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X92Y69.DX      net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y69.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_19_31
                                                       CPU/the_datapath/the_regfile/the_registers_19_31
    -------------------------------------------------  ---------------------------
    Total                                     38.166ns (18.917ns logic, 19.249ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_19_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.122ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.445ns (3.385 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_19_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X92Y69.DX      net (fanout=31)       0.566   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X92Y69.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_19_31
                                                       CPU/the_datapath/the_regfile/the_registers_19_31
    -------------------------------------------------  ---------------------------
    Total                                     38.122ns (18.869ns logic, 19.253ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_29_31 (SLICE_X95Y66.DX), 115964117168 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.968ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.423ns (3.407 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X95Y66.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     38.968ns (19.307ns logic, 19.661ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.185ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.423ns (3.407 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X95Y66.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     38.185ns (18.924ns logic, 19.261ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.141ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.423ns (3.407 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X95Y66.DX      net (fanout=31)       0.578   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X95Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     38.141ns (18.876ns logic, 19.265ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_4_31 (SLICE_X98Y66.DX), 115964117168 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_4_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.995ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.395ns (3.435 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_4_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X98Y66.DX      net (fanout=31)       0.605   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X98Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_4_31
                                                       CPU/the_datapath/the_regfile/the_registers_4_31
    -------------------------------------------------  ---------------------------
    Total                                     38.995ns (19.307ns logic, 19.688ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_4_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.212ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.395ns (3.435 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_4_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X98Y66.DX      net (fanout=31)       0.605   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X98Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_4_31
                                                       CPU/the_datapath/the_regfile/the_registers_4_31
    -------------------------------------------------  ---------------------------
    Total                                     38.212ns (18.924ns logic, 19.288ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_4_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.168ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.395ns (3.435 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_4_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X98Y66.DX      net (fanout=31)       0.605   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X98Y66.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_4_31
                                                       CPU/the_datapath/the_regfile/the_registers_4_31
    -------------------------------------------------  ---------------------------
    Total                                     38.168ns (18.876ns logic, 19.292ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_1_31 (SLICE_X96Y65.DX), 115964117168 paths
--------------------------------------------------------------------------------
Slack (setup path):     -29.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_1_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.975ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.413ns (3.417 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X96Y65.DX      net (fanout=31)       0.592   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X96Y65.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/the_regfile/the_registers_1_31
    -------------------------------------------------  ---------------------------
    Total                                     38.975ns (19.300ns logic, 19.675ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_1_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.192ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.413ns (3.417 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<4>
    SLICE_X94Y37.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<4>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X96Y65.DX      net (fanout=31)       0.592   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X96Y65.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/the_regfile/the_registers_1_31
    -------------------------------------------------  ---------------------------
    Total                                     38.192ns (18.917ns logic, 19.275ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -28.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_1_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.148ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.413ns (3.417 - 3.830)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_1_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B4      net (fanout=27)       0.542   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y37.B       Tilo                  0.094   CPU/the_datapath/old_InstrCounter_54_or0000
                                                       CPU/the_datapath/old_InstrCounter_54_or00001
    SLICE_X94Y36.A3      net (fanout=32)       0.689   CPU/the_datapath/old_InstrCounter_54_or0000
    SLICE_X94Y36.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<0>
    SLICE_X94Y36.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.B5      net (fanout=2)        0.542   CPU/the_datapath/InstrCounter<1>
    SLICE_X94Y36.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<1>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<2>
    SLICE_X94Y36.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<2>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y36.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<3>
    SLICE_X94Y36.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<3>
                                                       CPU/the_datapath/_old_InstrCounter_54<3>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<3>
    SLICE_X94Y37.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<5>
    SLICE_X94Y37.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<5>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<6>
    SLICE_X94Y37.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<6>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y37.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<7>
    SLICE_X94Y37.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<7>
                                                       CPU/the_datapath/_old_InstrCounter_54<7>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<7>
    SLICE_X94Y38.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<8>
    SLICE_X94Y38.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<8>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<9>
    SLICE_X94Y38.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<9>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<10>
    SLICE_X94Y38.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<10>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y38.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter<11>
    SLICE_X94Y38.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<11>
                                                       CPU/the_datapath/_old_InstrCounter_54<11>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<11>
    SLICE_X94Y39.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.A5      net (fanout=2)        0.396   CPU/the_datapath/InstrCounter<12>
    SLICE_X94Y39.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<12>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter<13>
    SLICE_X94Y39.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<13>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter<14>
    SLICE_X94Y39.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<14>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y39.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<15>
    SLICE_X94Y39.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_29_12
                                                       CPU/the_datapath/_old_InstrCounter_54<15>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<15>
    SLICE_X94Y40.AMUX    Tcina                 0.271   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter<16>
    SLICE_X94Y40.BMUX    Topab                 0.495   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<16>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<17>
    SLICE_X94Y40.CMUX    Topbc                 0.673   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<17>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<18>
    SLICE_X94Y40.DMUX    Topcd                 0.523   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<18>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y40.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter<19>
    SLICE_X94Y40.COUT    Topcyd                0.392   CPU/the_datapath/the_regfile/the_registers_17_12
                                                       CPU/the_datapath/_old_InstrCounter_54<19>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<19>
    SLICE_X94Y41.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<20>
    SLICE_X94Y41.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<20>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<21>
    SLICE_X94Y41.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<21>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<22>
    SLICE_X94Y41.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<22>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y41.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<23>
    SLICE_X94Y41.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<23>
                                                       CPU/the_datapath/_old_InstrCounter_54<23>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<23>
    SLICE_X94Y42.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter<24>
    SLICE_X94Y42.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<24>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter<25>
    SLICE_X94Y42.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<25>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter<26>
    SLICE_X94Y42.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<26>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y42.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter<27>
    SLICE_X94Y42.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_cy<27>
                                                       CPU/the_datapath/_old_InstrCounter_54<27>1
                                                       CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_cy<27>
    SLICE_X94Y43.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter<28>
    SLICE_X94Y43.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<28>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<29>
    SLICE_X94Y43.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<29>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X94Y43.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter<30>
    SLICE_X94Y43.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter<31>
                                                       CPU/the_datapath/_old_InstrCounter_54<30>1
                                                       CPU/the_datapath/Madd_InstrCounter_xor<31>
    SLICE_X97Y68.D6      net (fanout=2)        1.431   CPU/the_datapath/InstrCounter<31>
    SLICE_X97Y68.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C6      net (fanout=1)        0.139   CPU/the_datapath/WriteData_Reg<31>176
    SLICE_X97Y68.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/WriteData_Reg<31>181
    SLICE_X96Y65.DX      net (fanout=31)       0.592   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X96Y65.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_1_31
                                                       CPU/the_datapath/the_regfile/the_registers_1_31
    -------------------------------------------------  ---------------------------
    Total                                     38.148ns (18.869ns logic, 19.279ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y11.ADDRBU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_8 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.680 - 0.520)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_8 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y57.DQ         Tcko                  0.414   mem_arch/icache/addr_hold<8>
                                                          mem_arch/icache/addr_hold_8
    RAMB36_X2Y11.ADDRBU9    net (fanout=10)       0.316   mem_arch/icache/addr_hold<8>
    RAMB36_X2Y11.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.436ns (0.120ns logic, 0.316ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y11.ADDRBL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_8 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.675 - 0.520)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_8 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y57.DQ         Tcko                  0.414   mem_arch/icache/addr_hold<8>
                                                          mem_arch/icache/addr_hold_8
    RAMB36_X2Y11.ADDRBL9    net (fanout=10)       0.316   mem_arch/icache/addr_hold<8>
    RAMB36_X2Y11.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.436ns (0.120ns logic, 0.316ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X2Y9.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_15 (FF)
  Destination:          mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.662 - 0.491)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_15 to mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y43.CQ        Tcko                  0.414   mem_arch/icache/addr_hold<16>
                                                         mem_arch/icache/addr_hold_15
    RAMB36_X2Y9.DIADIL2    net (fanout=3)        0.449   mem_arch/icache/addr_hold<15>
    RAMB36_X2Y9.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                         mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.577ns (0.128ns logic, 0.449ns route)
                                                         (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/resetReg (SLICE_X87Y35.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/resetReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (3.793 - 3.562)
  Source Clock:         clkdiv0_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/resetReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X87Y35.A5      net (fanout=27)       0.663   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X87Y35.CLK     Tah         (-Th)     0.197   CPU/the_datapath/resetReg
                                                       _or00001
                                                       CPU/the_datapath/resetReg
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.236ns logic, 0.663ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_199 (SLICE_X71Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_71 (FF)
  Destination:          mem_arch/icache/active_data_line_199 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.527 - 0.473)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_71 to mem_arch/icache/active_data_line_199
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y60.DQ      Tcko                  0.414   mem_arch/icache/first_read<71>
                                                       mem_arch/icache/first_read_71
    SLICE_X71Y60.D6      net (fanout=2)        0.271   mem_arch/icache/first_read<71>
    SLICE_X71Y60.CLK     Tah         (-Th)     0.195   mem_arch/icache/active_data_line<199>
                                                       mem_arch/icache/active_data_line_mux0000<199>1
                                                       mem_arch/icache/active_data_line_199
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.219ns logic, 0.271ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb (SLICE_X43Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.531 - 0.495)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.AQ      Tcko                  0.414   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg
                                                       mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg
    SLICE_X43Y54.AX      net (fanout=2)        0.290   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg
    SLICE_X43Y54.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb
                                                       mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.185ns logic, 0.290ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X2Y9.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_17 (FF)
  Destination:          mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.662 - 0.497)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_17 to mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y40.AQ        Tcko                  0.414   mem_arch/icache/addr_hold<20>
                                                         mem_arch/icache/addr_hold_17
    RAMB36_X2Y9.DIADIL4    net (fanout=3)        0.478   mem_arch/icache/addr_hold<17>
    RAMB36_X2Y9.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                         mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.606ns (0.128ns logic, 0.478ns route)
                                                         (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAMB36_X2Y9.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_13 (FF)
  Destination:          mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.662 - 0.491)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_13 to mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X71Y43.AQ        Tcko                  0.414   mem_arch/icache/addr_hold<16>
                                                         mem_arch/icache/addr_hold_13
    RAMB36_X2Y9.DIADIL0    net (fanout=3)        0.485   mem_arch/icache/addr_hold<13>
    RAMB36_X2Y9.CLKBWRCLKL Trckd_DI    (-Th)     0.286   mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
                                                         mem_arch/icache/cache_tag/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM18.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.613ns (0.128ns logic, 0.485ns route)
                                                         (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_198 (SLICE_X71Y60.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_70 (FF)
  Destination:          mem_arch/icache/active_data_line_198 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.527 - 0.473)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_70 to mem_arch/icache/active_data_line_198
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y60.CQ      Tcko                  0.414   mem_arch/icache/first_read<71>
                                                       mem_arch/icache/first_read_70
    SLICE_X71Y60.C6      net (fanout=2)        0.278   mem_arch/icache/first_read<70>
    SLICE_X71Y60.CLK     Tah         (-Th)     0.195   mem_arch/icache/active_data_line<199>
                                                       mem_arch/icache/active_data_line_mux0000<198>1
                                                       mem_arch/icache/active_data_line_198
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.219ns logic, 0.278ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_24 (SLICE_X75Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_24 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (1.502 - 1.311)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_24 to CPU/the_datapath/PC_IF_RA_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y42.BQ      Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<26>
                                                       CPU/the_datapath/the_PC/the_pc_24
    SLICE_X75Y38.AX      net (fanout=3)        0.449   CPU/the_datapath/the_PC/the_pc<24>
    SLICE_X75Y38.CLK     Tckdi       (-Th)     0.229   CPU/the_datapath/PC_IF_RA<27>
                                                       CPU/the_datapath/PC_IF_RA_24
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.185ns logic, 0.449ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X3Y7.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X3Y7.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X3Y7.CLKBWRCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X44Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X44Y71.CX      net (fanout=1)        0.817   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X44Y71.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.466ns logic, 0.817ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X30Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X30Y72.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X30Y72.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X38Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X38Y72.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X38Y72.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X30Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.145ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.545 - 0.558)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X30Y72.AX      net (fanout=1)        0.707   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X30Y72.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.438ns logic, 0.707ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X38Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.519 - 0.523)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X38Y72.AX      net (fanout=1)        0.519   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X38Y72.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.442ns logic, 0.519ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X41Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.486 - 0.515)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X41Y72.AX      net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X41Y72.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.442ns logic, 0.487ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X30Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.120 - 0.133)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X30Y71.BX      net (fanout=1)        0.483   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X30Y71.CLK     Tdick                -0.018   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.453ns logic, 0.483ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X45Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.120 - 0.129)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    SLICE_X45Y71.AX      net (fanout=1)        0.466   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
    SLICE_X45Y71.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.463ns logic, 0.466ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X45Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y71.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    SLICE_X45Y71.CX      net (fanout=1)        0.481   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<5>
    SLICE_X45Y71.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.454ns logic, 0.481ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X45Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    SLICE_X45Y72.CX      net (fanout=1)        0.481   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<9>
    SLICE_X45Y72.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.454ns logic, 0.481ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X41Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X41Y72.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X41Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X45Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y71.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X45Y71.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X45Y71.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X45Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X45Y72.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X45Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X30Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X30Y72.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X30Y72.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X44Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0
    SLICE_X44Y71.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<0>
    SLICE_X44Y71.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X45Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y71.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    SLICE_X45Y71.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<6>
    SLICE_X45Y71.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X45Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    SLICE_X45Y72.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<10>
    SLICE_X45Y72.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X41Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y72.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    SLICE_X41Y72.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<14>
    SLICE_X41Y72.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X44Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    SLICE_X44Y71.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<2>
    SLICE_X44Y71.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.203ns logic, 0.282ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X38Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X38Y72.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X38Y72.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk200_buf/I0
  Logical resource: clk200_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16/SR
  Location pin: SLICE_X38Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16/SR
  Location pin: SLICE_X38Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4059 paths analyzed, 2422 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (2 setup errors, 5 hold errors, 0 component switching limit errors)
 Minimum period is   7.546ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (SLICE_X70Y115.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.861ns (Levels of Logic = 0)
  Clock Path Skew:      -0.443ns (3.387 - 3.830)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y36.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X70Y115.CX     net (fanout=27)       6.386   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X70Y115.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    -------------------------------------------------  ---------------------------
    Total                                      6.861ns (0.475ns logic, 6.386ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4 (SLICE_X50Y115.A1), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.451 - 0.504)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y115.BQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X58Y116.C5     net (fanout=31)       0.974   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X58Y116.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X47Y114.A6     net (fanout=23)       1.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X47Y114.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011
    SLICE_X50Y115.A1     net (fanout=10)       1.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35
    SLICE_X50Y115.CLK    Tas                   0.026   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (0.664ns logic, 4.276ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.861ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.451 - 0.504)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y115.BQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X47Y114.A2     net (fanout=31)       2.774   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
    SLICE_X47Y114.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011
    SLICE_X50Y115.A1     net (fanout=10)       1.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35
    SLICE_X50Y115.CLK    Tas                   0.026   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (0.570ns logic, 4.291ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.451 - 0.531)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y115.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X58Y116.C4     net (fanout=30)       0.824   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
    SLICE_X58Y116.C      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_Out01
    SLICE_X47Y114.A6     net (fanout=23)       1.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000
    SLICE_X47Y114.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_0_mux000011
    SLICE_X50Y115.A1     net (fanout=10)       1.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/N35
    SLICE_X50Y115.CLK    Tas                   0.026   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (0.664ns logic, 4.126ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (SLICE_X16Y69.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (3.396 - 3.535)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y85.B6      net (fanout=4)        1.623   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X26Y85.C5      net (fanout=1)        0.385   N53
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.AX      net (fanout=8)        1.504   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (1.027ns logic, 3.512ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.292 - 1.269)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y95.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X26Y85.C4      net (fanout=4)        1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.AX      net (fanout=8)        1.504   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.912ns logic, 2.932ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.427ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.292 - 1.409)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X26Y85.B4      net (fanout=3)        0.532   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X26Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X26Y85.C5      net (fanout=1)        0.385   N53
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.AX      net (fanout=8)        1.504   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.006ns logic, 2.421ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (SLICE_X16Y69.BX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (3.396 - 3.535)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y85.B6      net (fanout=4)        1.623   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X26Y85.C5      net (fanout=1)        0.385   N53
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.BX      net (fanout=8)        1.504   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (1.027ns logic, 3.512ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.292 - 1.269)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y95.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X26Y85.C4      net (fanout=4)        1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.BX      net (fanout=8)        1.504   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.912ns logic, 2.932ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.427ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.292 - 1.409)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X26Y85.B4      net (fanout=3)        0.532   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X26Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X26Y85.C5      net (fanout=1)        0.385   N53
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.BX      net (fanout=8)        1.504   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y69.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.006ns logic, 2.421ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl (SLICE_X20Y71.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.504ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (3.390 - 3.535)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y85.B6      net (fanout=4)        1.623   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X26Y85.C5      net (fanout=1)        0.385   N53
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y71.AX      net (fanout=8)        1.469   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.504ns (1.027ns logic, 3.477ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (1.286 - 1.269)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y95.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X26Y85.C4      net (fanout=4)        1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y71.AX      net (fanout=8)        1.469   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (0.912ns logic, 2.897ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (1.286 - 1.409)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X26Y85.B4      net (fanout=3)        0.532   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X26Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X26Y85.C5      net (fanout=1)        0.385   N53
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y71.AX      net (fanout=8)        1.469   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.006ns logic, 2.386ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (SLICE_X20Y95.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.471ns (Levels of Logic = 2)
  Clock Path Skew:      -0.123ns (3.412 - 3.535)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y85.B6      net (fanout=4)        1.623   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X26Y85.C5      net (fanout=1)        0.385   N53
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y95.AX      net (fanout=8)        1.436   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y95.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.471ns (1.027ns logic, 3.444ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.619 - 0.528)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y95.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X26Y85.C4      net (fanout=4)        1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y95.AX      net (fanout=8)        1.436   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y95.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (0.912ns logic, 2.864ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.619 - 0.668)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X26Y85.B4      net (fanout=3)        0.532   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X26Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X26Y85.C5      net (fanout=1)        0.385   N53
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y95.AX      net (fanout=8)        1.436   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X20Y95.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.006ns logic, 2.353ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl (SLICE_X16Y96.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (3.417 - 3.535)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y99.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y85.B6      net (fanout=4)        1.623   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X26Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X26Y85.C5      net (fanout=1)        0.385   N53
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y96.AX      net (fanout=8)        1.438   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y96.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (1.027ns logic, 3.446ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.624 - 0.528)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y95.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X26Y85.C4      net (fanout=4)        1.428   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y96.AX      net (fanout=8)        1.438   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y96.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (0.912ns logic, 2.866ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.361ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.624 - 0.668)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X26Y85.B4      net (fanout=3)        0.532   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X26Y85.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X26Y85.C5      net (fanout=1)        0.385   N53
    SLICE_X26Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_gate_pulse_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y96.AX      net (fanout=8)        1.438   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X16Y96.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.006ns logic, 2.355ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 (SLICE_X11Y49.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.501 - 3.695)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y46.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X10Y39.A3      net (fanout=32)       2.396   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X10Y39.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1
    SLICE_X11Y49.BX      net (fanout=2)        1.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<8>
    SLICE_X11Y49.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (0.554ns logic, 3.840ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 1)
  Clock Path Skew:      -0.250ns (1.397 - 1.647)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.AQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X10Y39.A1      net (fanout=2)        1.747   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg2a_out_fall
    SLICE_X10Y39.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1
    SLICE_X11Y49.BX      net (fanout=2)        1.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<8>
    SLICE_X11Y49.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (0.533ns logic, 3.191ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.242ns (Levels of Logic = 1)
  Clock Path Skew:      -0.250ns (1.397 - 1.647)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.CQ       Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X10Y39.A4      net (fanout=2)        1.265   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/stg3b_out_fall
    SLICE_X10Y39.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq/rd_data_fall1
    SLICE_X11Y49.BX      net (fanout=2)        1.444   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<8>
    SLICE_X11Y49.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (0.533ns logic, 2.709ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y8.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.268 - 0.293)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y59.C6        net (fanout=1)        1.488   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<3>
    SLICE_X27Y59.C         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y8.ENBWRENL   net (fanout=4)        1.579   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y8.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.669ns (1.602ns logic, 3.067ns route)
                                                         (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y59.C6        net (fanout=1)        1.488   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<3>
    SLICE_X27Y59.C         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y8.ENBWRENL   net (fanout=4)        1.579   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y8.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.669ns (1.602ns logic, 3.067ns route)
                                                         (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (1.505 - 1.522)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y15.FULL      Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y59.C5        net (fanout=1)        1.409   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X27Y59.C         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y8.ENBWRENL   net (fanout=4)        1.579   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y8.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.590ns (1.602ns logic, 2.988ns route)
                                                         (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y15.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.208ns (1.415 - 1.623)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y8.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y59.C6         net (fanout=1)        1.488   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<3>
    SLICE_X27Y59.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        1.377   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.467ns (1.602ns logic, 2.865ns route)
                                                          (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns (1.419 - 1.623)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y8.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y59.C6         net (fanout=1)        1.488   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<3>
    SLICE_X27Y59.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        1.377   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.467ns (1.602ns logic, 2.865ns route)
                                                          (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.388ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.272 - 0.289)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y15.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y59.C5         net (fanout=1)        1.409   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X27Y59.C          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        1.377   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.388ns (1.602ns logic, 2.786ns route)
                                                          (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X20Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Clock Path Skew:      0.243ns (3.644 - 3.401)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y72.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly
    SLICE_X20Y71.A6      net (fanout=1)        0.272   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<4>
    SLICE_X20Y71.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.195ns logic, 0.272ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_40 (SLICE_X10Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.293ns (3.713 - 3.420)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X10Y95.A6      net (fanout=32)       0.303   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X10Y95.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_40_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_40
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.217ns logic, 0.303ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X20Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.258ns (3.669 - 3.411)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y94.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly
    SLICE_X20Y95.A6      net (fanout=1)        0.273   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<34>
    SLICE_X20Y95.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.214ns logic, 0.273ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_41 (SLICE_X10Y95.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.293ns (3.713 - 3.420)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X10Y95.B6      net (fanout=32)       0.309   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X10Y95.CLK     Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_41_mux00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_41
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.218ns logic, 0.309ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.251ns (3.651 - 3.400)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y70.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly
    SLICE_X16Y69.A6      net (fanout=1)        0.278   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<9>
    SLICE_X16Y69.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.214ns logic, 0.278ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y69.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.251ns (3.651 - 3.400)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y69.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[12].u_ff_gate_dly
    SLICE_X16Y69.B4      net (fanout=1)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<12>
    SLICE_X16Y69.CLK     Tah         (-Th)     0.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.192ns logic, 0.346ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y69.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.251ns (3.651 - 3.400)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y69.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly
    SLICE_X16Y69.B5      net (fanout=1)        0.353   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<13>
    SLICE_X16Y69.CLK     Tah         (-Th)     0.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.192ns logic, 0.353ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X16Y74.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.249ns (3.670 - 3.421)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y74.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly
    SLICE_X16Y74.C5      net (fanout=1)        0.351   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
    SLICE_X16Y74.CLK     Tah         (-Th)     0.217   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.197ns logic, 0.351ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X20Y95.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.567ns (Levels of Logic = 1)
  Clock Path Skew:      0.258ns (3.669 - 3.411)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y94.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly
    SLICE_X20Y95.A5      net (fanout=1)        0.353   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<33>
    SLICE_X20Y95.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.214ns logic, 0.353ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X48Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.236ns (3.457 - 3.221)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y61.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X48Y61.A5      net (fanout=1)        0.355   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X48Y61.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.195ns logic, 0.355ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: DDR2_CS_B_OBUF/REV
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 926 paths analyzed, 790 endpoints analyzed, 274 failing endpoints
 274 timing errors detected. (274 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.208ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2 (SLICE_X6Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.205ns (3.458 - 3.663)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X9Y90.D6       net (fanout=155)      0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y89.SR       net (fanout=16)       0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.091ns logic, 1.514ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.665 - 0.681)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X9Y90.D5       net (fanout=1)        0.940   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y89.SR       net (fanout=16)       0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (1.112ns logic, 1.909ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3 (SLICE_X6Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.205ns (3.458 - 3.663)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X9Y90.D6       net (fanout=155)      0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y89.SR       net (fanout=16)       0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.091ns logic, 1.514ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.665 - 0.681)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X9Y90.D5       net (fanout=1)        0.940   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y89.SR       net (fanout=16)       0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (1.112ns logic, 1.909ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1 (SLICE_X6Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.603ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.205ns (3.458 - 3.663)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X9Y90.D6       net (fanout=155)      0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y89.SR       net (fanout=16)       0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y89.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (1.089ns logic, 1.514ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.019ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.665 - 0.681)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X9Y90.D5       net (fanout=1)        0.940   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y89.SR       net (fanout=16)       0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y89.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (1.110ns logic, 1.909ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_6 (SLICE_X7Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_6 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.578ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.230ns (3.433 - 3.663)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X9Y90.D6       net (fanout=155)      0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X7Y89.SR       net (fanout=16)       0.942   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X7Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_6
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.091ns logic, 1.487ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.994ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.640 - 0.681)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X9Y90.D5       net (fanout=1)        0.940   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X7Y89.SR       net (fanout=16)       0.942   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X7Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_6
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (1.112ns logic, 1.882ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_7 (SLICE_X7Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_7 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.578ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.230ns (3.433 - 3.663)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X9Y90.D6       net (fanout=155)      0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X7Y89.SR       net (fanout=16)       0.942   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X7Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_7
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.091ns logic, 1.487ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.994ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.640 - 0.681)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X9Y90.D5       net (fanout=1)        0.940   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X7Y89.SR       net (fanout=16)       0.942   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X7Y89.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_7
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (1.112ns logic, 1.882ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_5 (SLICE_X7Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_5 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.576ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.230ns (3.433 - 3.663)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X9Y90.D6       net (fanout=155)      0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X7Y89.SR       net (fanout=16)       0.942   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X7Y89.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (1.089ns logic, 1.487ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.992ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.640 - 0.681)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X9Y90.D5       net (fanout=1)        0.940   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X9Y90.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<27>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X7Y89.SR       net (fanout=16)       0.942   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X7Y89.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (1.110ns logic, 1.882ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (SLICE_X13Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.457ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.234ns (3.429 - 3.663)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y92.B6      net (fanout=155)      0.716   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y92.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<28>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X13Y94.SR      net (fanout=6)        0.650   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X13Y94.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<44>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (1.091ns logic, 1.366ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.499ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.636 - 0.681)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X10Y92.B5      net (fanout=1)        0.737   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X10Y92.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<28>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X13Y94.SR      net (fanout=6)        0.650   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X13Y94.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<44>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      2.499ns (1.112ns logic, 1.387ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0 (SLICE_X13Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.318ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.416 - 3.663)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y92.B6      net (fanout=155)      0.716   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y92.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<28>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X13Y88.SR      net (fanout=6)        0.511   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X13Y88.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<24>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (1.091ns logic, 1.227ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.360ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.623 - 0.681)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X10Y92.B5      net (fanout=1)        0.737   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X10Y92.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<28>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X13Y88.SR      net (fanout=6)        0.511   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X13Y88.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<24>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.112ns logic, 1.248ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4 (SLICE_X13Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.318ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.416 - 3.663)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y92.B6      net (fanout=155)      0.716   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y92.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<28>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X13Y88.SR      net (fanout=6)        0.511   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X13Y88.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<24>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (1.091ns logic, 1.227ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.360ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.623 - 0.681)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X10Y92.B5      net (fanout=1)        0.737   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X10Y92.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<28>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X13Y88.SR      net (fanout=6)        0.511   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X13Y88.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<24>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.112ns logic, 1.248ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24 (SLICE_X13Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.318ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (3.416 - 3.663)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y90.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y92.B6      net (fanout=155)      0.716   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y92.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<28>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X13Y88.SR      net (fanout=6)        0.511   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X13Y88.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<24>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (1.091ns logic, 1.227ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.360ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.623 - 0.681)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y98.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X10Y92.B5      net (fanout=1)        0.737   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X10Y92.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<28>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X13Y88.SR      net (fanout=6)        0.511   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X13Y88.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<24>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_24
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.112ns logic, 1.248ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (SLICE_X10Y83.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.726 - 0.642)
  Source Clock:         clk90_g falling at 8.750ns
  Destination Clock:    clk90_g falling at 8.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.DQ      Tcko                  0.430   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X10Y83.DX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X10Y83.CLK     Tckdi       (-Th)     0.214   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.216ns logic, 0.303ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAMB36_X0Y19.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 0)
  Clock Path Skew:      0.181ns (0.859 - 0.678)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X10Y96.BQ         Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y19.ENARDENL   net (fanout=2)        0.620   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y19.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         0.639ns (0.019ns logic, 0.620ns route)
                                                          (3.0% logic, 97.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.854 - 0.678)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X10Y96.BQ         Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y19.ENARDENL   net (fanout=2)        0.620   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y19.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         0.639ns (0.019ns logic, 0.620ns route)
                                                          (3.0% logic, 97.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.843 - 0.678)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X10Y96.BQ             Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                              mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y19.ENARDENL       net (fanout=2)        0.620   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y19.REGCLKARDRCLKU Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                              mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             0.639ns (0.019ns logic, 0.620ns route)
                                                              (3.0% logic, 97.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X43Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X43Y64.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X43Y64.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X32Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y62.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X32Y62.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X32Y62.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (SLICE_X43Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y64.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7
    SLICE_X43Y64.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7
    SLICE_X43Y64.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (SLICE_X13Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y58.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X13Y58.BX      net (fanout=7)        0.298   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X13Y58.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.183ns logic, 0.298ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X18Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y61.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X18Y61.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X18Y61.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X38Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y64.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X38Y64.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X38Y64.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X42Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y64.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X42Y64.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X42Y64.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (SLICE_X16Y98.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.156 - 0.147)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y99.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_3
    SLICE_X16Y98.C6      net (fanout=5)        0.280   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
    SLICE_X16Y98.CLK     Tah         (-Th)     0.217   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000<0>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.216ns logic, 0.280ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11123 paths analyzed, 3915 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.376ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X15Y99.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.428ns (Levels of Logic = 1)
  Clock Path Skew:      -0.518ns (3.427 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X21Y116.A4     net (fanout=2)        1.888   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall
    SLICE_X21Y116.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X15Y99.AX      net (fanout=2)        2.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X15Y99.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (0.536ns logic, 3.892ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 1)
  Clock Path Skew:      -0.518ns (3.427 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X21Y116.A5     net (fanout=2)        1.760   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall
    SLICE_X21Y116.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X15Y99.AX      net (fanout=2)        2.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X15Y99.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (0.536ns logic, 3.764ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.142 - 0.146)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X21Y116.A6     net (fanout=32)       1.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X21Y116.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X15Y99.AX      net (fanout=2)        2.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X15Y99.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (0.536ns logic, 3.318ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (SLICE_X13Y95.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 1)
  Clock Path Skew:      -0.538ns (3.424 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y110.A5     net (fanout=2)        1.722   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
    SLICE_X11Y110.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X13Y95.BX      net (fanout=2)        1.281   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X13Y95.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (0.533ns logic, 3.003ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.538ns (3.424 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y110.A6     net (fanout=2)        1.345   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_rise
    SLICE_X11Y110.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X13Y95.BX      net (fanout=2)        1.281   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X13Y95.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (0.533ns logic, 2.626ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.631 - 0.674)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X11Y110.A4     net (fanout=32)       1.641   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X11Y110.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<53>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X13Y95.BX      net (fanout=2)        1.281   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X13Y95.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (0.533ns logic, 2.922ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (SLICE_X11Y107.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.440ns (3.510 - 3.950)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y135.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y116.A1      net (fanout=2)        2.119   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise
    SLICE_X8Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1
    SLICE_X11Y107.AX     net (fanout=2)        0.914   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
    SLICE_X11Y107.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (0.536ns logic, 3.033ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Skew:      -0.440ns (3.510 - 3.950)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y135.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y116.A2      net (fanout=2)        1.692   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/stg2a_out_rise
    SLICE_X8Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1
    SLICE_X11Y107.AX     net (fanout=2)        0.914   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
    SLICE_X11Y107.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.536ns logic, 2.606ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (1.406 - 1.415)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X8Y116.A3      net (fanout=32)       1.637   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X8Y116.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq/rd_data_rise1
    SLICE_X11Y107.AX     net (fanout=2)        0.914   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<60>
    SLICE_X11Y107.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_60
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (0.536ns logic, 2.551ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (SLICE_X12Y100.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 1)
  Clock Path Skew:      -0.408ns (3.522 - 3.930)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y113.B5     net (fanout=2)        2.102   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
    SLICE_X11Y113.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.DX     net (fanout=2)        0.911   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X12Y100.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (0.560ns logic, 3.013ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 1)
  Clock Path Skew:      -0.408ns (3.522 - 3.930)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y113.B6     net (fanout=2)        1.839   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_rise
    SLICE_X11Y113.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.DX     net (fanout=2)        0.911   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X12Y100.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.560ns logic, 2.750ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (1.418 - 1.415)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y113.B4     net (fanout=32)       1.312   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y113.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.DX     net (fanout=2)        0.911   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X12Y100.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (0.539ns logic, 2.223ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (SLICE_X12Y100.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.568ns (Levels of Logic = 1)
  Clock Path Skew:      -0.402ns (3.522 - 3.924)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y111.A5      net (fanout=2)        1.886   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
    SLICE_X8Y111.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.BX     net (fanout=2)        1.135   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X12Y100.CLK    Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.568ns (0.547ns logic, 3.021ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Skew:      -0.402ns (3.522 - 3.924)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y111.A4      net (fanout=2)        1.777   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_rise
    SLICE_X8Y111.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.BX     net (fanout=2)        1.135   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X12Y100.CLK    Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.547ns logic, 2.912ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.932ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (1.418 - 1.415)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X8Y111.A6      net (fanout=32)       1.271   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X8Y111.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.BX     net (fanout=2)        1.135   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<57>
    SLICE_X12Y100.CLK    Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.526ns logic, 2.406ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (SLICE_X12Y96.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 1)
  Clock Path Skew:      -0.529ns (3.426 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X7Y101.B6      net (fanout=2)        1.533   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_fall
    SLICE_X7Y101.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X12Y96.DX      net (fanout=2)        1.357   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X12Y96.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.539ns logic, 2.890ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 1)
  Clock Path Skew:      -0.529ns (3.426 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X7Y101.B4      net (fanout=2)        1.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_fall
    SLICE_X7Y101.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X12Y96.DX      net (fanout=2)        1.357   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X12Y96.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.539ns logic, 2.828ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.797ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.633 - 0.674)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X7Y101.B5      net (fanout=32)       0.901   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X7Y101.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_fall1
    SLICE_X12Y96.DX      net (fanout=2)        1.357   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<43>
    SLICE_X12Y96.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (0.539ns logic, 2.258ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X12Y100.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.533ns (Levels of Logic = 1)
  Clock Path Skew:      -0.423ns (3.522 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X9Y110.D5      net (fanout=2)        1.972   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
    SLICE_X9Y110.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.AX     net (fanout=2)        1.029   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X12Y100.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.533ns (0.532ns logic, 3.001ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 1)
  Clock Path Skew:      -0.423ns (3.522 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X9Y110.D4      net (fanout=2)        1.760   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise
    SLICE_X9Y110.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.AX     net (fanout=2)        1.029   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X12Y100.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (0.532ns logic, 2.789ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (1.418 - 1.415)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X9Y110.D6      net (fanout=32)       1.460   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X9Y110.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.AX     net (fanout=2)        1.029   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X12Y100.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (0.532ns logic, 2.489ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (SLICE_X15Y99.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.446ns (Levels of Logic = 1)
  Clock Path Skew:      -0.497ns (3.427 - 3.924)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X11Y111.A5     net (fanout=2)        2.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_fall
    SLICE_X11Y111.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X15Y99.BX      net (fanout=2)        0.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X15Y99.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (0.554ns logic, 2.892ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.497ns (3.427 - 3.924)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X11Y111.A4     net (fanout=2)        1.998   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_fall
    SLICE_X11Y111.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X15Y99.BX      net (fanout=2)        0.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X15Y99.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (0.554ns logic, 2.879ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.655ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.142 - 0.146)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y111.A6     net (fanout=32)       1.241   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y111.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X15Y99.BX      net (fanout=2)        0.881   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X15Y99.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (0.533ns logic, 2.122ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X12Y100.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 1)
  Clock Path Skew:      -0.435ns (3.522 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y117.D6     net (fanout=2)        1.692   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise
    SLICE_X11Y117.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.CX     net (fanout=2)        1.267   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X12Y100.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (0.539ns logic, 2.959ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.435ns (3.522 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y117.D5     net (fanout=2)        1.589   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
    SLICE_X11Y117.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.CX     net (fanout=2)        1.267   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X12Y100.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.539ns logic, 2.856ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (1.418 - 1.415)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y117.D4     net (fanout=32)       1.551   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y117.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X12Y100.CX     net (fanout=2)        1.267   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X12Y100.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.539ns logic, 2.818ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1 (SLICE_X34Y28.A5), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.013ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (1.384 - 1.369)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y70.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2
    SLICE_X30Y18.A2      net (fanout=87)       4.730   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate<2>
    SLICE_X30Y18.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Madd_COND_49_addsub0000_xor<3>11
    SLICE_X34Y20.C1      net (fanout=8)        1.420   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<3>
    SLICE_X34Y20.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_112
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_112
    SLICE_X32Y20.C1      net (fanout=1)        0.903   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_112
    SLICE_X32Y20.CMUX    Tilo                  0.376   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_10
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<5>_SW1_G
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<5>_SW1
    SLICE_X34Y28.A5      net (fanout=1)        0.899   N1032
    SLICE_X34Y28.CLK     Tas                   0.026   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1
    -------------------------------------------------  ---------------------------
    Total                                      9.013ns (1.061ns logic, 7.952ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.336ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (1.384 - 1.369)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y70.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2
    SLICE_X30Y18.A2      net (fanout=87)       4.730   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate<2>
    SLICE_X30Y18.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Madd_COND_49_addsub0000_xor<3>11
    SLICE_X30Y19.D2      net (fanout=8)        0.828   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<3>
    SLICE_X30Y19.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_111
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_111
    SLICE_X32Y20.D2      net (fanout=1)        0.820   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_111
    SLICE_X32Y20.CMUX    Topdc                 0.374   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_10
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<5>_SW1_F
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<5>_SW1
    SLICE_X34Y28.A5      net (fanout=1)        0.899   N1032
    SLICE_X34Y28.CLK     Tas                   0.026   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1
    -------------------------------------------------  ---------------------------
    Total                                      8.336ns (1.059ns logic, 7.277ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.274ns (Levels of Logic = 4)
  Clock Path Skew:      0.015ns (1.384 - 1.369)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y70.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate_2
    SLICE_X30Y18.A2      net (fanout=87)       4.730   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/count_gate<2>
    SLICE_X30Y18.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Madd_COND_49_addsub0000_xor<3>11
    SLICE_X32Y20.A3      net (fanout=8)        0.845   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<3>
    SLICE_X32Y20.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_10
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_122
    SLICE_X32Y20.D1      net (fanout=1)        0.741   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_122
    SLICE_X32Y20.CMUX    Topdc                 0.374   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmux_cal4_rden_srl_a_varindex0003_10
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<5>_SW1_F
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<5>_SW1
    SLICE_X34Y28.A5      net (fanout=1)        0.899   N1032
    SLICE_X34Y28.CLK     Tas                   0.026   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/COND_49_addsub0000<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_rden_srl_a_1
    -------------------------------------------------  ---------------------------
    Total                                      8.274ns (1.059ns logic, 7.215ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X53Y107.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.247ns (3.552 - 3.305)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y107.DQ     Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X53Y107.DX     net (fanout=1)        0.283   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X53Y107.CLK    Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.214ns logic, 0.283ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X32Y49.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 0)
  Clock Path Skew:      0.233ns (3.646 - 3.413)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y48.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X32Y49.CX      net (fanout=1)        0.446   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X32Y49.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.184ns logic, 0.446ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6 (SLICE_X42Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.566 - 0.490)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y79.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7
    SLICE_X42Y79.A6      net (fanout=2)        0.281   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd7
    SLICE_X42Y79.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6-In1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.217ns logic, 0.281ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_23 (SLICE_X65Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.502 - 0.463)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_23 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y96.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1<26>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1_23
    SLICE_X65Y96.BX      net (fanout=1)        0.294   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r1<23>
    SLICE_X65Y96.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2_23
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.183ns logic, 0.294ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_5 (SLICE_X32Y72.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.564 - 0.506)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_5 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_5
    SLICE_X32Y72.B6      net (fanout=1)        0.286   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux<5>
    SLICE_X32Y72.CLK     Tah         (-Th)     0.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_mux0000<5>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_5
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.211ns logic, 0.286ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1 (SLICE_X24Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.156 - 0.143)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r
    SLICE_X24Y61.AX      net (fanout=2)        0.279   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r
    SLICE_X24Y61.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1_bit1_r1
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.178ns logic, 0.279ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly (SLICE_X20Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.642 - 0.615)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y70.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_3
    SLICE_X20Y70.DX      net (fanout=2)        0.289   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<3>
    SLICE_X20Y70.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.184ns logic, 0.289ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly (SLICE_X17Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.675 - 0.649)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_20 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y74.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_20
    SLICE_X17Y74.AX      net (fanout=2)        0.289   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<20>
    SLICE_X17Y74.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[20].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.185ns logic, 0.289ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_5 (SLICE_X31Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_5 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_5
    SLICE_X31Y61.AX      net (fanout=4)        0.154   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt<5>
    SLICE_X31Y61.CLK     Tckdi       (-Th)     0.118   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Result<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.296ns logic, 0.154ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly (SLICE_X20Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.123 - 0.115)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y70.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_1
    SLICE_X20Y70.BX      net (fanout=2)        0.289   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<1>
    SLICE_X20Y70.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[1].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.172ns logic, 0.289ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|     39.667ns|            0|         1608|            0|7205370556683|
| TS_cpu_clk                    |     20.000ns|     79.334ns|          N/A|         1326|            0|7205370540551|            0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| TS_clk0                       |      5.000ns|      7.546ns|          N/A|            7|            0|         4059|            0|
| TS_clk90                      |      5.000ns|     12.208ns|          N/A|          274|            0|          926|            0|
| TS_clkdiv0                    |     10.000ns|     10.376ns|          N/A|            1|            0|        11123|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

9 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.702|         |    1.726|
DDR2_DQS_P<0>  |         |    1.702|         |    1.726|
USER_CLK       |         |         |    2.851|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.687|         |    1.711|
DDR2_DQS_P<2>  |         |    1.687|         |    1.711|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.880|         |    1.904|
DDR2_DQS_P<3>  |         |    1.880|         |    1.904|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.655|         |    1.679|
DDR2_DQS_P<5>  |         |    1.655|         |    1.679|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    1.964|         |    1.988|
DDR2_DQS_P<6>  |         |    1.964|         |    1.988|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.835|         |    1.859|
DDR2_DQS_P<7>  |         |    1.835|         |    1.859|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.702|         |    1.726|
DDR2_DQS_P<0>  |         |    1.702|         |    1.726|
USER_CLK       |         |         |    2.851|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.687|         |    1.711|
DDR2_DQS_P<2>  |         |    1.687|         |    1.711|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.880|         |    1.904|
DDR2_DQS_P<3>  |         |    1.880|         |    1.904|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.655|         |    1.679|
DDR2_DQS_P<5>  |         |    1.655|         |    1.679|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    1.964|         |    1.988|
DDR2_DQS_P<6>  |         |    1.964|         |    1.988|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.835|         |    1.859|
DDR2_DQS_P<7>  |         |    1.835|         |    1.859|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   41.594|    1.954|    3.073|    3.844|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1613  Score: 13541316  (Setup/Max: 13541261, Hold: 55)

Constraints cover 7205370556819 paths, 16 nets, and 31805 connections

Design statistics:
   Minimum period:  79.334ns{1}   (Maximum frequency:  12.605MHz)
   Maximum path delay from/to any node:   2.864ns
   Maximum net delay:   0.993ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 22 12:21:20 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 727 MB



