{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv " "Source file: D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200262 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv " "Source file: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200262 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv " "Source file: D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200262 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "state_machine.sv " "Source file: state_machine.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200262 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599816200262 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv " "Source file: D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200731 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv " "Source file: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200731 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv " "Source file: D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200731 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "state_machine.sv " "Source file: state_machine.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200731 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599816200731 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv " "Source file: D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200929 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv " "Source file: D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200929 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv " "Source file: D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200929 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "state_machine.sv " "Source file: state_machine.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599816200929 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599816200929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599816201959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816201974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:23:21 2020 " "Processing started: Fri Sep 11 17:23:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816201974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816201974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fake_mario -c fake_mario " "Command: quartus_map --read_settings_files=on --write_settings_files=off fake_mario -c fake_mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816201974 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1599816203052 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1599816203052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/usb_clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/usb_clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL " "Found entity 1: USB_Clock_PLL" {  } { { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/top.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Top " "Found entity 1: Audio_Top" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/i2c_protocol.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/i2c_protocol.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Protocol " "Found entity 1: I2C_Protocol" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/five_centimeters_per_second_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/five_centimeters_per_second_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Five_Centimeters_Per_Second_ROM " "Found entity 1: Five_Centimeters_Per_Second_ROM" {  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deathinfo.sv 1 1 " "Found 1 design units, including 1 entities, in source file deathinfo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deathinfo " "Found entity 1: deathinfo" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm.sv 8 8 " "Found 8 design units, including 8 entities, in source file ocm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "2 color2ROM " "Found entity 2: color2ROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "3 mario_runrROM " "Found entity 3: mario_runrROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "4 mario_runlROM " "Found entity 4: mario_runlROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "5 mario_standrROM " "Found entity 5: mario_standrROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "6 mario_standlROM " "Found entity 6: mario_standlROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "7 mario_jumprROM " "Found entity 7: mario_jumprROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "8 mario_jumplROM " "Found entity 8: mario_jumplROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/fake_mario.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/fake_mario.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario " "Found entity 1: fake_mario" {  } { { "fake_mario/synthesis/fake_mario.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_irq_mapper " "Found entity 1: fake_mario_irq_mapper" {  } { { "fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0 " "Found entity 1: fake_mario_mm_interconnect_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_avalon_st_adapter " "Found entity 1: fake_mario_mm_interconnect_0_avalon_st_adapter" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_mux_001 " "Found entity 1: fake_mario_mm_interconnect_0_rsp_mux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213399 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_mux " "Found entity 1: fake_mario_mm_interconnect_0_rsp_mux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_demux_001 " "Found entity 1: fake_mario_mm_interconnect_0_rsp_demux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_demux " "Found entity 1: fake_mario_mm_interconnect_0_rsp_demux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_mux_001 " "Found entity 1: fake_mario_mm_interconnect_0_cmd_mux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_mux " "Found entity 1: fake_mario_mm_interconnect_0_cmd_mux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_demux_001 " "Found entity 1: fake_mario_mm_interconnect_0_cmd_demux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_demux " "Found entity 1: fake_mario_mm_interconnect_0_cmd_demux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_003_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_003_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213418 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router_003 " "Found entity 2: fake_mario_mm_interconnect_0_router_003" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_002_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_002_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213421 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router_002 " "Found entity 2: fake_mario_mm_interconnect_0_router_002" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_001_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_001_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213424 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router_001 " "Found entity 2: fake_mario_mm_interconnect_0_router_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213427 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router " "Found entity 2: fake_mario_mm_interconnect_0_router" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fake_mario/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_sysid_qsys_0 " "Found entity 1: fake_mario_sysid_qsys_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_sdram_pll_dffpipe_l2c " "Found entity 1: fake_mario_sdram_pll_dffpipe_l2c" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_sdram_pll_stdsync_sv6 " "Found entity 2: fake_mario_sdram_pll_stdsync_sv6" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""} { "Info" "ISGN_ENTITY_NAME" "3 fake_mario_sdram_pll_altpll_lqa2 " "Found entity 3: fake_mario_sdram_pll_altpll_lqa2" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""} { "Info" "ISGN_ENTITY_NAME" "4 fake_mario_sdram_pll " "Found entity 4: fake_mario_sdram_pll" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_sdram_input_efifo_module " "Found entity 1: fake_mario_sdram_input_efifo_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213454 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_sdram " "Found entity 2: fake_mario_sdram" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_position.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_position " "Found entity 1: fake_mario_position" {  } { { "fake_mario/synthesis/submodules/fake_mario_position.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_position.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_otg_hpi_data " "Found entity 1: fake_mario_otg_hpi_data" {  } { { "fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_otg_hpi_cs " "Found entity 1: fake_mario_otg_hpi_cs" {  } { { "fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_otg_hpi_address " "Found entity 1: fake_mario_otg_hpi_address" {  } { { "fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_onchip_memory2_0 " "Found entity 1: fake_mario_onchip_memory2_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0 " "Found entity 1: fake_mario_nios2_gen2_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: fake_mario_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: fake_mario_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "3 fake_mario_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: fake_mario_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "4 fake_mario_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: fake_mario_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "5 fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "6 fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "7 fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "8 fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "9 fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "10 fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "11 fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "12 fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "13 fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "14 fake_mario_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: fake_mario_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "15 fake_mario_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: fake_mario_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "16 fake_mario_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: fake_mario_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "17 fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "18 fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "19 fake_mario_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: fake_mario_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "20 fake_mario_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: fake_mario_nios2_gen2_0_cpu_nios2_oci" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "21 fake_mario_nios2_gen2_0_cpu " "Found entity 21: fake_mario_nios2_gen2_0_cpu" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: fake_mario_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_test_bench " "Found entity 1: fake_mario_nios2_gen2_0_cpu_test_bench" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_keycode " "Found entity 1: fake_mario_keycode" {  } { { "fake_mario/synthesis/submodules/fake_mario_keycode.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_key.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_key " "Found entity 1: fake_mario_key" {  } { { "fake_mario/synthesis/submodules/fake_mario_key.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_jtag_uart_0_sim_scfifo_w " "Found entity 1: fake_mario_jtag_uart_0_sim_scfifo_w" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_jtag_uart_0_scfifo_w " "Found entity 2: fake_mario_jtag_uart_0_scfifo_w" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "3 fake_mario_jtag_uart_0_sim_scfifo_r " "Found entity 3: fake_mario_jtag_uart_0_sim_scfifo_r" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "4 fake_mario_jtag_uart_0_scfifo_r " "Found entity 4: fake_mario_jtag_uart_0_scfifo_r" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "5 fake_mario_jtag_uart_0 " "Found entity 5: fake_mario_jtag_uart_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_interface " "Found entity 1: fake_mario_interface" {  } { { "fake_mario/synthesis/submodules/fake_mario_interface.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213515 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex_driver.sv(23) " "Verilog HDL warning at hex_driver.sv(23): extended using \"x\" or \"z\"" {  } { { "hex_driver.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/hex_driver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599816213517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hex_driver.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/hex_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 Hex0 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX0\" differs only in case from object \"Hex0\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 Hex1 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX1\" differs only in case from object \"Hex1\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 Hex2 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX2\" differs only in case from object \"Hex2\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 Hex3 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX3\" differs only in case from object \"Hex3\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 Hex4 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX4\" differs only in case from object \"Hex4\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 Hex5 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX5\" differs only in case from object \"Hex5\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 Hex6 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX6\" differs only in case from object \"Hex6\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 Hex7 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX7\" differs only in case from object \"Hex7\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_top " "Found entity 1: fake_mario_top" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_engine " "Found entity 1: draw_engine" {  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm_brick.sv 6 6 " "Found 6 design units, including 6 entities, in source file ocm_brick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brick_groundROM " "Found entity 1: brick_groundROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "2 spineROM " "Found entity 2: spineROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "3 spine_moveROM " "Found entity 3: spine_moveROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "4 save_pointROM " "Found entity 4: save_pointROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "5 save_point2ROM " "Found entity 5: save_point2ROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "6 arrow_rightROM " "Found entity 6: arrow_rightROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brick_draw_engine.sv 3 3 " "Found 3 design units, including 3 entities, in source file brick_draw_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 level1_draw_engine " "Found entity 1: level1_draw_engine" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213535 ""} { "Info" "ISGN_ENTITY_NAME" "2 level2_draw_engine " "Found entity 2: level2_draw_engine" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213535 ""} { "Info" "ISGN_ENTITY_NAME" "3 level0_draw_engine " "Found entity 3: level0_draw_engine" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spine_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file spine_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spine_move " "Found entity 1: spine_move" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startinfo.sv 1 1 " "Found 1 design units, including 1 entities, in source file startinfo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startinfo " "Found entity 1: startinfo" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213540 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(318) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(318): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599816213565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(328) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(328): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599816213565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(338) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(338): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599816213565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(682) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(682): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599816213567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fake_mario_top " "Elaborating entity \"fake_mario_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599816213777 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..3\] fake_mario_top.sv(10) " "Output port \"LEDR\[15..3\]\" at fake_mario_top.sv(10) has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599816213789 "|fake_mario_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Hex0\"" {  } { { "fake_mario_top.sv" "Hex0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816213847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Top Audio_Top:audio_instance " "Elaborating entity \"Audio_Top\" for hierarchy \"Audio_Top:audio_instance\"" {  } { { "fake_mario_top.sv" "audio_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816213869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Top.v(26) " "Verilog HDL assignment warning at Top.v(26): truncated value with size 32 to match size of target (1)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213870 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Top.v(56) " "Verilog HDL assignment warning at Top.v(56): truncated value with size 32 to match size of target (18)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213871 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Top.v(66) " "Verilog HDL assignment warning at Top.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213871 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Top.v(75) " "Verilog HDL assignment warning at Top.v(75): truncated value with size 32 to match size of target (5)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213871 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Top.v(122) " "Verilog HDL assignment warning at Top.v(122): truncated value with size 32 to match size of target (4)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213872 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Protocol Audio_Top:audio_instance\|I2C_Protocol:I2C " "Elaborating entity \"I2C_Protocol\" for hierarchy \"Audio_Top:audio_instance\|I2C_Protocol:I2C\"" {  } { { "Audio/Top.v" "I2C" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816213895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 I2C_Protocol.v(36) " "Verilog HDL assignment warning at I2C_Protocol.v(36): truncated value with size 32 to match size of target (14)" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213896 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 I2C_Protocol.v(50) " "Verilog HDL assignment warning at I2C_Protocol.v(50): truncated value with size 32 to match size of target (5)" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213896 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Clock_PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst " "Elaborating entity \"USB_Clock_PLL\" for hierarchy \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\"" {  } { { "Audio/Top.v" "USB_Clock_PLL_inst" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816213923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\"" {  } { { "Audio/USB_Clock_PLL.v" "altpll_component" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\"" {  } { { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1562500 " "Parameter \"clk1_divide_by\" = \"1562500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8021 " "Parameter \"clk1_multiply_by\" = \"8021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=USB_Clock_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=USB_Clock_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""}  } { { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816214141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/usb_clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/usb_clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL_altpll " "Found entity 1: USB_Clock_PLL_altpll" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816214225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816214225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Clock_PLL_altpll Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated " "Elaborating entity \"USB_Clock_PLL_altpll\" for hierarchy \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Five_Centimeters_Per_Second_ROM Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst " "Elaborating entity \"Five_Centimeters_Per_Second_ROM\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\"" {  } { { "Audio/Top.v" "Five_Centimeters_Per_Second_ROM_inst" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "altsyncram_component" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Super_Mario_Audio_ROM.mif " "Parameter \"init_file\" = \"Super_Mario_Audio_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 214198 " "Parameter \"numwords_a\" = \"214198\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""}  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816214429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8e1 " "Found entity 1: altsyncram_r8e1" {  } { { "db/altsyncram_r8e1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_r8e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816214535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816214535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8e1 Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated " "Elaborating entity \"altsyncram_r8e1\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214536 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 214198 0 1 1 " "1 out of 214198 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "0 " "Memory Initialization File Address 0 is not initialized" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1599816215356 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1599816215356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eua " "Found entity 1: decode_eua" {  } { { "db/decode_eua.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/decode_eua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816217249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816217249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_eua Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|decode_eua:rden_decode " "Elaborating entity \"decode_eua\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|decode_eua:rden_decode\"" {  } { { "db/altsyncram_r8e1.tdf" "rden_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_r8e1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816217250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqb " "Found entity 1: mux_dqb" {  } { { "db/mux_dqb.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/mux_dqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816217324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816217324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dqb Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|mux_dqb:mux2 " "Elaborating entity \"mux_dqb\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|mux_dqb:mux2\"" {  } { { "db/altsyncram_r8e1.tdf" "mux2" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_r8e1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816217326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "fake_mario_top.sv" "vga_clk_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""}  } { { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816218508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816218557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816218557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "fake_mario_top.sv" "vga_controller_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM colorROM:color_mapper " "Elaborating entity \"colorROM\" for hierarchy \"colorROM:color_mapper\"" {  } { { "fake_mario_top.sv" "color_mapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218598 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 14 OCM.sv(12) " "Verilog HDL warning at OCM.sv(12): number of words (16) in memory file does not match the number of elements in the address range \[0:14\]" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1599816218599 "|fake_mario_top|colorROM:color_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(8) " "Net \"mem.data_a\" at OCM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218604 "|fake_mario_top|colorROM:color_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(8) " "Net \"mem.waddr_a\" at OCM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218604 "|fake_mario_top|colorROM:color_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(8) " "Net \"mem.we_a\" at OCM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218604 "|fake_mario_top|colorROM:color_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color2ROM color2ROM:color2_mapper " "Elaborating entity \"color2ROM\" for hierarchy \"color2ROM:color2_mapper\"" {  } { { "fake_mario_top.sv" "color2_mapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218626 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 9 OCM.sv(33) " "Verilog HDL warning at OCM.sv(33): number of words (16) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1599816218627 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(29) " "Net \"mem.data_a\" at OCM.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218633 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(29) " "Net \"mem.waddr_a\" at OCM.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218633 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(29) " "Net \"mem.we_a\" at OCM.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218633 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_engine draw_engine:draw_engine_instance " "Elaborating entity \"draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\"" {  } { { "fake_mario_top.sv" "draw_engine_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 draw_engine.sv(95) " "Verilog HDL assignment warning at draw_engine.sv(95): truncated value with size 32 to match size of target (13)" {  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218696 "|fake_mario_top|draw_engine:draw_engine_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_runrROM draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance " "Elaborating entity \"mario_runrROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\"" {  } { { "draw_engine.sv" "mario_runr_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218723 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(51) " "Net \"mem.data_a\" at OCM.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218731 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runrROM:mario_runr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(51) " "Net \"mem.waddr_a\" at OCM.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218731 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runrROM:mario_runr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(51) " "Net \"mem.we_a\" at OCM.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218731 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runrROM:mario_runr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_runlROM draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance " "Elaborating entity \"mario_runlROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\"" {  } { { "draw_engine.sv" "mario_runl_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218751 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(72) " "Net \"mem.data_a\" at OCM.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218759 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runlROM:mario_runl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(72) " "Net \"mem.waddr_a\" at OCM.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218759 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runlROM:mario_runl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(72) " "Net \"mem.we_a\" at OCM.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218759 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runlROM:mario_runl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_standrROM draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance " "Elaborating entity \"mario_standrROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\"" {  } { { "draw_engine.sv" "mario_standr_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218779 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(94) " "Net \"mem.data_a\" at OCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218786 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standrROM:mario_standr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(94) " "Net \"mem.waddr_a\" at OCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218786 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standrROM:mario_standr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(94) " "Net \"mem.we_a\" at OCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218786 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standrROM:mario_standr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_standlROM draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance " "Elaborating entity \"mario_standlROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\"" {  } { { "draw_engine.sv" "mario_standl_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218806 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(116) " "Net \"mem.data_a\" at OCM.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218814 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standlROM:mario_standl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(116) " "Net \"mem.waddr_a\" at OCM.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218814 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standlROM:mario_standl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(116) " "Net \"mem.we_a\" at OCM.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218814 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standlROM:mario_standl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_jumprROM draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance " "Elaborating entity \"mario_jumprROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\"" {  } { { "draw_engine.sv" "mario_jumpr_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218833 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(138) " "Net \"mem.data_a\" at OCM.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218841 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumprROM:mario_jumpr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(138) " "Net \"mem.waddr_a\" at OCM.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218842 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumprROM:mario_jumpr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(138) " "Net \"mem.we_a\" at OCM.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218842 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumprROM:mario_jumpr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_jumplROM draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance " "Elaborating entity \"mario_jumplROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\"" {  } { { "draw_engine.sv" "mario_jumpl_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218861 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(160) " "Net \"mem.data_a\" at OCM.sv(160) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218868 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumplROM:mario_jumpl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(160) " "Net \"mem.waddr_a\" at OCM.sv(160) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218868 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumplROM:mario_jumpl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(160) " "Net \"mem.we_a\" at OCM.sv(160) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218868 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumplROM:mario_jumpl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level0_draw_engine draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance " "Elaborating entity \"level0_draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\"" {  } { { "draw_engine.sv" "level0_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218887 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRICK brick_draw_engine.sv(245) " "Verilog HDL or VHDL warning at brick_draw_engine.sv(245): object \"BRICK\" assigned a value but never read" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599816218888 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startinfo draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance " "Elaborating entity \"startinfo\" for hierarchy \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\"" {  } { { "brick_draw_engine.sv" "start_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(88) " "Verilog HDL assignment warning at startinfo.sv(88): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218923 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(97) " "Verilog HDL assignment warning at startinfo.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218923 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(105) " "Verilog HDL assignment warning at startinfo.sv(105): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(113) " "Verilog HDL assignment warning at startinfo.sv(113): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(121) " "Verilog HDL assignment warning at startinfo.sv(121): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(129) " "Verilog HDL assignment warning at startinfo.sv(129): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(138) " "Verilog HDL assignment warning at startinfo.sv(138): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(146) " "Verilog HDL assignment warning at startinfo.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(155) " "Verilog HDL assignment warning at startinfo.sv(155): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(163) " "Verilog HDL assignment warning at startinfo.sv(163): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(171) " "Verilog HDL assignment warning at startinfo.sv(171): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(180) " "Verilog HDL assignment warning at startinfo.sv(180): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(188) " "Verilog HDL assignment warning at startinfo.sv(188): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(196) " "Verilog HDL assignment warning at startinfo.sv(196): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(204) " "Verilog HDL assignment warning at startinfo.sv(204): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(213) " "Verilog HDL assignment warning at startinfo.sv(213): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(221) " "Verilog HDL assignment warning at startinfo.sv(221): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(229) " "Verilog HDL assignment warning at startinfo.sv(229): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(237) " "Verilog HDL assignment warning at startinfo.sv(237): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(245) " "Verilog HDL assignment warning at startinfo.sv(245): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(255) " "Verilog HDL assignment warning at startinfo.sv(255): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(263) " "Verilog HDL assignment warning at startinfo.sv(263): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(271) " "Verilog HDL assignment warning at startinfo.sv(271): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(279) " "Verilog HDL assignment warning at startinfo.sv(279): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(287) " "Verilog HDL assignment warning at startinfo.sv(287): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(296) " "Verilog HDL assignment warning at startinfo.sv(296): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(304) " "Verilog HDL assignment warning at startinfo.sv(304): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(312) " "Verilog HDL assignment warning at startinfo.sv(312): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(320) " "Verilog HDL assignment warning at startinfo.sv(320): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(328) " "Verilog HDL assignment warning at startinfo.sv(328): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(337) " "Verilog HDL assignment warning at startinfo.sv(337): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(345) " "Verilog HDL assignment warning at startinfo.sv(345): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(354) " "Verilog HDL assignment warning at startinfo.sv(354): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(362) " "Verilog HDL assignment warning at startinfo.sv(362): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(370) " "Verilog HDL assignment warning at startinfo.sv(370): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(378) " "Verilog HDL assignment warning at startinfo.sv(378): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(386) " "Verilog HDL assignment warning at startinfo.sv(386): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|font_rom:font_instance " "Elaborating entity \"font_rom\" for hierarchy \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|font_rom:font_instance\"" {  } { { "startinfo.sv" "font_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1_draw_engine draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance " "Elaborating entity \"level1_draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\"" {  } { { "draw_engine.sv" "level1_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(72) " "Verilog HDL assignment warning at brick_draw_engine.sv(72): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(73) " "Verilog HDL assignment warning at brick_draw_engine.sv(73): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(74) " "Verilog HDL assignment warning at brick_draw_engine.sv(74): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(75) " "Verilog HDL assignment warning at brick_draw_engine.sv(75): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_groundROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance " "Elaborating entity \"brick_groundROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\"" {  } { { "brick_draw_engine.sv" "brick_ground_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219119 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(9) " "Net \"mem.data_a\" at OCM_brick.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219127 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|brick_groundROM:brick_ground_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(9) " "Net \"mem.waddr_a\" at OCM_brick.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219127 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|brick_groundROM:brick_ground_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(9) " "Net \"mem.we_a\" at OCM_brick.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219127 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|brick_groundROM:brick_ground_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spineROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance " "Elaborating entity \"spineROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\"" {  } { { "brick_draw_engine.sv" "spine_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219146 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(31) " "Net \"mem.data_a\" at OCM_brick.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219152 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|spineROM:spine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(31) " "Net \"mem.waddr_a\" at OCM_brick.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219153 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|spineROM:spine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(31) " "Net \"mem.we_a\" at OCM_brick.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219153 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|spineROM:spine_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save_pointROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance " "Elaborating entity \"save_pointROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\"" {  } { { "brick_draw_engine.sv" "save_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219172 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(75) " "Net \"mem.data_a\" at OCM_brick.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219179 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_pointROM:save_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(75) " "Net \"mem.waddr_a\" at OCM_brick.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219179 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_pointROM:save_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(75) " "Net \"mem.we_a\" at OCM_brick.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219179 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_pointROM:save_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save_point2ROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance " "Elaborating entity \"save_point2ROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\"" {  } { { "brick_draw_engine.sv" "save2_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219203 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(97) " "Net \"mem.data_a\" at OCM_brick.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219211 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_point2ROM:save2_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(97) " "Net \"mem.waddr_a\" at OCM_brick.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219211 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_point2ROM:save2_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(97) " "Net \"mem.we_a\" at OCM_brick.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219211 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_point2ROM:save2_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arrow_rightROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance " "Elaborating entity \"arrow_rightROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\"" {  } { { "brick_draw_engine.sv" "arrow_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219231 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(119) " "Net \"mem.data_a\" at OCM_brick.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219240 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|arrow_rightROM:arrow_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(119) " "Net \"mem.waddr_a\" at OCM_brick.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219240 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|arrow_rightROM:arrow_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(119) " "Net \"mem.we_a\" at OCM_brick.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219240 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|arrow_rightROM:arrow_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level2_draw_engine draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance " "Elaborating entity \"level2_draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\"" {  } { { "draw_engine.sv" "level2_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(179) " "Verilog HDL assignment warning at brick_draw_engine.sv(179): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219264 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(180) " "Verilog HDL assignment warning at brick_draw_engine.sv(180): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219264 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(181) " "Verilog HDL assignment warning at brick_draw_engine.sv(181): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219264 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spine_moveROM draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance " "Elaborating entity \"spine_moveROM\" for hierarchy \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\"" {  } { { "brick_draw_engine.sv" "movespine_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219314 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(53) " "Net \"mem.data_a\" at OCM_brick.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219321 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_moveROM:movespine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(53) " "Net \"mem.waddr_a\" at OCM_brick.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219321 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_moveROM:movespine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(53) " "Net \"mem.we_a\" at OCM_brick.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219321 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_moveROM:movespine_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spine_move draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_move:spine_move_instance " "Elaborating entity \"spine_move\" for hierarchy \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_move:spine_move_instance\"" {  } { { "brick_draw_engine.sv" "spine_move_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spine_move.sv(42) " "Verilog HDL assignment warning at spine_move.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219361 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_move:spine_move_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spine_move.sv(60) " "Verilog HDL assignment warning at spine_move.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219361 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_move:spine_move_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spine_move.sv(51) " "Verilog HDL Case Statement information at spine_move.sv(51): all case item expressions in this case statement are onehot" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 51 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599816219361 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_move:spine_move_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deathinfo draw_engine:draw_engine_instance\|deathinfo:death_instance " "Elaborating entity \"deathinfo\" for hierarchy \"draw_engine:draw_engine_instance\|deathinfo:death_instance\"" {  } { { "draw_engine.sv" "death_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(61) " "Verilog HDL assignment warning at deathinfo.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219393 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(69) " "Verilog HDL assignment warning at deathinfo.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219393 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(77) " "Verilog HDL assignment warning at deathinfo.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219393 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(85) " "Verilog HDL assignment warning at deathinfo.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(93) " "Verilog HDL assignment warning at deathinfo.sv(93): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(101) " "Verilog HDL assignment warning at deathinfo.sv(101): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(109) " "Verilog HDL assignment warning at deathinfo.sv(109): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(117) " "Verilog HDL assignment warning at deathinfo.sv(117): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(127) " "Verilog HDL assignment warning at deathinfo.sv(127): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(135) " "Verilog HDL assignment warning at deathinfo.sv(135): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(143) " "Verilog HDL assignment warning at deathinfo.sv(143): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(151) " "Verilog HDL assignment warning at deathinfo.sv(151): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(159) " "Verilog HDL assignment warning at deathinfo.sv(159): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(168) " "Verilog HDL assignment warning at deathinfo.sv(168): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(177) " "Verilog HDL assignment warning at deathinfo.sv(177): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(185) " "Verilog HDL assignment warning at deathinfo.sv(185): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(194) " "Verilog HDL assignment warning at deathinfo.sv(194): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(202) " "Verilog HDL assignment warning at deathinfo.sv(202): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(210) " "Verilog HDL assignment warning at deathinfo.sv(210): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(218) " "Verilog HDL assignment warning at deathinfo.sv(218): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(226) " "Verilog HDL assignment warning at deathinfo.sv(226): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219398 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_instance " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_instance\"" {  } { { "fake_mario_top.sv" "hpi_io_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario fake_mario:fake_mario_soc " "Elaborating entity \"fake_mario\" for hierarchy \"fake_mario:fake_mario_soc\"" {  } { { "fake_mario_top.sv" "fake_mario_soc" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_interface fake_mario:fake_mario_soc\|fake_mario_interface:interface_inst " "Elaborating entity \"fake_mario_interface\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_interface:interface_inst\"" {  } { { "fake_mario/synthesis/fake_mario.v" "interface_inst" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_jtag_uart_0 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"fake_mario_jtag_uart_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "jtag_uart_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_jtag_uart_0_scfifo_w fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w " "Elaborating entity \"fake_mario_jtag_uart_0_scfifo_w\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "the_fake_mario_jtag_uart_0_scfifo_w" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "wfifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816219840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816219892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816219892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816219920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816219920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816219949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816219949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816220007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816220007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816220065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816220065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816220122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816220122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_jtag_uart_0_scfifo_r fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_r:the_fake_mario_jtag_uart_0_scfifo_r " "Elaborating entity \"fake_mario_jtag_uart_0_scfifo_r\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_r:the_fake_mario_jtag_uart_0_scfifo_r\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "the_fake_mario_jtag_uart_0_scfifo_r" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "fake_mario_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816220520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_key fake_mario:fake_mario_soc\|fake_mario_key:key " "Elaborating entity \"fake_mario_key\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_key:key\"" {  } { { "fake_mario/synthesis/fake_mario.v" "key" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_keycode fake_mario:fake_mario_soc\|fake_mario_keycode:keycode " "Elaborating entity \"fake_mario_keycode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_keycode:keycode\"" {  } { { "fake_mario/synthesis/fake_mario.v" "keycode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0 fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"fake_mario_nios2_gen2_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "nios2_gen2_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" "cpu" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_test_bench fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_test_bench:the_fake_mario_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_test_bench\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_test_bench:the_fake_mario_nios2_gen2_0_cpu_test_bench\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_test_bench" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_register_bank_a_module fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816221998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816222047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816222047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_register_bank_b_module fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_b_module:fake_mario_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_b_module:fake_mario_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_debug fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222245 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816222245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_break fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_break:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_break:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\|fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode:fake_mario_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\|fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode:fake_mario_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_pib fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_pib:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_pib:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_im fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_im:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_im:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg:the_fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg:the_fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_ocimem fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816222767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816222820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816222820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_debug_slave_tck fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_tck:the_fake_mario_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_tck:the_fake_mario_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fake_mario_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk:the_fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk:the_fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "fake_mario_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816223091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223099 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_onchip_memory2_0 fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"fake_mario_onchip_memory2_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "onchip_memory2_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fake_mario_onchip_memory2_0.hex " "Parameter \"init_file\" = \"fake_mario_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816223268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2h1 " "Found entity 1: altsyncram_v2h1" {  } { { "db/altsyncram_v2h1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_v2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816223320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816223320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2h1 fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v2h1:auto_generated " "Elaborating entity \"altsyncram_v2h1\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_otg_hpi_address fake_mario:fake_mario_soc\|fake_mario_otg_hpi_address:otg_hpi_address " "Elaborating entity \"fake_mario_otg_hpi_address\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_otg_hpi_address:otg_hpi_address\"" {  } { { "fake_mario/synthesis/fake_mario.v" "otg_hpi_address" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_otg_hpi_cs fake_mario:fake_mario_soc\|fake_mario_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"fake_mario_otg_hpi_cs\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_otg_hpi_cs:otg_hpi_cs\"" {  } { { "fake_mario/synthesis/fake_mario.v" "otg_hpi_cs" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_otg_hpi_data fake_mario:fake_mario_soc\|fake_mario_otg_hpi_data:otg_hpi_data " "Elaborating entity \"fake_mario_otg_hpi_data\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_otg_hpi_data:otg_hpi_data\"" {  } { { "fake_mario/synthesis/fake_mario.v" "otg_hpi_data" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_position fake_mario:fake_mario_soc\|fake_mario_position:position " "Elaborating entity \"fake_mario_position\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_position:position\"" {  } { { "fake_mario/synthesis/fake_mario.v" "position" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram fake_mario:fake_mario_soc\|fake_mario_sdram:sdram " "Elaborating entity \"fake_mario_sdram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\"" {  } { { "fake_mario/synthesis/fake_mario.v" "sdram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_input_efifo_module fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|fake_mario_sdram_input_efifo_module:the_fake_mario_sdram_input_efifo_module " "Elaborating entity \"fake_mario_sdram_input_efifo_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|fake_mario_sdram_input_efifo_module:the_fake_mario_sdram_input_efifo_module\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "the_fake_mario_sdram_input_efifo_module" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll " "Elaborating entity \"fake_mario_sdram_pll\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\"" {  } { { "fake_mario/synthesis/fake_mario.v" "sdram_pll" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll_stdsync_sv6 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"fake_mario_sdram_pll_stdsync_sv6\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "stdsync2" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll_dffpipe_l2c fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2\|fake_mario_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"fake_mario_sdram_pll_dffpipe_l2c\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2\|fake_mario_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "dffpipe3" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll_altpll_lqa2 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"fake_mario_sdram_pll_altpll_lqa2\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "sd1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sysid_qsys_0 fake_mario:fake_mario_soc\|fake_mario_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"fake_mario_sysid_qsys_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sysid_qsys_0:sysid_qsys_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "sysid_qsys_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fake_mario_mm_interconnect_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "mm_interconnect_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "ledg_s1_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router " "Elaborating entity \"fake_mario_mm_interconnect_0_router\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router\|fake_mario_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router\|fake_mario_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_router_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_001_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001\|fake_mario_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_001_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001\|fake_mario_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_002 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"fake_mario_mm_interconnect_0_router_002\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router_002" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_002_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002\|fake_mario_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_002_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002\|fake_mario_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_003 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"fake_mario_mm_interconnect_0_router_003\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router_003" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_003_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003\|fake_mario_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_003_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003\|fake_mario_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_demux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_demux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_demux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_demux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_demux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_mux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_mux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_mux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_mux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_mux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_demux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_demux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_demux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_demux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_demux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_mux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_mux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_mux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_mux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_mux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "crosser" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_avalon_st_adapter fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"fake_mario_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_irq_mapper fake_mario:fake_mario_soc\|fake_mario_irq_mapper:irq_mapper " "Elaborating entity \"fake_mario_irq_mapper\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_irq_mapper:irq_mapper\"" {  } { { "fake_mario/synthesis/fake_mario.v" "irq_mapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\"" {  } { { "fake_mario/synthesis/fake_mario.v" "rst_controller" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\"" {  } { { "fake_mario/synthesis/fake_mario.v" "rst_controller_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\"" {  } { { "fake_mario/synthesis/fake_mario.v" "rst_controller_002" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227530 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1599816230226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.11.17:23:55 Progress: Loading slde0605e31/alt_sld_fab_wrapper_hw.tcl " "2020.09.11.17:23:55 Progress: Loading slde0605e31/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816235354 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816239563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816239766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816244577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816244718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816244860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816245024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816245024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816245040 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1599816245768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde0605e31/alt_sld_fab.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816245973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816245973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816246051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816246067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816246113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246192 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816246192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816246254 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color2ROM:color2_mapper\|mem " "RAM logic \"color2ROM:color2_mapper\|mem\" is uninferred due to inappropriate RAM size" {  } { { "OCM.sv" "mem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1599816252176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "colorROM:color_mapper\|mem " "RAM logic \"colorROM:color_mapper\|mem\" is uninferred due to inappropriate RAM size" {  } { { "OCM.sv" "mem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1599816252176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1599816252176 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1599816252176 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_color2ROM_da314413.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_color2ROM_da314413.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1599816252176 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_colorROM_7c0c22fa.hdl.mif " "Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_colorROM_7c0c22fa.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1599816252176 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_pointROM:save_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_pointROM:save_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_point2ROM:save2_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_point2ROM:save2_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spineROM:spine_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spineROM:spine_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599816259696 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod1\"" {  } { { "brick_draw_engine.sv" "Mod1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod7\"" {  } { { "brick_draw_engine.sv" "Mod7" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_engine:draw_engine_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_engine:draw_engine_instance\|Mult0\"" {  } { { "draw_engine.sv" "Mult0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod0\"" {  } { { "brick_draw_engine.sv" "Mod0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult0\"" {  } { { "brick_draw_engine.sv" "Mult0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult3\"" {  } { { "brick_draw_engine.sv" "Mult3" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div0\"" {  } { { "deathinfo.sv" "Div0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div1\"" {  } { { "deathinfo.sv" "Div1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|Mod0\"" {  } { { "deathinfo.sv" "Mod0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 281 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div10\"" {  } { { "startinfo.sv" "Div10" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div14\"" {  } { { "startinfo.sv" "Div14" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div16\"" {  } { { "startinfo.sv" "Div16" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 464 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div15\"" {  } { { "startinfo.sv" "Div15" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 458 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599816259711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816259743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816259743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3r71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3r71 " "Found entity 1: altsyncram_3r71" {  } { { "db/altsyncram_3r71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_3r71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816259790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816259790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816259836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816259836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g481 " "Found entity 1: altsyncram_g481" {  } { { "db/altsyncram_g481.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_g481.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816259899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816259899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816259961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816259961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os71 " "Found entity 1: altsyncram_os71" {  } { { "db/altsyncram_os71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_os71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rt71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rt71 " "Found entity 1: altsyncram_rt71" {  } { { "db/altsyncram_rt71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_rt71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6481 " "Found entity 1: altsyncram_6481" {  } { { "db/altsyncram_6481.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_6481.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hv71 " "Found entity 1: altsyncram_hv71" {  } { { "db/altsyncram_hv71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_hv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o081 " "Found entity 1: altsyncram_o081" {  } { { "db/altsyncram_o081.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_o081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr71 " "Found entity 1: altsyncram_pr71" {  } { { "db/altsyncram_pr71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_pr71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nu71 " "Found entity 1: altsyncram_nu71" {  } { { "db/altsyncram_nu71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_nu71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u081 " "Found entity 1: altsyncram_u081" {  } { { "db/altsyncram_u081.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_u081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7c71 " "Found entity 1: altsyncram_7c71" {  } { { "db/altsyncram_7c71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_7c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ht71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ht71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ht71 " "Found entity 1: altsyncram_ht71" {  } { { "db/altsyncram_ht71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_ht71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816261102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_gcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816261149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816261180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816261258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816261446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816261508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816261555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""}  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816261711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816262336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816262480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|altshift:external_latency_ffs draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0\"" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 274 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""}  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 274 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816262714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1\"" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 283 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""}  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 283 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816262949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816263027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816263074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0\"" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 281 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816263183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""}  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 281 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816263183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816263246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816263277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816263308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10\"" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816263371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""}  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816263371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599816267318 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[0\] " "bidirectional pin \"SRAM_DATA\[0\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[1\] " "bidirectional pin \"SRAM_DATA\[1\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[2\] " "bidirectional pin \"SRAM_DATA\[2\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[3\] " "bidirectional pin \"SRAM_DATA\[3\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[4\] " "bidirectional pin \"SRAM_DATA\[4\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[5\] " "bidirectional pin \"SRAM_DATA\[5\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[6\] " "bidirectional pin \"SRAM_DATA\[6\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[7\] " "bidirectional pin \"SRAM_DATA\[7\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[8\] " "bidirectional pin \"SRAM_DATA\[8\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[9\] " "bidirectional pin \"SRAM_DATA\[9\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[10\] " "bidirectional pin \"SRAM_DATA\[10\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[11\] " "bidirectional pin \"SRAM_DATA\[11\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[12\] " "bidirectional pin \"SRAM_DATA\[12\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[13\] " "bidirectional pin \"SRAM_DATA\[13\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[14\] " "bidirectional pin \"SRAM_DATA\[14\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[15\] " "bidirectional pin \"SRAM_DATA\[15\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1599816267503 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 442 -1 0 } } { "fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 398 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 266 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1599816267602 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1599816267603 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE GND " "Pin \"SRAM_CE\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB GND " "Pin \"SRAM_UB\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB GND " "Pin \"SRAM_LB\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE GND " "Pin \"SRAM_OE\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE VCC " "Pin \"SRAM_WE\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_WE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599816282690 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLK_50 audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLK_50 and destination clock: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1599816283106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816283137 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLK_50 audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLK_50 and destination clock: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1599816283914 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLK_50 audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLK_50 and destination clock: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1599816286254 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599816308272 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[1\]~52" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""} { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[1\]~52" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""} { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[2\]~52 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[2\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[2\]~52" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""} { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[1\]~54 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[1\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[1\]~54" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1599816308401 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Top 24 " "Ignored 24 assignments for entity \"Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599816308695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.map.smsg " "Generated suppressed messages file D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816309363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599816313122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816313122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599816314162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10994 " "Implemented 10994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10089 " "Implemented 10089 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_RAMS" "640 " "Implemented 640 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1599816314164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599816314164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816314340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:25:14 2020 " "Processing ended: Fri Sep 11 17:25:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816314340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816314340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816314340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816314340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1599816316533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816316541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:25:15 2020 " "Processing started: Fri Sep 11 17:25:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816316541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1599816316541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fake_mario -c fake_mario " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fake_mario -c fake_mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1599816316541 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1599816317941 ""}
{ "Info" "0" "" "Project  = fake_mario" {  } {  } 0 0 "Project  = fake_mario" 0 0 "Fitter" 0 0 1599816317941 ""}
{ "Info" "0" "" "Revision = fake_mario" {  } {  } 0 0 "Revision = fake_mario" 0 0 "Fitter" 0 0 1599816317942 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1599816318267 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1599816318267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fake_mario EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fake_mario\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599816318383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599816318455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599816318455 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318628 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318628 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599816318628 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318631 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599816318631 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318632 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 24 4675 0 0 " "Implementing clock multiplication of 24, clock division of 4675, and phase shift of 0 degrees (0 ps) for Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318632 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599816318632 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599816319216 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599816319247 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1599816320035 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1599816320075 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599816320085 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1599816321429 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 " "The input ports of the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and the PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 ARESET " "PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1599816322632 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1599816322632 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 " "The input ports of the PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 ARESET " "PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1599816322632 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1599816322632 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The parameters of the PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 48 " "The value of the parameter \"M\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 48" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 8000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 8000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 14764 " "The value of the parameter \"Min Lock Period\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 14764" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 31996 " "The value of the parameter \"Max Lock Period\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 31996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1599816322648 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1599816322695 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1599816324030 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599816324103 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599816324134 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599816324150 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario_sdc.sdc " "Reading SDC File: 'fake_mario_sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 135 Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(135): Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 136 Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(136): Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 137 Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(137): Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 138 Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(138): Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 139 Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(139): Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 140 Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(140): Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 141 Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(141): Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 142 Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(142): Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 143 Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(143): Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 144 Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(144): Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 145 Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(145): Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 146 Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(146): Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 147 Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(147): Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 148 Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(148): Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 149 Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(149): Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 150 Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(150): Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 151 Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(151): Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 152 Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(152): Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 153 Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(153): Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 154 Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(154): Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 155 Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(155): Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 156 Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(156): Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 157 Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(157): Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 158 Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(158): Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 159 Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(159): Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 160 Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(160): Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 161 Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(161): Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 162 Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(162): Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 163 Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(163): Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 164 Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(164): Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 165 Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(165): Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 166 Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(166): Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 167 Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(167): Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 168 Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(168): Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 169 Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(169): Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 170 Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(170): Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 171 Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(171): Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 172 Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(172): Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 173 Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(173): Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 174 Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(174): Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 175 Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(175): Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 176 Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(176): Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 177 Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(177): Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 178 Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(178): Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 179 Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(179): Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 180 Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(180): Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 181 Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(181): Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 182 Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(182): Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 277 Positional argument: object_list targets with value \[get_ports \{KEY\[0\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(277): Positional argument: object_list targets with value \[get_ports \{KEY\[0\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 278 Positional argument: object_list targets with value \[get_ports \{KEY\[1\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(278): Positional argument: object_list targets with value \[get_ports \{KEY\[1\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 279 Positional argument: object_list targets with value \[get_ports \{KEY\[2\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(279): Positional argument: object_list targets with value \[get_ports \{KEY\[2\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 280 Positional argument: object_list targets with value \[get_ports \{KEY\[3\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(280): Positional argument: object_list targets with value \[get_ports \{KEY\[3\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 280 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 281 Positional argument: object_list targets with value \[get_ports \{SW\[0\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(281): Positional argument: object_list targets with value \[get_ports \{SW\[0\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 281 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 282 Positional argument: object_list targets with value \[get_ports \{SW\[1\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(282): Positional argument: object_list targets with value \[get_ports \{SW\[1\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 282 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 282 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 283 Positional argument: object_list targets with value \[get_ports \{SW\[2\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(283): Positional argument: object_list targets with value \[get_ports \{SW\[2\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 283 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 283 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 284 Positional argument: object_list targets with value \[get_ports \{SW\[3\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(284): Positional argument: object_list targets with value \[get_ports \{SW\[3\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 284 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 284 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 285 Positional argument: object_list targets with value \[get_ports \{SW\[4\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(285): Positional argument: object_list targets with value \[get_ports \{SW\[4\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 285 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 285 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 286 Positional argument: object_list targets with value \[get_ports \{SW\[5\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(286): Positional argument: object_list targets with value \[get_ports \{SW\[5\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 286 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 286 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 287 Positional argument: object_list targets with value \[get_ports \{SW\[6\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(287): Positional argument: object_list targets with value \[get_ports \{SW\[6\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 287 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 287 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 288 Positional argument: object_list targets with value \[get_ports \{SW\[7\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(288): Positional argument: object_list targets with value \[get_ports \{SW\[7\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 288 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 288 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 289 Positional argument: object_list targets with value \[get_ports \{SW\[8\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(289): Positional argument: object_list targets with value \[get_ports \{SW\[8\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 289 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 289 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 290 Positional argument: object_list targets with value \[get_ports \{SW\[9\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(290): Positional argument: object_list targets with value \[get_ports \{SW\[9\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 290 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 290 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 291 Positional argument: object_list targets with value \[get_ports \{SW\[10\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(291): Positional argument: object_list targets with value \[get_ports \{SW\[10\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 292 Positional argument: object_list targets with value \[get_ports \{SW\[11\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(292): Positional argument: object_list targets with value \[get_ports \{SW\[11\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 293 Positional argument: object_list targets with value \[get_ports \{SW\[12\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(293): Positional argument: object_list targets with value \[get_ports \{SW\[12\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 293 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 293 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 294 Positional argument: object_list targets with value \[get_ports \{SW\[13\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(294): Positional argument: object_list targets with value \[get_ports \{SW\[13\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 294 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 294 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 295 Positional argument: object_list targets with value \[get_ports \{SW\[14\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(295): Positional argument: object_list targets with value \[get_ports \{SW\[14\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 295 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 295 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 296 Positional argument: object_list targets with value \[get_ports \{SW\[15\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(296): Positional argument: object_list targets with value \[get_ports \{SW\[15\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 296 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 296 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 384 Positional argument: object_list targets with value \[get_ports \{OTG_INT\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(384): Positional argument: object_list targets with value \[get_ports \{OTG_INT\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_INT\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_INT\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 388 OTG_ADDR\[2\] port " "Ignored filter at fake_mario_sdc.sdc(388): OTG_ADDR\[2\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 388 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(388): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 389 OTG_ADDR\[3\] port " "Ignored filter at fake_mario_sdc.sdc(389): OTG_ADDR\[3\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 389 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(389): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 390 OTG_ADDR\[4\] port " "Ignored filter at fake_mario_sdc.sdc(390): OTG_ADDR\[4\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 390 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(390): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 391 OTG_ADDR\[5\] port " "Ignored filter at fake_mario_sdc.sdc(391): OTG_ADDR\[5\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 391 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(391): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 392 OTG_ADDR\[6\] port " "Ignored filter at fake_mario_sdc.sdc(392): OTG_ADDR\[6\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 392 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(392): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 393 OTG_ADDR\[7\] port " "Ignored filter at fake_mario_sdc.sdc(393): OTG_ADDR\[7\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 393 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(393): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 394 OTG_ADDR\[8\] port " "Ignored filter at fake_mario_sdc.sdc(394): OTG_ADDR\[8\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 394 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(394): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 395 OTG_ADDR\[9\] port " "Ignored filter at fake_mario_sdc.sdc(395): OTG_ADDR\[9\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 395 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(395): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 396 OTG_ADDR\[10\] port " "Ignored filter at fake_mario_sdc.sdc(396): OTG_ADDR\[10\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 396 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(396): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 397 OTG_ADDR\[11\] port " "Ignored filter at fake_mario_sdc.sdc(397): OTG_ADDR\[11\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 397 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(397): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 398 OTG_ADDR\[12\] port " "Ignored filter at fake_mario_sdc.sdc(398): OTG_ADDR\[12\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 398 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(398): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 399 OTG_ADDR\[13\] port " "Ignored filter at fake_mario_sdc.sdc(399): OTG_ADDR\[13\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 399 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(399): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 400 OTG_ADDR\[14\] port " "Ignored filter at fake_mario_sdc.sdc(400): OTG_ADDR\[14\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 400 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(400): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 401 OTG_ADDR\[15\] port " "Ignored filter at fake_mario_sdc.sdc(401): OTG_ADDR\[15\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 401 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(401): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816324259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599816324259 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816324259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599816324259 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[4\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[4\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816324259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599816324259 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1599816324368 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1599816324368 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1599816324368 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1599816324368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3) " "Automatically promoted node Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 26837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|DAC_LR_CLK  " "Automatically promoted node Audio_Top:audio_instance\|DAC_LR_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_LR_CLK~output " "Destination node DAC_LR_CLK~output" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK  " "Automatically promoted node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK~5 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK~5" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|Mux0~6 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|Mux0~6" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 14017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCLK~output " "Destination node SCLK~output" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag  " "Automatically promoted node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~0 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~0" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 16246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~1 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~1" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 16247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 2361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_rnw~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_rnw~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~0 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~0" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[0\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[0\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[2\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[2\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[1\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[1\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 2366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 14342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599816326721 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599816326737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599816326737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599816326753 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1599816326800 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1599816326800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599816326800 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599816326815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599816326815 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599816326815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599816328304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599816328320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599816328320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599816328320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1599816328320 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599816328320 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 driven by CLK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_50~inputclkctrl " "Input port INCLK\[0\] of node \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" is driven by CLK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_50~inputclkctrl" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 6 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1599816328648 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1599816328648 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1599816328648 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1599816328664 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[0\] USB_clk~output " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"USB_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1599816328664 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[1\] BCLK~output " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"BCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1599816328664 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1599816330077 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599816330077 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1599816330108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599816333957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599816336730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599816336908 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599816368298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599816368298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599816370304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1599816383188 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599816383188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1599816394165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599816394165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599816394165 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.68 " "Total time spent on timing analysis during the Fitter is 9.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1599816394571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599816394712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599816396086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599816396102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599816397305 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599816400184 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1599816402128 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[0\] a permanently disabled " "Pin SRAM_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[0\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[1\] a permanently disabled " "Pin SRAM_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[1\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[2\] a permanently disabled " "Pin SRAM_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[2\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[3\] a permanently disabled " "Pin SRAM_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[3\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[4\] a permanently disabled " "Pin SRAM_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[4\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[5\] a permanently disabled " "Pin SRAM_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[5\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[6\] a permanently disabled " "Pin SRAM_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[6\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[7\] a permanently disabled " "Pin SRAM_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[7\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[8\] a permanently disabled " "Pin SRAM_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[8\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[9\] a permanently disabled " "Pin SRAM_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[9\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[10\] a permanently disabled " "Pin SRAM_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[10\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[11\] a permanently disabled " "Pin SRAM_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[11\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[12\] a permanently disabled " "Pin SRAM_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[12\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[13\] a permanently disabled " "Pin SRAM_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[13\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[14\] a permanently disabled " "Pin SRAM_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[14\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[15\] a permanently disabled " "Pin SRAM_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[15\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1599816402285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.fit.smsg " "Generated suppressed messages file D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599816403193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 169 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6944 " "Peak virtual memory: 6944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816407327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:26:47 2020 " "Processing ended: Fri Sep 11 17:26:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816407327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816407327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816407327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599816407327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1599816409072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816409072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:26:48 2020 " "Processing started: Fri Sep 11 17:26:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816409072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1599816409072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fake_mario -c fake_mario " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fake_mario -c fake_mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1599816409072 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1599816414606 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1599816414716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816415450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:26:55 2020 " "Processing ended: Fri Sep 11 17:26:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816415450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816415450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816415450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1599816415450 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1599816416237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1599816417100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816417100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:26:56 2020 " "Processing started: Fri Sep 11 17:26:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816417100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1599816417100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fake_mario -c fake_mario " "Command: quartus_sta fake_mario -c fake_mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1599816417100 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1599816417313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Top 24 " "Ignored 24 assignments for entity \"Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599816417921 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1599816418535 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1599816418535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816418583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816418583 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1599816419567 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1599816419645 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1599816419676 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1599816419676 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] CLK_50 " "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816419817 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816419817 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1599816419817 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1599816419817 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1599816419926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.821 " "Worst-case setup slack is 45.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.821               0.000 altera_reserved_tck  " "   45.821               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816419957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816419973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.740 " "Worst-case recovery slack is 47.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.740               0.000 altera_reserved_tck  " "   47.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816419989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.404 " "Worst-case removal slack is 1.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.404               0.000 altera_reserved_tck  " "    1.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816419989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816420004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816420004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816420004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816420004 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.010 ns " "Worst Case Available Settling Time: 197.010 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816420114 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1599816420129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1599816420192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1599816421752 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] CLK_50 " "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816422389 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1599816422389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.339 " "Worst-case setup slack is 46.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.339               0.000 altera_reserved_tck  " "   46.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.029 " "Worst-case recovery slack is 48.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.029               0.000 altera_reserved_tck  " "   48.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.290 " "Worst-case removal slack is 1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.290               0.000 altera_reserved_tck  " "    1.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.565 " "Worst-case minimum pulse width slack is 49.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565               0.000 altera_reserved_tck  " "   49.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422457 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.293 ns " "Worst Case Available Settling Time: 197.293 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816422535 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1599816422550 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] CLK_50 " "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816422927 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1599816422927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.126 " "Worst-case setup slack is 48.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.126               0.000 altera_reserved_tck  " "   48.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.060 " "Worst-case recovery slack is 49.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.060               0.000 altera_reserved_tck  " "   49.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.676 " "Worst-case removal slack is 0.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 altera_reserved_tck  " "    0.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.474 " "Worst-case minimum pulse width slack is 49.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.474               0.000 altera_reserved_tck  " "   49.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422995 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.583 ns " "Worst Case Available Settling Time: 198.583 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816423073 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1599816423728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1599816423728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 68 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5122 " "Peak virtual memory: 5122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816424118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:27:04 2020 " "Processing ended: Fri Sep 11 17:27:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816424118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816424118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816424118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1599816424118 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 486 s " "Quartus Prime Full Compilation was successful. 0 errors, 486 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1599816425091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1599816201959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816201974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:23:21 2020 " "Processing started: Fri Sep 11 17:23:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816201974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816201974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fake_mario -c fake_mario " "Command: quartus_map --read_settings_files=on --write_settings_files=off fake_mario -c fake_mario" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816201974 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 1 0 "Analysis & Synthesis" 0 -1 1599816203052 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 1 0 "Analysis & Synthesis" 0 -1 1599816203052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/usb_clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/usb_clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL " "Found entity 1: USB_Clock_PLL" {  } { { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/top.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Top " "Found entity 1: Audio_Top" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/i2c_protocol.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/i2c_protocol.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Protocol " "Found entity 1: I2C_Protocol" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/five_centimeters_per_second_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/five_centimeters_per_second_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Five_Centimeters_Per_Second_ROM " "Found entity 1: Five_Centimeters_Per_Second_ROM" {  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deathinfo.sv 1 1 " "Found 1 design units, including 1 entities, in source file deathinfo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deathinfo " "Found entity 1: deathinfo" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm.sv 8 8 " "Found 8 design units, including 8 entities, in source file ocm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "2 color2ROM " "Found entity 2: color2ROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "3 mario_runrROM " "Found entity 3: mario_runrROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "4 mario_runlROM " "Found entity 4: mario_runlROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "5 mario_standrROM " "Found entity 5: mario_standrROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "6 mario_standlROM " "Found entity 6: mario_standlROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "7 mario_jumprROM " "Found entity 7: mario_jumprROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "8 mario_jumplROM " "Found entity 8: mario_jumplROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/fake_mario.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/fake_mario.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario " "Found entity 1: fake_mario" {  } { { "fake_mario/synthesis/fake_mario.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_irq_mapper " "Found entity 1: fake_mario_irq_mapper" {  } { { "fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0 " "Found entity 1: fake_mario_mm_interconnect_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_avalon_st_adapter " "Found entity 1: fake_mario_mm_interconnect_0_avalon_st_adapter" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_mux_001 " "Found entity 1: fake_mario_mm_interconnect_0_rsp_mux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213399 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_mux " "Found entity 1: fake_mario_mm_interconnect_0_rsp_mux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_demux_001 " "Found entity 1: fake_mario_mm_interconnect_0_rsp_demux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_demux " "Found entity 1: fake_mario_mm_interconnect_0_rsp_demux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_mux_001 " "Found entity 1: fake_mario_mm_interconnect_0_cmd_mux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_mux " "Found entity 1: fake_mario_mm_interconnect_0_cmd_mux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_demux_001 " "Found entity 1: fake_mario_mm_interconnect_0_cmd_demux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_demux " "Found entity 1: fake_mario_mm_interconnect_0_cmd_demux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_003_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_003_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213418 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router_003 " "Found entity 2: fake_mario_mm_interconnect_0_router_003" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_002_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_002_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213421 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router_002 " "Found entity 2: fake_mario_mm_interconnect_0_router_002" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_001_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_001_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213424 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router_001 " "Found entity 2: fake_mario_mm_interconnect_0_router_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213427 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router " "Found entity 2: fake_mario_mm_interconnect_0_router" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fake_mario/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_sysid_qsys_0 " "Found entity 1: fake_mario_sysid_qsys_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_sdram_pll_dffpipe_l2c " "Found entity 1: fake_mario_sdram_pll_dffpipe_l2c" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_sdram_pll_stdsync_sv6 " "Found entity 2: fake_mario_sdram_pll_stdsync_sv6" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""} { "Info" "ISGN_ENTITY_NAME" "3 fake_mario_sdram_pll_altpll_lqa2 " "Found entity 3: fake_mario_sdram_pll_altpll_lqa2" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""} { "Info" "ISGN_ENTITY_NAME" "4 fake_mario_sdram_pll " "Found entity 4: fake_mario_sdram_pll" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_sdram_input_efifo_module " "Found entity 1: fake_mario_sdram_input_efifo_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213454 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_sdram " "Found entity 2: fake_mario_sdram" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_position.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_position " "Found entity 1: fake_mario_position" {  } { { "fake_mario/synthesis/submodules/fake_mario_position.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_position.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_otg_hpi_data " "Found entity 1: fake_mario_otg_hpi_data" {  } { { "fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_otg_hpi_cs " "Found entity 1: fake_mario_otg_hpi_cs" {  } { { "fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_otg_hpi_address " "Found entity 1: fake_mario_otg_hpi_address" {  } { { "fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_onchip_memory2_0 " "Found entity 1: fake_mario_onchip_memory2_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0 " "Found entity 1: fake_mario_nios2_gen2_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: fake_mario_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: fake_mario_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "3 fake_mario_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: fake_mario_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "4 fake_mario_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: fake_mario_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "5 fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "6 fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "7 fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "8 fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "9 fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "10 fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "11 fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "12 fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "13 fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "14 fake_mario_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: fake_mario_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "15 fake_mario_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: fake_mario_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "16 fake_mario_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: fake_mario_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "17 fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "18 fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "19 fake_mario_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: fake_mario_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "20 fake_mario_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: fake_mario_nios2_gen2_0_cpu_nios2_oci" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "21 fake_mario_nios2_gen2_0_cpu " "Found entity 21: fake_mario_nios2_gen2_0_cpu" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: fake_mario_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_test_bench " "Found entity 1: fake_mario_nios2_gen2_0_cpu_test_bench" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_keycode " "Found entity 1: fake_mario_keycode" {  } { { "fake_mario/synthesis/submodules/fake_mario_keycode.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_key.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_key " "Found entity 1: fake_mario_key" {  } { { "fake_mario/synthesis/submodules/fake_mario_key.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_jtag_uart_0_sim_scfifo_w " "Found entity 1: fake_mario_jtag_uart_0_sim_scfifo_w" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_jtag_uart_0_scfifo_w " "Found entity 2: fake_mario_jtag_uart_0_scfifo_w" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "3 fake_mario_jtag_uart_0_sim_scfifo_r " "Found entity 3: fake_mario_jtag_uart_0_sim_scfifo_r" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "4 fake_mario_jtag_uart_0_scfifo_r " "Found entity 4: fake_mario_jtag_uart_0_scfifo_r" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "5 fake_mario_jtag_uart_0 " "Found entity 5: fake_mario_jtag_uart_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_interface " "Found entity 1: fake_mario_interface" {  } { { "fake_mario/synthesis/submodules/fake_mario_interface.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213515 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex_driver.sv(23) " "Verilog HDL warning at hex_driver.sv(23): extended using \"x\" or \"z\"" {  } { { "hex_driver.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/hex_driver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1599816213517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hex_driver.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/hex_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 Hex0 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX0\" differs only in case from object \"Hex0\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 Hex1 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX1\" differs only in case from object \"Hex1\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 Hex2 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX2\" differs only in case from object \"Hex2\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 Hex3 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX3\" differs only in case from object \"Hex3\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 Hex4 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX4\" differs only in case from object \"Hex4\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 Hex5 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX5\" differs only in case from object \"Hex5\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 Hex6 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX6\" differs only in case from object \"Hex6\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 Hex7 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX7\" differs only in case from object \"Hex7\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_top " "Found entity 1: fake_mario_top" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_engine " "Found entity 1: draw_engine" {  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm_brick.sv 6 6 " "Found 6 design units, including 6 entities, in source file ocm_brick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brick_groundROM " "Found entity 1: brick_groundROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "2 spineROM " "Found entity 2: spineROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "3 spine_moveROM " "Found entity 3: spine_moveROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "4 save_pointROM " "Found entity 4: save_pointROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "5 save_point2ROM " "Found entity 5: save_point2ROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "6 arrow_rightROM " "Found entity 6: arrow_rightROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brick_draw_engine.sv 3 3 " "Found 3 design units, including 3 entities, in source file brick_draw_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 level1_draw_engine " "Found entity 1: level1_draw_engine" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213535 ""} { "Info" "ISGN_ENTITY_NAME" "2 level2_draw_engine " "Found entity 2: level2_draw_engine" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213535 ""} { "Info" "ISGN_ENTITY_NAME" "3 level0_draw_engine " "Found entity 3: level0_draw_engine" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spine_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file spine_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spine_move " "Found entity 1: spine_move" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startinfo.sv 1 1 " "Found 1 design units, including 1 entities, in source file startinfo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startinfo " "Found entity 1: startinfo" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816213540 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(318) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(318): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1599816213565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(328) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(328): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1599816213565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(338) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(338): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1599816213565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(682) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(682): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1599816213567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fake_mario_top " "Elaborating entity \"fake_mario_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1599816213777 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..3\] fake_mario_top.sv(10) " "Output port \"LEDR\[15..3\]\" at fake_mario_top.sv(10) has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1599816213789 "|fake_mario_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Hex0\"" {  } { { "fake_mario_top.sv" "Hex0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816213847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Top Audio_Top:audio_instance " "Elaborating entity \"Audio_Top\" for hierarchy \"Audio_Top:audio_instance\"" {  } { { "fake_mario_top.sv" "audio_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816213869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Top.v(26) " "Verilog HDL assignment warning at Top.v(26): truncated value with size 32 to match size of target (1)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816213870 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Top.v(56) " "Verilog HDL assignment warning at Top.v(56): truncated value with size 32 to match size of target (18)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816213871 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Top.v(66) " "Verilog HDL assignment warning at Top.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816213871 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Top.v(75) " "Verilog HDL assignment warning at Top.v(75): truncated value with size 32 to match size of target (5)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816213871 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Top.v(122) " "Verilog HDL assignment warning at Top.v(122): truncated value with size 32 to match size of target (4)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816213872 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Protocol Audio_Top:audio_instance\|I2C_Protocol:I2C " "Elaborating entity \"I2C_Protocol\" for hierarchy \"Audio_Top:audio_instance\|I2C_Protocol:I2C\"" {  } { { "Audio/Top.v" "I2C" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816213895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 I2C_Protocol.v(36) " "Verilog HDL assignment warning at I2C_Protocol.v(36): truncated value with size 32 to match size of target (14)" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816213896 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 I2C_Protocol.v(50) " "Verilog HDL assignment warning at I2C_Protocol.v(50): truncated value with size 32 to match size of target (5)" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816213896 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Clock_PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst " "Elaborating entity \"USB_Clock_PLL\" for hierarchy \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\"" {  } { { "Audio/Top.v" "USB_Clock_PLL_inst" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816213923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\"" {  } { { "Audio/USB_Clock_PLL.v" "altpll_component" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816214118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\"" {  } { { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816214140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1562500 " "Parameter \"clk1_divide_by\" = \"1562500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8021 " "Parameter \"clk1_multiply_by\" = \"8021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=USB_Clock_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=USB_Clock_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""}  } { { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816214141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/usb_clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/usb_clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL_altpll " "Found entity 1: USB_Clock_PLL_altpll" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816214225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816214225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Clock_PLL_altpll Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated " "Elaborating entity \"USB_Clock_PLL_altpll\" for hierarchy \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816214226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Five_Centimeters_Per_Second_ROM Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst " "Elaborating entity \"Five_Centimeters_Per_Second_ROM\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\"" {  } { { "Audio/Top.v" "Five_Centimeters_Per_Second_ROM_inst" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816214287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "altsyncram_component" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816214407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816214429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Super_Mario_Audio_ROM.mif " "Parameter \"init_file\" = \"Super_Mario_Audio_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 214198 " "Parameter \"numwords_a\" = \"214198\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""}  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816214429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8e1 " "Found entity 1: altsyncram_r8e1" {  } { { "db/altsyncram_r8e1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_r8e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816214535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816214535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8e1 Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated " "Elaborating entity \"altsyncram_r8e1\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816214536 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 214198 0 1 1 " "1 out of 214198 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "0 " "Memory Initialization File Address 0 is not initialized" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1599816215356 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 1 0 "Analysis & Synthesis" 0 -1 1599816215356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eua " "Found entity 1: decode_eua" {  } { { "db/decode_eua.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/decode_eua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816217249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816217249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_eua Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|decode_eua:rden_decode " "Elaborating entity \"decode_eua\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|decode_eua:rden_decode\"" {  } { { "db/altsyncram_r8e1.tdf" "rden_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_r8e1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816217250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqb " "Found entity 1: mux_dqb" {  } { { "db/mux_dqb.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/mux_dqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816217324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816217324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dqb Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|mux_dqb:mux2 " "Elaborating entity \"mux_dqb\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|mux_dqb:mux2\"" {  } { { "db/altsyncram_r8e1.tdf" "mux2" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_r8e1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816217326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "fake_mario_top.sv" "vga_clk_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""}  } { { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816218508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816218557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816218557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "fake_mario_top.sv" "vga_controller_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM colorROM:color_mapper " "Elaborating entity \"colorROM\" for hierarchy \"colorROM:color_mapper\"" {  } { { "fake_mario_top.sv" "color_mapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218598 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 14 OCM.sv(12) " "Verilog HDL warning at OCM.sv(12): number of words (16) in memory file does not match the number of elements in the address range \[0:14\]" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 1 0 "Analysis & Synthesis" 0 -1 1599816218599 "|fake_mario_top|colorROM:color_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(8) " "Net \"mem.data_a\" at OCM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218604 "|fake_mario_top|colorROM:color_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(8) " "Net \"mem.waddr_a\" at OCM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218604 "|fake_mario_top|colorROM:color_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(8) " "Net \"mem.we_a\" at OCM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218604 "|fake_mario_top|colorROM:color_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color2ROM color2ROM:color2_mapper " "Elaborating entity \"color2ROM\" for hierarchy \"color2ROM:color2_mapper\"" {  } { { "fake_mario_top.sv" "color2_mapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218626 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 9 OCM.sv(33) " "Verilog HDL warning at OCM.sv(33): number of words (16) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 1 0 "Analysis & Synthesis" 0 -1 1599816218627 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(29) " "Net \"mem.data_a\" at OCM.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218633 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(29) " "Net \"mem.waddr_a\" at OCM.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218633 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(29) " "Net \"mem.we_a\" at OCM.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218633 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_engine draw_engine:draw_engine_instance " "Elaborating entity \"draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\"" {  } { { "fake_mario_top.sv" "draw_engine_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 draw_engine.sv(95) " "Verilog HDL assignment warning at draw_engine.sv(95): truncated value with size 32 to match size of target (13)" {  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218696 "|fake_mario_top|draw_engine:draw_engine_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_runrROM draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance " "Elaborating entity \"mario_runrROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\"" {  } { { "draw_engine.sv" "mario_runr_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218723 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(51) " "Net \"mem.data_a\" at OCM.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218731 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runrROM:mario_runr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(51) " "Net \"mem.waddr_a\" at OCM.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218731 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runrROM:mario_runr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(51) " "Net \"mem.we_a\" at OCM.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218731 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runrROM:mario_runr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_runlROM draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance " "Elaborating entity \"mario_runlROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\"" {  } { { "draw_engine.sv" "mario_runl_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218751 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(72) " "Net \"mem.data_a\" at OCM.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218759 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runlROM:mario_runl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(72) " "Net \"mem.waddr_a\" at OCM.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218759 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runlROM:mario_runl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(72) " "Net \"mem.we_a\" at OCM.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218759 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runlROM:mario_runl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_standrROM draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance " "Elaborating entity \"mario_standrROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\"" {  } { { "draw_engine.sv" "mario_standr_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218779 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(94) " "Net \"mem.data_a\" at OCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218786 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standrROM:mario_standr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(94) " "Net \"mem.waddr_a\" at OCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218786 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standrROM:mario_standr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(94) " "Net \"mem.we_a\" at OCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218786 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standrROM:mario_standr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_standlROM draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance " "Elaborating entity \"mario_standlROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\"" {  } { { "draw_engine.sv" "mario_standl_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218806 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(116) " "Net \"mem.data_a\" at OCM.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218814 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standlROM:mario_standl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(116) " "Net \"mem.waddr_a\" at OCM.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218814 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standlROM:mario_standl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(116) " "Net \"mem.we_a\" at OCM.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218814 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standlROM:mario_standl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_jumprROM draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance " "Elaborating entity \"mario_jumprROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\"" {  } { { "draw_engine.sv" "mario_jumpr_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218833 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(138) " "Net \"mem.data_a\" at OCM.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218841 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumprROM:mario_jumpr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(138) " "Net \"mem.waddr_a\" at OCM.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218842 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumprROM:mario_jumpr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(138) " "Net \"mem.we_a\" at OCM.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218842 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumprROM:mario_jumpr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_jumplROM draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance " "Elaborating entity \"mario_jumplROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\"" {  } { { "draw_engine.sv" "mario_jumpl_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218861 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(160) " "Net \"mem.data_a\" at OCM.sv(160) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218868 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumplROM:mario_jumpl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(160) " "Net \"mem.waddr_a\" at OCM.sv(160) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218868 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumplROM:mario_jumpl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(160) " "Net \"mem.we_a\" at OCM.sv(160) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816218868 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumplROM:mario_jumpl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level0_draw_engine draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance " "Elaborating entity \"level0_draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\"" {  } { { "draw_engine.sv" "level0_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218887 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRICK brick_draw_engine.sv(245) " "Verilog HDL or VHDL warning at brick_draw_engine.sv(245): object \"BRICK\" assigned a value but never read" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1599816218888 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startinfo draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance " "Elaborating entity \"startinfo\" for hierarchy \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\"" {  } { { "brick_draw_engine.sv" "start_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(88) " "Verilog HDL assignment warning at startinfo.sv(88): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218923 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(97) " "Verilog HDL assignment warning at startinfo.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218923 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(105) " "Verilog HDL assignment warning at startinfo.sv(105): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(113) " "Verilog HDL assignment warning at startinfo.sv(113): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(121) " "Verilog HDL assignment warning at startinfo.sv(121): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(129) " "Verilog HDL assignment warning at startinfo.sv(129): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(138) " "Verilog HDL assignment warning at startinfo.sv(138): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(146) " "Verilog HDL assignment warning at startinfo.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(155) " "Verilog HDL assignment warning at startinfo.sv(155): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(163) " "Verilog HDL assignment warning at startinfo.sv(163): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(171) " "Verilog HDL assignment warning at startinfo.sv(171): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(180) " "Verilog HDL assignment warning at startinfo.sv(180): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(188) " "Verilog HDL assignment warning at startinfo.sv(188): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(196) " "Verilog HDL assignment warning at startinfo.sv(196): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(204) " "Verilog HDL assignment warning at startinfo.sv(204): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(213) " "Verilog HDL assignment warning at startinfo.sv(213): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(221) " "Verilog HDL assignment warning at startinfo.sv(221): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(229) " "Verilog HDL assignment warning at startinfo.sv(229): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(237) " "Verilog HDL assignment warning at startinfo.sv(237): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(245) " "Verilog HDL assignment warning at startinfo.sv(245): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(255) " "Verilog HDL assignment warning at startinfo.sv(255): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(263) " "Verilog HDL assignment warning at startinfo.sv(263): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(271) " "Verilog HDL assignment warning at startinfo.sv(271): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(279) " "Verilog HDL assignment warning at startinfo.sv(279): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(287) " "Verilog HDL assignment warning at startinfo.sv(287): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(296) " "Verilog HDL assignment warning at startinfo.sv(296): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(304) " "Verilog HDL assignment warning at startinfo.sv(304): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(312) " "Verilog HDL assignment warning at startinfo.sv(312): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(320) " "Verilog HDL assignment warning at startinfo.sv(320): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(328) " "Verilog HDL assignment warning at startinfo.sv(328): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(337) " "Verilog HDL assignment warning at startinfo.sv(337): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(345) " "Verilog HDL assignment warning at startinfo.sv(345): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(354) " "Verilog HDL assignment warning at startinfo.sv(354): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(362) " "Verilog HDL assignment warning at startinfo.sv(362): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(370) " "Verilog HDL assignment warning at startinfo.sv(370): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(378) " "Verilog HDL assignment warning at startinfo.sv(378): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(386) " "Verilog HDL assignment warning at startinfo.sv(386): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|font_rom:font_instance " "Elaborating entity \"font_rom\" for hierarchy \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|font_rom:font_instance\"" {  } { { "startinfo.sv" "font_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816218994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1_draw_engine draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance " "Elaborating entity \"level1_draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\"" {  } { { "draw_engine.sv" "level1_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(72) " "Verilog HDL assignment warning at brick_draw_engine.sv(72): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(73) " "Verilog HDL assignment warning at brick_draw_engine.sv(73): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(74) " "Verilog HDL assignment warning at brick_draw_engine.sv(74): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(75) " "Verilog HDL assignment warning at brick_draw_engine.sv(75): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_groundROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance " "Elaborating entity \"brick_groundROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\"" {  } { { "brick_draw_engine.sv" "brick_ground_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219119 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(9) " "Net \"mem.data_a\" at OCM_brick.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219127 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|brick_groundROM:brick_ground_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(9) " "Net \"mem.waddr_a\" at OCM_brick.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219127 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|brick_groundROM:brick_ground_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(9) " "Net \"mem.we_a\" at OCM_brick.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219127 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|brick_groundROM:brick_ground_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spineROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance " "Elaborating entity \"spineROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\"" {  } { { "brick_draw_engine.sv" "spine_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219146 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(31) " "Net \"mem.data_a\" at OCM_brick.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219152 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|spineROM:spine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(31) " "Net \"mem.waddr_a\" at OCM_brick.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219153 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|spineROM:spine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(31) " "Net \"mem.we_a\" at OCM_brick.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219153 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|spineROM:spine_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save_pointROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance " "Elaborating entity \"save_pointROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\"" {  } { { "brick_draw_engine.sv" "save_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219172 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(75) " "Net \"mem.data_a\" at OCM_brick.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219179 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_pointROM:save_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(75) " "Net \"mem.waddr_a\" at OCM_brick.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219179 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_pointROM:save_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(75) " "Net \"mem.we_a\" at OCM_brick.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219179 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_pointROM:save_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save_point2ROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance " "Elaborating entity \"save_point2ROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\"" {  } { { "brick_draw_engine.sv" "save2_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219203 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(97) " "Net \"mem.data_a\" at OCM_brick.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219211 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_point2ROM:save2_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(97) " "Net \"mem.waddr_a\" at OCM_brick.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219211 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_point2ROM:save2_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(97) " "Net \"mem.we_a\" at OCM_brick.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219211 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_point2ROM:save2_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arrow_rightROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance " "Elaborating entity \"arrow_rightROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\"" {  } { { "brick_draw_engine.sv" "arrow_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219231 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(119) " "Net \"mem.data_a\" at OCM_brick.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219240 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|arrow_rightROM:arrow_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(119) " "Net \"mem.waddr_a\" at OCM_brick.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219240 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|arrow_rightROM:arrow_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(119) " "Net \"mem.we_a\" at OCM_brick.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219240 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|arrow_rightROM:arrow_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level2_draw_engine draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance " "Elaborating entity \"level2_draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\"" {  } { { "draw_engine.sv" "level2_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(179) " "Verilog HDL assignment warning at brick_draw_engine.sv(179): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219264 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(180) " "Verilog HDL assignment warning at brick_draw_engine.sv(180): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219264 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(181) " "Verilog HDL assignment warning at brick_draw_engine.sv(181): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219264 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spine_moveROM draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance " "Elaborating entity \"spine_moveROM\" for hierarchy \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\"" {  } { { "brick_draw_engine.sv" "movespine_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219314 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(53) " "Net \"mem.data_a\" at OCM_brick.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219321 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_moveROM:movespine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(53) " "Net \"mem.waddr_a\" at OCM_brick.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219321 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_moveROM:movespine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(53) " "Net \"mem.we_a\" at OCM_brick.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1599816219321 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_moveROM:movespine_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spine_move draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_move:spine_move_instance " "Elaborating entity \"spine_move\" for hierarchy \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_move:spine_move_instance\"" {  } { { "brick_draw_engine.sv" "spine_move_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spine_move.sv(42) " "Verilog HDL assignment warning at spine_move.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219361 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_move:spine_move_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spine_move.sv(60) " "Verilog HDL assignment warning at spine_move.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219361 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_move:spine_move_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spine_move.sv(51) " "Verilog HDL Case Statement information at spine_move.sv(51): all case item expressions in this case statement are onehot" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 51 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Analysis & Synthesis" 0 -1 1599816219361 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_move:spine_move_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deathinfo draw_engine:draw_engine_instance\|deathinfo:death_instance " "Elaborating entity \"deathinfo\" for hierarchy \"draw_engine:draw_engine_instance\|deathinfo:death_instance\"" {  } { { "draw_engine.sv" "death_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(61) " "Verilog HDL assignment warning at deathinfo.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219393 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(69) " "Verilog HDL assignment warning at deathinfo.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219393 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(77) " "Verilog HDL assignment warning at deathinfo.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219393 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(85) " "Verilog HDL assignment warning at deathinfo.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(93) " "Verilog HDL assignment warning at deathinfo.sv(93): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(101) " "Verilog HDL assignment warning at deathinfo.sv(101): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(109) " "Verilog HDL assignment warning at deathinfo.sv(109): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(117) " "Verilog HDL assignment warning at deathinfo.sv(117): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(127) " "Verilog HDL assignment warning at deathinfo.sv(127): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(135) " "Verilog HDL assignment warning at deathinfo.sv(135): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(143) " "Verilog HDL assignment warning at deathinfo.sv(143): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(151) " "Verilog HDL assignment warning at deathinfo.sv(151): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(159) " "Verilog HDL assignment warning at deathinfo.sv(159): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(168) " "Verilog HDL assignment warning at deathinfo.sv(168): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(177) " "Verilog HDL assignment warning at deathinfo.sv(177): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(185) " "Verilog HDL assignment warning at deathinfo.sv(185): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(194) " "Verilog HDL assignment warning at deathinfo.sv(194): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(202) " "Verilog HDL assignment warning at deathinfo.sv(202): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(210) " "Verilog HDL assignment warning at deathinfo.sv(210): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(218) " "Verilog HDL assignment warning at deathinfo.sv(218): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(226) " "Verilog HDL assignment warning at deathinfo.sv(226): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1599816219398 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_instance " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_instance\"" {  } { { "fake_mario_top.sv" "hpi_io_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario fake_mario:fake_mario_soc " "Elaborating entity \"fake_mario\" for hierarchy \"fake_mario:fake_mario_soc\"" {  } { { "fake_mario_top.sv" "fake_mario_soc" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_interface fake_mario:fake_mario_soc\|fake_mario_interface:interface_inst " "Elaborating entity \"fake_mario_interface\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_interface:interface_inst\"" {  } { { "fake_mario/synthesis/fake_mario.v" "interface_inst" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_jtag_uart_0 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"fake_mario_jtag_uart_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "jtag_uart_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_jtag_uart_0_scfifo_w fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w " "Elaborating entity \"fake_mario_jtag_uart_0_scfifo_w\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "the_fake_mario_jtag_uart_0_scfifo_w" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "wfifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816219840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816219892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816219892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816219920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816219920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816219949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816219949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816219951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816220007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816220007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816220010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816220065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816220065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816220068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816220122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816220122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816220125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_jtag_uart_0_scfifo_r fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_r:the_fake_mario_jtag_uart_0_scfifo_r " "Elaborating entity \"fake_mario_jtag_uart_0_scfifo_r\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_r:the_fake_mario_jtag_uart_0_scfifo_r\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "the_fake_mario_jtag_uart_0_scfifo_r" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816220151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "fake_mario_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816220488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816220520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816220520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816221455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816221594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_key fake_mario:fake_mario_soc\|fake_mario_key:key " "Elaborating entity \"fake_mario_key\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_key:key\"" {  } { { "fake_mario/synthesis/fake_mario.v" "key" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816221667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_keycode fake_mario:fake_mario_soc\|fake_mario_keycode:keycode " "Elaborating entity \"fake_mario_keycode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_keycode:keycode\"" {  } { { "fake_mario/synthesis/fake_mario.v" "keycode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816221689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0 fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"fake_mario_nios2_gen2_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "nios2_gen2_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816221717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" "cpu" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816221740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_test_bench fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_test_bench:the_fake_mario_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_test_bench\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_test_bench:the_fake_mario_nios2_gen2_0_cpu_test_bench\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_test_bench" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816221850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_register_bank_a_module fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816221879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816221929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816221998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816221998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816222047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816222047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_register_bank_b_module fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_b_module:fake_mario_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_b_module:fake_mario_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_debug fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222245 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816222245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_break fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_break:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_break:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\|fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode:fake_mario_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\|fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode:fake_mario_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_pib fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_pib:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_pib:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_im fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_im:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_im:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg:the_fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg:the_fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_ocimem fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816222767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816222820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816222820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_debug_slave_tck fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_tck:the_fake_mario_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_tck:the_fake_mario_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fake_mario_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk:the_fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk:the_fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816222973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "fake_mario_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816223091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223099 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_onchip_memory2_0 fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"fake_mario_onchip_memory2_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "onchip_memory2_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fake_mario_onchip_memory2_0.hex " "Parameter \"init_file\" = \"fake_mario_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816223268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2h1 " "Found entity 1: altsyncram_v2h1" {  } { { "db/altsyncram_v2h1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_v2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816223320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816223320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2h1 fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v2h1:auto_generated " "Elaborating entity \"altsyncram_v2h1\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_otg_hpi_address fake_mario:fake_mario_soc\|fake_mario_otg_hpi_address:otg_hpi_address " "Elaborating entity \"fake_mario_otg_hpi_address\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_otg_hpi_address:otg_hpi_address\"" {  } { { "fake_mario/synthesis/fake_mario.v" "otg_hpi_address" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_otg_hpi_cs fake_mario:fake_mario_soc\|fake_mario_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"fake_mario_otg_hpi_cs\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_otg_hpi_cs:otg_hpi_cs\"" {  } { { "fake_mario/synthesis/fake_mario.v" "otg_hpi_cs" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_otg_hpi_data fake_mario:fake_mario_soc\|fake_mario_otg_hpi_data:otg_hpi_data " "Elaborating entity \"fake_mario_otg_hpi_data\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_otg_hpi_data:otg_hpi_data\"" {  } { { "fake_mario/synthesis/fake_mario.v" "otg_hpi_data" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_position fake_mario:fake_mario_soc\|fake_mario_position:position " "Elaborating entity \"fake_mario_position\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_position:position\"" {  } { { "fake_mario/synthesis/fake_mario.v" "position" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram fake_mario:fake_mario_soc\|fake_mario_sdram:sdram " "Elaborating entity \"fake_mario_sdram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\"" {  } { { "fake_mario/synthesis/fake_mario.v" "sdram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_input_efifo_module fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|fake_mario_sdram_input_efifo_module:the_fake_mario_sdram_input_efifo_module " "Elaborating entity \"fake_mario_sdram_input_efifo_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|fake_mario_sdram_input_efifo_module:the_fake_mario_sdram_input_efifo_module\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "the_fake_mario_sdram_input_efifo_module" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll " "Elaborating entity \"fake_mario_sdram_pll\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\"" {  } { { "fake_mario/synthesis/fake_mario.v" "sdram_pll" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll_stdsync_sv6 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"fake_mario_sdram_pll_stdsync_sv6\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "stdsync2" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll_dffpipe_l2c fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2\|fake_mario_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"fake_mario_sdram_pll_dffpipe_l2c\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2\|fake_mario_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "dffpipe3" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll_altpll_lqa2 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"fake_mario_sdram_pll_altpll_lqa2\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "sd1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sysid_qsys_0 fake_mario:fake_mario_soc\|fake_mario_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"fake_mario_sysid_qsys_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sysid_qsys_0:sysid_qsys_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "sysid_qsys_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fake_mario_mm_interconnect_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "mm_interconnect_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816223983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816224609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816224644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816224677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816224712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816224748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816224788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816224829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816224917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "ledg_s1_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816224956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router " "Elaborating entity \"fake_mario_mm_interconnect_0_router\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router\|fake_mario_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router\|fake_mario_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_router_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_001_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001\|fake_mario_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_001_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001\|fake_mario_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_002 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"fake_mario_mm_interconnect_0_router_002\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router_002" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_002_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002\|fake_mario_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_002_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002\|fake_mario_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_003 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"fake_mario_mm_interconnect_0_router_003\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router_003" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_003_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003\|fake_mario_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_003_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003\|fake_mario_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816225986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_demux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_demux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_demux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_demux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_demux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_mux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_mux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_mux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_mux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_mux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_demux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_demux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_demux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_demux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_demux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_mux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_mux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_mux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_mux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_mux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "crosser" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816226989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816227040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_avalon_st_adapter fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"fake_mario_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816227147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816227174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_irq_mapper fake_mario:fake_mario_soc\|fake_mario_irq_mapper:irq_mapper " "Elaborating entity \"fake_mario_irq_mapper\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_irq_mapper:irq_mapper\"" {  } { { "fake_mario/synthesis/fake_mario.v" "irq_mapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816227404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\"" {  } { { "fake_mario/synthesis/fake_mario.v" "rst_controller" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816227425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816227448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816227473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\"" {  } { { "fake_mario/synthesis/fake_mario.v" "rst_controller_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816227498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\"" {  } { { "fake_mario/synthesis/fake_mario.v" "rst_controller_002" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816227530 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 1 0 "Analysis & Synthesis" 0 -1 1599816230226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.11.17:23:55 Progress: Loading slde0605e31/alt_sld_fab_wrapper_hw.tcl " "2020.09.11.17:23:55 Progress: Loading slde0605e31/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816235354 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816239563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816239766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816244577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816244718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816244860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816245024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816245024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816245040 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 1 0 "Analysis & Synthesis" 0 -1 1599816245768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde0605e31/alt_sld_fab.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816245973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816245973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816246051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816246067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816246113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246192 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816246192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816246254 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color2ROM:color2_mapper\|mem " "RAM logic \"color2ROM:color2_mapper\|mem\" is uninferred due to inappropriate RAM size" {  } { { "OCM.sv" "mem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1599816252176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "colorROM:color_mapper\|mem " "RAM logic \"colorROM:color_mapper\|mem\" is uninferred due to inappropriate RAM size" {  } { { "OCM.sv" "mem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1599816252176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1599816252176 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 1 0 "Analysis & Synthesis" 0 -1 1599816252176 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_color2ROM_da314413.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_color2ROM_da314413.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 1 0 "Analysis & Synthesis" 0 -1 1599816252176 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_colorROM_7c0c22fa.hdl.mif " "Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_colorROM_7c0c22fa.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 1 0 "Analysis & Synthesis" 0 -1 1599816252176 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_pointROM:save_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_pointROM:save_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_point2ROM:save2_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_point2ROM:save2_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spineROM:spine_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spineROM:spine_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 1 0 "Analysis & Synthesis" 0 -1 1599816259696 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod1\"" {  } { { "brick_draw_engine.sv" "Mod1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod7\"" {  } { { "brick_draw_engine.sv" "Mod7" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_engine:draw_engine_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_engine:draw_engine_instance\|Mult0\"" {  } { { "draw_engine.sv" "Mult0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod0\"" {  } { { "brick_draw_engine.sv" "Mod0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult0\"" {  } { { "brick_draw_engine.sv" "Mult0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult3\"" {  } { { "brick_draw_engine.sv" "Mult3" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div0\"" {  } { { "deathinfo.sv" "Div0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div1\"" {  } { { "deathinfo.sv" "Div1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|Mod0\"" {  } { { "deathinfo.sv" "Mod0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 281 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div10\"" {  } { { "startinfo.sv" "Div10" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div14\"" {  } { { "startinfo.sv" "Div14" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div16\"" {  } { { "startinfo.sv" "Div16" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 464 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div15\"" {  } { { "startinfo.sv" "Div15" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 458 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 1 0 "Analysis & Synthesis" 0 -1 1599816259711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816259743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816259743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3r71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3r71 " "Found entity 1: altsyncram_3r71" {  } { { "db/altsyncram_3r71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_3r71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816259790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816259790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816259836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816259836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g481 " "Found entity 1: altsyncram_g481" {  } { { "db/altsyncram_g481.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_g481.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816259899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816259899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816259961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816259961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os71 " "Found entity 1: altsyncram_os71" {  } { { "db/altsyncram_os71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_os71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816260008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816260055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816260055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rt71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rt71 " "Found entity 1: altsyncram_rt71" {  } { { "db/altsyncram_rt71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_rt71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816260102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816260149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816260149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6481 " "Found entity 1: altsyncram_6481" {  } { { "db/altsyncram_6481.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_6481.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816260211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816260258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816260258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hv71 " "Found entity 1: altsyncram_hv71" {  } { { "db/altsyncram_hv71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_hv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816260305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816260352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816260352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o081 " "Found entity 1: altsyncram_o081" {  } { { "db/altsyncram_o081.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_o081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816260399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816260461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816260461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr71 " "Found entity 1: altsyncram_pr71" {  } { { "db/altsyncram_pr71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_pr71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816260508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816260555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816260555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nu71 " "Found entity 1: altsyncram_nu71" {  } { { "db/altsyncram_nu71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_nu71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816260602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816260664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816260664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u081 " "Found entity 1: altsyncram_u081" {  } { { "db/altsyncram_u081.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_u081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816260711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816260758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816260758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7c71 " "Found entity 1: altsyncram_7c71" {  } { { "db/altsyncram_7c71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_7c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816260805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816260946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816260946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ht71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ht71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ht71 " "Found entity 1: altsyncram_ht71" {  } { { "db/altsyncram_ht71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_ht71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816260993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816261102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816261102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_gcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816261149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816261180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816261258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816261446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816261508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816261555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816261555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816261711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""}  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816261711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816261821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816261899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816261977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816262039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816262180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816262336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816262480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|altshift:external_latency_ffs draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0\"" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 274 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""}  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 274 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816262714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816262761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816262793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816262839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1\"" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 283 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816262949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""}  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 283 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816262949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816262996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816263027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816263074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0\"" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 281 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816263183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""}  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 281 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816263183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816263246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816263277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816263308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10\"" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816263371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""}  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 1 0 "Analysis & Synthesis" 0 -1 1599816263371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 1 0 "Analysis & Synthesis" 0 -1 1599816267318 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[0\] " "bidirectional pin \"SRAM_DATA\[0\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[1\] " "bidirectional pin \"SRAM_DATA\[1\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[2\] " "bidirectional pin \"SRAM_DATA\[2\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[3\] " "bidirectional pin \"SRAM_DATA\[3\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[4\] " "bidirectional pin \"SRAM_DATA\[4\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[5\] " "bidirectional pin \"SRAM_DATA\[5\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[6\] " "bidirectional pin \"SRAM_DATA\[6\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[7\] " "bidirectional pin \"SRAM_DATA\[7\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[8\] " "bidirectional pin \"SRAM_DATA\[8\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[9\] " "bidirectional pin \"SRAM_DATA\[9\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[10\] " "bidirectional pin \"SRAM_DATA\[10\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[11\] " "bidirectional pin \"SRAM_DATA\[11\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[12\] " "bidirectional pin \"SRAM_DATA\[12\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[13\] " "bidirectional pin \"SRAM_DATA\[13\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[14\] " "bidirectional pin \"SRAM_DATA\[14\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[15\] " "bidirectional pin \"SRAM_DATA\[15\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 1 0 "Analysis & Synthesis" 0 -1 1599816267503 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 442 -1 0 } } { "fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 398 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 266 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 1 0 "Analysis & Synthesis" 0 -1 1599816267602 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 1 0 "Analysis & Synthesis" 0 -1 1599816267603 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE GND " "Pin \"SRAM_CE\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB GND " "Pin \"SRAM_UB\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB GND " "Pin \"SRAM_LB\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE GND " "Pin \"SRAM_OE\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE VCC " "Pin \"SRAM_WE\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_WE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1599816282690 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLK_50 audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLK_50 and destination clock: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 1 0 "Analysis & Synthesis" 0 -1 1599816283106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816283137 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLK_50 audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLK_50 and destination clock: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 1 0 "Analysis & Synthesis" 0 -1 1599816283914 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLK_50 audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLK_50 and destination clock: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 1 0 "Analysis & Synthesis" 0 -1 1599816286254 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 1 0 "Analysis & Synthesis" 0 -1 1599816308272 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[1\]~52" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""} { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[1\]~52" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""} { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[2\]~52 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[2\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[2\]~52" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""} { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[1\]~54 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[1\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[1\]~54" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 1 0 "Analysis & Synthesis" 0 -1 1599816308401 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Top 24 " "Ignored 24 assignments for entity \"Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 1 0 "Analysis & Synthesis" 0 -1 1599816308695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.map.smsg " "Generated suppressed messages file D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816309363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599816313122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1599816313122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1599816314162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10994 " "Implemented 10994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10089 " "Implemented 10089 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_RAMS" "640 " "Implemented 640 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1599816314164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1599816314164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816314340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:25:14 2020 " "Processing ended: Fri Sep 11 17:25:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816314340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816314340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816314340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1599816314340 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 1 0 "Fitter" 0 -1 1599816318267 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 1 0 "Fitter" 0 -1 1599816318267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fake_mario EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fake_mario\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1599816318383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1599816318455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1599816318455 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318628 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318628 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 1 0 "Fitter" 0 -1 1599816318628 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318631 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 1 0 "Fitter" 0 -1 1599816318631 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318632 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 24 4675 0 0 " "Implementing clock multiplication of 24, clock division of 4675, and phase shift of 0 degrees (0 ps) for Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318632 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 1 0 "Fitter" 0 -1 1599816318632 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1599816319216 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1599816319247 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 1 0 "Fitter" 0 -1 1599816320035 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 1 0 "Fitter" 0 -1 1599816320075 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1599816320085 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 1 0 "Fitter" 0 -1 1599816321429 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 " "The input ports of the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and the PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 ARESET " "PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1599816322632 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 1 0 "Fitter" 0 -1 1599816322632 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 " "The input ports of the PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 ARESET " "PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1599816322632 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 1 0 "Fitter" 0 -1 1599816322632 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The parameters of the PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 48 " "The value of the parameter \"M\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 48" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 8000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 8000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 14764 " "The value of the parameter \"Min Lock Period\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 14764" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 31996 " "The value of the parameter \"Max Lock Period\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 31996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 1 0 "Fitter" 0 -1 1599816322648 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 1 0 "Fitter" 0 -1 1599816322695 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 1 0 "Fitter" 0 -1 1599816324030 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Fitter" 0 -1 1599816324103 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Fitter" 0 -1 1599816324134 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Fitter" 0 -1 1599816324150 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario_sdc.sdc " "Reading SDC File: 'fake_mario_sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 1 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 135 Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(135): Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 136 Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(136): Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 137 Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(137): Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 138 Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(138): Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 139 Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(139): Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 140 Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(140): Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 141 Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(141): Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 142 Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(142): Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 143 Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(143): Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 144 Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(144): Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 145 Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(145): Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 146 Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(146): Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 147 Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(147): Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 148 Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(148): Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 149 Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(149): Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 150 Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(150): Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 151 Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(151): Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 152 Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(152): Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 153 Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(153): Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 154 Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(154): Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 155 Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(155): Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 156 Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(156): Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 157 Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(157): Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 158 Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(158): Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 159 Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(159): Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 160 Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(160): Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 161 Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(161): Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 162 Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(162): Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 163 Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(163): Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 164 Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(164): Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 165 Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(165): Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 166 Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(166): Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 167 Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(167): Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 168 Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(168): Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 169 Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(169): Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 170 Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(170): Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 171 Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(171): Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 172 Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(172): Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 173 Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(173): Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 174 Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(174): Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 175 Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(175): Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 176 Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(176): Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 177 Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(177): Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 178 Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(178): Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 179 Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(179): Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 180 Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(180): Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 181 Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(181): Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 182 Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(182): Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 277 Positional argument: object_list targets with value \[get_ports \{KEY\[0\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(277): Positional argument: object_list targets with value \[get_ports \{KEY\[0\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 278 Positional argument: object_list targets with value \[get_ports \{KEY\[1\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(278): Positional argument: object_list targets with value \[get_ports \{KEY\[1\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 279 Positional argument: object_list targets with value \[get_ports \{KEY\[2\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(279): Positional argument: object_list targets with value \[get_ports \{KEY\[2\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 280 Positional argument: object_list targets with value \[get_ports \{KEY\[3\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(280): Positional argument: object_list targets with value \[get_ports \{KEY\[3\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 280 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 281 Positional argument: object_list targets with value \[get_ports \{SW\[0\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(281): Positional argument: object_list targets with value \[get_ports \{SW\[0\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 281 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 282 Positional argument: object_list targets with value \[get_ports \{SW\[1\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(282): Positional argument: object_list targets with value \[get_ports \{SW\[1\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 282 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 282 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 283 Positional argument: object_list targets with value \[get_ports \{SW\[2\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(283): Positional argument: object_list targets with value \[get_ports \{SW\[2\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 283 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 283 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 284 Positional argument: object_list targets with value \[get_ports \{SW\[3\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(284): Positional argument: object_list targets with value \[get_ports \{SW\[3\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 284 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 284 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 285 Positional argument: object_list targets with value \[get_ports \{SW\[4\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(285): Positional argument: object_list targets with value \[get_ports \{SW\[4\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 285 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 285 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 286 Positional argument: object_list targets with value \[get_ports \{SW\[5\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(286): Positional argument: object_list targets with value \[get_ports \{SW\[5\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 286 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 286 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 287 Positional argument: object_list targets with value \[get_ports \{SW\[6\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(287): Positional argument: object_list targets with value \[get_ports \{SW\[6\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 287 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 287 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 288 Positional argument: object_list targets with value \[get_ports \{SW\[7\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(288): Positional argument: object_list targets with value \[get_ports \{SW\[7\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 288 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 288 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 289 Positional argument: object_list targets with value \[get_ports \{SW\[8\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(289): Positional argument: object_list targets with value \[get_ports \{SW\[8\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 289 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 289 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 290 Positional argument: object_list targets with value \[get_ports \{SW\[9\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(290): Positional argument: object_list targets with value \[get_ports \{SW\[9\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 290 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 290 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 291 Positional argument: object_list targets with value \[get_ports \{SW\[10\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(291): Positional argument: object_list targets with value \[get_ports \{SW\[10\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 292 Positional argument: object_list targets with value \[get_ports \{SW\[11\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(292): Positional argument: object_list targets with value \[get_ports \{SW\[11\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 293 Positional argument: object_list targets with value \[get_ports \{SW\[12\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(293): Positional argument: object_list targets with value \[get_ports \{SW\[12\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 293 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 293 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 294 Positional argument: object_list targets with value \[get_ports \{SW\[13\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(294): Positional argument: object_list targets with value \[get_ports \{SW\[13\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 294 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 294 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 295 Positional argument: object_list targets with value \[get_ports \{SW\[14\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(295): Positional argument: object_list targets with value \[get_ports \{SW\[14\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 295 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 295 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 296 Positional argument: object_list targets with value \[get_ports \{SW\[15\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(296): Positional argument: object_list targets with value \[get_ports \{SW\[15\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 296 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 296 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 384 Positional argument: object_list targets with value \[get_ports \{OTG_INT\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(384): Positional argument: object_list targets with value \[get_ports \{OTG_INT\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_INT\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_INT\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 388 OTG_ADDR\[2\] port " "Ignored filter at fake_mario_sdc.sdc(388): OTG_ADDR\[2\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 388 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(388): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 389 OTG_ADDR\[3\] port " "Ignored filter at fake_mario_sdc.sdc(389): OTG_ADDR\[3\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 389 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(389): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 390 OTG_ADDR\[4\] port " "Ignored filter at fake_mario_sdc.sdc(390): OTG_ADDR\[4\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 390 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(390): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 391 OTG_ADDR\[5\] port " "Ignored filter at fake_mario_sdc.sdc(391): OTG_ADDR\[5\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 391 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(391): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 392 OTG_ADDR\[6\] port " "Ignored filter at fake_mario_sdc.sdc(392): OTG_ADDR\[6\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 392 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(392): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 393 OTG_ADDR\[7\] port " "Ignored filter at fake_mario_sdc.sdc(393): OTG_ADDR\[7\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 393 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(393): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 394 OTG_ADDR\[8\] port " "Ignored filter at fake_mario_sdc.sdc(394): OTG_ADDR\[8\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 394 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(394): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 395 OTG_ADDR\[9\] port " "Ignored filter at fake_mario_sdc.sdc(395): OTG_ADDR\[9\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 395 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(395): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 396 OTG_ADDR\[10\] port " "Ignored filter at fake_mario_sdc.sdc(396): OTG_ADDR\[10\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 396 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(396): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 397 OTG_ADDR\[11\] port " "Ignored filter at fake_mario_sdc.sdc(397): OTG_ADDR\[11\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 397 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(397): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 398 OTG_ADDR\[12\] port " "Ignored filter at fake_mario_sdc.sdc(398): OTG_ADDR\[12\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 398 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(398): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 399 OTG_ADDR\[13\] port " "Ignored filter at fake_mario_sdc.sdc(399): OTG_ADDR\[13\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 399 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(399): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 400 OTG_ADDR\[14\] port " "Ignored filter at fake_mario_sdc.sdc(400): OTG_ADDR\[14\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 400 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(400): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 401 OTG_ADDR\[15\] port " "Ignored filter at fake_mario_sdc.sdc(401): OTG_ADDR\[15\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 401 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(401): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816324259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1599816324259 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816324259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1599816324259 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[4\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[4\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816324259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1599816324259 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 0 332056 "%1!s!" 1 0 "Fitter" 0 -1 1599816324368 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "Fitter" 0 -1 1599816324368 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 1 0 "Fitter" 0 -1 1599816324368 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1599816324368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3) " "Automatically promoted node Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 26837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|DAC_LR_CLK  " "Automatically promoted node Audio_Top:audio_instance\|DAC_LR_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_LR_CLK~output " "Destination node DAC_LR_CLK~output" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK  " "Automatically promoted node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK~5 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK~5" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|Mux0~6 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|Mux0~6" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 14017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCLK~output " "Destination node SCLK~output" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag  " "Automatically promoted node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~0 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~0" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 16246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~1 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~1" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 16247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 2361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_rnw~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_rnw~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~0 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~0" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[0\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[0\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[2\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[2\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[1\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[1\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 2366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 14342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 1 0 "Fitter" 0 -1 1599816326721 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599816326737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599816326737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599816326753 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1599816326800 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 1 0 "Fitter" 0 -1 1599816326800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599816326800 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599816326815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599816326815 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599816326815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599816328304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599816328320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599816328320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599816328320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1599816328320 ""}  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1599816328320 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 driven by CLK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_50~inputclkctrl " "Input port INCLK\[0\] of node \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" is driven by CLK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_50~inputclkctrl" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 6 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1599816328648 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 1 0 "Fitter" 0 -1 1599816328648 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 1 0 "Fitter" 0 -1 1599816328648 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 1 0 "Fitter" 0 -1 1599816328664 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[0\] USB_clk~output " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"USB_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 1 0 "Fitter" 0 -1 1599816328664 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[1\] BCLK~output " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"BCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 1 0 "Fitter" 0 -1 1599816328664 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1599816330077 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1599816330077 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 1 0 "Fitter" 0 -1 1599816330108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1599816333957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1599816336730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1599816336908 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1599816368298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1599816368298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1599816370304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1599816383188 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1599816383188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1599816394165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 1 0 "Fitter" 0 -1 1599816394165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1599816394165 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.68 " "Total time spent on timing analysis during the Fitter is 9.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 1 0 "Fitter" 0 -1 1599816394571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1599816394712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1599816396086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1599816396102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1599816397305 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1599816400184 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1599816402128 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[0\] a permanently disabled " "Pin SRAM_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[0\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[1\] a permanently disabled " "Pin SRAM_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[1\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[2\] a permanently disabled " "Pin SRAM_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[2\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[3\] a permanently disabled " "Pin SRAM_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[3\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[4\] a permanently disabled " "Pin SRAM_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[4\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[5\] a permanently disabled " "Pin SRAM_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[5\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[6\] a permanently disabled " "Pin SRAM_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[6\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[7\] a permanently disabled " "Pin SRAM_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[7\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[8\] a permanently disabled " "Pin SRAM_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[8\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[9\] a permanently disabled " "Pin SRAM_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[9\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[10\] a permanently disabled " "Pin SRAM_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[10\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[11\] a permanently disabled " "Pin SRAM_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[11\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[12\] a permanently disabled " "Pin SRAM_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[12\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[13\] a permanently disabled " "Pin SRAM_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[13\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[14\] a permanently disabled " "Pin SRAM_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[14\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[15\] a permanently disabled " "Pin SRAM_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[15\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 1 0 "Fitter" 0 -1 1599816402285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.fit.smsg " "Generated suppressed messages file D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Fitter" 0 -1 1599816403193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 169 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6944 " "Peak virtual memory: 6944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816407327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:26:47 2020 " "Processing ended: Fri Sep 11 17:26:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816407327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816407327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816407327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1599816407327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1599816409072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816409072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:26:48 2020 " "Processing started: Fri Sep 11 17:26:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816409072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Assembler" 0 -1 1599816409072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fake_mario -c fake_mario " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fake_mario -c fake_mario" {  } {  } 0 0 "Command: %1!s!" 1 0 "Assembler" 0 -1 1599816409072 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 1 0 "Assembler" 0 -1 1599816414606 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 1 0 "Assembler" 0 -1 1599816414716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816415450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:26:55 2020 " "Processing ended: Fri Sep 11 17:26:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816415450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816415450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816415450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Assembler" 0 -1 1599816415450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1599816417100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816417100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:26:56 2020 " "Processing started: Fri Sep 11 17:26:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816417100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Timing Analyzer" 0 -1 1599816417100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fake_mario -c fake_mario " "Command: quartus_sta fake_mario -c fake_mario" {  } {  } 0 0 "Command: %1!s!" 1 0 "Timing Analyzer" 0 -1 1599816417100 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 1 0 "Timing Analyzer" 0 0 1599816417313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Top 24 " "Ignored 24 assignments for entity \"Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 1 0 "Timing Analyzer" 0 -1 1599816417921 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 1 0 "Timing Analyzer" 0 -1 1599816418535 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 1 0 "Timing Analyzer" 0 -1 1599816418535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816418583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816418583 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 1 0 "Timing Analyzer" 0 -1 1599816419567 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Timing Analyzer" 0 -1 1599816419645 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Timing Analyzer" 0 -1 1599816419676 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Timing Analyzer" 0 -1 1599816419676 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] CLK_50 " "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""}  } {  } 0 332056 "%1!s!" 1 0 "Timing Analyzer" 0 -1 1599816419817 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816419817 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "Timing Analyzer" 0 -1 1599816419817 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 1 0 "Timing Analyzer" 0 0 1599816419817 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 1 0 "Timing Analyzer" 0 0 1599816419926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.821 " "Worst-case setup slack is 45.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.821               0.000 altera_reserved_tck  " "   45.821               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816419957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816419973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.740 " "Worst-case recovery slack is 47.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.740               0.000 altera_reserved_tck  " "   47.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816419989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.404 " "Worst-case removal slack is 1.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.404               0.000 altera_reserved_tck  " "    1.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816419989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816420004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816420004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816420004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816420004 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.010 ns " "Worst Case Available Settling Time: 197.010 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""}  } {  } 0 332114 "%1!s!" 1 0 "Timing Analyzer" 0 -1 1599816420114 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 1 0 "Timing Analyzer" 0 0 1599816420129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Timing Analyzer" 0 -1 1599816420192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Timing Analyzer" 0 -1 1599816421752 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] CLK_50 " "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332056 "%1!s!" 1 0 "Timing Analyzer" 0 -1 1599816422389 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "Timing Analyzer" 0 -1 1599816422389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.339 " "Worst-case setup slack is 46.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.339               0.000 altera_reserved_tck  " "   46.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816422425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816422425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.029 " "Worst-case recovery slack is 48.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.029               0.000 altera_reserved_tck  " "   48.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816422441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.290 " "Worst-case removal slack is 1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.290               0.000 altera_reserved_tck  " "    1.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816422441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.565 " "Worst-case minimum pulse width slack is 49.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565               0.000 altera_reserved_tck  " "   49.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816422457 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.293 ns " "Worst Case Available Settling Time: 197.293 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""}  } {  } 0 332114 "%1!s!" 1 0 "Timing Analyzer" 0 -1 1599816422535 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 1 0 "Timing Analyzer" 0 0 1599816422550 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] CLK_50 " "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332056 "%1!s!" 1 0 "Timing Analyzer" 0 -1 1599816422927 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "Timing Analyzer" 0 -1 1599816422927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.126 " "Worst-case setup slack is 48.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.126               0.000 altera_reserved_tck  " "   48.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816422948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816422964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.060 " "Worst-case recovery slack is 49.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.060               0.000 altera_reserved_tck  " "   49.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816422964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.676 " "Worst-case removal slack is 0.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 altera_reserved_tck  " "    0.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816422980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.474 " "Worst-case minimum pulse width slack is 49.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.474               0.000 altera_reserved_tck  " "   49.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1599816422995 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.583 ns " "Worst Case Available Settling Time: 198.583 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""}  } {  } 0 332114 "%1!s!" 1 0 "Timing Analyzer" 0 -1 1599816423073 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Timing Analyzer" 0 -1 1599816423728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Timing Analyzer" 0 -1 1599816423728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 68 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5122 " "Peak virtual memory: 5122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816424118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:27:04 2020 " "Processing ended: Fri Sep 11 17:27:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816424118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816424118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816424118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Timing Analyzer" 0 -1 1599816424118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599816201959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816201974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:23:21 2020 " "Processing started: Fri Sep 11 17:23:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816201974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816201974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fake_mario -c fake_mario " "Command: quartus_map --read_settings_files=on --write_settings_files=off fake_mario -c fake_mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816201974 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1599816203052 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1599816203052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/usb_clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/usb_clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL " "Found entity 1: USB_Clock_PLL" {  } { { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/top.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Top " "Found entity 1: Audio_Top" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/i2c_protocol.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/i2c_protocol.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Protocol " "Found entity 1: I2C_Protocol" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/five_centimeters_per_second_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/five_centimeters_per_second_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Five_Centimeters_Per_Second_ROM " "Found entity 1: Five_Centimeters_Per_Second_ROM" {  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deathinfo.sv 1 1 " "Found 1 design units, including 1 entities, in source file deathinfo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deathinfo " "Found entity 1: deathinfo" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm.sv 8 8 " "Found 8 design units, including 8 entities, in source file ocm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "2 color2ROM " "Found entity 2: color2ROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "3 mario_runrROM " "Found entity 3: mario_runrROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "4 mario_runlROM " "Found entity 4: mario_runlROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "5 mario_standrROM " "Found entity 5: mario_standrROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "6 mario_standlROM " "Found entity 6: mario_standlROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "7 mario_jumprROM " "Found entity 7: mario_jumprROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""} { "Info" "ISGN_ENTITY_NAME" "8 mario_jumplROM " "Found entity 8: mario_jumplROM" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/fake_mario.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/fake_mario.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario " "Found entity 1: fake_mario" {  } { { "fake_mario/synthesis/fake_mario.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_irq_mapper " "Found entity 1: fake_mario_irq_mapper" {  } { { "fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0 " "Found entity 1: fake_mario_mm_interconnect_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_avalon_st_adapter " "Found entity 1: fake_mario_mm_interconnect_0_avalon_st_adapter" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_mux_001 " "Found entity 1: fake_mario_mm_interconnect_0_rsp_mux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213399 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_mux " "Found entity 1: fake_mario_mm_interconnect_0_rsp_mux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_demux_001 " "Found entity 1: fake_mario_mm_interconnect_0_rsp_demux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_rsp_demux " "Found entity 1: fake_mario_mm_interconnect_0_rsp_demux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_mux_001 " "Found entity 1: fake_mario_mm_interconnect_0_cmd_mux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_mux " "Found entity 1: fake_mario_mm_interconnect_0_cmd_mux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_demux_001 " "Found entity 1: fake_mario_mm_interconnect_0_cmd_demux_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_cmd_demux " "Found entity 1: fake_mario_mm_interconnect_0_cmd_demux" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_003_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_003_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213418 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router_003 " "Found entity 2: fake_mario_mm_interconnect_0_router_003" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_002_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_002_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213421 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router_002 " "Found entity 2: fake_mario_mm_interconnect_0_router_002" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_001_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_001_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213424 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router_001 " "Found entity 2: fake_mario_mm_interconnect_0_router_001" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fake_mario_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fake_mario_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fake_mario_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_mm_interconnect_0_router_default_decode " "Found entity 1: fake_mario_mm_interconnect_0_router_default_decode" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213427 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_mm_interconnect_0_router " "Found entity 2: fake_mario_mm_interconnect_0_router" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fake_mario/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_sysid_qsys_0 " "Found entity 1: fake_mario_sysid_qsys_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_sdram_pll_dffpipe_l2c " "Found entity 1: fake_mario_sdram_pll_dffpipe_l2c" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_sdram_pll_stdsync_sv6 " "Found entity 2: fake_mario_sdram_pll_stdsync_sv6" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""} { "Info" "ISGN_ENTITY_NAME" "3 fake_mario_sdram_pll_altpll_lqa2 " "Found entity 3: fake_mario_sdram_pll_altpll_lqa2" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""} { "Info" "ISGN_ENTITY_NAME" "4 fake_mario_sdram_pll " "Found entity 4: fake_mario_sdram_pll" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file fake_mario/synthesis/submodules/fake_mario_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_sdram_input_efifo_module " "Found entity 1: fake_mario_sdram_input_efifo_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213454 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_sdram " "Found entity 2: fake_mario_sdram" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_position.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_position " "Found entity 1: fake_mario_position" {  } { { "fake_mario/synthesis/submodules/fake_mario_position.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_position.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_otg_hpi_data " "Found entity 1: fake_mario_otg_hpi_data" {  } { { "fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_otg_hpi_cs " "Found entity 1: fake_mario_otg_hpi_cs" {  } { { "fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_otg_hpi_address " "Found entity 1: fake_mario_otg_hpi_address" {  } { { "fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_onchip_memory2_0 " "Found entity 1: fake_mario_onchip_memory2_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0 " "Found entity 1: fake_mario_nios2_gen2_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: fake_mario_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: fake_mario_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "3 fake_mario_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: fake_mario_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "4 fake_mario_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: fake_mario_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "5 fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "6 fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "7 fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "8 fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "9 fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "10 fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "11 fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "12 fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "13 fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "14 fake_mario_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: fake_mario_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "15 fake_mario_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: fake_mario_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "16 fake_mario_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: fake_mario_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "17 fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "18 fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "19 fake_mario_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: fake_mario_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "20 fake_mario_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: fake_mario_nios2_gen2_0_cpu_nios2_oci" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""} { "Info" "ISGN_ENTITY_NAME" "21 fake_mario_nios2_gen2_0_cpu " "Found entity 21: fake_mario_nios2_gen2_0_cpu" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: fake_mario_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_nios2_gen2_0_cpu_test_bench " "Found entity 1: fake_mario_nios2_gen2_0_cpu_test_bench" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_keycode " "Found entity 1: fake_mario_keycode" {  } { { "fake_mario/synthesis/submodules/fake_mario_keycode.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_key.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_key " "Found entity 1: fake_mario_key" {  } { { "fake_mario/synthesis/submodules/fake_mario_key.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_jtag_uart_0_sim_scfifo_w " "Found entity 1: fake_mario_jtag_uart_0_sim_scfifo_w" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "2 fake_mario_jtag_uart_0_scfifo_w " "Found entity 2: fake_mario_jtag_uart_0_scfifo_w" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "3 fake_mario_jtag_uart_0_sim_scfifo_r " "Found entity 3: fake_mario_jtag_uart_0_sim_scfifo_r" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "4 fake_mario_jtag_uart_0_scfifo_r " "Found entity 4: fake_mario_jtag_uart_0_scfifo_r" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""} { "Info" "ISGN_ENTITY_NAME" "5 fake_mario_jtag_uart_0 " "Found entity 5: fake_mario_jtag_uart_0" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario/synthesis/submodules/fake_mario_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario/synthesis/submodules/fake_mario_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_interface " "Found entity 1: fake_mario_interface" {  } { { "fake_mario/synthesis/submodules/fake_mario_interface.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213515 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex_driver.sv(23) " "Verilog HDL warning at hex_driver.sv(23): extended using \"x\" or \"z\"" {  } { { "hex_driver.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/hex_driver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1599816213517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hex_driver.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/hex_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 Hex0 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX0\" differs only in case from object \"Hex0\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 Hex1 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX1\" differs only in case from object \"Hex1\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 Hex2 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX2\" differs only in case from object \"Hex2\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 Hex3 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX3\" differs only in case from object \"Hex3\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 Hex4 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX4\" differs only in case from object \"Hex4\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 Hex5 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX5\" differs only in case from object \"Hex5\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 Hex6 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX6\" differs only in case from object \"Hex6\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 Hex7 fake_mario_top.sv(13) " "Verilog HDL Declaration information at fake_mario_top.sv(13): object \"HEX7\" differs only in case from object \"Hex7\" in the same scope" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599816213520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_mario_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fake_mario_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fake_mario_top " "Found entity 1: fake_mario_top" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_engine " "Found entity 1: draw_engine" {  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm_brick.sv 6 6 " "Found 6 design units, including 6 entities, in source file ocm_brick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brick_groundROM " "Found entity 1: brick_groundROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "2 spineROM " "Found entity 2: spineROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "3 spine_moveROM " "Found entity 3: spine_moveROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "4 save_pointROM " "Found entity 4: save_pointROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "5 save_point2ROM " "Found entity 5: save_point2ROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""} { "Info" "ISGN_ENTITY_NAME" "6 arrow_rightROM " "Found entity 6: arrow_rightROM" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brick_draw_engine.sv 3 3 " "Found 3 design units, including 3 entities, in source file brick_draw_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 level1_draw_engine " "Found entity 1: level1_draw_engine" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213535 ""} { "Info" "ISGN_ENTITY_NAME" "2 level2_draw_engine " "Found entity 2: level2_draw_engine" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213535 ""} { "Info" "ISGN_ENTITY_NAME" "3 level0_draw_engine " "Found entity 3: level0_draw_engine" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spine_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file spine_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spine_move " "Found entity 1: spine_move" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startinfo.sv 1 1 " "Found 1 design units, including 1 entities, in source file startinfo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startinfo " "Found entity 1: startinfo" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816213540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816213540 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(318) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(318): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599816213565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(328) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(328): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599816213565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(338) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(338): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599816213565 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "fake_mario_sdram.v(682) " "Verilog HDL or VHDL warning at fake_mario_sdram.v(682): conditional expression evaluates to a constant" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1599816213567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fake_mario_top " "Elaborating entity \"fake_mario_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599816213777 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..3\] fake_mario_top.sv(10) " "Output port \"LEDR\[15..3\]\" at fake_mario_top.sv(10) has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599816213789 "|fake_mario_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Hex0\"" {  } { { "fake_mario_top.sv" "Hex0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816213847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Top Audio_Top:audio_instance " "Elaborating entity \"Audio_Top\" for hierarchy \"Audio_Top:audio_instance\"" {  } { { "fake_mario_top.sv" "audio_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816213869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Top.v(26) " "Verilog HDL assignment warning at Top.v(26): truncated value with size 32 to match size of target (1)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213870 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Top.v(56) " "Verilog HDL assignment warning at Top.v(56): truncated value with size 32 to match size of target (18)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213871 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Top.v(66) " "Verilog HDL assignment warning at Top.v(66): truncated value with size 32 to match size of target (4)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213871 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Top.v(75) " "Verilog HDL assignment warning at Top.v(75): truncated value with size 32 to match size of target (5)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213871 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Top.v(122) " "Verilog HDL assignment warning at Top.v(122): truncated value with size 32 to match size of target (4)" {  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213872 "|fake_mario_top|Audio_Top:audio_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Protocol Audio_Top:audio_instance\|I2C_Protocol:I2C " "Elaborating entity \"I2C_Protocol\" for hierarchy \"Audio_Top:audio_instance\|I2C_Protocol:I2C\"" {  } { { "Audio/Top.v" "I2C" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816213895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 I2C_Protocol.v(36) " "Verilog HDL assignment warning at I2C_Protocol.v(36): truncated value with size 32 to match size of target (14)" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213896 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 I2C_Protocol.v(50) " "Verilog HDL assignment warning at I2C_Protocol.v(50): truncated value with size 32 to match size of target (5)" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816213896 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Clock_PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst " "Elaborating entity \"USB_Clock_PLL\" for hierarchy \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\"" {  } { { "Audio/Top.v" "USB_Clock_PLL_inst" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816213923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\"" {  } { { "Audio/USB_Clock_PLL.v" "altpll_component" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\"" {  } { { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1562500 " "Parameter \"clk1_divide_by\" = \"1562500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8021 " "Parameter \"clk1_multiply_by\" = \"8021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=USB_Clock_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=USB_Clock_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214141 ""}  } { { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816214141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/usb_clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/usb_clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 USB_Clock_PLL_altpll " "Found entity 1: USB_Clock_PLL_altpll" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816214225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816214225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_Clock_PLL_altpll Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated " "Elaborating entity \"USB_Clock_PLL_altpll\" for hierarchy \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Five_Centimeters_Per_Second_ROM Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst " "Elaborating entity \"Five_Centimeters_Per_Second_ROM\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\"" {  } { { "Audio/Top.v" "Five_Centimeters_Per_Second_ROM_inst" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "altsyncram_component" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Super_Mario_Audio_ROM.mif " "Parameter \"init_file\" = \"Super_Mario_Audio_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 214198 " "Parameter \"numwords_a\" = \"214198\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816214429 ""}  } { { "Audio/Five_Centimeters_Per_Second_ROM.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Five_Centimeters_Per_Second_ROM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816214429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8e1 " "Found entity 1: altsyncram_r8e1" {  } { { "db/altsyncram_r8e1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_r8e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816214535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816214535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8e1 Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated " "Elaborating entity \"altsyncram_r8e1\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816214536 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 214198 0 1 1 " "1 out of 214198 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "0 " "Memory Initialization File Address 0 is not initialized" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1599816215356 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Super_Mario_Audio_ROM.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1599816215356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eua " "Found entity 1: decode_eua" {  } { { "db/decode_eua.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/decode_eua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816217249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816217249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_eua Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|decode_eua:rden_decode " "Elaborating entity \"decode_eua\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|decode_eua:rden_decode\"" {  } { { "db/altsyncram_r8e1.tdf" "rden_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_r8e1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816217250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqb " "Found entity 1: mux_dqb" {  } { { "db/mux_dqb.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/mux_dqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816217324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816217324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dqb Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|mux_dqb:mux2 " "Elaborating entity \"mux_dqb\" for hierarchy \"Audio_Top:audio_instance\|Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_r8e1:auto_generated\|mux_dqb:mux2\"" {  } { { "db/altsyncram_r8e1.tdf" "mux2" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_r8e1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816217326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "fake_mario_top.sv" "vga_clk_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816218508 ""}  } { { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816218508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816218557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816218557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "fake_mario_top.sv" "vga_controller_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM colorROM:color_mapper " "Elaborating entity \"colorROM\" for hierarchy \"colorROM:color_mapper\"" {  } { { "fake_mario_top.sv" "color_mapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218598 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 14 OCM.sv(12) " "Verilog HDL warning at OCM.sv(12): number of words (16) in memory file does not match the number of elements in the address range \[0:14\]" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1599816218599 "|fake_mario_top|colorROM:color_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(8) " "Net \"mem.data_a\" at OCM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218604 "|fake_mario_top|colorROM:color_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(8) " "Net \"mem.waddr_a\" at OCM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218604 "|fake_mario_top|colorROM:color_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(8) " "Net \"mem.we_a\" at OCM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218604 "|fake_mario_top|colorROM:color_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color2ROM color2ROM:color2_mapper " "Elaborating entity \"color2ROM\" for hierarchy \"color2ROM:color2_mapper\"" {  } { { "fake_mario_top.sv" "color2_mapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218626 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 9 OCM.sv(33) " "Verilog HDL warning at OCM.sv(33): number of words (16) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1599816218627 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(29) " "Net \"mem.data_a\" at OCM.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218633 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(29) " "Net \"mem.waddr_a\" at OCM.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218633 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(29) " "Net \"mem.we_a\" at OCM.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218633 "|fake_mario_top|color2ROM:color2_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_engine draw_engine:draw_engine_instance " "Elaborating entity \"draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\"" {  } { { "fake_mario_top.sv" "draw_engine_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 draw_engine.sv(95) " "Verilog HDL assignment warning at draw_engine.sv(95): truncated value with size 32 to match size of target (13)" {  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218696 "|fake_mario_top|draw_engine:draw_engine_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_runrROM draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance " "Elaborating entity \"mario_runrROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\"" {  } { { "draw_engine.sv" "mario_runr_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218723 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(51) " "Net \"mem.data_a\" at OCM.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218731 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runrROM:mario_runr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(51) " "Net \"mem.waddr_a\" at OCM.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218731 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runrROM:mario_runr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(51) " "Net \"mem.we_a\" at OCM.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218731 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runrROM:mario_runr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_runlROM draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance " "Elaborating entity \"mario_runlROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\"" {  } { { "draw_engine.sv" "mario_runl_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218751 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(72) " "Net \"mem.data_a\" at OCM.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218759 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runlROM:mario_runl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(72) " "Net \"mem.waddr_a\" at OCM.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218759 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runlROM:mario_runl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(72) " "Net \"mem.we_a\" at OCM.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218759 "|fake_mario_top|draw_engine:draw_engine_instance|mario_runlROM:mario_runl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_standrROM draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance " "Elaborating entity \"mario_standrROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\"" {  } { { "draw_engine.sv" "mario_standr_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218779 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(94) " "Net \"mem.data_a\" at OCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218786 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standrROM:mario_standr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(94) " "Net \"mem.waddr_a\" at OCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218786 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standrROM:mario_standr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(94) " "Net \"mem.we_a\" at OCM.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218786 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standrROM:mario_standr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_standlROM draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance " "Elaborating entity \"mario_standlROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\"" {  } { { "draw_engine.sv" "mario_standl_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218806 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(116) " "Net \"mem.data_a\" at OCM.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218814 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standlROM:mario_standl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(116) " "Net \"mem.waddr_a\" at OCM.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218814 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standlROM:mario_standl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(116) " "Net \"mem.we_a\" at OCM.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218814 "|fake_mario_top|draw_engine:draw_engine_instance|mario_standlROM:mario_standl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_jumprROM draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance " "Elaborating entity \"mario_jumprROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\"" {  } { { "draw_engine.sv" "mario_jumpr_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218833 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(138) " "Net \"mem.data_a\" at OCM.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218841 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumprROM:mario_jumpr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(138) " "Net \"mem.waddr_a\" at OCM.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218842 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumprROM:mario_jumpr_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(138) " "Net \"mem.we_a\" at OCM.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218842 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumprROM:mario_jumpr_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_jumplROM draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance " "Elaborating entity \"mario_jumplROM\" for hierarchy \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\"" {  } { { "draw_engine.sv" "mario_jumpl_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218861 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM.sv(160) " "Net \"mem.data_a\" at OCM.sv(160) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218868 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumplROM:mario_jumpl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM.sv(160) " "Net \"mem.waddr_a\" at OCM.sv(160) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218868 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumplROM:mario_jumpl_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM.sv(160) " "Net \"mem.we_a\" at OCM.sv(160) has no driver or initial value, using a default initial value '0'" {  } { { "OCM.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816218868 "|fake_mario_top|draw_engine:draw_engine_instance|mario_jumplROM:mario_jumpl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level0_draw_engine draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance " "Elaborating entity \"level0_draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\"" {  } { { "draw_engine.sv" "level0_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218887 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRICK brick_draw_engine.sv(245) " "Verilog HDL or VHDL warning at brick_draw_engine.sv(245): object \"BRICK\" assigned a value but never read" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599816218888 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startinfo draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance " "Elaborating entity \"startinfo\" for hierarchy \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\"" {  } { { "brick_draw_engine.sv" "start_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(88) " "Verilog HDL assignment warning at startinfo.sv(88): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218923 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(97) " "Verilog HDL assignment warning at startinfo.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218923 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(105) " "Verilog HDL assignment warning at startinfo.sv(105): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(113) " "Verilog HDL assignment warning at startinfo.sv(113): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(121) " "Verilog HDL assignment warning at startinfo.sv(121): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(129) " "Verilog HDL assignment warning at startinfo.sv(129): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218924 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(138) " "Verilog HDL assignment warning at startinfo.sv(138): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(146) " "Verilog HDL assignment warning at startinfo.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(155) " "Verilog HDL assignment warning at startinfo.sv(155): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(163) " "Verilog HDL assignment warning at startinfo.sv(163): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218925 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(171) " "Verilog HDL assignment warning at startinfo.sv(171): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(180) " "Verilog HDL assignment warning at startinfo.sv(180): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(188) " "Verilog HDL assignment warning at startinfo.sv(188): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(196) " "Verilog HDL assignment warning at startinfo.sv(196): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218926 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(204) " "Verilog HDL assignment warning at startinfo.sv(204): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(213) " "Verilog HDL assignment warning at startinfo.sv(213): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(221) " "Verilog HDL assignment warning at startinfo.sv(221): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(229) " "Verilog HDL assignment warning at startinfo.sv(229): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(237) " "Verilog HDL assignment warning at startinfo.sv(237): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218927 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(245) " "Verilog HDL assignment warning at startinfo.sv(245): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(255) " "Verilog HDL assignment warning at startinfo.sv(255): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(263) " "Verilog HDL assignment warning at startinfo.sv(263): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(271) " "Verilog HDL assignment warning at startinfo.sv(271): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(279) " "Verilog HDL assignment warning at startinfo.sv(279): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218928 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(287) " "Verilog HDL assignment warning at startinfo.sv(287): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(296) " "Verilog HDL assignment warning at startinfo.sv(296): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(304) " "Verilog HDL assignment warning at startinfo.sv(304): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(312) " "Verilog HDL assignment warning at startinfo.sv(312): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218929 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(320) " "Verilog HDL assignment warning at startinfo.sv(320): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(328) " "Verilog HDL assignment warning at startinfo.sv(328): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(337) " "Verilog HDL assignment warning at startinfo.sv(337): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(345) " "Verilog HDL assignment warning at startinfo.sv(345): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(354) " "Verilog HDL assignment warning at startinfo.sv(354): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218930 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(362) " "Verilog HDL assignment warning at startinfo.sv(362): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(370) " "Verilog HDL assignment warning at startinfo.sv(370): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(378) " "Verilog HDL assignment warning at startinfo.sv(378): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startinfo.sv(386) " "Verilog HDL assignment warning at startinfo.sv(386): truncated value with size 32 to match size of target (11)" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816218931 "|fake_mario_top|draw_engine:draw_engine_instance|level0_draw_engine:level0_instance|startinfo:start_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|font_rom:font_instance " "Elaborating entity \"font_rom\" for hierarchy \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|font_rom:font_instance\"" {  } { { "startinfo.sv" "font_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816218994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1_draw_engine draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance " "Elaborating entity \"level1_draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\"" {  } { { "draw_engine.sv" "level1_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(72) " "Verilog HDL assignment warning at brick_draw_engine.sv(72): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(73) " "Verilog HDL assignment warning at brick_draw_engine.sv(73): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(74) " "Verilog HDL assignment warning at brick_draw_engine.sv(74): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(75) " "Verilog HDL assignment warning at brick_draw_engine.sv(75): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219084 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brick_groundROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance " "Elaborating entity \"brick_groundROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\"" {  } { { "brick_draw_engine.sv" "brick_ground_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219119 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(9) " "Net \"mem.data_a\" at OCM_brick.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219127 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|brick_groundROM:brick_ground_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(9) " "Net \"mem.waddr_a\" at OCM_brick.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219127 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|brick_groundROM:brick_ground_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(9) " "Net \"mem.we_a\" at OCM_brick.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219127 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|brick_groundROM:brick_ground_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spineROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance " "Elaborating entity \"spineROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\"" {  } { { "brick_draw_engine.sv" "spine_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219146 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(31) " "Net \"mem.data_a\" at OCM_brick.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219152 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|spineROM:spine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(31) " "Net \"mem.waddr_a\" at OCM_brick.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219153 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|spineROM:spine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(31) " "Net \"mem.we_a\" at OCM_brick.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219153 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|spineROM:spine_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save_pointROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance " "Elaborating entity \"save_pointROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\"" {  } { { "brick_draw_engine.sv" "save_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219172 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(75) " "Net \"mem.data_a\" at OCM_brick.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219179 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_pointROM:save_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(75) " "Net \"mem.waddr_a\" at OCM_brick.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219179 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_pointROM:save_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(75) " "Net \"mem.we_a\" at OCM_brick.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219179 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_pointROM:save_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "save_point2ROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance " "Elaborating entity \"save_point2ROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\"" {  } { { "brick_draw_engine.sv" "save2_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219203 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(97) " "Net \"mem.data_a\" at OCM_brick.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219211 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_point2ROM:save2_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(97) " "Net \"mem.waddr_a\" at OCM_brick.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219211 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_point2ROM:save2_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(97) " "Net \"mem.we_a\" at OCM_brick.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219211 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|save_point2ROM:save2_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arrow_rightROM draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance " "Elaborating entity \"arrow_rightROM\" for hierarchy \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\"" {  } { { "brick_draw_engine.sv" "arrow_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219231 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(119) " "Net \"mem.data_a\" at OCM_brick.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219240 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|arrow_rightROM:arrow_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(119) " "Net \"mem.waddr_a\" at OCM_brick.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219240 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|arrow_rightROM:arrow_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(119) " "Net \"mem.we_a\" at OCM_brick.sv(119) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 119 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219240 "|fake_mario_top|draw_engine:draw_engine_instance|level1_draw_engine:level1_instance|arrow_rightROM:arrow_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level2_draw_engine draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance " "Elaborating entity \"level2_draw_engine\" for hierarchy \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\"" {  } { { "draw_engine.sv" "level2_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(179) " "Verilog HDL assignment warning at brick_draw_engine.sv(179): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219264 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(180) " "Verilog HDL assignment warning at brick_draw_engine.sv(180): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219264 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 brick_draw_engine.sv(181) " "Verilog HDL assignment warning at brick_draw_engine.sv(181): truncated value with size 32 to match size of target (13)" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219264 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spine_moveROM draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance " "Elaborating entity \"spine_moveROM\" for hierarchy \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\"" {  } { { "brick_draw_engine.sv" "movespine_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219314 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 OCM_brick.sv(53) " "Net \"mem.data_a\" at OCM_brick.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219321 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_moveROM:movespine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 OCM_brick.sv(53) " "Net \"mem.waddr_a\" at OCM_brick.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219321 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_moveROM:movespine_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 OCM_brick.sv(53) " "Net \"mem.we_a\" at OCM_brick.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "OCM_brick.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM_brick.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599816219321 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_moveROM:movespine_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spine_move draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_move:spine_move_instance " "Elaborating entity \"spine_move\" for hierarchy \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_move:spine_move_instance\"" {  } { { "brick_draw_engine.sv" "spine_move_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spine_move.sv(42) " "Verilog HDL assignment warning at spine_move.sv(42): truncated value with size 32 to match size of target (10)" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219361 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_move:spine_move_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spine_move.sv(60) " "Verilog HDL assignment warning at spine_move.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219361 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_move:spine_move_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spine_move.sv(51) " "Verilog HDL Case Statement information at spine_move.sv(51): all case item expressions in this case statement are onehot" {  } { { "spine_move.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/spine_move.sv" 51 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599816219361 "|fake_mario_top|draw_engine:draw_engine_instance|level2_draw_engine:level2_instance|spine_move:spine_move_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deathinfo draw_engine:draw_engine_instance\|deathinfo:death_instance " "Elaborating entity \"deathinfo\" for hierarchy \"draw_engine:draw_engine_instance\|deathinfo:death_instance\"" {  } { { "draw_engine.sv" "death_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(61) " "Verilog HDL assignment warning at deathinfo.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219393 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(69) " "Verilog HDL assignment warning at deathinfo.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219393 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(77) " "Verilog HDL assignment warning at deathinfo.sv(77): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219393 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(85) " "Verilog HDL assignment warning at deathinfo.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(93) " "Verilog HDL assignment warning at deathinfo.sv(93): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(101) " "Verilog HDL assignment warning at deathinfo.sv(101): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(109) " "Verilog HDL assignment warning at deathinfo.sv(109): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(117) " "Verilog HDL assignment warning at deathinfo.sv(117): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219394 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(127) " "Verilog HDL assignment warning at deathinfo.sv(127): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(135) " "Verilog HDL assignment warning at deathinfo.sv(135): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(143) " "Verilog HDL assignment warning at deathinfo.sv(143): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(151) " "Verilog HDL assignment warning at deathinfo.sv(151): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219395 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(159) " "Verilog HDL assignment warning at deathinfo.sv(159): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(168) " "Verilog HDL assignment warning at deathinfo.sv(168): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(177) " "Verilog HDL assignment warning at deathinfo.sv(177): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(185) " "Verilog HDL assignment warning at deathinfo.sv(185): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219396 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(194) " "Verilog HDL assignment warning at deathinfo.sv(194): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(202) " "Verilog HDL assignment warning at deathinfo.sv(202): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(210) " "Verilog HDL assignment warning at deathinfo.sv(210): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(218) " "Verilog HDL assignment warning at deathinfo.sv(218): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219397 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deathinfo.sv(226) " "Verilog HDL assignment warning at deathinfo.sv(226): truncated value with size 32 to match size of target (11)" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599816219398 "|fake_mario_top|draw_engine:draw_engine_instance|deathinfo:death_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_instance " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_instance\"" {  } { { "fake_mario_top.sv" "hpi_io_instance" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario fake_mario:fake_mario_soc " "Elaborating entity \"fake_mario\" for hierarchy \"fake_mario:fake_mario_soc\"" {  } { { "fake_mario_top.sv" "fake_mario_soc" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_interface fake_mario:fake_mario_soc\|fake_mario_interface:interface_inst " "Elaborating entity \"fake_mario_interface\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_interface:interface_inst\"" {  } { { "fake_mario/synthesis/fake_mario.v" "interface_inst" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_jtag_uart_0 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"fake_mario_jtag_uart_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "jtag_uart_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_jtag_uart_0_scfifo_w fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w " "Elaborating entity \"fake_mario_jtag_uart_0_scfifo_w\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "the_fake_mario_jtag_uart_0_scfifo_w" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "wfifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816219840 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816219840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816219892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816219892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816219920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816219920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816219949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816219949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816219951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816220007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816220007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816220065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816220065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816220122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816220122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_w:the_fake_mario_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_jtag_uart_0_scfifo_r fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_r:the_fake_mario_jtag_uart_0_scfifo_r " "Elaborating entity \"fake_mario_jtag_uart_0_scfifo_r\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|fake_mario_jtag_uart_0_scfifo_r:the_fake_mario_jtag_uart_0_scfifo_r\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "the_fake_mario_jtag_uart_0_scfifo_r" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "fake_mario_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816220520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816220520 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816220520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fake_mario_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_key fake_mario:fake_mario_soc\|fake_mario_key:key " "Elaborating entity \"fake_mario_key\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_key:key\"" {  } { { "fake_mario/synthesis/fake_mario.v" "key" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_keycode fake_mario:fake_mario_soc\|fake_mario_keycode:keycode " "Elaborating entity \"fake_mario_keycode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_keycode:keycode\"" {  } { { "fake_mario/synthesis/fake_mario.v" "keycode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0 fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"fake_mario_nios2_gen2_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "nios2_gen2_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" "cpu" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_test_bench fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_test_bench:the_fake_mario_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_test_bench\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_test_bench:the_fake_mario_nios2_gen2_0_cpu_test_bench\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_test_bench" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_register_bank_a_module fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816221998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816221998 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816221998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816222047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816222047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_a_module:fake_mario_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_register_bank_b_module fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_b_module:fake_mario_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_register_bank_b_module:fake_mario_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_debug fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222245 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816222245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_break fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_break:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_break:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\|fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode:fake_mario_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_dtrace\|fake_mario_nios2_gen2_0_cpu_nios2_oci_td_mode:fake_mario_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo\|fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_pib fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_pib:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_pib:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_oci_im fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_im:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_im:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg:the_fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg:the_fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_nios2_ocimem fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "fake_mario_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816222767 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816222767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816222820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816222820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_ocimem:the_fake_mario_nios2_gen2_0_cpu_nios2_ocimem\|fake_mario_nios2_gen2_0_cpu_ociram_sp_ram_module:fake_mario_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_debug_slave_tck fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_tck:the_fake_mario_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_tck:the_fake_mario_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fake_mario_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk:the_fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk:the_fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_fake_mario_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816222973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "fake_mario_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223091 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816223091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223099 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper:the_fake_mario_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:fake_mario_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_onchip_memory2_0 fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"fake_mario_onchip_memory2_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "onchip_memory2_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fake_mario_onchip_memory2_0.hex " "Parameter \"init_file\" = \"fake_mario_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816223268 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816223268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2h1 " "Found entity 1: altsyncram_v2h1" {  } { { "db/altsyncram_v2h1.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_v2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816223320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816223320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2h1 fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v2h1:auto_generated " "Elaborating entity \"altsyncram_v2h1\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_otg_hpi_address fake_mario:fake_mario_soc\|fake_mario_otg_hpi_address:otg_hpi_address " "Elaborating entity \"fake_mario_otg_hpi_address\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_otg_hpi_address:otg_hpi_address\"" {  } { { "fake_mario/synthesis/fake_mario.v" "otg_hpi_address" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_otg_hpi_cs fake_mario:fake_mario_soc\|fake_mario_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"fake_mario_otg_hpi_cs\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_otg_hpi_cs:otg_hpi_cs\"" {  } { { "fake_mario/synthesis/fake_mario.v" "otg_hpi_cs" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_otg_hpi_data fake_mario:fake_mario_soc\|fake_mario_otg_hpi_data:otg_hpi_data " "Elaborating entity \"fake_mario_otg_hpi_data\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_otg_hpi_data:otg_hpi_data\"" {  } { { "fake_mario/synthesis/fake_mario.v" "otg_hpi_data" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_position fake_mario:fake_mario_soc\|fake_mario_position:position " "Elaborating entity \"fake_mario_position\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_position:position\"" {  } { { "fake_mario/synthesis/fake_mario.v" "position" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram fake_mario:fake_mario_soc\|fake_mario_sdram:sdram " "Elaborating entity \"fake_mario_sdram\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\"" {  } { { "fake_mario/synthesis/fake_mario.v" "sdram" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_input_efifo_module fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|fake_mario_sdram_input_efifo_module:the_fake_mario_sdram_input_efifo_module " "Elaborating entity \"fake_mario_sdram_input_efifo_module\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|fake_mario_sdram_input_efifo_module:the_fake_mario_sdram_input_efifo_module\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "the_fake_mario_sdram_input_efifo_module" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll " "Elaborating entity \"fake_mario_sdram_pll\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\"" {  } { { "fake_mario/synthesis/fake_mario.v" "sdram_pll" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll_stdsync_sv6 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"fake_mario_sdram_pll_stdsync_sv6\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "stdsync2" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll_dffpipe_l2c fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2\|fake_mario_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"fake_mario_sdram_pll_dffpipe_l2c\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_stdsync_sv6:stdsync2\|fake_mario_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "dffpipe3" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sdram_pll_altpll_lqa2 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"fake_mario_sdram_pll_altpll_lqa2\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "sd1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_sysid_qsys_0 fake_mario:fake_mario_soc\|fake_mario_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"fake_mario_sysid_qsys_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_sysid_qsys_0:sysid_qsys_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "sysid_qsys_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fake_mario_mm_interconnect_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fake_mario/synthesis/fake_mario.v" "mm_interconnect_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816223983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "ledg_s1_translator" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816224956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 2770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router " "Elaborating entity \"fake_mario_mm_interconnect_0_router\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router\|fake_mario_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router:router\|fake_mario_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_router_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_001_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001\|fake_mario_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_001_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_001:router_001\|fake_mario_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_002 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"fake_mario_mm_interconnect_0_router_002\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router_002" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_002_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002\|fake_mario_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_002_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_002:router_002\|fake_mario_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_003 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"fake_mario_mm_interconnect_0_router_003\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "router_003" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_router_003_default_decode fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003\|fake_mario_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"fake_mario_mm_interconnect_0_router_003_default_decode\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_router_003:router_003\|fake_mario_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816225986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_demux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_demux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_demux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_demux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_demux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_mux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_mux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_mux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_cmd_mux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_cmd_mux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_demux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_demux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_demux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_demux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_demux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 5676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_mux fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_mux\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_mux" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_rsp_mux_001 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"fake_mario_mm_interconnect_0_rsp_mux_001\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "crosser" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816226989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_avalon_st_adapter fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"fake_mario_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0.v" 6322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0 fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|fake_mario_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fake_mario_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_mario_irq_mapper fake_mario:fake_mario_soc\|fake_mario_irq_mapper:irq_mapper " "Elaborating entity \"fake_mario_irq_mapper\" for hierarchy \"fake_mario:fake_mario_soc\|fake_mario_irq_mapper:irq_mapper\"" {  } { { "fake_mario/synthesis/fake_mario.v" "irq_mapper" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\"" {  } { { "fake_mario/synthesis/fake_mario.v" "rst_controller" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\"" {  } { { "fake_mario/synthesis/fake_mario.v" "rst_controller_001" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\"" {  } { { "fake_mario/synthesis/fake_mario.v" "rst_controller_002" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/fake_mario.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816227530 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1599816230226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.11.17:23:55 Progress: Loading slde0605e31/alt_sld_fab_wrapper_hw.tcl " "2020.09.11.17:23:55 Progress: Loading slde0605e31/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816235354 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816239563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816239766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816244577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816244718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816244860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816245024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816245024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816245040 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1599816245768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde0605e31/alt_sld_fab.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816245973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816245973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816246051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816246067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816246113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246192 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816246192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/ip/slde0605e31/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816246254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816246254 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color2ROM:color2_mapper\|mem " "RAM logic \"color2ROM:color2_mapper\|mem\" is uninferred due to inappropriate RAM size" {  } { { "OCM.sv" "mem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1599816252176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "colorROM:color_mapper\|mem " "RAM logic \"colorROM:color_mapper\|mem\" is uninferred due to inappropriate RAM size" {  } { { "OCM.sv" "mem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/OCM.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1599816252176 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"fake_mario:fake_mario_soc\|fake_mario_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1599816252176 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1599816252176 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_color2ROM_da314413.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_color2ROM_da314413.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1599816252176 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_colorROM_7c0c22fa.hdl.mif " "Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"D:/Spring2020/ECE385/Lab_projects/fake_mario/db/fake_mario.ram0_colorROM_7c0c22fa.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1599816252176 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|brick_groundROM:brick_ground_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_pointROM:save_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_pointROM:save_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_point2ROM:save2_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|save_point2ROM:save2_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spineROM:spine_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spineROM:spine_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 400 " "Parameter NUMWORDS_A set to 400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif " "Parameter INIT_FILE set to db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599816259696 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599816259696 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod1\"" {  } { { "brick_draw_engine.sv" "Mod1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod7\"" {  } { { "brick_draw_engine.sv" "Mod7" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_engine:draw_engine_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_engine:draw_engine_instance\|Mult0\"" {  } { { "draw_engine.sv" "Mult0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mod0\"" {  } { { "brick_draw_engine.sv" "Mod0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult0\"" {  } { { "brick_draw_engine.sv" "Mult0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|Mult3\"" {  } { { "brick_draw_engine.sv" "Mult3" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div0\"" {  } { { "deathinfo.sv" "Div0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|Div1\"" {  } { { "deathinfo.sv" "Div1" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 283 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|Mod0\"" {  } { { "deathinfo.sv" "Mod0" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 281 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div10\"" {  } { { "startinfo.sv" "Div10" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div14\"" {  } { { "startinfo.sv" "Div14" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div16\"" {  } { { "startinfo.sv" "Div16" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 464 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|Div15\"" {  } { { "startinfo.sv" "Div15" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 458 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816259711 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599816259711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816259743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_runrROM:mario_runr_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_runrROM_a6745e56.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259743 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816259743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3r71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3r71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3r71 " "Found entity 1: altsyncram_3r71" {  } { { "db/altsyncram_3r71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_3r71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816259790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816259790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816259836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_standrROM:mario_standr_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_standrROM_e69b7e8e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259836 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816259836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g481 " "Found entity 1: altsyncram_g481" {  } { { "db/altsyncram_g481.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_g481.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816259899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816259899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816259961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_jumprROM:mario_jumpr_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_jumprROM_2213897e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816259961 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816259961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os71 " "Found entity 1: altsyncram_os71" {  } { { "db/altsyncram_os71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_os71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_runlROM:mario_runl_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_runlROM_a6667fda.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260055 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rt71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rt71 " "Found entity 1: altsyncram_rt71" {  } { { "db/altsyncram_rt71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_rt71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_standlROM:mario_standl_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_standlROM_e6984cfb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260149 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6481 " "Found entity 1: altsyncram_6481" {  } { { "db/altsyncram_6481.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_6481.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|mario_jumplROM:mario_jumpl_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_mario_jumplROM_dc5950b8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260258 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hv71 " "Found entity 1: altsyncram_hv71" {  } { { "db/altsyncram_hv71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_hv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|brick_groundROM:brick_ground_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_brick_groundROM_a868409e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260352 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o081 " "Found entity 1: altsyncram_o081" {  } { { "db/altsyncram_o081.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_o081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_pointROM:save_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_save_pointROM_3b2c3e09.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260461 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr71 " "Found entity 1: altsyncram_pr71" {  } { { "db/altsyncram_pr71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_pr71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|save_point2ROM:save2_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_save_point2ROM_4fb11d1d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260555 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nu71 " "Found entity 1: altsyncram_nu71" {  } { { "db/altsyncram_nu71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_nu71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|arrow_rightROM:arrow_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_arrow_rightROM_837dd60d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260664 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u081.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u081.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u081 " "Found entity 1: altsyncram_u081" {  } { { "db/altsyncram_u081.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_u081.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|spineROM:spine_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_spineROM_b1f0ae21.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260758 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7c71 " "Found entity 1: altsyncram_7c71" {  } { { "db/altsyncram_7c71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_7c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816260946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level2_draw_engine:level2_instance\|spine_moveROM:movespine_instance\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 400 " "Parameter \"NUMWORDS_A\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fake_mario.ram0_spine_moveROM_dd95e80c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816260946 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816260946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ht71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ht71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ht71 " "Found entity 1: altsyncram_ht71" {  } { { "db/altsyncram_ht71.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/altsyncram_ht71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816260993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816260993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261102 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816261102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_gcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816261149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816261180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816261258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816261446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816261508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816261508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261555 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816261555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816261711 ""}  } { { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816261711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816261977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs draw_engine:draw_engine_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/draw_engine.sv" 95 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262336 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816262336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262480 ""}  } { { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816262480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|altshift:external_latency_ffs draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "brick_draw_engine.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/brick_draw_engine.sv" 75 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0\"" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 274 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262714 ""}  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 274 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816262714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1\"" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 283 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816262949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816262949 ""}  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 283 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816262949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816262996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816262996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816263027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816263074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0\"" {  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 281 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816263183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|deathinfo:death_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263183 ""}  } { { "deathinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/deathinfo.sv" 281 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816263183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816263246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816263277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599816263308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816263308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10 " "Elaborated megafunction instantiation \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10\"" {  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816263371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10 " "Instantiated megafunction \"draw_engine:draw_engine_instance\|level0_draw_engine:level0_instance\|startinfo:start_instance\|lpm_divide:Div10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599816263371 ""}  } { { "startinfo.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/startinfo.sv" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599816263371 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599816267318 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[0\] " "bidirectional pin \"SRAM_DATA\[0\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[1\] " "bidirectional pin \"SRAM_DATA\[1\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[2\] " "bidirectional pin \"SRAM_DATA\[2\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[3\] " "bidirectional pin \"SRAM_DATA\[3\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[4\] " "bidirectional pin \"SRAM_DATA\[4\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[5\] " "bidirectional pin \"SRAM_DATA\[5\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[6\] " "bidirectional pin \"SRAM_DATA\[6\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[7\] " "bidirectional pin \"SRAM_DATA\[7\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[8\] " "bidirectional pin \"SRAM_DATA\[8\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[9\] " "bidirectional pin \"SRAM_DATA\[9\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[10\] " "bidirectional pin \"SRAM_DATA\[10\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[11\] " "bidirectional pin \"SRAM_DATA\[11\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[12\] " "bidirectional pin \"SRAM_DATA\[12\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[13\] " "bidirectional pin \"SRAM_DATA\[13\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[14\] " "bidirectional pin \"SRAM_DATA\[14\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA\[15\] " "bidirectional pin \"SRAM_DATA\[15\]\" has no driver" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1599816267503 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1599816267503 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 442 -1 0 } } { "fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_jtag_uart_0.v" 398 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 266 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1599816267602 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1599816267603 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE GND " "Pin \"SRAM_CE\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB GND " "Pin \"SRAM_UB\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB GND " "Pin \"SRAM_LB\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE GND " "Pin \"SRAM_OE\" is stuck at GND" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE VCC " "Pin \"SRAM_WE\" is stuck at VCC" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599816282690 "|fake_mario_top|SRAM_WE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599816282690 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLK_50 audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLK_50 and destination clock: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1599816283106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816283137 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLK_50 audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLK_50 and destination clock: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1599816283914 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "CLK_50 audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The launch and latch times for the relationship between source clock: CLK_50 and destination clock: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1599816286254 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599816308272 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod1\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[1\]~52" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""} { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_26_result_int\[1\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_26_result_int\[1\]~52" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""} { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[2\]~52 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[2\]~52\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[2\]~52" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""} { "Info" "ISCL_SCL_CELL_NAME" "draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[1\]~54 " "Logic cell \"draw_engine:draw_engine_instance\|level1_draw_engine:level1_instance\|lpm_divide:Mod7\|lpm_divide_gcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_27_result_int\[1\]~54\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_27_result_int\[1\]~54" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/alt_u_div_6af.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816308401 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1599816308401 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Top 24 " "Ignored 24 assignments for entity \"Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816308695 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1599816308695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.map.smsg " "Generated suppressed messages file D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816309363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599816313122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599816313122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599816314162 "|fake_mario_top|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599816314162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10994 " "Implemented 10994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10089 " "Implemented 10089 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_RAMS" "640 " "Implemented 640 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599816314164 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1599816314164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599816314164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816314340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:25:14 2020 " "Processing ended: Fri Sep 11 17:25:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816314340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816314340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816314340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599816314340 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1599816318267 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1599816318267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fake_mario EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fake_mario\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599816318383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599816318455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599816318455 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318628 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318628 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599816318628 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318631 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599816318631 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318632 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 24 4675 0 0 " "Implementing clock multiplication of 24, clock division of 4675, and phase shift of 0 degrees (0 ps) for Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1599816318632 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1599816318632 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599816319216 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599816319247 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1599816320035 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1599816320035 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1599816320075 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1599816320075 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599816320085 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1599816321429 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 " "The input ports of the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and the PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 ARESET " "PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1599816322632 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1599816322632 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 " "The input ports of the PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 ARESET " "PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and PLL fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1599816322632 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } } { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1599816322632 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The parameters of the PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 48 " "The value of the parameter \"M\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 48" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 8000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 8000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 14764 " "The value of the parameter \"Min Lock Period\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 14764" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 and PLL Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 31996 " "The value of the parameter \"Max Lock Period\" for the PLL atom Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 is 31996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1599816322648 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1599816322648 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1599816322695 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816324030 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1599816324030 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599816324103 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599816324134 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599816324150 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario_sdc.sdc " "Reading SDC File: 'fake_mario_sdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 135 Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(135): Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 136 Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(136): Positional argument: object_list targets with value \[get_ports \{LEDG\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 137 Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(137): Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 138 Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(138): Positional argument: object_list targets with value \[get_ports \{LEDG\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 139 Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(139): Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 140 Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(140): Positional argument: object_list targets with value \[get_ports \{LEDG\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 141 Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(141): Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324181 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 142 Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(142): Positional argument: object_list targets with value \[get_ports \{LEDG\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 143 Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(143): Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 144 Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(144): Positional argument: object_list targets with value \[get_ports \{LEDG\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 145 Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(145): Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 146 Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(146): Positional argument: object_list targets with value \[get_ports \{LEDG\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 147 Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(147): Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 148 Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(148): Positional argument: object_list targets with value \[get_ports \{LEDG\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 149 Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(149): Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 150 Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(150): Positional argument: object_list targets with value \[get_ports \{LEDG\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 151 Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(151): Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 152 Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(152): Positional argument: object_list targets with value \[get_ports \{LEDR\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 153 Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(153): Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 154 Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(154): Positional argument: object_list targets with value \[get_ports \{LEDR\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 155 Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(155): Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 156 Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(156): Positional argument: object_list targets with value \[get_ports \{LEDR\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 157 Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(157): Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 158 Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(158): Positional argument: object_list targets with value \[get_ports \{LEDR\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 159 Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(159): Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 160 Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(160): Positional argument: object_list targets with value \[get_ports \{LEDR\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 161 Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(161): Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 162 Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(162): Positional argument: object_list targets with value \[get_ports \{LEDR\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 163 Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(163): Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 164 Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(164): Positional argument: object_list targets with value \[get_ports \{LEDR\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 165 Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(165): Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 166 Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(166): Positional argument: object_list targets with value \[get_ports \{LEDR\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 167 Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(167): Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 168 Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(168): Positional argument: object_list targets with value \[get_ports \{LEDR\[8\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 169 Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(169): Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 170 Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(170): Positional argument: object_list targets with value \[get_ports \{LEDR\[9\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 171 Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(171): Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 172 Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(172): Positional argument: object_list targets with value \[get_ports \{LEDR\[10\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 173 Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(173): Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 174 Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(174): Positional argument: object_list targets with value \[get_ports \{LEDR\[11\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 175 Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(175): Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 176 Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(176): Positional argument: object_list targets with value \[get_ports \{LEDR\[12\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 177 Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(177): Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 178 Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(178): Positional argument: object_list targets with value \[get_ports \{LEDR\[13\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 179 Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(179): Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 180 Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(180): Positional argument: object_list targets with value \[get_ports \{LEDR\[14\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 181 Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(181): Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{LEDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fake_mario_sdc.sdc 182 Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports " "Ignored set_input_delay at fake_mario_sdc.sdc(182): Positional argument: object_list targets with value \[get_ports \{LEDR\[15\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 277 Positional argument: object_list targets with value \[get_ports \{KEY\[0\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(277): Positional argument: object_list targets with value \[get_ports \{KEY\[0\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 278 Positional argument: object_list targets with value \[get_ports \{KEY\[1\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(278): Positional argument: object_list targets with value \[get_ports \{KEY\[1\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 278 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 278 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 279 Positional argument: object_list targets with value \[get_ports \{KEY\[2\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(279): Positional argument: object_list targets with value \[get_ports \{KEY\[2\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 279 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 279 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 280 Positional argument: object_list targets with value \[get_ports \{KEY\[3\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(280): Positional argument: object_list targets with value \[get_ports \{KEY\[3\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{KEY\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 280 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 280 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 281 Positional argument: object_list targets with value \[get_ports \{SW\[0\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(281): Positional argument: object_list targets with value \[get_ports \{SW\[0\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 281 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 282 Positional argument: object_list targets with value \[get_ports \{SW\[1\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(282): Positional argument: object_list targets with value \[get_ports \{SW\[1\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 282 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 282 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 283 Positional argument: object_list targets with value \[get_ports \{SW\[2\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(283): Positional argument: object_list targets with value \[get_ports \{SW\[2\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 283 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 283 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 284 Positional argument: object_list targets with value \[get_ports \{SW\[3\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(284): Positional argument: object_list targets with value \[get_ports \{SW\[3\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 284 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 284 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 285 Positional argument: object_list targets with value \[get_ports \{SW\[4\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(285): Positional argument: object_list targets with value \[get_ports \{SW\[4\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 285 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 285 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 286 Positional argument: object_list targets with value \[get_ports \{SW\[5\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(286): Positional argument: object_list targets with value \[get_ports \{SW\[5\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 286 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 286 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 287 Positional argument: object_list targets with value \[get_ports \{SW\[6\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(287): Positional argument: object_list targets with value \[get_ports \{SW\[6\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 287 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 287 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 288 Positional argument: object_list targets with value \[get_ports \{SW\[7\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(288): Positional argument: object_list targets with value \[get_ports \{SW\[7\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 288 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324197 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 288 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 289 Positional argument: object_list targets with value \[get_ports \{SW\[8\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(289): Positional argument: object_list targets with value \[get_ports \{SW\[8\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 289 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 289 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 290 Positional argument: object_list targets with value \[get_ports \{SW\[9\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(290): Positional argument: object_list targets with value \[get_ports \{SW\[9\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 290 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 290 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 291 Positional argument: object_list targets with value \[get_ports \{SW\[10\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(291): Positional argument: object_list targets with value \[get_ports \{SW\[10\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 291 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 291 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 292 Positional argument: object_list targets with value \[get_ports \{SW\[11\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(292): Positional argument: object_list targets with value \[get_ports \{SW\[11\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 292 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 292 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 293 Positional argument: object_list targets with value \[get_ports \{SW\[12\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(293): Positional argument: object_list targets with value \[get_ports \{SW\[12\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 293 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 293 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 294 Positional argument: object_list targets with value \[get_ports \{SW\[13\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(294): Positional argument: object_list targets with value \[get_ports \{SW\[13\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 294 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 294 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 295 Positional argument: object_list targets with value \[get_ports \{SW\[14\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(295): Positional argument: object_list targets with value \[get_ports \{SW\[14\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 295 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 295 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 296 Positional argument: object_list targets with value \[get_ports \{SW\[15\]\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(296): Positional argument: object_list targets with value \[get_ports \{SW\[15\]\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 296 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 296 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 384 Positional argument: object_list targets with value \[get_ports \{OTG_INT\}\] contains no output ports " "Ignored set_output_delay at fake_mario_sdc.sdc(384): Positional argument: object_list targets with value \[get_ports \{OTG_INT\}\] contains no output ports" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_INT\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_INT\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 388 OTG_ADDR\[2\] port " "Ignored filter at fake_mario_sdc.sdc(388): OTG_ADDR\[2\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 388 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(388): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[2\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 389 OTG_ADDR\[3\] port " "Ignored filter at fake_mario_sdc.sdc(389): OTG_ADDR\[3\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 389 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(389): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[3\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 390 OTG_ADDR\[4\] port " "Ignored filter at fake_mario_sdc.sdc(390): OTG_ADDR\[4\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 390 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(390): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[4\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 391 OTG_ADDR\[5\] port " "Ignored filter at fake_mario_sdc.sdc(391): OTG_ADDR\[5\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 391 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(391): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[5\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 392 OTG_ADDR\[6\] port " "Ignored filter at fake_mario_sdc.sdc(392): OTG_ADDR\[6\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 392 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(392): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[6\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 393 OTG_ADDR\[7\] port " "Ignored filter at fake_mario_sdc.sdc(393): OTG_ADDR\[7\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 393 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(393): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[7\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 393 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 394 OTG_ADDR\[8\] port " "Ignored filter at fake_mario_sdc.sdc(394): OTG_ADDR\[8\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 394 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(394): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[8\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 394 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 395 OTG_ADDR\[9\] port " "Ignored filter at fake_mario_sdc.sdc(395): OTG_ADDR\[9\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 395 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(395): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[9\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 395 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 396 OTG_ADDR\[10\] port " "Ignored filter at fake_mario_sdc.sdc(396): OTG_ADDR\[10\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 396 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(396): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[10\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 397 OTG_ADDR\[11\] port " "Ignored filter at fake_mario_sdc.sdc(397): OTG_ADDR\[11\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 397 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(397): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[11\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 398 OTG_ADDR\[12\] port " "Ignored filter at fake_mario_sdc.sdc(398): OTG_ADDR\[12\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 398 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(398): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[12\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 398 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 399 OTG_ADDR\[13\] port " "Ignored filter at fake_mario_sdc.sdc(399): OTG_ADDR\[13\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 399 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(399): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[13\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 399 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 400 OTG_ADDR\[14\] port " "Ignored filter at fake_mario_sdc.sdc(400): OTG_ADDR\[14\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 400 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(400): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[14\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 400 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fake_mario_sdc.sdc 401 OTG_ADDR\[15\] port " "Ignored filter at fake_mario_sdc.sdc(401): OTG_ADDR\[15\] could not be matched with a port" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fake_mario_sdc.sdc 401 Argument <targets> is an empty collection " "Ignored set_output_delay at fake_mario_sdc.sdc(401): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{OTG_ADDR\[15\]\}\]" {  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599816324212 ""}  } { { "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_sdc.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599816324212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816324259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599816324259 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816324259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599816324259 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[4\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[4\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816324259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599816324259 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found on node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.00, found: -54.00) " "-phase (expected: 0.00, found: -54.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1599816324368 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) main_clk_50 (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From main_clk_50 (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Rise) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) setup and hold " "From fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] (Fall) to fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1599816324368 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1599816324368 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  main_clk_50 " "  20.000  main_clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599816324368 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1599816324368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3) " "Automatically promoted node Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|fake_mario_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 26837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|DAC_LR_CLK  " "Automatically promoted node Audio_Top:audio_instance\|DAC_LR_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_LR_CLK~output " "Destination node DAC_LR_CLK~output" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK  " "Automatically promoted node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK~5 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK~5" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|Mux0~6 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|Mux0~6" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 14017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCLK~output " "Destination node SCLK~output" {  } { { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 27464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag  " "Automatically promoted node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~0 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~0" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 16246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~1 " "Destination node Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag~1" {  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 16247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "Audio/I2C_Protocol.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/I2C_Protocol.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 3140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 2361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_rnw~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_rnw~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~0 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~0" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|active_cs_n~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 8705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[0\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[0\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[2\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[2\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[1\] " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|i_refs\[1\]" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node fake_mario:fake_mario_soc\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 4651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fake_mario:fake_mario_soc\|fake_mario_nios2_gen2_0:nios2_gen2_0\|fake_mario_nios2_gen2_0_cpu:cpu\|fake_mario_nios2_gen2_0_cpu_nios2_oci:the_fake_mario_nios2_gen2_0_cpu_nios2_oci\|fake_mario_nios2_gen2_0_cpu_nios2_oci_debug:the_fake_mario_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 2366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1599816325299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node fake_mario:fake_mario_soc\|fake_mario_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 14342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1599816325299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1599816325299 ""}  } { { "fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario/synthesis/submodules/fake_mario_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 1356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599816325299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599816326721 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599816326737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599816326737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599816326753 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1599816326800 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1599816326800 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1599816326800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599816326800 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599816326815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599816326815 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599816326815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599816328304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599816328320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599816328320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1599816328320 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1599816328320 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599816328320 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 driven by CLK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_50~inputclkctrl " "Input port INCLK\[0\] of node \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" is driven by CLK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLK_50~inputclkctrl" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 6 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1599816328648 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1599816328648 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/vga_clk.v" 91 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 95 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1599816328648 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1599816328664 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[0\] USB_clk~output " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"USB_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1599816328664 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1 clk\[1\] BCLK~output " "PLL \"Audio_Top:audio_instance\|USB_Clock_PLL:USB_Clock_PLL_inst\|altpll:altpll_component\|USB_Clock_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"BCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/usb_clock_pll_altpll.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/db/usb_clock_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "Audio/USB_Clock_PLL.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/USB_Clock_PLL.v" 95 0 0 } } { "Audio/Top.v" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/Audio/Top.v" 43 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 88 0 0 } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1599816328664 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599816330077 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1599816330077 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599816330077 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1599816330108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599816333957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599816336730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599816336908 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599816368298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599816368298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599816370304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1599816383188 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599816383188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1599816394165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599816394165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599816394165 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.68 " "Total time spent on timing analysis during the Fitter is 9.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1599816394571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599816394712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599816396086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599816396102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599816397305 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599816400184 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1599816402128 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[0\] a permanently disabled " "Pin SRAM_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[0\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[1\] a permanently disabled " "Pin SRAM_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[1\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[2\] a permanently disabled " "Pin SRAM_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[2\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[3\] a permanently disabled " "Pin SRAM_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[3\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[4\] a permanently disabled " "Pin SRAM_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[4\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[5\] a permanently disabled " "Pin SRAM_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[5\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[6\] a permanently disabled " "Pin SRAM_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[6\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[7\] a permanently disabled " "Pin SRAM_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[7\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[8\] a permanently disabled " "Pin SRAM_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[8\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[9\] a permanently disabled " "Pin SRAM_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[9\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[10\] a permanently disabled " "Pin SRAM_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[10\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[11\] a permanently disabled " "Pin SRAM_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[11\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[12\] a permanently disabled " "Pin SRAM_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[12\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[13\] a permanently disabled " "Pin SRAM_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[13\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[14\] a permanently disabled " "Pin SRAM_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[14\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DATA\[15\] a permanently disabled " "Pin SRAM_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SRAM_DATA[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DATA\[15\]" } } } } { "fake_mario_top.sv" "" { Text "D:/Spring2020/ECE385/Lab_projects/fake_mario/fake_mario_top.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/Spring2020/ECE385/Lab_projects/fake_mario/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599816402285 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1599816402285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.fit.smsg " "Generated suppressed messages file D:/Spring2020/ECE385/Lab_projects/fake_mario/output_files/fake_mario.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599816403193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 169 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6944 " "Peak virtual memory: 6944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816407327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:26:47 2020 " "Processing ended: Fri Sep 11 17:26:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816407327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816407327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816407327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599816407327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599816409072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816409072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:26:48 2020 " "Processing started: Fri Sep 11 17:26:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816409072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1599816409072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fake_mario -c fake_mario " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fake_mario -c fake_mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1599816409072 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1599816414606 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1599816414716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816415450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:26:55 2020 " "Processing ended: Fri Sep 11 17:26:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816415450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816415450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816415450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1599816415450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599816417100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816417100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:26:56 2020 " "Processing started: Fri Sep 11 17:26:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816417100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1599816417100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fake_mario -c fake_mario " "Command: quartus_sta fake_mario -c fake_mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1599816417100 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1599816417313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Top 24 " "Ignored 24 assignments for entity \"Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1599816417921 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1599816417921 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1599816418535 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 4 " "Parallel compilation is enabled for 16 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Timing Analyzer" 0 -1 1599816418535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816418583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816418583 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599816419567 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1599816419567 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1599816419645 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1599816419676 ""}
{ "Info" "ISTA_SDC_FOUND" "fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'fake_mario/synthesis/submodules/fake_mario_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1599816419676 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] CLK_50 " "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816419739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816419739 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816419817 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816419817 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816419817 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816419817 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1599816419817 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1599816419817 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1599816419926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.821 " "Worst-case setup slack is 45.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.821               0.000 altera_reserved_tck  " "   45.821               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816419957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816419973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.740 " "Worst-case recovery slack is 47.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.740               0.000 altera_reserved_tck  " "   47.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816419989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.404 " "Worst-case removal slack is 1.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.404               0.000 altera_reserved_tck  " "    1.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816419989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816419989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816420004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816420004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816420004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816420004 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.010 ns " "Worst Case Available Settling Time: 197.010 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816420114 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816420114 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1599816420129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1599816420192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1599816421752 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] CLK_50 " "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422389 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816422389 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422389 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422389 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1599816422389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.339 " "Worst-case setup slack is 46.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.339               0.000 altera_reserved_tck  " "   46.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.029 " "Worst-case recovery slack is 48.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.029               0.000 altera_reserved_tck  " "   48.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.290 " "Worst-case removal slack is 1.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.290               0.000 altera_reserved_tck  " "    1.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.565 " "Worst-case minimum pulse width slack is 49.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565               0.000 altera_reserved_tck  " "   49.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422457 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.293 ns " "Worst Case Available Settling Time: 197.293 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816422535 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816422535 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1599816422550 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50 " "Node: CLK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] CLK_50 " "Register fake_mario:fake_mario_soc\|fake_mario_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|CLK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|DAC_LR_CLK " "Node: Audio_Top:audio_instance\|DAC_LR_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|read_counter\[12\] Audio_Top:audio_instance\|DAC_LR_CLK " "Register Audio_Top:audio_instance\|read_counter\[12\] is being clocked by Audio_Top:audio_instance\|DAC_LR_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|Audio_Top:audio_instance|DAC_LR_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|counter\[1\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag " "Register Audio_Top:audio_instance\|counter\[1\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|finish_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|finish_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Node: Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK " "Register Audio_Top:audio_instance\|I2C_Protocol:I2C\|tick_counter\[0\] is being clocked by Audio_Top:audio_instance\|I2C_Protocol:I2C\|SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1599816422927 "|fake_mario_top|Audio_Top:audio_instance|I2C_Protocol:I2C|SCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: fake_mario_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: audio_instance\|USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816422927 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422927 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1599816422927 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1599816422927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.126 " "Worst-case setup slack is 48.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.126               0.000 altera_reserved_tck  " "   48.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.060 " "Worst-case recovery slack is 49.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.060               0.000 altera_reserved_tck  " "   49.060               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.676 " "Worst-case removal slack is 0.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 altera_reserved_tck  " "    0.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.474 " "Worst-case minimum pulse width slack is 49.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.474               0.000 altera_reserved_tck  " "   49.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599816422995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1599816422995 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.583 ns " "Worst Case Available Settling Time: 198.583 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599816423073 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1599816423073 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1599816423728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1599816423728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 68 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5122 " "Peak virtual memory: 5122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816424118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:27:04 2020 " "Processing ended: Fri Sep 11 17:27:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816424118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816424118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816424118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1599816424118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599816587485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816587492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:29:47 2020 " "Processing started: Fri Sep 11 17:29:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816587492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1599816587492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp fake_mario -c fake_mario --netlist_type=sgate " "Command: quartus_npp fake_mario -c fake_mario --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1599816587492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816590359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:29:50 2020 " "Processing ended: Fri Sep 11 17:29:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816590359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816590359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816590359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1599816590359 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599816784621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599816784627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 17:33:04 2020 " "Processing started: Fri Sep 11 17:33:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599816784627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1599816784627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp fake_mario -c fake_mario --netlist_type=sm_process " "Command: quartus_npp fake_mario -c fake_mario --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1599816784627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599816785380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 17:33:05 2020 " "Processing ended: Fri Sep 11 17:33:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599816785380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599816785380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599816785380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1599816785380 ""}
