$date
	Sun Oct 23 01:53:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#609902
b1110 &
b1110 %
1$
b1110 !
1"
#609903
0"
#609906
b111 &
b111 %
#609910
b10110 &
b10110 %
#609914
b1011 &
b1011 %
#609918
b100010 &
b100010 %
#609922
b10001 &
b10001 %
#609926
b110100 &
b110100 %
#609930
b11010 &
b11010 %
#609934
b1101 &
b1101 %
#609938
b101000 &
b101000 %
#609942
b10100 &
b10100 %
#609946
b1010 &
b1010 %
#609950
b101 &
b101 %
#609954
b10000 &
b10000 %
#609958
b1000 &
b1000 %
#609962
b100 &
b100 %
#609966
b10 &
b10 %
#609970
b1 &
b1 %
1#
#609974
b0 &
0#
b0 %
0$
#1602903
b101 !
1"
#1602906
b101 &
b101 %
1$
#1602907
0"
#1602910
b10000 &
b10000 %
#1602914
b1000 &
b1000 %
#1602918
b100 &
b100 %
#1602922
b10 &
b10 %
#1602926
b1 &
1#
b1 %
#1602930
b0 &
b0 %
0#
0$
#2632848
b1011 !
1"
#2632850
b1011 &
b1011 %
1$
#2632851
0"
#2632854
b100010 &
b100010 %
#2632858
b10001 &
b10001 %
#2632862
b110100 &
b110100 %
#2632866
b11010 &
b11010 %
#2632870
b1101 &
b1101 %
#2632874
b101000 &
b101000 %
#2632878
b10100 &
b10100 %
#2632882
b1010 &
b1010 %
#2632886
b101 &
b101 %
#2632890
b10000 &
b10000 %
#2632894
b1000 &
b1000 %
#2632898
b100 &
b100 %
#2632902
b10 &
b10 %
#2632906
b1 &
b1 %
1#
#2632910
b0 &
0#
b0 %
0$
#4500012
