//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Tue Oct 29 02:53:56 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_start                      O     1
// get_result                     O    32 reg
// RDY_get_result                 O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// start_a                        I    16
// start_b                        I    16
// start_c                        I    32
// start_s                        I     1 reg
// EN_start                       I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkTopMAC(CLK,
		RST_N,

		start_a,
		start_b,
		start_c,
		start_s,
		EN_start,
		RDY_start,

		get_result,
		RDY_get_result);
  input  CLK;
  input  RST_N;

  // action method start
  input  [15 : 0] start_a;
  input  [15 : 0] start_b;
  input  [31 : 0] start_c;
  input  start_s;
  input  EN_start;
  output RDY_start;

  // value method get_result
  output [31 : 0] get_result;
  output RDY_get_result;

  // signals for module outputs
  wire [31 : 0] get_result;
  wire RDY_get_result, RDY_start;

  // inlined wires
  wire [64 : 0] inp_fifo_rv_port0__write_1,
		inp_fifo_rv_port1__read,
		inp_fifo_rv_port1__write_1,
		inp_fifo_rv_port2__read,
		stage1_fifo_rv_port1__read,
		stage1_fifo_rv_port1__write_1,
		stage1_fifo_rv_port2__read;

  // register inp_fifo_rv
  reg [64 : 0] inp_fifo_rv;
  wire [64 : 0] inp_fifo_rv_D_IN;
  wire inp_fifo_rv_EN;

  // register rg_out
  reg [31 : 0] rg_out;
  wire [31 : 0] rg_out_D_IN;
  wire rg_out_EN;

  // register rg_out_valid
  reg rg_out_valid;
  wire rg_out_valid_D_IN, rg_out_valid_EN;

  // register rg_s
  reg rg_s;
  wire rg_s_D_IN, rg_s_EN;

  // register stage1_fifo_rv
  reg [64 : 0] stage1_fifo_rv;
  wire [64 : 0] stage1_fifo_rv_D_IN;
  wire stage1_fifo_rv_EN;

  // rule scheduling signals
  wire CAN_FIRE_RL_r1_stage1,
       CAN_FIRE_RL_r1_stage2,
       CAN_FIRE_RL_rg_out_valid__dreg_update,
       CAN_FIRE_start,
       WILL_FIRE_RL_r1_stage1,
       WILL_FIRE_RL_r1_stage2,
       WILL_FIRE_RL_rg_out_valid__dreg_update,
       WILL_FIRE_start;

  // remaining internal signals
  wire [32 : 0] IF_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_3_ETC__q31,
		IF_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_6_ETC__q33,
		IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC__q17,
		IF_IF_0_CONCAT_stage1_fifo_rv_port0__read__97__ETC__q40,
		IF_IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39__ETC__q29,
		IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_99_ETC__q39,
		IF_INV_IF_0_CONCAT_stage1_fifo_rv_port0__read__ETC__q41,
		IF_INV_y05781_THEN_3_ELSE_1__q10,
		IF_INV_y1870_THEN_3_ELSE_1__q8,
		IF_inp_fifo_rv_BIT_55_AND_inp_fifo_rv_BIT_39_T_ETC__q3,
		IF_mant_a_adj0319_BIT_0_AND_mant_b_adj0321_BIT_ETC__q36,
		IF_mant_a_adj5892_BIT_0_AND_y7305_THEN_2_ELSE_0__q30,
		IF_mant_b_adj29857_BIT_0_AND_y31270_THEN_2_ELSE_0__q32,
		IF_stage1_fifo_rv_BIT_32_AND_stage1_fifo_rv_BI_ETC__q4,
		IF_x05780_OR_y05781_THEN_3_ELSE_1__q9,
		IF_x1869_OR_y1870_THEN_3_ELSE_1__q7,
		IF_x4783_AND_y4784_THEN_2_ELSE_0__q20,
		IF_x48342_OR_y48343_THEN_3_ELSE_1__q37,
		IF_x56901_OR_y56902_THEN_3_ELSE_1__q38,
		IF_x7903_OR_y7904_THEN_3_ELSE_1__q21,
		IF_x_BIT_0__BIT_0_3355_THEN_2_ELSE_0__q19,
		IF_x_BIT_0__BIT_0_7375_THEN_2_ELSE_0__q18;
  wire [31 : 0] IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265,
		IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d350,
		IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC__q44,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d433,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d439,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d442,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d449,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d453,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d460,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d464,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d471,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d475,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d482,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d486,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d493,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d497,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508,
		IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC__q22,
		IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_99_ETC__q42,
		IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_99_ETC__q43,
		IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409,
		IF_inp_fifo_rv_port0__read_BIT_32_3_THEN_1_CON_ETC___d75,
		IF_inp_fifo_rv_port0__read_BIT_32_3_THEN_1_CON_ETC__q11,
		IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_1_CON_ETC___d83,
		IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_IF_in_ETC___d80,
		IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d90,
		IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d94,
		IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d101,
		IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d105,
		IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d112,
		IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d116,
		IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d123,
		IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d127,
		INV_mant_a_adj0319__q35,
		INV_mant_b_adj0321__q34,
		_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987,
		_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436,
		_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139,
		_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145,
		_1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1701,
		_1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1252,
		_theResult_____2__h164124,
		_theResult_____2_fst__h164127,
		_theResult_____2_fst__h29024,
		_theResult_____2_fst__h29028,
		_theResult_____2_fst__h29082,
		_theResult___snd_fst__h70509,
		_theResult___snd_snd_fst__h104420,
		a___1__h1071,
		a__h935,
		acc2__h61833,
		b___1__h1021,
		b__h20775,
		b__h936,
		carry__h20856,
		carry__h2089,
		carry__h20920,
		carry__h20984,
		carry__h21048,
		carry__h21112,
		carry__h21176,
		carry__h2153,
		carry__h2217,
		carry__h2281,
		carry__h2345,
		carry__h2409,
		carry__h2473,
		cin__h20776,
		exp_a__h70311,
		exp_b__h70315,
		exp_diff__h70440,
		exp_diff__h70503,
		exp_diff_sub__h70442,
		exp_diff_sub__h70505,
		fraction___2__h45039,
		fraction___3__h29026,
		mant_a__h70313,
		mant_a_adj__h70319,
		mant_a_adj__h95892,
		mant_b__h70317,
		mant_b_adj__h129857,
		mant_b_adj__h70321,
		mant_mid___1__h164123,
		partial_product__h20770,
		partial_product__h20852,
		partial_product__h20916,
		partial_product__h20980,
		partial_product__h21044,
		partial_product__h21108,
		partial_product__h21172,
		product___1__h1075,
		product__h20855,
		product__h2088,
		product__h20919,
		product__h20983,
		product__h21047,
		product__h21111,
		product__h21175,
		product__h21239,
		product__h2152,
		product__h2216,
		product__h2280,
		product__h2344,
		product__h2408,
		product__h2472,
		product__h2536,
		product__h945,
		shift_a__h2085,
		shift_a__h2149,
		shift_a__h2213,
		shift_a__h2277,
		shift_a__h2341,
		shift_a__h2405,
		shift_a__h2469,
		stage1_fifo_rv_port0__read__97_BIT_63_99_XOR_s_ETC___d2707,
		sum_exp__h70322,
		sum_mant__h189267,
		x0877_OR_y0878__q16,
		x0941_OR_y0942__q15,
		x1005_OR_y1006__q14,
		x1069_OR_y1070__q13,
		x1133_OR_y1134__q12,
		x174_OR_y175__q27,
		x238_OR_y239__q26,
		x302_OR_y303__q25,
		x366_OR_y367__q24,
		x430_OR_y431__q23,
		x708_OR_y709__q28,
		x__h10388,
		x__h20796,
		x__h20877,
		x__h20879,
		x__h20941,
		x__h20943,
		x__h21005,
		x__h21007,
		x__h21069,
		x__h21071,
		x__h2111,
		x__h21133,
		x__h21135,
		x__h21315,
		x__h21331,
		x__h21347,
		x__h21363,
		x__h21379,
		x__h21412,
		x__h21414,
		x__h2174,
		x__h2176,
		x__h2238,
		x__h2240,
		x__h2302,
		x__h2304,
		x__h2366,
		x__h2368,
		x__h2430,
		x__h2432,
		x__h2611,
		x__h2627,
		x__h2643,
		x__h2659,
		x__h2675,
		x__h2708,
		x__h2710,
		x__h931,
		y__h20878,
		y__h20880,
		y__h20942,
		y__h20944,
		y__h21006,
		y__h21008,
		y__h21070,
		y__h21072,
		y__h21134,
		y__h21136,
		y__h21413,
		y__h21415,
		y__h2175,
		y__h2177,
		y__h2239,
		y__h2241,
		y__h2303,
		y__h2305,
		y__h2367,
		y__h2369,
		y__h2431,
		y__h2433,
		y__h2709,
		y__h2711;
  wire [30 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1934,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2134,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2334,
		IF_IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_ETC___d2480,
		IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336;
  wire [29 : 0] stage1_fifo_rv_port0__read__97_BIT_61_298_XOR__ETC___d2706;
  wire [28 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1933,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2133,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2333;
  wire [27 : 0] _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1699,
		_1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1250,
		stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d984,
		stage1_fifo_rv_port0__read__97_BIT_59_257_XOR__ETC___d2705,
		stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1433;
  wire [26 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1932,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2132,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2332;
  wire [25 : 0] stage1_fifo_rv_port0__read__97_BIT_57_264_XOR__ETC___d2704;
  wire [24 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1931,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2131,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2331;
  wire [23 : 0] _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1697,
		_1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1248,
		stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d982,
		stage1_fifo_rv_port0__read__97_BIT_55_270_XOR__ETC___d2703,
		stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1431;
  wire [22 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1930,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2130,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2330,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1115,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1564,
		prod_mant__h10405;
  wire [21 : 0] stage1_fifo_rv_port0__read__97_BIT_53_502_XOR__ETC___d2702;
  wire [20 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1929,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2129,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2329,
		IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2419,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1114,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1563;
  wire [19 : 0] _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1695,
		_1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1246,
		stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d980,
		stage1_fifo_rv_port0__read__97_BIT_51_508_XOR__ETC___d2701,
		stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1429;
  wire [18 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1928,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2128,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2328,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1113,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1562;
  wire [17 : 0] stage1_fifo_rv_port0__read__97_BIT_49_514_XOR__ETC___d2700;
  wire [16 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1927,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2127,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2327,
		IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2417,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1112,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1561;
  wire [15 : 0] _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1693,
		_1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1244,
		stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d978,
		stage1_fifo_rv_port0__read__97_BIT_47_520_XOR__ETC___d2699,
		stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1427;
  wire [14 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1926,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2126,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2326,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1111,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1560;
  wire [13 : 0] stage1_fifo_rv_port0__read__97_BIT_45_526_XOR__ETC___d2698;
  wire [12 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1925,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2125,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2325,
		IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2415,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1110,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1559;
  wire [11 : 0] _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1691,
		_1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1242,
		stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d976,
		stage1_fifo_rv_port0__read__97_BIT_43_532_XOR__ETC___d2697,
		stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1425;
  wire [10 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1924,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2124,
		IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2324,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1109,
		INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1558;
  wire [9 : 0] stage1_fifo_rv_port0__read__97_BIT_41_538_XOR__ETC___d2696;
  wire [8 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1923,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2123,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2323,
	       IF_IF_0_CONCAT_stage1_fifo_rv_port0__read__97__ETC___d2473,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2413,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1108,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1557;
  wire [7 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426,
	       IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d381,
	       IF_IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_ETC___d386,
	       INV_stage1_fifo_rv_BITS_30_TO_23__q6,
	       INV_stage1_fifo_rv_BITS_62_TO_55__q5,
	       INV_stage1_fifo_rv_port0__read__97_BIT_30_46_X_ETC___d974,
	       INV_stage1_fifo_rv_port0__read__97_BIT_62_295__ETC___d1423,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1689,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1240,
	       inp_fifo_rv_BITS_39_TO_32__q2,
	       inp_fifo_rv_BITS_55_TO_48__q1,
	       prod_exp__h10409,
	       stage1_fifo_rv_port0__read__97_BIT_39_544_XOR__ETC___d2695,
	       x__h29995;
  wire [6 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1922,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2122,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2322,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2472,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1107,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1556,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d344,
	       x__h45978;
  wire [5 : 0] INV_stage1_fifo_rv_port0__read__97_BIT_28_52_X_ETC___d973,
	       INV_stage1_fifo_rv_port0__read__97_BIT_60_301__ETC___d1422,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d242,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d380,
	       inp_fifo_rv_port0__read_BIT_60_1_XOR_inp_fifo__ETC___d321,
	       stage1_fifo_rv_port0__read__97_BIT_37_550_XOR__ETC___d2694;
  wire [4 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1921,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2121,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2321,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2471,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2411,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1106,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1555,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d343;
  wire [3 : 0] _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d241,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d379,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1687,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1238,
	       inp_fifo_rv_port0__read_BIT_58_7_XOR_inp_fifo__ETC___d320,
	       stage1_fifo_rv_port0__read__97_BIT_35_556_XOR__ETC___d2693;
  wire [2 : 0] IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1920,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2120,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2320,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2470,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1105,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1554,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d342;
  wire IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1704,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d696,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d698,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d700,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d702,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d704,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d706,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d708,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d710,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d712,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d714,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d716,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d718,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d720,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d722,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d724,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d726,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d728,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d730,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d732,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d734,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d736,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d738,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d740,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d742,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d744,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d746,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d748,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d750,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d752,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d754,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d756,
       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d758,
       INV_stage1_fifo_rv_port0__read__97_BIT_24_19_X_ETC___d970,
       INV_stage1_fifo_rv_port0__read__97_BIT_25_16_X_ETC___d969,
       INV_stage1_fifo_rv_port0__read__97_BIT_26_13_X_ETC___d968,
       INV_stage1_fifo_rv_port0__read__97_BIT_27_09_X_ETC___d967,
       INV_stage1_fifo_rv_port0__read__97_BIT_56_267__ETC___d1419,
       INV_stage1_fifo_rv_port0__read__97_BIT_57_264__ETC___d1418,
       INV_stage1_fifo_rv_port0__read__97_BIT_58_261__ETC___d1417,
       INV_stage1_fifo_rv_port0__read__97_BIT_59_257__ETC___d1416,
       NOT_1_CONCAT_stage1_fifo_rv_port0__read__97_BI_ETC___d1568,
       _0_CONCAT_stage1_fifo_rv_port0__read__97_BITS_6_ETC___d806,
       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d231,
       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d232,
       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1293,
       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1119,
       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d845,
       _theResult_____3_snd__h70374,
       _theResult_____3_snd__h70379,
       prod_sign__h10400,
       sign___1__h1022,
       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866,
       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315,
       stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_st_ETC___d801,
       x_BIT_0__BIT_0___h37375,
       x_BIT_0__BIT_0___h53355,
       x__h100081,
       x__h100233,
       x__h100385,
       x__h100537,
       x__h100689,
       x__h100841,
       x__h100993,
       x__h101145,
       x__h101297,
       x__h101449,
       x__h101601,
       x__h101753,
       x__h101905,
       x__h105780,
       x__h105926,
       x__h106077,
       x__h106122,
       x__h106227,
       x__h106272,
       x__h106377,
       x__h106422,
       x__h106527,
       x__h106572,
       x__h106677,
       x__h106722,
       x__h106827,
       x__h106872,
       x__h115271,
       x__h115423,
       x__h115468,
       x__h115574,
       x__h115619,
       x__h115725,
       x__h115770,
       x__h115876,
       x__h115921,
       x__h116027,
       x__h116072,
       x__h116178,
       x__h116223,
       x__h116374,
       x__h116525,
       x__h116676,
       x__h116827,
       x__h116978,
       x__h117129,
       x__h117280,
       x__h117431,
       x__h117582,
       x__h117733,
       x__h117884,
       x__h118035,
       x__h118186,
       x__h118337,
       x__h118488,
       x__h118639,
       x__h118790,
       x__h118941,
       x__h119092,
       x__h119243,
       x__h119394,
       x__h119545,
       x__h119651,
       x__h119696,
       x__h123026,
       x__h123179,
       x__h123332,
       x__h123485,
       x__h123638,
       x__h123791,
       x__h123944,
       x__h124097,
       x__h124250,
       x__h124403,
       x__h124556,
       x__h124709,
       x__h124862,
       x__h125015,
       x__h125168,
       x__h125321,
       x__h125474,
       x__h125627,
       x__h125780,
       x__h125933,
       x__h126086,
       x__h126239,
       x__h12895,
       x__h13046,
       x__h13091,
       x__h131614,
       x__h131766,
       x__h131918,
       x__h13196,
       x__h132070,
       x__h132222,
       x__h132374,
       x__h13241,
       x__h132526,
       x__h132678,
       x__h132830,
       x__h132982,
       x__h133134,
       x__h133286,
       x__h133438,
       x__h13346,
       x__h133590,
       x__h133742,
       x__h133894,
       x__h13391,
       x__h134046,
       x__h134198,
       x__h134350,
       x__h134502,
       x__h134654,
       x__h134806,
       x__h134958,
       x__h13496,
       x__h135110,
       x__h135262,
       x__h13541,
       x__h135414,
       x__h135566,
       x__h135718,
       x__h135870,
       x__h13646,
       x__h13691,
       x__h13841,
       x__h139934,
       x__h140089,
       x__h140136,
       x__h140243,
       x__h140290,
       x__h140397,
       x__h140444,
       x__h140551,
       x__h140598,
       x__h140705,
       x__h140752,
       x__h140859,
       x__h140906,
       x__h141013,
       x__h141060,
       x__h141167,
       x__h141214,
       x__h141321,
       x__h141368,
       x__h141475,
       x__h141522,
       x__h141629,
       x__h141676,
       x__h141783,
       x__h141830,
       x__h141937,
       x__h141984,
       x__h142091,
       x__h142138,
       x__h142245,
       x__h142292,
       x__h142399,
       x__h142446,
       x__h142553,
       x__h142600,
       x__h142707,
       x__h142754,
       x__h142861,
       x__h142908,
       x__h143015,
       x__h143062,
       x__h143169,
       x__h143216,
       x__h143323,
       x__h143370,
       x__h143477,
       x__h143524,
       x__h143631,
       x__h143678,
       x__h143785,
       x__h143832,
       x__h143939,
       x__h143986,
       x__h144093,
       x__h144140,
       x__h144247,
       x__h144294,
       x__h144553,
       x__h148342,
       x__h148492,
       x__h148647,
       x__h148694,
       x__h148801,
       x__h148848,
       x__h148955,
       x__h149002,
       x__h149109,
       x__h149156,
       x__h149263,
       x__h149310,
       x__h149417,
       x__h149464,
       x__h149571,
       x__h149618,
       x__h149725,
       x__h149772,
       x__h149879,
       x__h149926,
       x__h150033,
       x__h150080,
       x__h150187,
       x__h150234,
       x__h150341,
       x__h150388,
       x__h150495,
       x__h150542,
       x__h150649,
       x__h150696,
       x__h150803,
       x__h150850,
       x__h150957,
       x__h151004,
       x__h151111,
       x__h151158,
       x__h151265,
       x__h151312,
       x__h151419,
       x__h151466,
       x__h151573,
       x__h151620,
       x__h151727,
       x__h151774,
       x__h151881,
       x__h151928,
       x__h152035,
       x__h152082,
       x__h152189,
       x__h152236,
       x__h152343,
       x__h152390,
       x__h152497,
       x__h152544,
       x__h152651,
       x__h152698,
       x__h152805,
       x__h152852,
       x__h153111,
       x__h156901,
       x__h157051,
       x__h157206,
       x__h157253,
       x__h157360,
       x__h157407,
       x__h157514,
       x__h157561,
       x__h157668,
       x__h157715,
       x__h157822,
       x__h157869,
       x__h157976,
       x__h158023,
       x__h158130,
       x__h158177,
       x__h158284,
       x__h158331,
       x__h158438,
       x__h158485,
       x__h158592,
       x__h158639,
       x__h158746,
       x__h158793,
       x__h158900,
       x__h158947,
       x__h159054,
       x__h159101,
       x__h159208,
       x__h159255,
       x__h159362,
       x__h159409,
       x__h159516,
       x__h159563,
       x__h159670,
       x__h159717,
       x__h159824,
       x__h159871,
       x__h159978,
       x__h160025,
       x__h160132,
       x__h160179,
       x__h160286,
       x__h160333,
       x__h160440,
       x__h160487,
       x__h160594,
       x__h160641,
       x__h160748,
       x__h160795,
       x__h160902,
       x__h160949,
       x__h161056,
       x__h161103,
       x__h161210,
       x__h161257,
       x__h161364,
       x__h161411,
       x__h161670,
       x__h165904,
       x__h166054,
       x__h166204,
       x__h166354,
       x__h166504,
       x__h166654,
       x__h166804,
       x__h166954,
       x__h167104,
       x__h167254,
       x__h167404,
       x__h167554,
       x__h167704,
       x__h167854,
       x__h168004,
       x__h168154,
       x__h168304,
       x__h168454,
       x__h168604,
       x__h168754,
       x__h168904,
       x__h175148,
       x__h175298,
       x__h175448,
       x__h175598,
       x__h175748,
       x__h175898,
       x__h182560,
       x__h182710,
       x__h182860,
       x__h183010,
       x__h183160,
       x__h183310,
       x__h183460,
       x__h183610,
       x__h1943,
       x__h22151,
       x__h22304,
       x__h22350,
       x__h22456,
       x__h22502,
       x__h22608,
       x__h22654,
       x__h22760,
       x__h22806,
       x__h22912,
       x__h22958,
       x__h23064,
       x__h23110,
       x__h23216,
       x__h23262,
       x__h23368,
       x__h23414,
       x__h23520,
       x__h23566,
       x__h23672,
       x__h23718,
       x__h23824,
       x__h23870,
       x__h23976,
       x__h24022,
       x__h24174,
       x__h30815,
       x__h30965,
       x__h31115,
       x__h31265,
       x__h31415,
       x__h31565,
       x__h3303,
       x__h3458,
       x__h3505,
       x__h3612,
       x__h3659,
       x__h3766,
       x__h37903,
       x__h37905,
       x__h38051,
       x__h38053,
       x__h3813,
       x__h38204,
       x__h38206,
       x__h38250,
       x__h38356,
       x__h38358,
       x__h38402,
       x__h38508,
       x__h38510,
       x__h38554,
       x__h38660,
       x__h38662,
       x__h38706,
       x__h38812,
       x__h38814,
       x__h38858,
       x__h38966,
       x__h39010,
       x__h3920,
       x__h3967,
       x__h4074,
       x__h4121,
       x__h4228,
       x__h4275,
       x__h4382,
       x__h4429,
       x__h4536,
       x__h4583,
       x__h46798,
       x__h4690,
       x__h46948,
       x__h47098,
       x__h47248,
       x__h4737,
       x__h47398,
       x__h4844,
       x__h4891,
       x__h4998,
       x__h5045,
       x__h5152,
       x__h5199,
       x__h5306,
       x__h5353,
       x__h5460,
       x__h54783,
       x__h5507,
       x__h55123,
       x__h55273,
       x__h55423,
       x__h55573,
       x__h55723,
       x__h55873,
       x__h56023,
       x__h5614,
       x__h5661,
       x__h5768,
       x__h5815,
       x__h5922,
       x__h5969,
       x__h6076,
       x__h6123,
       x__h6230,
       x__h62731,
       x__h6277,
       x__h63409,
       x__h63560,
       x__h63605,
       x__h63710,
       x__h63755,
       x__h6384,
       x__h63860,
       x__h63905,
       x__h64010,
       x__h64055,
       x__h64160,
       x__h64205,
       x__h6431,
       x__h64310,
       x__h64355,
       x__h64460,
       x__h64505,
       x__h64610,
       x__h64655,
       x__h64760,
       x__h64805,
       x__h64910,
       x__h64955,
       x__h65060,
       x__h65105,
       x__h65210,
       x__h65255,
       x__h65360,
       x__h6538,
       x__h65405,
       x__h65510,
       x__h65555,
       x__h65660,
       x__h65705,
       x__h65810,
       x__h6585,
       x__h65855,
       x__h65960,
       x__h66005,
       x__h66110,
       x__h66155,
       x__h66260,
       x__h66305,
       x__h66410,
       x__h66455,
       x__h66560,
       x__h66605,
       x__h66710,
       x__h66755,
       x__h66860,
       x__h66905,
       x__h6692,
       x__h67010,
       x__h67055,
       x__h67160,
       x__h67205,
       x__h67310,
       x__h67355,
       x__h6739,
       x__h67460,
       x__h67505,
       x__h67610,
       x__h67655,
       x__h67760,
       x__h67805,
       x__h6846,
       x__h6893,
       x__h7000,
       x__h7047,
       x__h7154,
       x__h71869,
       x__h7201,
       x__h72015,
       x__h72166,
       x__h72211,
       x__h72316,
       x__h72361,
       x__h72466,
       x__h72511,
       x__h72616,
       x__h72661,
       x__h72766,
       x__h72811,
       x__h72916,
       x__h72961,
       x__h7308,
       x__h7355,
       x__h7462,
       x__h7509,
       x__h7616,
       x__h7663,
       x__h7770,
       x__h7817,
       x__h81306,
       x__h81458,
       x__h81503,
       x__h81609,
       x__h81654,
       x__h81760,
       x__h81805,
       x__h81911,
       x__h81956,
       x__h82062,
       x__h82107,
       x__h82213,
       x__h82258,
       x__h82409,
       x__h82560,
       x__h82711,
       x__h82862,
       x__h83013,
       x__h83164,
       x__h83315,
       x__h83466,
       x__h83617,
       x__h83768,
       x__h83919,
       x__h84070,
       x__h84221,
       x__h84372,
       x__h84523,
       x__h84674,
       x__h84825,
       x__h84976,
       x__h85127,
       x__h85278,
       x__h85429,
       x__h85580,
       x__h85686,
       x__h85731,
       x__h89061,
       x__h89214,
       x__h89367,
       x__h89520,
       x__h89673,
       x__h89826,
       x__h89979,
       x__h90132,
       x__h90285,
       x__h90438,
       x__h90591,
       x__h90744,
       x__h90897,
       x__h91050,
       x__h91203,
       x__h91356,
       x__h91509,
       x__h91662,
       x__h91815,
       x__h91968,
       x__h92121,
       x__h92274,
       x__h97649,
       x__h97801,
       x__h97953,
       x__h98105,
       x__h98257,
       x__h98409,
       x__h98561,
       x__h98713,
       x__h98865,
       x__h99017,
       x__h99169,
       x__h99321,
       x__h99473,
       x__h99625,
       x__h99777,
       x__h99929,
       y__h105781,
       y__h105927,
       y__h105972,
       y__h106078,
       y__h106123,
       y__h106228,
       y__h106273,
       y__h106378,
       y__h106423,
       y__h106528,
       y__h106573,
       y__h106678,
       y__h106723,
       y__h106828,
       y__h106873,
       y__h114644,
       y__h115272,
       y__h115317,
       y__h115424,
       y__h115469,
       y__h115575,
       y__h115620,
       y__h115726,
       y__h115771,
       y__h115877,
       y__h115922,
       y__h116028,
       y__h116073,
       y__h116179,
       y__h116224,
       y__h116330,
       y__h116481,
       y__h116632,
       y__h116783,
       y__h116934,
       y__h117085,
       y__h117236,
       y__h117387,
       y__h117538,
       y__h117689,
       y__h117840,
       y__h117991,
       y__h118142,
       y__h118293,
       y__h118444,
       y__h118595,
       y__h118746,
       y__h118897,
       y__h119048,
       y__h119199,
       y__h119350,
       y__h119501,
       y__h119652,
       y__h122827,
       y__h122873,
       y__h122981,
       y__h123027,
       y__h123134,
       y__h123180,
       y__h123287,
       y__h123333,
       y__h123440,
       y__h123486,
       y__h123593,
       y__h123639,
       y__h123746,
       y__h123792,
       y__h123899,
       y__h123945,
       y__h124052,
       y__h124098,
       y__h124205,
       y__h124251,
       y__h124358,
       y__h124404,
       y__h124511,
       y__h124557,
       y__h124664,
       y__h124710,
       y__h124817,
       y__h124863,
       y__h124970,
       y__h125016,
       y__h125123,
       y__h125169,
       y__h125276,
       y__h125322,
       y__h125429,
       y__h125475,
       y__h125582,
       y__h125628,
       y__h125735,
       y__h125781,
       y__h125888,
       y__h125934,
       y__h126041,
       y__h126087,
       y__h126240,
       y__h12896,
       y__h12941,
       y__h13047,
       y__h130749,
       y__h13092,
       y__h131270,
       y__h13197,
       y__h13242,
       y__h13347,
       y__h13392,
       y__h13497,
       y__h13542,
       y__h13647,
       y__h13692,
       y__h13842,
       y__h139935,
       y__h139982,
       y__h140090,
       y__h140137,
       y__h140244,
       y__h140291,
       y__h140398,
       y__h140445,
       y__h140552,
       y__h140599,
       y__h140706,
       y__h140753,
       y__h140860,
       y__h140907,
       y__h141014,
       y__h141061,
       y__h141168,
       y__h141215,
       y__h141322,
       y__h141369,
       y__h141476,
       y__h141523,
       y__h141630,
       y__h141677,
       y__h141784,
       y__h141831,
       y__h141938,
       y__h141985,
       y__h142092,
       y__h142139,
       y__h142246,
       y__h142293,
       y__h142400,
       y__h142447,
       y__h142554,
       y__h142601,
       y__h142708,
       y__h142755,
       y__h142862,
       y__h142909,
       y__h143016,
       y__h143063,
       y__h143170,
       y__h143217,
       y__h143324,
       y__h143371,
       y__h143478,
       y__h143525,
       y__h143632,
       y__h143679,
       y__h143786,
       y__h143833,
       y__h143940,
       y__h143987,
       y__h144094,
       y__h144141,
       y__h144248,
       y__h144295,
       y__h144554,
       y__h148343,
       y__h148493,
       y__h148540,
       y__h148648,
       y__h148695,
       y__h148802,
       y__h148849,
       y__h148956,
       y__h149003,
       y__h149110,
       y__h149157,
       y__h149264,
       y__h149311,
       y__h149418,
       y__h149465,
       y__h149572,
       y__h149619,
       y__h149726,
       y__h149773,
       y__h149880,
       y__h149927,
       y__h150034,
       y__h150081,
       y__h150188,
       y__h150235,
       y__h150342,
       y__h150389,
       y__h150496,
       y__h150543,
       y__h150650,
       y__h150697,
       y__h150804,
       y__h150851,
       y__h150958,
       y__h151005,
       y__h151112,
       y__h151159,
       y__h151266,
       y__h151313,
       y__h151420,
       y__h151467,
       y__h151574,
       y__h151621,
       y__h151728,
       y__h151775,
       y__h151882,
       y__h151929,
       y__h152036,
       y__h152083,
       y__h152190,
       y__h152237,
       y__h152344,
       y__h152391,
       y__h152498,
       y__h152545,
       y__h152652,
       y__h152699,
       y__h152806,
       y__h152853,
       y__h153112,
       y__h156902,
       y__h157052,
       y__h157099,
       y__h157207,
       y__h157254,
       y__h157361,
       y__h157408,
       y__h157515,
       y__h157562,
       y__h157669,
       y__h157716,
       y__h157823,
       y__h157870,
       y__h157977,
       y__h158024,
       y__h158131,
       y__h158178,
       y__h158285,
       y__h158332,
       y__h158439,
       y__h158486,
       y__h158593,
       y__h158640,
       y__h158747,
       y__h158794,
       y__h158901,
       y__h158948,
       y__h159055,
       y__h159102,
       y__h159209,
       y__h159256,
       y__h159363,
       y__h159410,
       y__h159517,
       y__h159564,
       y__h159671,
       y__h159718,
       y__h159825,
       y__h159872,
       y__h159979,
       y__h160026,
       y__h160133,
       y__h160180,
       y__h160287,
       y__h160334,
       y__h160441,
       y__h160488,
       y__h160595,
       y__h160642,
       y__h160749,
       y__h160796,
       y__h160903,
       y__h160950,
       y__h161057,
       y__h161104,
       y__h161211,
       y__h161258,
       y__h161365,
       y__h161412,
       y__h161671,
       y__h182410,
       y__h182561,
       y__h182711,
       y__h182861,
       y__h183011,
       y__h183161,
       y__h183311,
       y__h183461,
       y__h1944,
       y__h22152,
       y__h22198,
       y__h22305,
       y__h22351,
       y__h22457,
       y__h22503,
       y__h22609,
       y__h22655,
       y__h22761,
       y__h22807,
       y__h22913,
       y__h22959,
       y__h23065,
       y__h23111,
       y__h23217,
       y__h23263,
       y__h23369,
       y__h23415,
       y__h23521,
       y__h23567,
       y__h23673,
       y__h23719,
       y__h23825,
       y__h23871,
       y__h23977,
       y__h24023,
       y__h24175,
       y__h3304,
       y__h3351,
       y__h3459,
       y__h3506,
       y__h3613,
       y__h3660,
       y__h3767,
       y__h37904,
       y__h38052,
       y__h38098,
       y__h3814,
       y__h38205,
       y__h38251,
       y__h38357,
       y__h38403,
       y__h38509,
       y__h38555,
       y__h38661,
       y__h38707,
       y__h38813,
       y__h38859,
       y__h39011,
       y__h3921,
       y__h3968,
       y__h4075,
       y__h4122,
       y__h4229,
       y__h4276,
       y__h4383,
       y__h4430,
       y__h4537,
       y__h4584,
       y__h46648,
       y__h46799,
       y__h4691,
       y__h46949,
       y__h47099,
       y__h47249,
       y__h4738,
       y__h47399,
       y__h4845,
       y__h4892,
       y__h4999,
       y__h5046,
       y__h5153,
       y__h5200,
       y__h5307,
       y__h5354,
       y__h5461,
       y__h54784,
       y__h54973,
       y__h5508,
       y__h55124,
       y__h55274,
       y__h55424,
       y__h55574,
       y__h55724,
       y__h55874,
       y__h5615,
       y__h5662,
       y__h5769,
       y__h5816,
       y__h5923,
       y__h5970,
       y__h6077,
       y__h6124,
       y__h6231,
       y__h62732,
       y__h6278,
       y__h63410,
       y__h63455,
       y__h63561,
       y__h63606,
       y__h63711,
       y__h63756,
       y__h6385,
       y__h63861,
       y__h63906,
       y__h64011,
       y__h64056,
       y__h64161,
       y__h64206,
       y__h64311,
       y__h6432,
       y__h64356,
       y__h64461,
       y__h64506,
       y__h64611,
       y__h64656,
       y__h64761,
       y__h64806,
       y__h64911,
       y__h64956,
       y__h65061,
       y__h65106,
       y__h65211,
       y__h65256,
       y__h65361,
       y__h6539,
       y__h65406,
       y__h65511,
       y__h65556,
       y__h65661,
       y__h65706,
       y__h65811,
       y__h65856,
       y__h6586,
       y__h65961,
       y__h66006,
       y__h66111,
       y__h66156,
       y__h66261,
       y__h66306,
       y__h66411,
       y__h66456,
       y__h66561,
       y__h66606,
       y__h66711,
       y__h66756,
       y__h66861,
       y__h66906,
       y__h6693,
       y__h67011,
       y__h67056,
       y__h67161,
       y__h67206,
       y__h67311,
       y__h67356,
       y__h6740,
       y__h67461,
       y__h67506,
       y__h67611,
       y__h67656,
       y__h67761,
       y__h67806,
       y__h6847,
       y__h6894,
       y__h7001,
       y__h7048,
       y__h7155,
       y__h71870,
       y__h72016,
       y__h7202,
       y__h72061,
       y__h72167,
       y__h72212,
       y__h72317,
       y__h72362,
       y__h72467,
       y__h72512,
       y__h72617,
       y__h72662,
       y__h72767,
       y__h72812,
       y__h72917,
       y__h72962,
       y__h7309,
       y__h7356,
       y__h7463,
       y__h7510,
       y__h7617,
       y__h7664,
       y__h7771,
       y__h7818,
       y__h80679,
       y__h81307,
       y__h81352,
       y__h81459,
       y__h81504,
       y__h81610,
       y__h81655,
       y__h81761,
       y__h81806,
       y__h81912,
       y__h81957,
       y__h82063,
       y__h82108,
       y__h82214,
       y__h82259,
       y__h82365,
       y__h82516,
       y__h82667,
       y__h82818,
       y__h82969,
       y__h83120,
       y__h83271,
       y__h83422,
       y__h83573,
       y__h83724,
       y__h83875,
       y__h84026,
       y__h84177,
       y__h84328,
       y__h84479,
       y__h84630,
       y__h84781,
       y__h84932,
       y__h85083,
       y__h85234,
       y__h85385,
       y__h85536,
       y__h85687,
       y__h88862,
       y__h88908,
       y__h89016,
       y__h89062,
       y__h89169,
       y__h89215,
       y__h89322,
       y__h89368,
       y__h89475,
       y__h89521,
       y__h89628,
       y__h89674,
       y__h89781,
       y__h89827,
       y__h89934,
       y__h89980,
       y__h90087,
       y__h90133,
       y__h90240,
       y__h90286,
       y__h90393,
       y__h90439,
       y__h90546,
       y__h90592,
       y__h90699,
       y__h90745,
       y__h90852,
       y__h90898,
       y__h91005,
       y__h91051,
       y__h91158,
       y__h91204,
       y__h91311,
       y__h91357,
       y__h91464,
       y__h91510,
       y__h91617,
       y__h91663,
       y__h91770,
       y__h91816,
       y__h91923,
       y__h91969,
       y__h92076,
       y__h92122,
       y__h92275,
       y__h96784,
       y__h97305;

  // action method start
  assign RDY_start = !inp_fifo_rv_port1__read[64] ;
  assign CAN_FIRE_start = !inp_fifo_rv_port1__read[64] ;
  assign WILL_FIRE_start = EN_start ;

  // value method get_result
  assign get_result = rg_out ;
  assign RDY_get_result = rg_out_valid ;

  // rule RL_r1_stage2
  assign CAN_FIRE_RL_r1_stage2 = stage1_fifo_rv[64] ;
  assign WILL_FIRE_RL_r1_stage2 = CAN_FIRE_RL_r1_stage2 ;

  // rule RL_r1_stage1
  assign CAN_FIRE_RL_r1_stage1 =
	     inp_fifo_rv[64] && !stage1_fifo_rv_port1__read[64] ;
  assign WILL_FIRE_RL_r1_stage1 = CAN_FIRE_RL_r1_stage1 ;

  // rule RL_rg_out_valid__dreg_update
  assign CAN_FIRE_RL_rg_out_valid__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_rg_out_valid__dreg_update = 1'd1 ;

  // inlined wires
  assign inp_fifo_rv_port0__write_1 =
	     { 1'd0,
	       64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  } ;
  assign inp_fifo_rv_port1__read =
	     CAN_FIRE_RL_r1_stage1 ?
	       inp_fifo_rv_port0__write_1 :
	       inp_fifo_rv ;
  assign inp_fifo_rv_port1__write_1 = { 1'd1, start_a, start_b, start_c } ;
  assign inp_fifo_rv_port2__read =
	     EN_start ? inp_fifo_rv_port1__write_1 : inp_fifo_rv_port1__read ;
  assign stage1_fifo_rv_port1__read =
	     stage1_fifo_rv[64] ?
	       inp_fifo_rv_port0__write_1 :
	       stage1_fifo_rv ;
  assign stage1_fifo_rv_port1__write_1 =
	     { 1'd1, rg_s ? x__h10388 : x__h931, inp_fifo_rv[31:0] } ;
  assign stage1_fifo_rv_port2__read =
	     CAN_FIRE_RL_r1_stage1 ?
	       stage1_fifo_rv_port1__write_1 :
	       stage1_fifo_rv_port1__read ;

  // register inp_fifo_rv
  assign inp_fifo_rv_D_IN = inp_fifo_rv_port2__read ;
  assign inp_fifo_rv_EN = 1'b1 ;

  // register rg_out
  assign rg_out_D_IN =
	     rg_s ?
	       acc2__h61833 :
	       stage1_fifo_rv_port0__read__97_BIT_63_99_XOR_s_ETC___d2707 ;
  assign rg_out_EN = CAN_FIRE_RL_r1_stage2 ;

  // register rg_out_valid
  assign rg_out_valid_D_IN = CAN_FIRE_RL_r1_stage2 ;
  assign rg_out_valid_EN = 1'd1 ;

  // register rg_s
  assign rg_s_D_IN = start_s ;
  assign rg_s_EN = EN_start ;

  // register stage1_fifo_rv
  assign stage1_fifo_rv_D_IN = stage1_fifo_rv_port2__read ;
  assign stage1_fifo_rv_EN = 1'b1 ;

  // remaining internal signals
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1704 =
	     mant_a_adj__h70319 < mant_b_adj__h70321 ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1920 =
	     { y__h140137 ^ x__h140136,
	       y__h139982 ^
	       IF_mant_a_adj0319_BIT_0_AND_mant_b_adj0321_BIT_ETC__q36[1],
	       mant_a_adj__h70319[0] ^ mant_b_adj__h70321[0] } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1921 =
	     { y__h140445 ^ x__h140444,
	       y__h140291 ^ x__h140290,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1920 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1922 =
	     { y__h140753 ^ x__h140752,
	       y__h140599 ^ x__h140598,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1921 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1923 =
	     { y__h141061 ^ x__h141060,
	       y__h140907 ^ x__h140906,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1922 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1924 =
	     { y__h141369 ^ x__h141368,
	       y__h141215 ^ x__h141214,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1923 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1925 =
	     { y__h141677 ^ x__h141676,
	       y__h141523 ^ x__h141522,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1924 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1926 =
	     { y__h141985 ^ x__h141984,
	       y__h141831 ^ x__h141830,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1925 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1927 =
	     { y__h142293 ^ x__h142292,
	       y__h142139 ^ x__h142138,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1926 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1928 =
	     { y__h142601 ^ x__h142600,
	       y__h142447 ^ x__h142446,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1927 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1929 =
	     { y__h142909 ^ x__h142908,
	       y__h142755 ^ x__h142754,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1928 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1930 =
	     { y__h143217 ^ x__h143216,
	       y__h143063 ^ x__h143062,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1929 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1931 =
	     { y__h143525 ^ x__h143524,
	       y__h143371 ^ x__h143370,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1930 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1932 =
	     { y__h143833 ^ x__h143832,
	       y__h143679 ^ x__h143678,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1931 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1933 =
	     { y__h144141 ^ x__h144140,
	       y__h143987 ^ x__h143986,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1932 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1934 =
	     { x__h144553 ^ y__h144554,
	       y__h144295 ^ x__h144294,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1933 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2120 =
	     { y__h157254 ^ x__h157253,
	       y__h157099 ^ IF_x56901_OR_y56902_THEN_3_ELSE_1__q38[1],
	       ~y__h156902 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2121 =
	     { y__h157562 ^ x__h157561,
	       y__h157408 ^ x__h157407,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2120 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2122 =
	     { y__h157870 ^ x__h157869,
	       y__h157716 ^ x__h157715,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2121 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2123 =
	     { y__h158178 ^ x__h158177,
	       y__h158024 ^ x__h158023,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2122 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2124 =
	     { y__h158486 ^ x__h158485,
	       y__h158332 ^ x__h158331,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2123 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2125 =
	     { y__h158794 ^ x__h158793,
	       y__h158640 ^ x__h158639,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2124 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2126 =
	     { y__h159102 ^ x__h159101,
	       y__h158948 ^ x__h158947,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2125 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2127 =
	     { y__h159410 ^ x__h159409,
	       y__h159256 ^ x__h159255,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2126 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2128 =
	     { y__h159718 ^ x__h159717,
	       y__h159564 ^ x__h159563,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2127 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2129 =
	     { y__h160026 ^ x__h160025,
	       y__h159872 ^ x__h159871,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2128 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2130 =
	     { y__h160334 ^ x__h160333,
	       y__h160180 ^ x__h160179,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2129 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2131 =
	     { y__h160642 ^ x__h160641,
	       y__h160488 ^ x__h160487,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2130 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2132 =
	     { y__h160950 ^ x__h160949,
	       y__h160796 ^ x__h160795,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2131 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2133 =
	     { y__h161258 ^ x__h161257,
	       y__h161104 ^ x__h161103,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2132 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2134 =
	     { x__h161670 ^ y__h161671,
	       y__h161412 ^ x__h161411,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2133 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2320 =
	     { y__h148695 ^ x__h148694,
	       y__h148540 ^ IF_x48342_OR_y48343_THEN_3_ELSE_1__q37[1],
	       ~y__h148343 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2321 =
	     { y__h149003 ^ x__h149002,
	       y__h148849 ^ x__h148848,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2320 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2322 =
	     { y__h149311 ^ x__h149310,
	       y__h149157 ^ x__h149156,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2321 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2323 =
	     { y__h149619 ^ x__h149618,
	       y__h149465 ^ x__h149464,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2322 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2324 =
	     { y__h149927 ^ x__h149926,
	       y__h149773 ^ x__h149772,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2323 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2325 =
	     { y__h150235 ^ x__h150234,
	       y__h150081 ^ x__h150080,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2324 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2326 =
	     { y__h150543 ^ x__h150542,
	       y__h150389 ^ x__h150388,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2325 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2327 =
	     { y__h150851 ^ x__h150850,
	       y__h150697 ^ x__h150696,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2326 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2328 =
	     { y__h151159 ^ x__h151158,
	       y__h151005 ^ x__h151004,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2327 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2329 =
	     { y__h151467 ^ x__h151466,
	       y__h151313 ^ x__h151312,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2328 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2330 =
	     { y__h151775 ^ x__h151774,
	       y__h151621 ^ x__h151620,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2329 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2331 =
	     { y__h152083 ^ x__h152082,
	       y__h151929 ^ x__h151928,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2330 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2332 =
	     { y__h152391 ^ x__h152390,
	       y__h152237 ^ x__h152236,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2331 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2333 =
	     { y__h152699 ^ x__h152698,
	       y__h152545 ^ x__h152544,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2332 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2334 =
	     { x__h153111 ^ y__h153112,
	       y__h152853 ^ x__h152852,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2333 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426 =
	     _0_CONCAT_stage1_fifo_rv_port0__read__97_BITS_6_ETC___d806 ?
	       stage1_fifo_rv[30:23] :
	       stage1_fifo_rv[62:55] ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2470 =
	     { y__h182561 ^ x__h182560,
	       y__h182410 ^
	       IF_INV_IF_0_CONCAT_stage1_fifo_rv_port0__read__ETC__q41[1],
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[0] } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2471 =
	     { y__h182861 ^ x__h182860,
	       y__h182711 ^ x__h182710,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2470 } ;
  assign IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2472 =
	     { y__h183161 ^ x__h183160,
	       y__h183011 ^ x__h183010,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2471 } ;
  assign IF_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_3_ETC__q31 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[0] ?
	       33'd3 :
	       33'd1 ;
  assign IF_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_6_ETC__q33 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[0] ?
	       33'd3 :
	       33'd1 ;
  assign IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265 =
	     (_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d231 ||
	      _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d232 &&
	      { x_BIT_0__BIT_0___h37375,
		_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d232,
		_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d242 } !=
	      8'b01000000 &&
	      y__h55874) ?
	       32'hFFFFFF81 :
	       32'hFFFFFF80 ;
  assign IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d350 =
	     (x_BIT_0__BIT_0___h37375 &&
	      { x_BIT_0__BIT_0___h53355,
		x_BIT_0__BIT_0___h37375,
		_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d232,
		_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d242 } !=
	      9'b010000000) ?
	       { 24'd0,
		 x__h47398 & y__h47399,
		 _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d344 } :
	       fraction___2__h45039 ;
  assign IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d381 =
	     { y__h55874 ^ x__h55873,
	       y__h55724 ^ x__h55723,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d380 } ;
  assign IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC__q17 =
	     (_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[1] &
	      _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[0]) ?
	       33'd4 :
	       33'd0 ;
  assign IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC__q44 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d231 ?
	       IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d350 :
	       _theResult_____2_fst__h29024 ;
  assign IF_IF_0_CONCAT_stage1_fifo_rv_port0__read__97__ETC___d2473 =
	     { y__h183461 ^ x__h183460,
	       y__h183311 ^ x__h183310,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2472 } ;
  assign IF_IF_0_CONCAT_stage1_fifo_rv_port0__read__97__ETC__q40 =
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_ETC___d386 =
	     y__h55874 ?
	       IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d381 :
	       { y__h55724,
		 y__h55574,
		 y__h55424,
		 y__h55274,
		 y__h55124,
		 y__h54973,
		 x__h54783,
		 y__h54784 } ;
  assign IF_IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39__ETC__q29 =
	     (IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[0] &
	      IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_ETC___d2480 =
	     _theResult_____2__h164124[23] ?
	       { 21'd0,
		 x__h183610,
		 IF_IF_0_CONCAT_stage1_fifo_rv_port0__read__97__ETC___d2473 } :
	       { 22'd0,
		 y__h183461,
		 y__h183311,
		 y__h183161,
		 y__h183011,
		 y__h182861,
		 y__h182711,
		 y__h182561,
		 y__h182410,
		 ~IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[0] } ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d433 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[0] ?
	       product__h2536 :
	       32'd0 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d439 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[1] ?
	       carry__h2473 :
	       32'd0 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d442 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[1] ?
	       product__h2472 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d433 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d449 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[2] ?
	       carry__h2409 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d439 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d453 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[2] ?
	       product__h2408 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d442 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d460 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[3] ?
	       carry__h2345 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d449 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d464 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[3] ?
	       product__h2344 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d453 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d471 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[4] ?
	       carry__h2281 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d460 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d475 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[4] ?
	       product__h2280 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d464 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d482 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[5] ?
	       carry__h2217 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d471 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d486 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[5] ?
	       product__h2216 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d475 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d493 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[6] ?
	       carry__h2153 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d482 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d497 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[6] ?
	       product__h2152 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d486 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[7] ?
	       product__h2088 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d497 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508 =
	     IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409[7] ?
	       carry__h2089 :
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d493 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d696 =
	     x__h1943 ^ y__h1944 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d698 =
	     y__h7818 ^ x__h7817 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d700 =
	     y__h7664 ^ x__h7663 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d702 =
	     y__h7510 ^ x__h7509 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d704 =
	     y__h7356 ^ x__h7355 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d706 =
	     y__h7202 ^ x__h7201 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d708 =
	     y__h7048 ^ x__h7047 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d710 =
	     y__h6894 ^ x__h6893 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d712 =
	     y__h6740 ^ x__h6739 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d714 =
	     y__h6586 ^ x__h6585 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d716 =
	     y__h6432 ^ x__h6431 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d718 =
	     y__h6278 ^ x__h6277 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d720 =
	     y__h6124 ^ x__h6123 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d722 =
	     y__h5970 ^ x__h5969 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d724 =
	     y__h5816 ^ x__h5815 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d726 =
	     y__h5662 ^ x__h5661 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d728 =
	     y__h5508 ^ x__h5507 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d730 =
	     y__h5354 ^ x__h5353 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d732 =
	     y__h5200 ^ x__h5199 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d734 =
	     y__h5046 ^ x__h5045 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d736 =
	     y__h4892 ^ x__h4891 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d738 =
	     y__h4738 ^ x__h4737 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d740 =
	     y__h4584 ^ x__h4583 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d742 =
	     y__h4430 ^ x__h4429 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d744 =
	     y__h4276 ^ x__h4275 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d746 =
	     y__h4122 ^ x__h4121 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d748 =
	     y__h3968 ^ x__h3967 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d750 =
	     y__h3814 ^ x__h3813 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d752 =
	     y__h3660 ^ x__h3659 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d754 =
	     y__h3506 ^ x__h3505 ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d756 =
	     y__h3351 ^
	     IF_IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39__ETC__q29[1] ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d758 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[0] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[0] ;
  assign IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC__q22 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d433 &
	     shift_a__h2469 ;
  assign IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_99_ETC__q39 =
	     (IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[1] &
	      IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_99_ETC__q42 =
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[24] ?
	       _theResult_____2_fst__h164127 :
	       sum_exp__h70322 ;
  assign IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_99_ETC__q43 =
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[24] ?
	       _theResult_____2__h164124 :
	       sum_mant__h189267 ;
  assign IF_INV_IF_0_CONCAT_stage1_fifo_rv_port0__read__ETC__q41 =
	     (~IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_INV_y05781_THEN_3_ELSE_1__q10 = (~y__h105781) ? 33'd3 : 33'd1 ;
  assign IF_INV_y1870_THEN_3_ELSE_1__q8 = (~y__h71870) ? 33'd3 : 33'd1 ;
  assign IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO_32__ETC___d409 =
	     b__h936[7] ? b___1__h1021 : b__h936 ;
  assign IF_inp_fifo_rv_BIT_55_AND_inp_fifo_rv_BIT_39_T_ETC__q3 =
	     (inp_fifo_rv[55] & inp_fifo_rv[39]) ? 33'd2 : 33'd0 ;
  assign IF_inp_fifo_rv_port0__read_BIT_32_3_THEN_1_CON_ETC___d75 =
	     inp_fifo_rv[32] ? product__h21239 : 32'd0 ;
  assign IF_inp_fifo_rv_port0__read_BIT_32_3_THEN_1_CON_ETC__q11 =
	     IF_inp_fifo_rv_port0__read_BIT_32_3_THEN_1_CON_ETC___d75 &
	     partial_product__h21172 ;
  assign IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_1_CON_ETC___d83 =
	     inp_fifo_rv[33] ?
	       product__h21175 :
	       IF_inp_fifo_rv_port0__read_BIT_32_3_THEN_1_CON_ETC___d75 ;
  assign IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_IF_in_ETC___d80 =
	     inp_fifo_rv[33] ? carry__h21176 : 32'd0 ;
  assign IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d90 =
	     inp_fifo_rv[34] ?
	       carry__h21112 :
	       IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_IF_in_ETC___d80 ;
  assign IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d94 =
	     inp_fifo_rv[34] ?
	       product__h21111 :
	       IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_1_CON_ETC___d83 ;
  assign IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d101 =
	     inp_fifo_rv[35] ?
	       carry__h21048 :
	       IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d90 ;
  assign IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d105 =
	     inp_fifo_rv[35] ?
	       product__h21047 :
	       IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d94 ;
  assign IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d112 =
	     inp_fifo_rv[36] ?
	       carry__h20984 :
	       IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d101 ;
  assign IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d116 =
	     inp_fifo_rv[36] ?
	       product__h20983 :
	       IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d105 ;
  assign IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d123 =
	     inp_fifo_rv[37] ?
	       carry__h20920 :
	       IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d112 ;
  assign IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d127 =
	     inp_fifo_rv[37] ?
	       product__h20919 :
	       IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d116 ;
  assign IF_mant_a_adj0319_BIT_0_AND_mant_b_adj0321_BIT_ETC__q36 =
	     (mant_a_adj__h70319[0] & mant_b_adj__h70321[0]) ? 33'd2 : 33'd0 ;
  assign IF_mant_a_adj5892_BIT_0_AND_y7305_THEN_2_ELSE_0__q30 =
	     (mant_a_adj__h95892[0] & y__h97305) ? 33'd2 : 33'd0 ;
  assign IF_mant_b_adj29857_BIT_0_AND_y31270_THEN_2_ELSE_0__q32 =
	     (mant_b_adj__h129857[0] & y__h131270) ? 33'd2 : 33'd0 ;
  assign IF_stage1_fifo_rv_BIT_32_AND_stage1_fifo_rv_BI_ETC__q4 =
	     (stage1_fifo_rv[32] & stage1_fifo_rv[0]) ? 33'd2 : 33'd0 ;
  assign IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336 =
	     stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_st_ETC___d801 ?
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1934 :
	       (IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1704 ?
		  IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2134 :
		  IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2334) ;
  assign IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2411 =
	     { IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[5] ^
	       x__h166204,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[4] ^
	       x__h166054,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[3] ^
	       x__h165904,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[2] ^
	       IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_99_ETC__q39[1],
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[1] ^
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[0] } ;
  assign IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2413 =
	     { IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[9] ^
	       x__h166804,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[8] ^
	       x__h166654,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[7] ^
	       x__h166504,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[6] ^
	       x__h166354,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2411 } ;
  assign IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2415 =
	     { IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[13] ^
	       x__h167404,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[12] ^
	       x__h167254,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[11] ^
	       x__h167104,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[10] ^
	       x__h166954,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2413 } ;
  assign IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2417 =
	     { IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[17] ^
	       x__h168004,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[16] ^
	       x__h167854,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[15] ^
	       x__h167704,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[14] ^
	       x__h167554,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2415 } ;
  assign IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2419 =
	     { IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[21] ^
	       x__h168604,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[20] ^
	       x__h168454,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[19] ^
	       x__h168304,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[18] ^
	       x__h168154,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2417 } ;
  assign IF_x05780_OR_y05781_THEN_3_ELSE_1__q9 =
	     (x__h105780 | y__h105781) ? 33'd3 : 33'd1 ;
  assign IF_x1869_OR_y1870_THEN_3_ELSE_1__q7 =
	     (x__h71869 | y__h71870) ? 33'd3 : 33'd1 ;
  assign IF_x4783_AND_y4784_THEN_2_ELSE_0__q20 =
	     (x__h54783 & y__h54784) ? 33'd2 : 33'd0 ;
  assign IF_x48342_OR_y48343_THEN_3_ELSE_1__q37 =
	     (x__h148342 | y__h148343) ? 33'd3 : 33'd1 ;
  assign IF_x56901_OR_y56902_THEN_3_ELSE_1__q38 =
	     (x__h156901 | y__h156902) ? 33'd3 : 33'd1 ;
  assign IF_x7903_OR_y7904_THEN_3_ELSE_1__q21 =
	     (x__h37903 | y__h37904) ? 33'd3 : 33'd1 ;
  assign IF_x_BIT_0__BIT_0_3355_THEN_2_ELSE_0__q19 =
	     x_BIT_0__BIT_0___h53355 ? 33'd2 : 33'd0 ;
  assign IF_x_BIT_0__BIT_0_7375_THEN_2_ELSE_0__q18 =
	     x_BIT_0__BIT_0___h37375 ? 33'd2 : 33'd0 ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1105 =
	     { y__h89062 ^ x__h89061,
	       y__h88908 ^
	       IF_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_3_ETC__q31[1],
	       ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[0] } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1106 =
	     { y__h89368 ^ x__h89367,
	       y__h89215 ^ x__h89214,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1105 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1107 =
	     { y__h89674 ^ x__h89673,
	       y__h89521 ^ x__h89520,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1106 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1108 =
	     { y__h89980 ^ x__h89979,
	       y__h89827 ^ x__h89826,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1107 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1109 =
	     { y__h90286 ^ x__h90285,
	       y__h90133 ^ x__h90132,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1108 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1110 =
	     { y__h90592 ^ x__h90591,
	       y__h90439 ^ x__h90438,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1109 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1111 =
	     { y__h90898 ^ x__h90897,
	       y__h90745 ^ x__h90744,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1110 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1112 =
	     { y__h91204 ^ x__h91203,
	       y__h91051 ^ x__h91050,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1111 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1113 =
	     { y__h91510 ^ x__h91509,
	       y__h91357 ^ x__h91356,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1112 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1114 =
	     { y__h91816 ^ x__h91815,
	       y__h91663 ^ x__h91662,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1113 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1115 =
	     { y__h92122 ^ x__h92121,
	       y__h91969 ^ x__h91968,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1114 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1554 =
	     { y__h123027 ^ x__h123026,
	       y__h122873 ^
	       IF_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_6_ETC__q33[1],
	       ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[0] } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1555 =
	     { y__h123333 ^ x__h123332,
	       y__h123180 ^ x__h123179,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1554 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1556 =
	     { y__h123639 ^ x__h123638,
	       y__h123486 ^ x__h123485,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1555 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1557 =
	     { y__h123945 ^ x__h123944,
	       y__h123792 ^ x__h123791,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1556 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1558 =
	     { y__h124251 ^ x__h124250,
	       y__h124098 ^ x__h124097,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1557 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1559 =
	     { y__h124557 ^ x__h124556,
	       y__h124404 ^ x__h124403,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1558 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1560 =
	     { y__h124863 ^ x__h124862,
	       y__h124710 ^ x__h124709,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1559 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1561 =
	     { y__h125169 ^ x__h125168,
	       y__h125016 ^ x__h125015,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1560 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1562 =
	     { y__h125475 ^ x__h125474,
	       y__h125322 ^ x__h125321,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1561 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1563 =
	     { y__h125781 ^ x__h125780,
	       y__h125628 ^ x__h125627,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1562 } ;
  assign INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1564 =
	     { y__h126087 ^ x__h126086,
	       y__h125934 ^ x__h125933,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1563 } ;
  assign INV_mant_a_adj0319__q35 = ~mant_a_adj__h70319 ;
  assign INV_mant_b_adj0321__q34 = ~mant_b_adj__h70321 ;
  assign INV_stage1_fifo_rv_BITS_30_TO_23__q6 = ~stage1_fifo_rv[30:23] ;
  assign INV_stage1_fifo_rv_BITS_62_TO_55__q5 = ~stage1_fifo_rv[62:55] ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_24_19_X_ETC___d970 =
	     y__h81352 ^ IF_INV_y1870_THEN_3_ELSE_1__q8[1] ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_25_16_X_ETC___d969 =
	     y__h81504 ^ x__h81503 ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_26_13_X_ETC___d968 =
	     y__h81655 ^ x__h81654 ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_27_09_X_ETC___d967 =
	     y__h81806 ^ x__h81805 ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_28_52_X_ETC___d973 =
	     { y__h81957 ^ x__h81956,
	       INV_stage1_fifo_rv_port0__read__97_BIT_27_09_X_ETC___d967,
	       INV_stage1_fifo_rv_port0__read__97_BIT_26_13_X_ETC___d968,
	       INV_stage1_fifo_rv_port0__read__97_BIT_25_16_X_ETC___d969,
	       INV_stage1_fifo_rv_port0__read__97_BIT_24_19_X_ETC___d970,
	       y__h71870 } ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_30_46_X_ETC___d974 =
	     { y__h82259 ^ x__h82258,
	       y__h82108 ^ x__h82107,
	       INV_stage1_fifo_rv_port0__read__97_BIT_28_52_X_ETC___d973 } ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_56_267__ETC___d1419 =
	     y__h115317 ^ IF_INV_y05781_THEN_3_ELSE_1__q10[1] ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_57_264__ETC___d1418 =
	     y__h115469 ^ x__h115468 ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_58_261__ETC___d1417 =
	     y__h115620 ^ x__h115619 ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_59_257__ETC___d1416 =
	     y__h115771 ^ x__h115770 ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_60_301__ETC___d1422 =
	     { y__h115922 ^ x__h115921,
	       INV_stage1_fifo_rv_port0__read__97_BIT_59_257__ETC___d1416,
	       INV_stage1_fifo_rv_port0__read__97_BIT_58_261__ETC___d1417,
	       INV_stage1_fifo_rv_port0__read__97_BIT_57_264__ETC___d1418,
	       INV_stage1_fifo_rv_port0__read__97_BIT_56_267__ETC___d1419,
	       y__h105781 } ;
  assign INV_stage1_fifo_rv_port0__read__97_BIT_62_295__ETC___d1423 =
	     { y__h116224 ^ x__h116223,
	       y__h116073 ^ x__h116072,
	       INV_stage1_fifo_rv_port0__read__97_BIT_60_301__ETC___d1422 } ;
  assign NOT_1_CONCAT_stage1_fifo_rv_port0__read__97_BI_ETC___d1568 =
	     !_1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1293 &&
	     { 8'd0,
	       y__h126240 ^ x__h126239,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1564 &
	       stage1_fifo_rv[22:0] } ==
	     32'd0 ;
  assign _0_CONCAT_stage1_fifo_rv_port0__read__97_BITS_6_ETC___d806 =
	     exp_a__h70311 <= exp_b__h70315 ;
  assign _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987 =
	     32'b00000000000000000000000000000001 << exp_diff_sub__h70505 ;
  assign _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436 =
	     32'b00000000000000000000000000000001 << exp_diff_sub__h70442 ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139 =
	     x__h20796 ^ cin__h20776 ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145 =
	     x__h21412 | y__h21413 ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d231 =
	     y__h24175 ^ x__h24174 ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d232 =
	     y__h22807 ^ x__h22806 ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d241 =
	     { y__h22351 ^ x__h22350,
	       y__h22198 ^
	       IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC__q17[2],
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[1] ^
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[0],
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[0] } ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d242 =
	     { y__h22655 ^ x__h22654,
	       y__h22503 ^ x__h22502,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d241 } ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d342 =
	     { y__h46799 ^ x__h46798,
	       y__h46648 ^ IF_x_BIT_0__BIT_0_3355_THEN_2_ELSE_0__q19[1],
	       ~x_BIT_0__BIT_0___h53355 } ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d343 =
	     { y__h47099 ^ x__h47098,
	       y__h46949 ^ x__h46948,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d342 } ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d344 =
	     { y__h47399 ^ x__h47398,
	       y__h47249 ^ x__h47248,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d343 } ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d379 =
	     { y__h55274 ^ x__h55273,
	       y__h55124 ^ x__h55123,
	       y__h54973 ^ IF_x4783_AND_y4784_THEN_2_ELSE_0__q20[1],
	       x__h54783 ^ y__h54784 } ;
  assign _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d380 =
	     { y__h55574 ^ x__h55573,
	       y__h55424 ^ x__h55423,
	       _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d379 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1293 =
	     mant_b__h70317[{ x__h115725,
			      x__h115574,
			      x__h115423,
			      x__h115271,
			      ~y__h105781 }] ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1687 =
	     { mant_b_adj__h129857[3] ^ x__h131766,
	       mant_b_adj__h129857[2] ^ x__h131614,
	       mant_b_adj__h129857[1] ^
	       IF_mant_b_adj29857_BIT_0_AND_y31270_THEN_2_ELSE_0__q32[1],
	       mant_b_adj__h129857[0] ^ y__h131270 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1689 =
	     { mant_b_adj__h129857[7] ^ x__h132374,
	       mant_b_adj__h129857[6] ^ x__h132222,
	       mant_b_adj__h129857[5] ^ x__h132070,
	       mant_b_adj__h129857[4] ^ x__h131918,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1687 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1691 =
	     { mant_b_adj__h129857[11] ^ x__h132982,
	       mant_b_adj__h129857[10] ^ x__h132830,
	       mant_b_adj__h129857[9] ^ x__h132678,
	       mant_b_adj__h129857[8] ^ x__h132526,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1689 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1693 =
	     { mant_b_adj__h129857[15] ^ x__h133590,
	       mant_b_adj__h129857[14] ^ x__h133438,
	       mant_b_adj__h129857[13] ^ x__h133286,
	       mant_b_adj__h129857[12] ^ x__h133134,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1691 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1695 =
	     { mant_b_adj__h129857[19] ^ x__h134198,
	       mant_b_adj__h129857[18] ^ x__h134046,
	       mant_b_adj__h129857[17] ^ x__h133894,
	       mant_b_adj__h129857[16] ^ x__h133742,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1693 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1697 =
	     { mant_b_adj__h129857[23] ^ x__h134806,
	       mant_b_adj__h129857[22] ^ x__h134654,
	       mant_b_adj__h129857[21] ^ x__h134502,
	       mant_b_adj__h129857[20] ^ x__h134350,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1695 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1699 =
	     { mant_b_adj__h129857[27] ^ x__h135414,
	       mant_b_adj__h129857[26] ^ x__h135262,
	       mant_b_adj__h129857[25] ^ x__h135110,
	       mant_b_adj__h129857[24] ^ x__h134958,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1697 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1701 =
	     { mant_b_adj__h129857[31] ^ y__h130749,
	       mant_b_adj__h129857[30] ^ x__h135870,
	       mant_b_adj__h129857[29] ^ x__h135718,
	       mant_b_adj__h129857[28] ^ x__h135566,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1699 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1119 =
	     _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d845 &&
	     { 8'd0,
	       y__h92275 ^ x__h92274,
	       INV_0b1_SL_stage1_fifo_rv_port0__read__97_BIT__ETC___d1115 &
	       stage1_fifo_rv[54:32] } ==
	     32'd0 ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1238 =
	     { mant_a_adj__h95892[3] ^ x__h97801,
	       mant_a_adj__h95892[2] ^ x__h97649,
	       mant_a_adj__h95892[1] ^
	       IF_mant_a_adj5892_BIT_0_AND_y7305_THEN_2_ELSE_0__q30[1],
	       mant_a_adj__h95892[0] ^ y__h97305 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1240 =
	     { mant_a_adj__h95892[7] ^ x__h98409,
	       mant_a_adj__h95892[6] ^ x__h98257,
	       mant_a_adj__h95892[5] ^ x__h98105,
	       mant_a_adj__h95892[4] ^ x__h97953,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1238 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1242 =
	     { mant_a_adj__h95892[11] ^ x__h99017,
	       mant_a_adj__h95892[10] ^ x__h98865,
	       mant_a_adj__h95892[9] ^ x__h98713,
	       mant_a_adj__h95892[8] ^ x__h98561,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1240 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1244 =
	     { mant_a_adj__h95892[15] ^ x__h99625,
	       mant_a_adj__h95892[14] ^ x__h99473,
	       mant_a_adj__h95892[13] ^ x__h99321,
	       mant_a_adj__h95892[12] ^ x__h99169,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1242 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1246 =
	     { mant_a_adj__h95892[19] ^ x__h100233,
	       mant_a_adj__h95892[18] ^ x__h100081,
	       mant_a_adj__h95892[17] ^ x__h99929,
	       mant_a_adj__h95892[16] ^ x__h99777,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1244 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1248 =
	     { mant_a_adj__h95892[23] ^ x__h100841,
	       mant_a_adj__h95892[22] ^ x__h100689,
	       mant_a_adj__h95892[21] ^ x__h100537,
	       mant_a_adj__h95892[20] ^ x__h100385,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1246 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1250 =
	     { mant_a_adj__h95892[27] ^ x__h101449,
	       mant_a_adj__h95892[26] ^ x__h101297,
	       mant_a_adj__h95892[25] ^ x__h101145,
	       mant_a_adj__h95892[24] ^ x__h100993,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1248 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1252 =
	     { mant_a_adj__h95892[31] ^ y__h96784,
	       mant_a_adj__h95892[30] ^ x__h101905,
	       mant_a_adj__h95892[29] ^ x__h101753,
	       mant_a_adj__h95892[28] ^ x__h101601,
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1250 } ;
  assign _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d845 =
	     mant_a__h70313[{ x__h81760,
			      x__h81609,
			      x__h81458,
			      x__h81306,
			      ~y__h71870 }] ;
  assign _theResult_____2__h164124 =
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[1] ?
	       { 8'd0,
		 x__h168904 &
		 IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[23],
		 IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[23] ^
		 x__h168904,
		 IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[22] ^
		 x__h168754,
		 IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2419 } :
	       mant_mid___1__h164123 ;
  assign _theResult_____2_fst__h164127 =
	     { 1'd0,
	       IF_IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_ETC___d2480 } ;
  assign _theResult_____2_fst__h29024 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d231 ?
	       32'b0 :
	       _theResult_____2_fst__h29028 ;
  assign _theResult_____2_fst__h29028 =
	     (_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d232 &&
	      { x_BIT_0__BIT_0___h37375,
		_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d232,
		_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d242 } !=
	      8'b01000000) ?
	       _theResult_____2_fst__h29082 :
	       fraction___3__h29026 ;
  assign _theResult_____2_fst__h29082 =
	     { 23'd0,
	       y__h55874 && x__h56023,
	       IF_IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_ETC___d386 } ;
  assign _theResult_____3_snd__h70374 =
	     stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_st_ETC___d801 ?
	       stage1_fifo_rv[63] :
	       _theResult_____3_snd__h70379 ;
  assign _theResult_____3_snd__h70379 =
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d1704 ?
	       stage1_fifo_rv[31] :
	       stage1_fifo_rv[63] ;
  assign _theResult___snd_fst__h70509 =
	     _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1119 ?
	       mant_a_adj__h95892 :
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_5_ETC___d1252 ;
  assign _theResult___snd_snd_fst__h104420 =
	     NOT_1_CONCAT_stage1_fifo_rv_port0__read__97_BI_ETC___d1568 ?
	       mant_b_adj__h129857 :
	       _1_CONCAT_stage1_fifo_rv_port0__read__97_BITS_2_ETC___d1701 ;
  assign a___1__h1071 = ~a__h935 + 32'd1 ;
  assign a__h935 =
	     { {24{inp_fifo_rv_BITS_55_TO_48__q1[7]}},
	       inp_fifo_rv_BITS_55_TO_48__q1 } ;
  assign acc2__h61833 =
	     { _theResult_____3_snd__h70374,
	       IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_99_ETC__q42[7:0],
	       IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_99_ETC__q43[22:0] } ;
  assign b___1__h1021 = ~b__h936 + 32'd1 ;
  assign b__h20775 =
	     inp_fifo_rv[38] ?
	       carry__h20856 :
	       IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d123 ;
  assign b__h936 =
	     { {24{inp_fifo_rv_BITS_39_TO_32__q2[7]}},
	       inp_fifo_rv_BITS_39_TO_32__q2 } ;
  assign carry__h20856 = { x0877_OR_y0878__q16[30:0], 1'd0 } ;
  assign carry__h2089 = { x708_OR_y709__q28[30:0], 1'd0 } ;
  assign carry__h20920 = { x0941_OR_y0942__q15[30:0], 1'd0 } ;
  assign carry__h20984 = { x1005_OR_y1006__q14[30:0], 1'd0 } ;
  assign carry__h21048 = { x1069_OR_y1070__q13[30:0], 1'd0 } ;
  assign carry__h21112 = { x1133_OR_y1134__q12[30:0], 1'd0 } ;
  assign carry__h21176 =
	     { IF_inp_fifo_rv_port0__read_BIT_32_3_THEN_1_CON_ETC__q11[30:0],
	       1'd0 } ;
  assign carry__h2153 = { x174_OR_y175__q27[30:0], 1'd0 } ;
  assign carry__h2217 = { x238_OR_y239__q26[30:0], 1'd0 } ;
  assign carry__h2281 = { x302_OR_y303__q25[30:0], 1'd0 } ;
  assign carry__h2345 = { x366_OR_y367__q24[30:0], 1'd0 } ;
  assign carry__h2409 = { x430_OR_y431__q23[30:0], 1'd0 } ;
  assign carry__h2473 =
	     { IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC__q22[30:0],
	       1'd0 } ;
  assign cin__h20776 =
	     inp_fifo_rv[38] ?
	       product__h20855 :
	       IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d127 ;
  assign exp_a__h70311 = { 24'd0, stage1_fifo_rv[62:55] } ;
  assign exp_b__h70315 = { 24'd0, stage1_fifo_rv[30:23] } ;
  assign exp_diff__h70440 =
	     { x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h119651,
	       x__h116178,
	       x__h116027,
	       x__h115876,
	       x__h115725,
	       x__h115574,
	       x__h115423,
	       x__h115271,
	       ~y__h105781 } ;
  assign exp_diff__h70503 =
	     { x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h85686,
	       x__h82213,
	       x__h82062,
	       x__h81911,
	       x__h81760,
	       x__h81609,
	       x__h81458,
	       x__h81306,
	       ~y__h71870 } ;
  assign exp_diff_sub__h70442 =
	     { stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       y__h114644,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h119696,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h119545,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h119394,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1433 } ;
  assign exp_diff_sub__h70505 =
	     { stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       y__h80679,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h85731,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h85580,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h85429,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d984 } ;
  assign fraction___2__h45039 = { 25'd0, x__h45978 } ;
  assign fraction___3__h29026 = { 24'd0, x__h29995 } ;
  assign inp_fifo_rv_BITS_39_TO_32__q2 = inp_fifo_rv[39:32] ;
  assign inp_fifo_rv_BITS_55_TO_48__q1 = inp_fifo_rv[55:48] ;
  assign inp_fifo_rv_port0__read_BIT_58_7_XOR_inp_fifo__ETC___d320 =
	     { y__h38403 ^ x__h38402,
	       y__h38251 ^ x__h38250,
	       y__h38098 ^ IF_x7903_OR_y7904_THEN_3_ELSE_1__q21[1],
	       ~y__h37904 } ;
  assign inp_fifo_rv_port0__read_BIT_60_1_XOR_inp_fifo__ETC___d321 =
	     { y__h38707 ^ x__h38706,
	       y__h38555 ^ x__h38554,
	       inp_fifo_rv_port0__read_BIT_58_7_XOR_inp_fifo__ETC___d320 } ;
  assign mant_a__h70313 = { 9'd1, stage1_fifo_rv[54:32] } ;
  assign mant_a_adj__h70319 =
	     _0_CONCAT_stage1_fifo_rv_port0__read__97_BITS_6_ETC___d806 ?
	       _theResult___snd_fst__h70509 :
	       mant_a__h70313 ;
  assign mant_a_adj__h95892 = mant_a__h70313 >> exp_diff__h70503 ;
  assign mant_b__h70317 = { 9'd1, stage1_fifo_rv[22:0] } ;
  assign mant_b_adj__h129857 = mant_b__h70317 >> exp_diff__h70440 ;
  assign mant_b_adj__h70321 =
	     _0_CONCAT_stage1_fifo_rv_port0__read__97_BITS_6_ETC___d806 ?
	       mant_b__h70317 :
	       _theResult___snd_snd_fst__h104420 ;
  assign mant_mid___1__h164123 =
	     { 9'd0,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[23:1] } ;
  assign partial_product__h20770 = { 18'd1, inp_fifo_rv[54:48], 7'd0 } ;
  assign partial_product__h20852 = { 19'd1, inp_fifo_rv[54:48], 6'd0 } ;
  assign partial_product__h20916 = { 20'd1, inp_fifo_rv[54:48], 5'd0 } ;
  assign partial_product__h20980 = { 21'd1, inp_fifo_rv[54:48], 4'd0 } ;
  assign partial_product__h21044 = { 22'd1, inp_fifo_rv[54:48], 3'd0 } ;
  assign partial_product__h21108 = { 23'd1, inp_fifo_rv[54:48], 2'd0 } ;
  assign partial_product__h21172 = { 24'd1, inp_fifo_rv[54:48], 1'd0 } ;
  assign prod_exp__h10409 =
	     { y__h39011 ^ x__h39010,
	       y__h38859 ^ x__h38858,
	       inp_fifo_rv_port0__read_BIT_60_1_XOR_inp_fifo__ETC___d321 } ;
  assign prod_mant__h10405 =
	     { IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC__q44[6:0],
	       16'b0 } ;
  assign prod_sign__h10400 = inp_fifo_rv[63] ^ inp_fifo_rv[47] ;
  assign product___1__h1075 =
	     { ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d696,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d698,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d700,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d702,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d704,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d706,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d708,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d710,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d712,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d714,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d716,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d718,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d720,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d722,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d724,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d726,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d728,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d730,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d732,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d734,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d736,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d738,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d740,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d742,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d744,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d746,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d748,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d750,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d752,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d754,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d756,
	       ~IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d758 } +
	     32'd1 ;
  assign product__h20855 =
	     x__h21379 ^
	     IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d127 ;
  assign product__h2088 =
	     x__h2111 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d497 ;
  assign product__h20919 =
	     x__h21363 ^
	     IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d116 ;
  assign product__h20983 =
	     x__h21347 ^
	     IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d105 ;
  assign product__h21047 =
	     x__h21331 ^
	     IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d94 ;
  assign product__h21111 =
	     x__h21315 ^
	     IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_1_CON_ETC___d83 ;
  assign product__h21175 =
	     partial_product__h21172 ^
	     IF_inp_fifo_rv_port0__read_BIT_32_3_THEN_1_CON_ETC___d75 ;
  assign product__h21239 = { 25'd1, inp_fifo_rv[54:48] } ;
  assign product__h2152 =
	     x__h2675 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d486 ;
  assign product__h2216 =
	     x__h2659 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d475 ;
  assign product__h2280 =
	     x__h2643 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d464 ;
  assign product__h2344 =
	     x__h2627 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d453 ;
  assign product__h2408 =
	     x__h2611 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d442 ;
  assign product__h2472 =
	     shift_a__h2469 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d433 ;
  assign product__h2536 = a__h935[7] ? a___1__h1071 : a__h935 ;
  assign product__h945 =
	     { IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d696,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d698,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d700,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d702,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d704,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d706,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d708,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d710,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d712,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d714,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d716,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d718,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d720,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d722,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d724,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d726,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d728,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d730,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d732,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d734,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d736,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d738,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d740,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d742,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d744,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d746,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d748,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d750,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d752,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d754,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d756,
	       IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d758 } ;
  assign shift_a__h2085 = { product__h2536[24:0], 7'd0 } ;
  assign shift_a__h2149 = { product__h2536[25:0], 6'd0 } ;
  assign shift_a__h2213 = { product__h2536[26:0], 5'd0 } ;
  assign shift_a__h2277 = { product__h2536[27:0], 4'd0 } ;
  assign shift_a__h2341 = { product__h2536[28:0], 3'd0 } ;
  assign shift_a__h2405 = { product__h2536[29:0], 2'd0 } ;
  assign shift_a__h2469 = { product__h2536[30:0], 1'd0 } ;
  assign sign___1__h1022 = ~a__h935[7] ;
  assign stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 =
	     x__h72916 | y__h72917 ;
  assign stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d976 =
	     { stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h82862,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h82711,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h82560,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h82409,
	       INV_stage1_fifo_rv_port0__read__97_BIT_30_46_X_ETC___d974 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d978 =
	     { stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h83466,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h83315,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h83164,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h83013,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d976 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d980 =
	     { stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h84070,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h83919,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h83768,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h83617,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d978 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d982 =
	     { stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h84674,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h84523,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h84372,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h84221,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d980 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d984 =
	     { stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h85278,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h85127,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h84976,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ^
	       x__h84825,
	       stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d982 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_35_556_XOR__ETC___d2693 =
	     { y__h63756 ^ x__h63755,
	       y__h63606 ^ x__h63605,
	       y__h63455 ^
	       IF_stage1_fifo_rv_BIT_32_AND_stage1_fifo_rv_BI_ETC__q4[1],
	       stage1_fifo_rv[32] ^ stage1_fifo_rv[0] } ;
  assign stage1_fifo_rv_port0__read__97_BIT_37_550_XOR__ETC___d2694 =
	     { y__h64056 ^ x__h64055,
	       y__h63906 ^ x__h63905,
	       stage1_fifo_rv_port0__read__97_BIT_35_556_XOR__ETC___d2693 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_39_544_XOR__ETC___d2695 =
	     { y__h64356 ^ x__h64355,
	       y__h64206 ^ x__h64205,
	       stage1_fifo_rv_port0__read__97_BIT_37_550_XOR__ETC___d2694 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_41_538_XOR__ETC___d2696 =
	     { y__h64656 ^ x__h64655,
	       y__h64506 ^ x__h64505,
	       stage1_fifo_rv_port0__read__97_BIT_39_544_XOR__ETC___d2695 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_43_532_XOR__ETC___d2697 =
	     { y__h64956 ^ x__h64955,
	       y__h64806 ^ x__h64805,
	       stage1_fifo_rv_port0__read__97_BIT_41_538_XOR__ETC___d2696 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_45_526_XOR__ETC___d2698 =
	     { y__h65256 ^ x__h65255,
	       y__h65106 ^ x__h65105,
	       stage1_fifo_rv_port0__read__97_BIT_43_532_XOR__ETC___d2697 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_47_520_XOR__ETC___d2699 =
	     { y__h65556 ^ x__h65555,
	       y__h65406 ^ x__h65405,
	       stage1_fifo_rv_port0__read__97_BIT_45_526_XOR__ETC___d2698 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_49_514_XOR__ETC___d2700 =
	     { y__h65856 ^ x__h65855,
	       y__h65706 ^ x__h65705,
	       stage1_fifo_rv_port0__read__97_BIT_47_520_XOR__ETC___d2699 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_51_508_XOR__ETC___d2701 =
	     { y__h66156 ^ x__h66155,
	       y__h66006 ^ x__h66005,
	       stage1_fifo_rv_port0__read__97_BIT_49_514_XOR__ETC___d2700 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_53_502_XOR__ETC___d2702 =
	     { y__h66456 ^ x__h66455,
	       y__h66306 ^ x__h66305,
	       stage1_fifo_rv_port0__read__97_BIT_51_508_XOR__ETC___d2701 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_55_270_XOR__ETC___d2703 =
	     { y__h66756 ^ x__h66755,
	       y__h66606 ^ x__h66605,
	       stage1_fifo_rv_port0__read__97_BIT_53_502_XOR__ETC___d2702 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_57_264_XOR__ETC___d2704 =
	     { y__h67056 ^ x__h67055,
	       y__h66906 ^ x__h66905,
	       stage1_fifo_rv_port0__read__97_BIT_55_270_XOR__ETC___d2703 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_59_257_XOR__ETC___d2705 =
	     { y__h67356 ^ x__h67355,
	       y__h67206 ^ x__h67205,
	       stage1_fifo_rv_port0__read__97_BIT_57_264_XOR__ETC___d2704 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_61_298_XOR__ETC___d2706 =
	     { y__h67656 ^ x__h67655,
	       y__h67506 ^ x__h67505,
	       stage1_fifo_rv_port0__read__97_BIT_59_257_XOR__ETC___d2705 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 =
	     x__h106827 | y__h106828 ;
  assign stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1425 =
	     { stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h116827,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h116676,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h116525,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h116374,
	       INV_stage1_fifo_rv_port0__read__97_BIT_62_295__ETC___d1423 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1427 =
	     { stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h117431,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h117280,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h117129,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h116978,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1425 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1429 =
	     { stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h118035,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h117884,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h117733,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h117582,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1427 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1431 =
	     { stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h118639,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h118488,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h118337,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h118186,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1429 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1433 =
	     { stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h119243,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h119092,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h118941,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ^
	       x__h118790,
	       stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1431 } ;
  assign stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_st_ETC___d801 =
	     stage1_fifo_rv[63] == stage1_fifo_rv[31] ;
  assign stage1_fifo_rv_port0__read__97_BIT_63_99_XOR_s_ETC___d2707 =
	     { x__h62731 ^ y__h62732,
	       y__h67806 ^ x__h67805,
	       stage1_fifo_rv_port0__read__97_BIT_61_298_XOR__ETC___d2706 } ;
  assign sum_exp__h70322 =
	     { 24'd0,
	       IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426 } ;
  assign sum_mant__h189267 =
	     { 9'd0,
	       IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[22:0] } ;
  assign x0877_OR_y0878__q16 = x__h20877 | y__h20878 ;
  assign x0941_OR_y0942__q15 = x__h20941 | y__h20942 ;
  assign x1005_OR_y1006__q14 = x__h21005 | y__h21006 ;
  assign x1069_OR_y1070__q13 = x__h21069 | y__h21070 ;
  assign x1133_OR_y1134__q12 = x__h21133 | y__h21134 ;
  assign x174_OR_y175__q27 = x__h2174 | y__h2175 ;
  assign x238_OR_y239__q26 = x__h2238 | y__h2239 ;
  assign x302_OR_y303__q25 = x__h2302 | y__h2303 ;
  assign x366_OR_y367__q24 = x__h2366 | y__h2367 ;
  assign x430_OR_y431__q23 = x__h2430 | y__h2431 ;
  assign x708_OR_y709__q28 = x__h2708 | y__h2709 ;
  assign x_BIT_0__BIT_0___h37375 = y__h22959 ^ x__h22958 ;
  assign x_BIT_0__BIT_0___h53355 = y__h23111 ^ x__h23110 ;
  assign x__h100081 = x__h99929 & mant_a_adj__h95892[17] ;
  assign x__h100233 = x__h100081 & mant_a_adj__h95892[18] ;
  assign x__h100385 = x__h100233 & mant_a_adj__h95892[19] ;
  assign x__h100537 = x__h100385 & mant_a_adj__h95892[20] ;
  assign x__h100689 = x__h100537 & mant_a_adj__h95892[21] ;
  assign x__h100841 = x__h100689 & mant_a_adj__h95892[22] ;
  assign x__h100993 = x__h100841 & mant_a_adj__h95892[23] ;
  assign x__h101145 = x__h100993 & mant_a_adj__h95892[24] ;
  assign x__h101297 = x__h101145 & mant_a_adj__h95892[25] ;
  assign x__h101449 = x__h101297 & mant_a_adj__h95892[26] ;
  assign x__h101601 = x__h101449 & mant_a_adj__h95892[27] ;
  assign x__h101753 = x__h101601 & mant_a_adj__h95892[28] ;
  assign x__h101905 = x__h101753 & mant_a_adj__h95892[29] ;
  assign x__h10388 =
	     { prod_sign__h10400, prod_exp__h10409, prod_mant__h10405 } ;
  assign x__h105780 =
	     stage1_fifo_rv[55] & INV_stage1_fifo_rv_BITS_30_TO_23__q6[0] ;
  assign x__h105926 =
	     stage1_fifo_rv[56] & INV_stage1_fifo_rv_BITS_30_TO_23__q6[1] ;
  assign x__h106077 =
	     stage1_fifo_rv[57] & INV_stage1_fifo_rv_BITS_30_TO_23__q6[2] ;
  assign x__h106122 = x__h105926 | y__h105927 ;
  assign x__h106227 =
	     stage1_fifo_rv[58] & INV_stage1_fifo_rv_BITS_30_TO_23__q6[3] ;
  assign x__h106272 = x__h106077 | y__h106078 ;
  assign x__h106377 =
	     stage1_fifo_rv[59] & INV_stage1_fifo_rv_BITS_30_TO_23__q6[4] ;
  assign x__h106422 = x__h106227 | y__h106228 ;
  assign x__h106527 =
	     stage1_fifo_rv[60] & INV_stage1_fifo_rv_BITS_30_TO_23__q6[5] ;
  assign x__h106572 = x__h106377 | y__h106378 ;
  assign x__h106677 =
	     stage1_fifo_rv[61] & INV_stage1_fifo_rv_BITS_30_TO_23__q6[6] ;
  assign x__h106722 = x__h106527 | y__h106528 ;
  assign x__h106827 =
	     stage1_fifo_rv[62] & INV_stage1_fifo_rv_BITS_30_TO_23__q6[7] ;
  assign x__h106872 = x__h106677 | y__h106678 ;
  assign x__h115271 = y__h105972 ^ IF_x05780_OR_y05781_THEN_3_ELSE_1__q9[1] ;
  assign x__h115423 = y__h106123 ^ x__h106122 ;
  assign x__h115468 = x__h115271 | y__h115272 ;
  assign x__h115574 = y__h106273 ^ x__h106272 ;
  assign x__h115619 = x__h115423 | y__h115424 ;
  assign x__h115725 = y__h106423 ^ x__h106422 ;
  assign x__h115770 = x__h115574 | y__h115575 ;
  assign x__h115876 = y__h106573 ^ x__h106572 ;
  assign x__h115921 = x__h115725 | y__h115726 ;
  assign x__h116027 = y__h106723 ^ x__h106722 ;
  assign x__h116072 = x__h115876 | y__h115877 ;
  assign x__h116178 = y__h106873 ^ x__h106872 ;
  assign x__h116223 = x__h116027 | y__h116028 ;
  assign x__h116374 = x__h116178 | y__h116179 ;
  assign x__h116525 = x__h119651 | y__h116330 ;
  assign x__h116676 = x__h119651 | y__h116481 ;
  assign x__h116827 = x__h119651 | y__h116632 ;
  assign x__h116978 = x__h119651 | y__h116783 ;
  assign x__h117129 = x__h119651 | y__h116934 ;
  assign x__h117280 = x__h119651 | y__h117085 ;
  assign x__h117431 = x__h119651 | y__h117236 ;
  assign x__h117582 = x__h119651 | y__h117387 ;
  assign x__h117733 = x__h119651 | y__h117538 ;
  assign x__h117884 = x__h119651 | y__h117689 ;
  assign x__h118035 = x__h119651 | y__h117840 ;
  assign x__h118186 = x__h119651 | y__h117991 ;
  assign x__h118337 = x__h119651 | y__h118142 ;
  assign x__h118488 = x__h119651 | y__h118293 ;
  assign x__h118639 = x__h119651 | y__h118444 ;
  assign x__h118790 = x__h119651 | y__h118595 ;
  assign x__h118941 = x__h119651 | y__h118746 ;
  assign x__h119092 = x__h119651 | y__h118897 ;
  assign x__h119243 = x__h119651 | y__h119048 ;
  assign x__h119394 = x__h119651 | y__h119199 ;
  assign x__h119545 = x__h119651 | y__h119350 ;
  assign x__h119651 =
	     ~stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign x__h119696 = x__h119651 | y__h119501 ;
  assign x__h123026 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[1] |
	     y__h122827 ;
  assign x__h123179 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[2] |
	     y__h122981 ;
  assign x__h123332 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[3] |
	     y__h123134 ;
  assign x__h123485 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[4] |
	     y__h123287 ;
  assign x__h123638 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[5] |
	     y__h123440 ;
  assign x__h123791 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[6] |
	     y__h123593 ;
  assign x__h123944 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[7] |
	     y__h123746 ;
  assign x__h124097 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[8] |
	     y__h123899 ;
  assign x__h124250 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[9] |
	     y__h124052 ;
  assign x__h124403 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[10] |
	     y__h124205 ;
  assign x__h124556 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[11] |
	     y__h124358 ;
  assign x__h124709 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[12] |
	     y__h124511 ;
  assign x__h124862 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[13] |
	     y__h124664 ;
  assign x__h125015 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[14] |
	     y__h124817 ;
  assign x__h125168 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[15] |
	     y__h124970 ;
  assign x__h125321 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[16] |
	     y__h125123 ;
  assign x__h125474 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[17] |
	     y__h125276 ;
  assign x__h125627 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[18] |
	     y__h125429 ;
  assign x__h125780 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[19] |
	     y__h125582 ;
  assign x__h125933 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[20] |
	     y__h125735 ;
  assign x__h126086 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[21] |
	     y__h125888 ;
  assign x__h126239 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[22] |
	     y__h126041 ;
  assign x__h12895 = inp_fifo_rv[56] & inp_fifo_rv[40] ;
  assign x__h13046 = inp_fifo_rv[57] & inp_fifo_rv[41] ;
  assign x__h13091 = x__h12895 | y__h12896 ;
  assign x__h131614 =
	     IF_mant_b_adj29857_BIT_0_AND_y31270_THEN_2_ELSE_0__q32[1] &
	     mant_b_adj__h129857[1] ;
  assign x__h131766 = x__h131614 & mant_b_adj__h129857[2] ;
  assign x__h131918 = x__h131766 & mant_b_adj__h129857[3] ;
  assign x__h13196 = inp_fifo_rv[58] & inp_fifo_rv[42] ;
  assign x__h132070 = x__h131918 & mant_b_adj__h129857[4] ;
  assign x__h132222 = x__h132070 & mant_b_adj__h129857[5] ;
  assign x__h132374 = x__h132222 & mant_b_adj__h129857[6] ;
  assign x__h13241 = x__h13046 | y__h13047 ;
  assign x__h132526 = x__h132374 & mant_b_adj__h129857[7] ;
  assign x__h132678 = x__h132526 & mant_b_adj__h129857[8] ;
  assign x__h132830 = x__h132678 & mant_b_adj__h129857[9] ;
  assign x__h132982 = x__h132830 & mant_b_adj__h129857[10] ;
  assign x__h133134 = x__h132982 & mant_b_adj__h129857[11] ;
  assign x__h133286 = x__h133134 & mant_b_adj__h129857[12] ;
  assign x__h133438 = x__h133286 & mant_b_adj__h129857[13] ;
  assign x__h13346 = inp_fifo_rv[59] & inp_fifo_rv[43] ;
  assign x__h133590 = x__h133438 & mant_b_adj__h129857[14] ;
  assign x__h133742 = x__h133590 & mant_b_adj__h129857[15] ;
  assign x__h133894 = x__h133742 & mant_b_adj__h129857[16] ;
  assign x__h13391 = x__h13196 | y__h13197 ;
  assign x__h134046 = x__h133894 & mant_b_adj__h129857[17] ;
  assign x__h134198 = x__h134046 & mant_b_adj__h129857[18] ;
  assign x__h134350 = x__h134198 & mant_b_adj__h129857[19] ;
  assign x__h134502 = x__h134350 & mant_b_adj__h129857[20] ;
  assign x__h134654 = x__h134502 & mant_b_adj__h129857[21] ;
  assign x__h134806 = x__h134654 & mant_b_adj__h129857[22] ;
  assign x__h134958 = x__h134806 & mant_b_adj__h129857[23] ;
  assign x__h13496 = inp_fifo_rv[60] & inp_fifo_rv[44] ;
  assign x__h135110 = x__h134958 & mant_b_adj__h129857[24] ;
  assign x__h135262 = x__h135110 & mant_b_adj__h129857[25] ;
  assign x__h13541 = x__h13346 | y__h13347 ;
  assign x__h135414 = x__h135262 & mant_b_adj__h129857[26] ;
  assign x__h135566 = x__h135414 & mant_b_adj__h129857[27] ;
  assign x__h135718 = x__h135566 & mant_b_adj__h129857[28] ;
  assign x__h135870 = x__h135718 & mant_b_adj__h129857[29] ;
  assign x__h13646 = inp_fifo_rv[61] & inp_fifo_rv[45] ;
  assign x__h13691 = x__h13496 | y__h13497 ;
  assign x__h13841 = x__h13646 | y__h13647 ;
  assign x__h139934 = mant_a_adj__h70319[1] & mant_b_adj__h70321[1] ;
  assign x__h140089 = mant_a_adj__h70319[2] & mant_b_adj__h70321[2] ;
  assign x__h140136 = x__h139934 | y__h139935 ;
  assign x__h140243 = mant_a_adj__h70319[3] & mant_b_adj__h70321[3] ;
  assign x__h140290 = x__h140089 | y__h140090 ;
  assign x__h140397 = mant_a_adj__h70319[4] & mant_b_adj__h70321[4] ;
  assign x__h140444 = x__h140243 | y__h140244 ;
  assign x__h140551 = mant_a_adj__h70319[5] & mant_b_adj__h70321[5] ;
  assign x__h140598 = x__h140397 | y__h140398 ;
  assign x__h140705 = mant_a_adj__h70319[6] & mant_b_adj__h70321[6] ;
  assign x__h140752 = x__h140551 | y__h140552 ;
  assign x__h140859 = mant_a_adj__h70319[7] & mant_b_adj__h70321[7] ;
  assign x__h140906 = x__h140705 | y__h140706 ;
  assign x__h141013 = mant_a_adj__h70319[8] & mant_b_adj__h70321[8] ;
  assign x__h141060 = x__h140859 | y__h140860 ;
  assign x__h141167 = mant_a_adj__h70319[9] & mant_b_adj__h70321[9] ;
  assign x__h141214 = x__h141013 | y__h141014 ;
  assign x__h141321 = mant_a_adj__h70319[10] & mant_b_adj__h70321[10] ;
  assign x__h141368 = x__h141167 | y__h141168 ;
  assign x__h141475 = mant_a_adj__h70319[11] & mant_b_adj__h70321[11] ;
  assign x__h141522 = x__h141321 | y__h141322 ;
  assign x__h141629 = mant_a_adj__h70319[12] & mant_b_adj__h70321[12] ;
  assign x__h141676 = x__h141475 | y__h141476 ;
  assign x__h141783 = mant_a_adj__h70319[13] & mant_b_adj__h70321[13] ;
  assign x__h141830 = x__h141629 | y__h141630 ;
  assign x__h141937 = mant_a_adj__h70319[14] & mant_b_adj__h70321[14] ;
  assign x__h141984 = x__h141783 | y__h141784 ;
  assign x__h142091 = mant_a_adj__h70319[15] & mant_b_adj__h70321[15] ;
  assign x__h142138 = x__h141937 | y__h141938 ;
  assign x__h142245 = mant_a_adj__h70319[16] & mant_b_adj__h70321[16] ;
  assign x__h142292 = x__h142091 | y__h142092 ;
  assign x__h142399 = mant_a_adj__h70319[17] & mant_b_adj__h70321[17] ;
  assign x__h142446 = x__h142245 | y__h142246 ;
  assign x__h142553 = mant_a_adj__h70319[18] & mant_b_adj__h70321[18] ;
  assign x__h142600 = x__h142399 | y__h142400 ;
  assign x__h142707 = mant_a_adj__h70319[19] & mant_b_adj__h70321[19] ;
  assign x__h142754 = x__h142553 | y__h142554 ;
  assign x__h142861 = mant_a_adj__h70319[20] & mant_b_adj__h70321[20] ;
  assign x__h142908 = x__h142707 | y__h142708 ;
  assign x__h143015 = mant_a_adj__h70319[21] & mant_b_adj__h70321[21] ;
  assign x__h143062 = x__h142861 | y__h142862 ;
  assign x__h143169 = mant_a_adj__h70319[22] & mant_b_adj__h70321[22] ;
  assign x__h143216 = x__h143015 | y__h143016 ;
  assign x__h143323 = mant_a_adj__h70319[23] & mant_b_adj__h70321[23] ;
  assign x__h143370 = x__h143169 | y__h143170 ;
  assign x__h143477 = mant_a_adj__h70319[24] & mant_b_adj__h70321[24] ;
  assign x__h143524 = x__h143323 | y__h143324 ;
  assign x__h143631 = mant_a_adj__h70319[25] & mant_b_adj__h70321[25] ;
  assign x__h143678 = x__h143477 | y__h143478 ;
  assign x__h143785 = mant_a_adj__h70319[26] & mant_b_adj__h70321[26] ;
  assign x__h143832 = x__h143631 | y__h143632 ;
  assign x__h143939 = mant_a_adj__h70319[27] & mant_b_adj__h70321[27] ;
  assign x__h143986 = x__h143785 | y__h143786 ;
  assign x__h144093 = mant_a_adj__h70319[28] & mant_b_adj__h70321[28] ;
  assign x__h144140 = x__h143939 | y__h143940 ;
  assign x__h144247 = mant_a_adj__h70319[29] & mant_b_adj__h70321[29] ;
  assign x__h144294 = x__h144093 | y__h144094 ;
  assign x__h144553 = mant_a_adj__h70319[30] ^ mant_b_adj__h70321[30] ;
  assign x__h148342 = mant_a_adj__h70319[0] & INV_mant_b_adj0321__q34[0] ;
  assign x__h148492 = mant_a_adj__h70319[1] & INV_mant_b_adj0321__q34[1] ;
  assign x__h148647 = mant_a_adj__h70319[2] & INV_mant_b_adj0321__q34[2] ;
  assign x__h148694 = x__h148492 | y__h148493 ;
  assign x__h148801 = mant_a_adj__h70319[3] & INV_mant_b_adj0321__q34[3] ;
  assign x__h148848 = x__h148647 | y__h148648 ;
  assign x__h148955 = mant_a_adj__h70319[4] & INV_mant_b_adj0321__q34[4] ;
  assign x__h149002 = x__h148801 | y__h148802 ;
  assign x__h149109 = mant_a_adj__h70319[5] & INV_mant_b_adj0321__q34[5] ;
  assign x__h149156 = x__h148955 | y__h148956 ;
  assign x__h149263 = mant_a_adj__h70319[6] & INV_mant_b_adj0321__q34[6] ;
  assign x__h149310 = x__h149109 | y__h149110 ;
  assign x__h149417 = mant_a_adj__h70319[7] & INV_mant_b_adj0321__q34[7] ;
  assign x__h149464 = x__h149263 | y__h149264 ;
  assign x__h149571 = mant_a_adj__h70319[8] & INV_mant_b_adj0321__q34[8] ;
  assign x__h149618 = x__h149417 | y__h149418 ;
  assign x__h149725 = mant_a_adj__h70319[9] & INV_mant_b_adj0321__q34[9] ;
  assign x__h149772 = x__h149571 | y__h149572 ;
  assign x__h149879 = mant_a_adj__h70319[10] & INV_mant_b_adj0321__q34[10] ;
  assign x__h149926 = x__h149725 | y__h149726 ;
  assign x__h150033 = mant_a_adj__h70319[11] & INV_mant_b_adj0321__q34[11] ;
  assign x__h150080 = x__h149879 | y__h149880 ;
  assign x__h150187 = mant_a_adj__h70319[12] & INV_mant_b_adj0321__q34[12] ;
  assign x__h150234 = x__h150033 | y__h150034 ;
  assign x__h150341 = mant_a_adj__h70319[13] & INV_mant_b_adj0321__q34[13] ;
  assign x__h150388 = x__h150187 | y__h150188 ;
  assign x__h150495 = mant_a_adj__h70319[14] & INV_mant_b_adj0321__q34[14] ;
  assign x__h150542 = x__h150341 | y__h150342 ;
  assign x__h150649 = mant_a_adj__h70319[15] & INV_mant_b_adj0321__q34[15] ;
  assign x__h150696 = x__h150495 | y__h150496 ;
  assign x__h150803 = mant_a_adj__h70319[16] & INV_mant_b_adj0321__q34[16] ;
  assign x__h150850 = x__h150649 | y__h150650 ;
  assign x__h150957 = mant_a_adj__h70319[17] & INV_mant_b_adj0321__q34[17] ;
  assign x__h151004 = x__h150803 | y__h150804 ;
  assign x__h151111 = mant_a_adj__h70319[18] & INV_mant_b_adj0321__q34[18] ;
  assign x__h151158 = x__h150957 | y__h150958 ;
  assign x__h151265 = mant_a_adj__h70319[19] & INV_mant_b_adj0321__q34[19] ;
  assign x__h151312 = x__h151111 | y__h151112 ;
  assign x__h151419 = mant_a_adj__h70319[20] & INV_mant_b_adj0321__q34[20] ;
  assign x__h151466 = x__h151265 | y__h151266 ;
  assign x__h151573 = mant_a_adj__h70319[21] & INV_mant_b_adj0321__q34[21] ;
  assign x__h151620 = x__h151419 | y__h151420 ;
  assign x__h151727 = mant_a_adj__h70319[22] & INV_mant_b_adj0321__q34[22] ;
  assign x__h151774 = x__h151573 | y__h151574 ;
  assign x__h151881 = mant_a_adj__h70319[23] & INV_mant_b_adj0321__q34[23] ;
  assign x__h151928 = x__h151727 | y__h151728 ;
  assign x__h152035 = mant_a_adj__h70319[24] & INV_mant_b_adj0321__q34[24] ;
  assign x__h152082 = x__h151881 | y__h151882 ;
  assign x__h152189 = mant_a_adj__h70319[25] & INV_mant_b_adj0321__q34[25] ;
  assign x__h152236 = x__h152035 | y__h152036 ;
  assign x__h152343 = mant_a_adj__h70319[26] & INV_mant_b_adj0321__q34[26] ;
  assign x__h152390 = x__h152189 | y__h152190 ;
  assign x__h152497 = mant_a_adj__h70319[27] & INV_mant_b_adj0321__q34[27] ;
  assign x__h152544 = x__h152343 | y__h152344 ;
  assign x__h152651 = mant_a_adj__h70319[28] & INV_mant_b_adj0321__q34[28] ;
  assign x__h152698 = x__h152497 | y__h152498 ;
  assign x__h152805 = mant_a_adj__h70319[29] & INV_mant_b_adj0321__q34[29] ;
  assign x__h152852 = x__h152651 | y__h152652 ;
  assign x__h153111 = mant_a_adj__h70319[30] ^ INV_mant_b_adj0321__q34[30] ;
  assign x__h156901 = mant_b_adj__h70321[0] & INV_mant_a_adj0319__q35[0] ;
  assign x__h157051 = mant_b_adj__h70321[1] & INV_mant_a_adj0319__q35[1] ;
  assign x__h157206 = mant_b_adj__h70321[2] & INV_mant_a_adj0319__q35[2] ;
  assign x__h157253 = x__h157051 | y__h157052 ;
  assign x__h157360 = mant_b_adj__h70321[3] & INV_mant_a_adj0319__q35[3] ;
  assign x__h157407 = x__h157206 | y__h157207 ;
  assign x__h157514 = mant_b_adj__h70321[4] & INV_mant_a_adj0319__q35[4] ;
  assign x__h157561 = x__h157360 | y__h157361 ;
  assign x__h157668 = mant_b_adj__h70321[5] & INV_mant_a_adj0319__q35[5] ;
  assign x__h157715 = x__h157514 | y__h157515 ;
  assign x__h157822 = mant_b_adj__h70321[6] & INV_mant_a_adj0319__q35[6] ;
  assign x__h157869 = x__h157668 | y__h157669 ;
  assign x__h157976 = mant_b_adj__h70321[7] & INV_mant_a_adj0319__q35[7] ;
  assign x__h158023 = x__h157822 | y__h157823 ;
  assign x__h158130 = mant_b_adj__h70321[8] & INV_mant_a_adj0319__q35[8] ;
  assign x__h158177 = x__h157976 | y__h157977 ;
  assign x__h158284 = mant_b_adj__h70321[9] & INV_mant_a_adj0319__q35[9] ;
  assign x__h158331 = x__h158130 | y__h158131 ;
  assign x__h158438 = mant_b_adj__h70321[10] & INV_mant_a_adj0319__q35[10] ;
  assign x__h158485 = x__h158284 | y__h158285 ;
  assign x__h158592 = mant_b_adj__h70321[11] & INV_mant_a_adj0319__q35[11] ;
  assign x__h158639 = x__h158438 | y__h158439 ;
  assign x__h158746 = mant_b_adj__h70321[12] & INV_mant_a_adj0319__q35[12] ;
  assign x__h158793 = x__h158592 | y__h158593 ;
  assign x__h158900 = mant_b_adj__h70321[13] & INV_mant_a_adj0319__q35[13] ;
  assign x__h158947 = x__h158746 | y__h158747 ;
  assign x__h159054 = mant_b_adj__h70321[14] & INV_mant_a_adj0319__q35[14] ;
  assign x__h159101 = x__h158900 | y__h158901 ;
  assign x__h159208 = mant_b_adj__h70321[15] & INV_mant_a_adj0319__q35[15] ;
  assign x__h159255 = x__h159054 | y__h159055 ;
  assign x__h159362 = mant_b_adj__h70321[16] & INV_mant_a_adj0319__q35[16] ;
  assign x__h159409 = x__h159208 | y__h159209 ;
  assign x__h159516 = mant_b_adj__h70321[17] & INV_mant_a_adj0319__q35[17] ;
  assign x__h159563 = x__h159362 | y__h159363 ;
  assign x__h159670 = mant_b_adj__h70321[18] & INV_mant_a_adj0319__q35[18] ;
  assign x__h159717 = x__h159516 | y__h159517 ;
  assign x__h159824 = mant_b_adj__h70321[19] & INV_mant_a_adj0319__q35[19] ;
  assign x__h159871 = x__h159670 | y__h159671 ;
  assign x__h159978 = mant_b_adj__h70321[20] & INV_mant_a_adj0319__q35[20] ;
  assign x__h160025 = x__h159824 | y__h159825 ;
  assign x__h160132 = mant_b_adj__h70321[21] & INV_mant_a_adj0319__q35[21] ;
  assign x__h160179 = x__h159978 | y__h159979 ;
  assign x__h160286 = mant_b_adj__h70321[22] & INV_mant_a_adj0319__q35[22] ;
  assign x__h160333 = x__h160132 | y__h160133 ;
  assign x__h160440 = mant_b_adj__h70321[23] & INV_mant_a_adj0319__q35[23] ;
  assign x__h160487 = x__h160286 | y__h160287 ;
  assign x__h160594 = mant_b_adj__h70321[24] & INV_mant_a_adj0319__q35[24] ;
  assign x__h160641 = x__h160440 | y__h160441 ;
  assign x__h160748 = mant_b_adj__h70321[25] & INV_mant_a_adj0319__q35[25] ;
  assign x__h160795 = x__h160594 | y__h160595 ;
  assign x__h160902 = mant_b_adj__h70321[26] & INV_mant_a_adj0319__q35[26] ;
  assign x__h160949 = x__h160748 | y__h160749 ;
  assign x__h161056 = mant_b_adj__h70321[27] & INV_mant_a_adj0319__q35[27] ;
  assign x__h161103 = x__h160902 | y__h160903 ;
  assign x__h161210 = mant_b_adj__h70321[28] & INV_mant_a_adj0319__q35[28] ;
  assign x__h161257 = x__h161056 | y__h161057 ;
  assign x__h161364 = mant_b_adj__h70321[29] & INV_mant_a_adj0319__q35[29] ;
  assign x__h161411 = x__h161210 | y__h161211 ;
  assign x__h161670 = mant_b_adj__h70321[30] ^ INV_mant_a_adj0319__q35[30] ;
  assign x__h165904 =
	     IF_IF_stage1_fifo_rv_port0__read__97_BIT_63_99_ETC__q39[1] &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[2] ;
  assign x__h166054 =
	     x__h165904 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[3] ;
  assign x__h166204 =
	     x__h166054 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[4] ;
  assign x__h166354 =
	     x__h166204 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[5] ;
  assign x__h166504 =
	     x__h166354 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[6] ;
  assign x__h166654 =
	     x__h166504 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[7] ;
  assign x__h166804 =
	     x__h166654 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[8] ;
  assign x__h166954 =
	     x__h166804 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[9] ;
  assign x__h167104 =
	     x__h166954 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[10] ;
  assign x__h167254 =
	     x__h167104 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[11] ;
  assign x__h167404 =
	     x__h167254 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[12] ;
  assign x__h167554 =
	     x__h167404 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[13] ;
  assign x__h167704 =
	     x__h167554 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[14] ;
  assign x__h167854 =
	     x__h167704 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[15] ;
  assign x__h168004 =
	     x__h167854 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[16] ;
  assign x__h168154 =
	     x__h168004 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[17] ;
  assign x__h168304 =
	     x__h168154 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[18] ;
  assign x__h168454 =
	     x__h168304 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[19] ;
  assign x__h168604 =
	     x__h168454 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[20] ;
  assign x__h168754 =
	     x__h168604 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[21] ;
  assign x__h168904 =
	     x__h168754 &
	     IF_stage1_fifo_rv_port0__read__97_BIT_63_99_EQ_ETC___d2336[22] ;
  assign x__h175148 =
	     IF_IF_0_CONCAT_stage1_fifo_rv_port0__read__97__ETC__q40[1] &
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[1] ;
  assign x__h175298 =
	     x__h175148 &
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[2] ;
  assign x__h175448 =
	     x__h175298 &
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[3] ;
  assign x__h175598 =
	     x__h175448 &
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[4] ;
  assign x__h175748 =
	     x__h175598 &
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[5] ;
  assign x__h175898 =
	     x__h175748 &
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[6] ;
  assign x__h182560 =
	     IF_INV_IF_0_CONCAT_stage1_fifo_rv_port0__read__ETC__q41[1] &
	     y__h182410 ;
  assign x__h182710 = x__h182560 & y__h182561 ;
  assign x__h182860 = x__h182710 & y__h182711 ;
  assign x__h183010 = x__h182860 & y__h182861 ;
  assign x__h183160 = x__h183010 & y__h183011 ;
  assign x__h183310 = x__h183160 & y__h183161 ;
  assign x__h183460 = x__h183310 & y__h183311 ;
  assign x__h183610 = x__h183460 & y__h183461 ;
  assign x__h1943 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[31] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[31] ;
  assign x__h20796 = partial_product__h20770 ^ b__h20775 ;
  assign x__h20877 = x__h20879 | y__h20880 ;
  assign x__h20879 =
	     partial_product__h20852 &
	     IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d123 ;
  assign x__h20941 = x__h20943 | y__h20944 ;
  assign x__h20943 =
	     partial_product__h20916 &
	     IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d112 ;
  assign x__h21005 = x__h21007 | y__h21008 ;
  assign x__h21007 =
	     partial_product__h20980 &
	     IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d101 ;
  assign x__h21069 = x__h21071 | y__h21072 ;
  assign x__h21071 =
	     partial_product__h21044 &
	     IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d90 ;
  assign x__h2111 =
	     shift_a__h2085 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d493 ;
  assign x__h21133 = x__h21135 | y__h21136 ;
  assign x__h21135 =
	     partial_product__h21108 &
	     IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_IF_in_ETC___d80 ;
  assign x__h21315 =
	     partial_product__h21108 ^
	     IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_IF_in_ETC___d80 ;
  assign x__h21331 =
	     partial_product__h21044 ^
	     IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d90 ;
  assign x__h21347 =
	     partial_product__h20980 ^
	     IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d101 ;
  assign x__h21363 =
	     partial_product__h20916 ^
	     IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d112 ;
  assign x__h21379 =
	     partial_product__h20852 ^
	     IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d123 ;
  assign x__h21412 = x__h21414 | y__h21415 ;
  assign x__h21414 = partial_product__h20770 & b__h20775 ;
  assign x__h2174 = x__h2176 | y__h2177 ;
  assign x__h2176 =
	     shift_a__h2149 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d482 ;
  assign x__h22151 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[2] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[1] ;
  assign x__h22304 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[3] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[2] ;
  assign x__h22350 = x__h22151 | y__h22152 ;
  assign x__h2238 = x__h2240 | y__h2241 ;
  assign x__h2240 =
	     shift_a__h2213 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d471 ;
  assign x__h22456 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[4] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[3] ;
  assign x__h22502 = x__h22304 | y__h22305 ;
  assign x__h22608 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[5] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[4] ;
  assign x__h22654 = x__h22456 | y__h22457 ;
  assign x__h22760 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[6] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[5] ;
  assign x__h22806 = x__h22608 | y__h22609 ;
  assign x__h22912 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[7] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[6] ;
  assign x__h22958 = x__h22760 | y__h22761 ;
  assign x__h2302 = x__h2304 | y__h2305 ;
  assign x__h2304 =
	     shift_a__h2277 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d460 ;
  assign x__h23064 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[8] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[7] ;
  assign x__h23110 = x__h22912 | y__h22913 ;
  assign x__h23216 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[9] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[8] ;
  assign x__h23262 = x__h23064 | y__h23065 ;
  assign x__h23368 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[10] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[9] ;
  assign x__h23414 = x__h23216 | y__h23217 ;
  assign x__h23520 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[11] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[10] ;
  assign x__h23566 = x__h23368 | y__h23369 ;
  assign x__h2366 = x__h2368 | y__h2369 ;
  assign x__h23672 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[12] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[11] ;
  assign x__h2368 =
	     shift_a__h2341 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d449 ;
  assign x__h23718 = x__h23520 | y__h23521 ;
  assign x__h23824 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[13] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[12] ;
  assign x__h23870 = x__h23672 | y__h23673 ;
  assign x__h23976 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[14] &
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[13] ;
  assign x__h24022 = x__h23824 | y__h23825 ;
  assign x__h24174 = x__h23976 | y__h23977 ;
  assign x__h2430 = x__h2432 | y__h2433 ;
  assign x__h2432 =
	     shift_a__h2405 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d439 ;
  assign x__h2611 =
	     shift_a__h2405 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d439 ;
  assign x__h2627 =
	     shift_a__h2341 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d449 ;
  assign x__h2643 =
	     shift_a__h2277 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d460 ;
  assign x__h2659 =
	     shift_a__h2213 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d471 ;
  assign x__h2675 =
	     shift_a__h2149 ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d482 ;
  assign x__h2708 = x__h2710 | y__h2711 ;
  assign x__h2710 =
	     shift_a__h2085 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d493 ;
  assign x__h29995 =
	     { y__h47399,
	       y__h47249,
	       y__h47099,
	       y__h46949,
	       y__h46799,
	       y__h46648,
	       x_BIT_0__BIT_0___h53355,
	       x_BIT_0__BIT_0___h37375 } ;
  assign x__h30815 =
	     IF_x_BIT_0__BIT_0_7375_THEN_2_ELSE_0__q18[1] &
	     x_BIT_0__BIT_0___h53355 ;
  assign x__h30965 = x__h30815 & y__h46648 ;
  assign x__h31115 = x__h30965 & y__h46799 ;
  assign x__h31265 = x__h31115 & y__h46949 ;
  assign x__h31415 = x__h31265 & y__h47099 ;
  assign x__h31565 = x__h31415 & y__h47249 ;
  assign x__h3303 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[1] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[1] ;
  assign x__h3458 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[2] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[2] ;
  assign x__h3505 = x__h3303 | y__h3304 ;
  assign x__h3612 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[3] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[3] ;
  assign x__h3659 = x__h3458 | y__h3459 ;
  assign x__h3766 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[4] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[4] ;
  assign x__h37903 =
	     x__h37905 &
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[0] ;
  assign x__h37905 = inp_fifo_rv[55] ^ inp_fifo_rv[39] ;
  assign x__h38051 =
	     x__h38053 &
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[1] ;
  assign x__h38053 =
	     y__h12941 ^
	     IF_inp_fifo_rv_BIT_55_AND_inp_fifo_rv_BIT_39_T_ETC__q3[1] ;
  assign x__h3813 = x__h3612 | y__h3613 ;
  assign x__h38204 =
	     x__h38206 &
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[2] ;
  assign x__h38206 = y__h13092 ^ x__h13091 ;
  assign x__h38250 = x__h38051 | y__h38052 ;
  assign x__h38356 =
	     x__h38358 &
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[3] ;
  assign x__h38358 = y__h13242 ^ x__h13241 ;
  assign x__h38402 = x__h38204 | y__h38205 ;
  assign x__h38508 =
	     x__h38510 &
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[4] ;
  assign x__h38510 = y__h13392 ^ x__h13391 ;
  assign x__h38554 = x__h38356 | y__h38357 ;
  assign x__h38660 =
	     x__h38662 &
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[5] ;
  assign x__h38662 = y__h13542 ^ x__h13541 ;
  assign x__h38706 = x__h38508 | y__h38509 ;
  assign x__h38812 =
	     x__h38814 &
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[6] ;
  assign x__h38814 = y__h13692 ^ x__h13691 ;
  assign x__h38858 = x__h38660 | y__h38661 ;
  assign x__h38966 = y__h13842 ^ x__h13841 ;
  assign x__h39010 = x__h38812 | y__h38813 ;
  assign x__h3920 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[5] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[5] ;
  assign x__h3967 = x__h3766 | y__h3767 ;
  assign x__h4074 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[6] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[6] ;
  assign x__h4121 = x__h3920 | y__h3921 ;
  assign x__h4228 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[7] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[7] ;
  assign x__h4275 = x__h4074 | y__h4075 ;
  assign x__h4382 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[8] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[8] ;
  assign x__h4429 = x__h4228 | y__h4229 ;
  assign x__h4536 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[9] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[9] ;
  assign x__h4583 = x__h4382 | y__h4383 ;
  assign x__h45978 =
	     { y__h47399,
	       y__h47249,
	       y__h47099,
	       y__h46949,
	       y__h46799,
	       y__h46648,
	       x_BIT_0__BIT_0___h53355 } ;
  assign x__h46798 =
	     IF_x_BIT_0__BIT_0_3355_THEN_2_ELSE_0__q19[1] & y__h46648 ;
  assign x__h4690 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[10] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[10] ;
  assign x__h46948 = x__h46798 & y__h46799 ;
  assign x__h47098 = x__h46948 & y__h46949 ;
  assign x__h47248 = x__h47098 & y__h47099 ;
  assign x__h4737 = x__h4536 | y__h4537 ;
  assign x__h47398 = x__h47248 & y__h47249 ;
  assign x__h4844 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[11] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[11] ;
  assign x__h4891 = x__h4690 | y__h4691 ;
  assign x__h4998 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[12] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[12] ;
  assign x__h5045 = x__h4844 | y__h4845 ;
  assign x__h5152 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[13] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[13] ;
  assign x__h5199 = x__h4998 | y__h4999 ;
  assign x__h5306 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[14] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[14] ;
  assign x__h5353 = x__h5152 | y__h5153 ;
  assign x__h5460 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[15] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[15] ;
  assign x__h54783 =
	     x_BIT_0__BIT_0___h53355 ^
	     IF_x_BIT_0__BIT_0_7375_THEN_2_ELSE_0__q18[1] ;
  assign x__h5507 = x__h5306 | y__h5307 ;
  assign x__h55123 = IF_x4783_AND_y4784_THEN_2_ELSE_0__q20[1] & y__h54973 ;
  assign x__h55273 = x__h55123 & y__h55124 ;
  assign x__h55423 = x__h55273 & y__h55274 ;
  assign x__h55573 = x__h55423 & y__h55424 ;
  assign x__h55723 = x__h55573 & y__h55574 ;
  assign x__h55873 = x__h55723 & y__h55724 ;
  assign x__h56023 = x__h55873 & y__h55874 ;
  assign x__h5614 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[16] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[16] ;
  assign x__h5661 = x__h5460 | y__h5461 ;
  assign x__h5768 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[17] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[17] ;
  assign x__h5815 = x__h5614 | y__h5615 ;
  assign x__h5922 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[18] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[18] ;
  assign x__h5969 = x__h5768 | y__h5769 ;
  assign x__h6076 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[19] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[19] ;
  assign x__h6123 = x__h5922 | y__h5923 ;
  assign x__h6230 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[20] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[20] ;
  assign x__h62731 = stage1_fifo_rv[63] ^ stage1_fifo_rv[31] ;
  assign x__h6277 = x__h6076 | y__h6077 ;
  assign x__h63409 = stage1_fifo_rv[33] & stage1_fifo_rv[1] ;
  assign x__h63560 = stage1_fifo_rv[34] & stage1_fifo_rv[2] ;
  assign x__h63605 = x__h63409 | y__h63410 ;
  assign x__h63710 = stage1_fifo_rv[35] & stage1_fifo_rv[3] ;
  assign x__h63755 = x__h63560 | y__h63561 ;
  assign x__h6384 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[21] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[21] ;
  assign x__h63860 = stage1_fifo_rv[36] & stage1_fifo_rv[4] ;
  assign x__h63905 = x__h63710 | y__h63711 ;
  assign x__h64010 = stage1_fifo_rv[37] & stage1_fifo_rv[5] ;
  assign x__h64055 = x__h63860 | y__h63861 ;
  assign x__h64160 = stage1_fifo_rv[38] & stage1_fifo_rv[6] ;
  assign x__h64205 = x__h64010 | y__h64011 ;
  assign x__h6431 = x__h6230 | y__h6231 ;
  assign x__h64310 = stage1_fifo_rv[39] & stage1_fifo_rv[7] ;
  assign x__h64355 = x__h64160 | y__h64161 ;
  assign x__h64460 = stage1_fifo_rv[40] & stage1_fifo_rv[8] ;
  assign x__h64505 = x__h64310 | y__h64311 ;
  assign x__h64610 = stage1_fifo_rv[41] & stage1_fifo_rv[9] ;
  assign x__h64655 = x__h64460 | y__h64461 ;
  assign x__h64760 = stage1_fifo_rv[42] & stage1_fifo_rv[10] ;
  assign x__h64805 = x__h64610 | y__h64611 ;
  assign x__h64910 = stage1_fifo_rv[43] & stage1_fifo_rv[11] ;
  assign x__h64955 = x__h64760 | y__h64761 ;
  assign x__h65060 = stage1_fifo_rv[44] & stage1_fifo_rv[12] ;
  assign x__h65105 = x__h64910 | y__h64911 ;
  assign x__h65210 = stage1_fifo_rv[45] & stage1_fifo_rv[13] ;
  assign x__h65255 = x__h65060 | y__h65061 ;
  assign x__h65360 = stage1_fifo_rv[46] & stage1_fifo_rv[14] ;
  assign x__h6538 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[22] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[22] ;
  assign x__h65405 = x__h65210 | y__h65211 ;
  assign x__h65510 = stage1_fifo_rv[47] & stage1_fifo_rv[15] ;
  assign x__h65555 = x__h65360 | y__h65361 ;
  assign x__h65660 = stage1_fifo_rv[48] & stage1_fifo_rv[16] ;
  assign x__h65705 = x__h65510 | y__h65511 ;
  assign x__h65810 = stage1_fifo_rv[49] & stage1_fifo_rv[17] ;
  assign x__h6585 = x__h6384 | y__h6385 ;
  assign x__h65855 = x__h65660 | y__h65661 ;
  assign x__h65960 = stage1_fifo_rv[50] & stage1_fifo_rv[18] ;
  assign x__h66005 = x__h65810 | y__h65811 ;
  assign x__h66110 = stage1_fifo_rv[51] & stage1_fifo_rv[19] ;
  assign x__h66155 = x__h65960 | y__h65961 ;
  assign x__h66260 = stage1_fifo_rv[52] & stage1_fifo_rv[20] ;
  assign x__h66305 = x__h66110 | y__h66111 ;
  assign x__h66410 = stage1_fifo_rv[53] & stage1_fifo_rv[21] ;
  assign x__h66455 = x__h66260 | y__h66261 ;
  assign x__h66560 = stage1_fifo_rv[54] & stage1_fifo_rv[22] ;
  assign x__h66605 = x__h66410 | y__h66411 ;
  assign x__h66710 = stage1_fifo_rv[55] & stage1_fifo_rv[23] ;
  assign x__h66755 = x__h66560 | y__h66561 ;
  assign x__h66860 = stage1_fifo_rv[56] & stage1_fifo_rv[24] ;
  assign x__h66905 = x__h66710 | y__h66711 ;
  assign x__h6692 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[23] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[23] ;
  assign x__h67010 = stage1_fifo_rv[57] & stage1_fifo_rv[25] ;
  assign x__h67055 = x__h66860 | y__h66861 ;
  assign x__h67160 = stage1_fifo_rv[58] & stage1_fifo_rv[26] ;
  assign x__h67205 = x__h67010 | y__h67011 ;
  assign x__h67310 = stage1_fifo_rv[59] & stage1_fifo_rv[27] ;
  assign x__h67355 = x__h67160 | y__h67161 ;
  assign x__h6739 = x__h6538 | y__h6539 ;
  assign x__h67460 = stage1_fifo_rv[60] & stage1_fifo_rv[28] ;
  assign x__h67505 = x__h67310 | y__h67311 ;
  assign x__h67610 = stage1_fifo_rv[61] & stage1_fifo_rv[29] ;
  assign x__h67655 = x__h67460 | y__h67461 ;
  assign x__h67760 = stage1_fifo_rv[62] & stage1_fifo_rv[30] ;
  assign x__h67805 = x__h67610 | y__h67611 ;
  assign x__h6846 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[24] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[24] ;
  assign x__h6893 = x__h6692 | y__h6693 ;
  assign x__h7000 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[25] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[25] ;
  assign x__h7047 = x__h6846 | y__h6847 ;
  assign x__h7154 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[26] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[26] ;
  assign x__h71869 =
	     stage1_fifo_rv[23] & INV_stage1_fifo_rv_BITS_62_TO_55__q5[0] ;
  assign x__h7201 = x__h7000 | y__h7001 ;
  assign x__h72015 =
	     stage1_fifo_rv[24] & INV_stage1_fifo_rv_BITS_62_TO_55__q5[1] ;
  assign x__h72166 =
	     stage1_fifo_rv[25] & INV_stage1_fifo_rv_BITS_62_TO_55__q5[2] ;
  assign x__h72211 = x__h72015 | y__h72016 ;
  assign x__h72316 =
	     stage1_fifo_rv[26] & INV_stage1_fifo_rv_BITS_62_TO_55__q5[3] ;
  assign x__h72361 = x__h72166 | y__h72167 ;
  assign x__h72466 =
	     stage1_fifo_rv[27] & INV_stage1_fifo_rv_BITS_62_TO_55__q5[4] ;
  assign x__h72511 = x__h72316 | y__h72317 ;
  assign x__h72616 =
	     stage1_fifo_rv[28] & INV_stage1_fifo_rv_BITS_62_TO_55__q5[5] ;
  assign x__h72661 = x__h72466 | y__h72467 ;
  assign x__h72766 =
	     stage1_fifo_rv[29] & INV_stage1_fifo_rv_BITS_62_TO_55__q5[6] ;
  assign x__h72811 = x__h72616 | y__h72617 ;
  assign x__h72916 =
	     stage1_fifo_rv[30] & INV_stage1_fifo_rv_BITS_62_TO_55__q5[7] ;
  assign x__h72961 = x__h72766 | y__h72767 ;
  assign x__h7308 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[27] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[27] ;
  assign x__h7355 = x__h7154 | y__h7155 ;
  assign x__h7462 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[28] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[28] ;
  assign x__h7509 = x__h7308 | y__h7309 ;
  assign x__h7616 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[29] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[29] ;
  assign x__h7663 = x__h7462 | y__h7463 ;
  assign x__h7770 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[30] &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[30] ;
  assign x__h7817 = x__h7616 | y__h7617 ;
  assign x__h81306 = y__h72061 ^ IF_x1869_OR_y1870_THEN_3_ELSE_1__q7[1] ;
  assign x__h81458 = y__h72212 ^ x__h72211 ;
  assign x__h81503 = x__h81306 | y__h81307 ;
  assign x__h81609 = y__h72362 ^ x__h72361 ;
  assign x__h81654 = x__h81458 | y__h81459 ;
  assign x__h81760 = y__h72512 ^ x__h72511 ;
  assign x__h81805 = x__h81609 | y__h81610 ;
  assign x__h81911 = y__h72662 ^ x__h72661 ;
  assign x__h81956 = x__h81760 | y__h81761 ;
  assign x__h82062 = y__h72812 ^ x__h72811 ;
  assign x__h82107 = x__h81911 | y__h81912 ;
  assign x__h82213 = y__h72962 ^ x__h72961 ;
  assign x__h82258 = x__h82062 | y__h82063 ;
  assign x__h82409 = x__h82213 | y__h82214 ;
  assign x__h82560 = x__h85686 | y__h82365 ;
  assign x__h82711 = x__h85686 | y__h82516 ;
  assign x__h82862 = x__h85686 | y__h82667 ;
  assign x__h83013 = x__h85686 | y__h82818 ;
  assign x__h83164 = x__h85686 | y__h82969 ;
  assign x__h83315 = x__h85686 | y__h83120 ;
  assign x__h83466 = x__h85686 | y__h83271 ;
  assign x__h83617 = x__h85686 | y__h83422 ;
  assign x__h83768 = x__h85686 | y__h83573 ;
  assign x__h83919 = x__h85686 | y__h83724 ;
  assign x__h84070 = x__h85686 | y__h83875 ;
  assign x__h84221 = x__h85686 | y__h84026 ;
  assign x__h84372 = x__h85686 | y__h84177 ;
  assign x__h84523 = x__h85686 | y__h84328 ;
  assign x__h84674 = x__h85686 | y__h84479 ;
  assign x__h84825 = x__h85686 | y__h84630 ;
  assign x__h84976 = x__h85686 | y__h84781 ;
  assign x__h85127 = x__h85686 | y__h84932 ;
  assign x__h85278 = x__h85686 | y__h85083 ;
  assign x__h85429 = x__h85686 | y__h85234 ;
  assign x__h85580 = x__h85686 | y__h85385 ;
  assign x__h85686 =
	     ~stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign x__h85731 = x__h85686 | y__h85536 ;
  assign x__h89061 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[1] |
	     y__h88862 ;
  assign x__h89214 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[2] |
	     y__h89016 ;
  assign x__h89367 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[3] |
	     y__h89169 ;
  assign x__h89520 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[4] |
	     y__h89322 ;
  assign x__h89673 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[5] |
	     y__h89475 ;
  assign x__h89826 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[6] |
	     y__h89628 ;
  assign x__h89979 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[7] |
	     y__h89781 ;
  assign x__h90132 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[8] |
	     y__h89934 ;
  assign x__h90285 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[9] |
	     y__h90087 ;
  assign x__h90438 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[10] |
	     y__h90240 ;
  assign x__h90591 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[11] |
	     y__h90393 ;
  assign x__h90744 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[12] |
	     y__h90546 ;
  assign x__h90897 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[13] |
	     y__h90699 ;
  assign x__h91050 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[14] |
	     y__h90852 ;
  assign x__h91203 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[15] |
	     y__h91005 ;
  assign x__h91356 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[16] |
	     y__h91158 ;
  assign x__h91509 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[17] |
	     y__h91311 ;
  assign x__h91662 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[18] |
	     y__h91464 ;
  assign x__h91815 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[19] |
	     y__h91617 ;
  assign x__h91968 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[20] |
	     y__h91770 ;
  assign x__h92121 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[21] |
	     y__h91923 ;
  assign x__h92274 =
	     _0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[22] |
	     y__h92076 ;
  assign x__h931 =
	     (b__h936[7] ? sign___1__h1022 : a__h935[7]) ?
	       product___1__h1075 :
	       product__h945 ;
  assign x__h97649 =
	     IF_mant_a_adj5892_BIT_0_AND_y7305_THEN_2_ELSE_0__q30[1] &
	     mant_a_adj__h95892[1] ;
  assign x__h97801 = x__h97649 & mant_a_adj__h95892[2] ;
  assign x__h97953 = x__h97801 & mant_a_adj__h95892[3] ;
  assign x__h98105 = x__h97953 & mant_a_adj__h95892[4] ;
  assign x__h98257 = x__h98105 & mant_a_adj__h95892[5] ;
  assign x__h98409 = x__h98257 & mant_a_adj__h95892[6] ;
  assign x__h98561 = x__h98409 & mant_a_adj__h95892[7] ;
  assign x__h98713 = x__h98561 & mant_a_adj__h95892[8] ;
  assign x__h98865 = x__h98713 & mant_a_adj__h95892[9] ;
  assign x__h99017 = x__h98865 & mant_a_adj__h95892[10] ;
  assign x__h99169 = x__h99017 & mant_a_adj__h95892[11] ;
  assign x__h99321 = x__h99169 & mant_a_adj__h95892[12] ;
  assign x__h99473 = x__h99321 & mant_a_adj__h95892[13] ;
  assign x__h99625 = x__h99473 & mant_a_adj__h95892[14] ;
  assign x__h99777 = x__h99625 & mant_a_adj__h95892[15] ;
  assign x__h99929 = x__h99777 & mant_a_adj__h95892[16] ;
  assign y__h105781 =
	     stage1_fifo_rv[55] ^ INV_stage1_fifo_rv_BITS_30_TO_23__q6[0] ;
  assign y__h105927 = IF_x05780_OR_y05781_THEN_3_ELSE_1__q9[1] & y__h105972 ;
  assign y__h105972 =
	     stage1_fifo_rv[56] ^ INV_stage1_fifo_rv_BITS_30_TO_23__q6[1] ;
  assign y__h106078 = x__h106122 & y__h106123 ;
  assign y__h106123 =
	     stage1_fifo_rv[57] ^ INV_stage1_fifo_rv_BITS_30_TO_23__q6[2] ;
  assign y__h106228 = x__h106272 & y__h106273 ;
  assign y__h106273 =
	     stage1_fifo_rv[58] ^ INV_stage1_fifo_rv_BITS_30_TO_23__q6[3] ;
  assign y__h106378 = x__h106422 & y__h106423 ;
  assign y__h106423 =
	     stage1_fifo_rv[59] ^ INV_stage1_fifo_rv_BITS_30_TO_23__q6[4] ;
  assign y__h106528 = x__h106572 & y__h106573 ;
  assign y__h106573 =
	     stage1_fifo_rv[60] ^ INV_stage1_fifo_rv_BITS_30_TO_23__q6[5] ;
  assign y__h106678 = x__h106722 & y__h106723 ;
  assign y__h106723 =
	     stage1_fifo_rv[61] ^ INV_stage1_fifo_rv_BITS_30_TO_23__q6[6] ;
  assign y__h106828 = x__h106872 & y__h106873 ;
  assign y__h106873 =
	     stage1_fifo_rv[62] ^ INV_stage1_fifo_rv_BITS_30_TO_23__q6[7] ;
  assign y__h114644 = x__h119651 | y__h119652 ;
  assign y__h115272 = IF_INV_y05781_THEN_3_ELSE_1__q10[1] & y__h115317 ;
  assign y__h115317 = ~x__h115271 ;
  assign y__h115424 = x__h115468 & y__h115469 ;
  assign y__h115469 = ~x__h115423 ;
  assign y__h115575 = x__h115619 & y__h115620 ;
  assign y__h115620 = ~x__h115574 ;
  assign y__h115726 = x__h115770 & y__h115771 ;
  assign y__h115771 = ~x__h115725 ;
  assign y__h115877 = x__h115921 & y__h115922 ;
  assign y__h115922 = ~x__h115876 ;
  assign y__h116028 = x__h116072 & y__h116073 ;
  assign y__h116073 = ~x__h116027 ;
  assign y__h116179 = x__h116223 & y__h116224 ;
  assign y__h116224 = ~x__h116178 ;
  assign y__h116330 =
	     x__h116374 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h116481 =
	     x__h116525 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h116632 =
	     x__h116676 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h116783 =
	     x__h116827 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h116934 =
	     x__h116978 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h117085 =
	     x__h117129 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h117236 =
	     x__h117280 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h117387 =
	     x__h117431 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h117538 =
	     x__h117582 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h117689 =
	     x__h117733 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h117840 =
	     x__h117884 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h117991 =
	     x__h118035 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h118142 =
	     x__h118186 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h118293 =
	     x__h118337 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h118444 =
	     x__h118488 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h118595 =
	     x__h118639 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h118746 =
	     x__h118790 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h118897 =
	     x__h118941 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h119048 =
	     x__h119092 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h119199 =
	     x__h119243 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h119350 =
	     x__h119394 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h119501 =
	     x__h119545 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h119652 =
	     x__h119696 &
	     stage1_fifo_rv_port0__read__97_BIT_62_295_AND__ETC___d1315 ;
  assign y__h122827 =
	     IF_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_6_ETC__q33[1] &
	     y__h122873 ;
  assign y__h122873 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[1] ;
  assign y__h122981 = x__h123026 & y__h123027 ;
  assign y__h123027 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[2] ;
  assign y__h123134 = x__h123179 & y__h123180 ;
  assign y__h123180 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[3] ;
  assign y__h123287 = x__h123332 & y__h123333 ;
  assign y__h123333 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[4] ;
  assign y__h123440 = x__h123485 & y__h123486 ;
  assign y__h123486 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[5] ;
  assign y__h123593 = x__h123638 & y__h123639 ;
  assign y__h123639 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[6] ;
  assign y__h123746 = x__h123791 & y__h123792 ;
  assign y__h123792 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[7] ;
  assign y__h123899 = x__h123944 & y__h123945 ;
  assign y__h123945 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[8] ;
  assign y__h124052 = x__h124097 & y__h124098 ;
  assign y__h124098 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[9] ;
  assign y__h124205 = x__h124250 & y__h124251 ;
  assign y__h124251 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[10] ;
  assign y__h124358 = x__h124403 & y__h124404 ;
  assign y__h124404 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[11] ;
  assign y__h124511 = x__h124556 & y__h124557 ;
  assign y__h124557 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[12] ;
  assign y__h124664 = x__h124709 & y__h124710 ;
  assign y__h124710 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[13] ;
  assign y__h124817 = x__h124862 & y__h124863 ;
  assign y__h124863 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[14] ;
  assign y__h124970 = x__h125015 & y__h125016 ;
  assign y__h125016 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[15] ;
  assign y__h125123 = x__h125168 & y__h125169 ;
  assign y__h125169 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[16] ;
  assign y__h125276 = x__h125321 & y__h125322 ;
  assign y__h125322 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[17] ;
  assign y__h125429 = x__h125474 & y__h125475 ;
  assign y__h125475 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[18] ;
  assign y__h125582 = x__h125627 & y__h125628 ;
  assign y__h125628 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[19] ;
  assign y__h125735 = x__h125780 & y__h125781 ;
  assign y__h125781 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[20] ;
  assign y__h125888 = x__h125933 & y__h125934 ;
  assign y__h125934 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[21] ;
  assign y__h126041 = x__h126086 & y__h126087 ;
  assign y__h126087 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[22] ;
  assign y__h126240 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_62_2_ETC___d1436[23] ;
  assign y__h12896 =
	     IF_inp_fifo_rv_BIT_55_AND_inp_fifo_rv_BIT_39_T_ETC__q3[1] &
	     y__h12941 ;
  assign y__h12941 = inp_fifo_rv[56] ^ inp_fifo_rv[40] ;
  assign y__h13047 = x__h13091 & y__h13092 ;
  assign y__h130749 = x__h135870 & mant_b_adj__h129857[30] ;
  assign y__h13092 = inp_fifo_rv[57] ^ inp_fifo_rv[41] ;
  assign y__h131270 =
	     mant_b__h70317[{ INV_stage1_fifo_rv_port0__read__97_BIT_59_257__ETC___d1416,
			      INV_stage1_fifo_rv_port0__read__97_BIT_58_261__ETC___d1417,
			      INV_stage1_fifo_rv_port0__read__97_BIT_57_264__ETC___d1418,
			      INV_stage1_fifo_rv_port0__read__97_BIT_56_267__ETC___d1419,
			      y__h105781 }] ;
  assign y__h13197 = x__h13241 & y__h13242 ;
  assign y__h13242 = inp_fifo_rv[58] ^ inp_fifo_rv[42] ;
  assign y__h13347 = x__h13391 & y__h13392 ;
  assign y__h13392 = inp_fifo_rv[59] ^ inp_fifo_rv[43] ;
  assign y__h13497 = x__h13541 & y__h13542 ;
  assign y__h13542 = inp_fifo_rv[60] ^ inp_fifo_rv[44] ;
  assign y__h13647 = x__h13691 & y__h13692 ;
  assign y__h13692 = inp_fifo_rv[61] ^ inp_fifo_rv[45] ;
  assign y__h13842 = inp_fifo_rv[62] ^ inp_fifo_rv[46] ;
  assign y__h139935 =
	     IF_mant_a_adj0319_BIT_0_AND_mant_b_adj0321_BIT_ETC__q36[1] &
	     y__h139982 ;
  assign y__h139982 = mant_a_adj__h70319[1] ^ mant_b_adj__h70321[1] ;
  assign y__h140090 = x__h140136 & y__h140137 ;
  assign y__h140137 = mant_a_adj__h70319[2] ^ mant_b_adj__h70321[2] ;
  assign y__h140244 = x__h140290 & y__h140291 ;
  assign y__h140291 = mant_a_adj__h70319[3] ^ mant_b_adj__h70321[3] ;
  assign y__h140398 = x__h140444 & y__h140445 ;
  assign y__h140445 = mant_a_adj__h70319[4] ^ mant_b_adj__h70321[4] ;
  assign y__h140552 = x__h140598 & y__h140599 ;
  assign y__h140599 = mant_a_adj__h70319[5] ^ mant_b_adj__h70321[5] ;
  assign y__h140706 = x__h140752 & y__h140753 ;
  assign y__h140753 = mant_a_adj__h70319[6] ^ mant_b_adj__h70321[6] ;
  assign y__h140860 = x__h140906 & y__h140907 ;
  assign y__h140907 = mant_a_adj__h70319[7] ^ mant_b_adj__h70321[7] ;
  assign y__h141014 = x__h141060 & y__h141061 ;
  assign y__h141061 = mant_a_adj__h70319[8] ^ mant_b_adj__h70321[8] ;
  assign y__h141168 = x__h141214 & y__h141215 ;
  assign y__h141215 = mant_a_adj__h70319[9] ^ mant_b_adj__h70321[9] ;
  assign y__h141322 = x__h141368 & y__h141369 ;
  assign y__h141369 = mant_a_adj__h70319[10] ^ mant_b_adj__h70321[10] ;
  assign y__h141476 = x__h141522 & y__h141523 ;
  assign y__h141523 = mant_a_adj__h70319[11] ^ mant_b_adj__h70321[11] ;
  assign y__h141630 = x__h141676 & y__h141677 ;
  assign y__h141677 = mant_a_adj__h70319[12] ^ mant_b_adj__h70321[12] ;
  assign y__h141784 = x__h141830 & y__h141831 ;
  assign y__h141831 = mant_a_adj__h70319[13] ^ mant_b_adj__h70321[13] ;
  assign y__h141938 = x__h141984 & y__h141985 ;
  assign y__h141985 = mant_a_adj__h70319[14] ^ mant_b_adj__h70321[14] ;
  assign y__h142092 = x__h142138 & y__h142139 ;
  assign y__h142139 = mant_a_adj__h70319[15] ^ mant_b_adj__h70321[15] ;
  assign y__h142246 = x__h142292 & y__h142293 ;
  assign y__h142293 = mant_a_adj__h70319[16] ^ mant_b_adj__h70321[16] ;
  assign y__h142400 = x__h142446 & y__h142447 ;
  assign y__h142447 = mant_a_adj__h70319[17] ^ mant_b_adj__h70321[17] ;
  assign y__h142554 = x__h142600 & y__h142601 ;
  assign y__h142601 = mant_a_adj__h70319[18] ^ mant_b_adj__h70321[18] ;
  assign y__h142708 = x__h142754 & y__h142755 ;
  assign y__h142755 = mant_a_adj__h70319[19] ^ mant_b_adj__h70321[19] ;
  assign y__h142862 = x__h142908 & y__h142909 ;
  assign y__h142909 = mant_a_adj__h70319[20] ^ mant_b_adj__h70321[20] ;
  assign y__h143016 = x__h143062 & y__h143063 ;
  assign y__h143063 = mant_a_adj__h70319[21] ^ mant_b_adj__h70321[21] ;
  assign y__h143170 = x__h143216 & y__h143217 ;
  assign y__h143217 = mant_a_adj__h70319[22] ^ mant_b_adj__h70321[22] ;
  assign y__h143324 = x__h143370 & y__h143371 ;
  assign y__h143371 = mant_a_adj__h70319[23] ^ mant_b_adj__h70321[23] ;
  assign y__h143478 = x__h143524 & y__h143525 ;
  assign y__h143525 = mant_a_adj__h70319[24] ^ mant_b_adj__h70321[24] ;
  assign y__h143632 = x__h143678 & y__h143679 ;
  assign y__h143679 = mant_a_adj__h70319[25] ^ mant_b_adj__h70321[25] ;
  assign y__h143786 = x__h143832 & y__h143833 ;
  assign y__h143833 = mant_a_adj__h70319[26] ^ mant_b_adj__h70321[26] ;
  assign y__h143940 = x__h143986 & y__h143987 ;
  assign y__h143987 = mant_a_adj__h70319[27] ^ mant_b_adj__h70321[27] ;
  assign y__h144094 = x__h144140 & y__h144141 ;
  assign y__h144141 = mant_a_adj__h70319[28] ^ mant_b_adj__h70321[28] ;
  assign y__h144248 = x__h144294 & y__h144295 ;
  assign y__h144295 = mant_a_adj__h70319[29] ^ mant_b_adj__h70321[29] ;
  assign y__h144554 = x__h144247 | y__h144248 ;
  assign y__h148343 = mant_a_adj__h70319[0] ^ INV_mant_b_adj0321__q34[0] ;
  assign y__h148493 = IF_x48342_OR_y48343_THEN_3_ELSE_1__q37[1] & y__h148540 ;
  assign y__h148540 = mant_a_adj__h70319[1] ^ INV_mant_b_adj0321__q34[1] ;
  assign y__h148648 = x__h148694 & y__h148695 ;
  assign y__h148695 = mant_a_adj__h70319[2] ^ INV_mant_b_adj0321__q34[2] ;
  assign y__h148802 = x__h148848 & y__h148849 ;
  assign y__h148849 = mant_a_adj__h70319[3] ^ INV_mant_b_adj0321__q34[3] ;
  assign y__h148956 = x__h149002 & y__h149003 ;
  assign y__h149003 = mant_a_adj__h70319[4] ^ INV_mant_b_adj0321__q34[4] ;
  assign y__h149110 = x__h149156 & y__h149157 ;
  assign y__h149157 = mant_a_adj__h70319[5] ^ INV_mant_b_adj0321__q34[5] ;
  assign y__h149264 = x__h149310 & y__h149311 ;
  assign y__h149311 = mant_a_adj__h70319[6] ^ INV_mant_b_adj0321__q34[6] ;
  assign y__h149418 = x__h149464 & y__h149465 ;
  assign y__h149465 = mant_a_adj__h70319[7] ^ INV_mant_b_adj0321__q34[7] ;
  assign y__h149572 = x__h149618 & y__h149619 ;
  assign y__h149619 = mant_a_adj__h70319[8] ^ INV_mant_b_adj0321__q34[8] ;
  assign y__h149726 = x__h149772 & y__h149773 ;
  assign y__h149773 = mant_a_adj__h70319[9] ^ INV_mant_b_adj0321__q34[9] ;
  assign y__h149880 = x__h149926 & y__h149927 ;
  assign y__h149927 = mant_a_adj__h70319[10] ^ INV_mant_b_adj0321__q34[10] ;
  assign y__h150034 = x__h150080 & y__h150081 ;
  assign y__h150081 = mant_a_adj__h70319[11] ^ INV_mant_b_adj0321__q34[11] ;
  assign y__h150188 = x__h150234 & y__h150235 ;
  assign y__h150235 = mant_a_adj__h70319[12] ^ INV_mant_b_adj0321__q34[12] ;
  assign y__h150342 = x__h150388 & y__h150389 ;
  assign y__h150389 = mant_a_adj__h70319[13] ^ INV_mant_b_adj0321__q34[13] ;
  assign y__h150496 = x__h150542 & y__h150543 ;
  assign y__h150543 = mant_a_adj__h70319[14] ^ INV_mant_b_adj0321__q34[14] ;
  assign y__h150650 = x__h150696 & y__h150697 ;
  assign y__h150697 = mant_a_adj__h70319[15] ^ INV_mant_b_adj0321__q34[15] ;
  assign y__h150804 = x__h150850 & y__h150851 ;
  assign y__h150851 = mant_a_adj__h70319[16] ^ INV_mant_b_adj0321__q34[16] ;
  assign y__h150958 = x__h151004 & y__h151005 ;
  assign y__h151005 = mant_a_adj__h70319[17] ^ INV_mant_b_adj0321__q34[17] ;
  assign y__h151112 = x__h151158 & y__h151159 ;
  assign y__h151159 = mant_a_adj__h70319[18] ^ INV_mant_b_adj0321__q34[18] ;
  assign y__h151266 = x__h151312 & y__h151313 ;
  assign y__h151313 = mant_a_adj__h70319[19] ^ INV_mant_b_adj0321__q34[19] ;
  assign y__h151420 = x__h151466 & y__h151467 ;
  assign y__h151467 = mant_a_adj__h70319[20] ^ INV_mant_b_adj0321__q34[20] ;
  assign y__h151574 = x__h151620 & y__h151621 ;
  assign y__h151621 = mant_a_adj__h70319[21] ^ INV_mant_b_adj0321__q34[21] ;
  assign y__h151728 = x__h151774 & y__h151775 ;
  assign y__h151775 = mant_a_adj__h70319[22] ^ INV_mant_b_adj0321__q34[22] ;
  assign y__h151882 = x__h151928 & y__h151929 ;
  assign y__h151929 = mant_a_adj__h70319[23] ^ INV_mant_b_adj0321__q34[23] ;
  assign y__h152036 = x__h152082 & y__h152083 ;
  assign y__h152083 = mant_a_adj__h70319[24] ^ INV_mant_b_adj0321__q34[24] ;
  assign y__h152190 = x__h152236 & y__h152237 ;
  assign y__h152237 = mant_a_adj__h70319[25] ^ INV_mant_b_adj0321__q34[25] ;
  assign y__h152344 = x__h152390 & y__h152391 ;
  assign y__h152391 = mant_a_adj__h70319[26] ^ INV_mant_b_adj0321__q34[26] ;
  assign y__h152498 = x__h152544 & y__h152545 ;
  assign y__h152545 = mant_a_adj__h70319[27] ^ INV_mant_b_adj0321__q34[27] ;
  assign y__h152652 = x__h152698 & y__h152699 ;
  assign y__h152699 = mant_a_adj__h70319[28] ^ INV_mant_b_adj0321__q34[28] ;
  assign y__h152806 = x__h152852 & y__h152853 ;
  assign y__h152853 = mant_a_adj__h70319[29] ^ INV_mant_b_adj0321__q34[29] ;
  assign y__h153112 = x__h152805 | y__h152806 ;
  assign y__h156902 = mant_b_adj__h70321[0] ^ INV_mant_a_adj0319__q35[0] ;
  assign y__h157052 = IF_x56901_OR_y56902_THEN_3_ELSE_1__q38[1] & y__h157099 ;
  assign y__h157099 = mant_b_adj__h70321[1] ^ INV_mant_a_adj0319__q35[1] ;
  assign y__h157207 = x__h157253 & y__h157254 ;
  assign y__h157254 = mant_b_adj__h70321[2] ^ INV_mant_a_adj0319__q35[2] ;
  assign y__h157361 = x__h157407 & y__h157408 ;
  assign y__h157408 = mant_b_adj__h70321[3] ^ INV_mant_a_adj0319__q35[3] ;
  assign y__h157515 = x__h157561 & y__h157562 ;
  assign y__h157562 = mant_b_adj__h70321[4] ^ INV_mant_a_adj0319__q35[4] ;
  assign y__h157669 = x__h157715 & y__h157716 ;
  assign y__h157716 = mant_b_adj__h70321[5] ^ INV_mant_a_adj0319__q35[5] ;
  assign y__h157823 = x__h157869 & y__h157870 ;
  assign y__h157870 = mant_b_adj__h70321[6] ^ INV_mant_a_adj0319__q35[6] ;
  assign y__h157977 = x__h158023 & y__h158024 ;
  assign y__h158024 = mant_b_adj__h70321[7] ^ INV_mant_a_adj0319__q35[7] ;
  assign y__h158131 = x__h158177 & y__h158178 ;
  assign y__h158178 = mant_b_adj__h70321[8] ^ INV_mant_a_adj0319__q35[8] ;
  assign y__h158285 = x__h158331 & y__h158332 ;
  assign y__h158332 = mant_b_adj__h70321[9] ^ INV_mant_a_adj0319__q35[9] ;
  assign y__h158439 = x__h158485 & y__h158486 ;
  assign y__h158486 = mant_b_adj__h70321[10] ^ INV_mant_a_adj0319__q35[10] ;
  assign y__h158593 = x__h158639 & y__h158640 ;
  assign y__h158640 = mant_b_adj__h70321[11] ^ INV_mant_a_adj0319__q35[11] ;
  assign y__h158747 = x__h158793 & y__h158794 ;
  assign y__h158794 = mant_b_adj__h70321[12] ^ INV_mant_a_adj0319__q35[12] ;
  assign y__h158901 = x__h158947 & y__h158948 ;
  assign y__h158948 = mant_b_adj__h70321[13] ^ INV_mant_a_adj0319__q35[13] ;
  assign y__h159055 = x__h159101 & y__h159102 ;
  assign y__h159102 = mant_b_adj__h70321[14] ^ INV_mant_a_adj0319__q35[14] ;
  assign y__h159209 = x__h159255 & y__h159256 ;
  assign y__h159256 = mant_b_adj__h70321[15] ^ INV_mant_a_adj0319__q35[15] ;
  assign y__h159363 = x__h159409 & y__h159410 ;
  assign y__h159410 = mant_b_adj__h70321[16] ^ INV_mant_a_adj0319__q35[16] ;
  assign y__h159517 = x__h159563 & y__h159564 ;
  assign y__h159564 = mant_b_adj__h70321[17] ^ INV_mant_a_adj0319__q35[17] ;
  assign y__h159671 = x__h159717 & y__h159718 ;
  assign y__h159718 = mant_b_adj__h70321[18] ^ INV_mant_a_adj0319__q35[18] ;
  assign y__h159825 = x__h159871 & y__h159872 ;
  assign y__h159872 = mant_b_adj__h70321[19] ^ INV_mant_a_adj0319__q35[19] ;
  assign y__h159979 = x__h160025 & y__h160026 ;
  assign y__h160026 = mant_b_adj__h70321[20] ^ INV_mant_a_adj0319__q35[20] ;
  assign y__h160133 = x__h160179 & y__h160180 ;
  assign y__h160180 = mant_b_adj__h70321[21] ^ INV_mant_a_adj0319__q35[21] ;
  assign y__h160287 = x__h160333 & y__h160334 ;
  assign y__h160334 = mant_b_adj__h70321[22] ^ INV_mant_a_adj0319__q35[22] ;
  assign y__h160441 = x__h160487 & y__h160488 ;
  assign y__h160488 = mant_b_adj__h70321[23] ^ INV_mant_a_adj0319__q35[23] ;
  assign y__h160595 = x__h160641 & y__h160642 ;
  assign y__h160642 = mant_b_adj__h70321[24] ^ INV_mant_a_adj0319__q35[24] ;
  assign y__h160749 = x__h160795 & y__h160796 ;
  assign y__h160796 = mant_b_adj__h70321[25] ^ INV_mant_a_adj0319__q35[25] ;
  assign y__h160903 = x__h160949 & y__h160950 ;
  assign y__h160950 = mant_b_adj__h70321[26] ^ INV_mant_a_adj0319__q35[26] ;
  assign y__h161057 = x__h161103 & y__h161104 ;
  assign y__h161104 = mant_b_adj__h70321[27] ^ INV_mant_a_adj0319__q35[27] ;
  assign y__h161211 = x__h161257 & y__h161258 ;
  assign y__h161258 = mant_b_adj__h70321[28] ^ INV_mant_a_adj0319__q35[28] ;
  assign y__h161365 = x__h161411 & y__h161412 ;
  assign y__h161412 = mant_b_adj__h70321[29] ^ INV_mant_a_adj0319__q35[29] ;
  assign y__h161671 = x__h161364 | y__h161365 ;
  assign y__h182410 =
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[1] ^
	     IF_IF_0_CONCAT_stage1_fifo_rv_port0__read__97__ETC__q40[1] ;
  assign y__h182561 =
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[2] ^
	     x__h175148 ;
  assign y__h182711 =
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[3] ^
	     x__h175298 ;
  assign y__h182861 =
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[4] ^
	     x__h175448 ;
  assign y__h183011 =
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[5] ^
	     x__h175598 ;
  assign y__h183161 =
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[6] ^
	     x__h175748 ;
  assign y__h183311 =
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[7] ^
	     x__h175898 ;
  assign y__h183461 =
	     x__h175898 &
	     IF_0_CONCAT_stage1_fifo_rv_port0__read__97_BIT_ETC___d2426[7] ;
  assign y__h1944 = x__h7770 | y__h7771 ;
  assign y__h20878 =
	     IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d127 &
	     partial_product__h20852 ;
  assign y__h20880 =
	     IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d123 &
	     IF_inp_fifo_rv_port0__read_BIT_37_4_THEN_1_CON_ETC___d127 ;
  assign y__h20942 =
	     IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d116 &
	     partial_product__h20916 ;
  assign y__h20944 =
	     IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d112 &
	     IF_inp_fifo_rv_port0__read_BIT_36_6_THEN_1_CON_ETC___d116 ;
  assign y__h21006 =
	     IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d105 &
	     partial_product__h20980 ;
  assign y__h21008 =
	     IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d101 &
	     IF_inp_fifo_rv_port0__read_BIT_35_8_THEN_1_CON_ETC___d105 ;
  assign y__h21070 =
	     IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d94 &
	     partial_product__h21044 ;
  assign y__h21072 =
	     IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d90 &
	     IF_inp_fifo_rv_port0__read_BIT_34_0_THEN_1_CON_ETC___d94 ;
  assign y__h21134 =
	     IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_1_CON_ETC___d83 &
	     partial_product__h21108 ;
  assign y__h21136 =
	     IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_IF_in_ETC___d80 &
	     IF_inp_fifo_rv_port0__read_BIT_33_2_THEN_1_CON_ETC___d83 ;
  assign y__h21413 = cin__h20776 & partial_product__h20770 ;
  assign y__h21415 = b__h20775 & cin__h20776 ;
  assign y__h2175 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d486 &
	     shift_a__h2149 ;
  assign y__h2177 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d482 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d486 ;
  assign y__h22152 =
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC__q17[2] &
	     y__h22198 ;
  assign y__h22198 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[2] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[1] ;
  assign y__h22305 = x__h22350 & y__h22351 ;
  assign y__h22351 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[3] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[2] ;
  assign y__h2239 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d475 &
	     shift_a__h2213 ;
  assign y__h2241 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d471 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d475 ;
  assign y__h22457 = x__h22502 & y__h22503 ;
  assign y__h22503 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[4] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[3] ;
  assign y__h22609 = x__h22654 & y__h22655 ;
  assign y__h22655 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[5] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[4] ;
  assign y__h22761 = x__h22806 & y__h22807 ;
  assign y__h22807 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[6] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[5] ;
  assign y__h22913 = x__h22958 & y__h22959 ;
  assign y__h22959 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[7] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[6] ;
  assign y__h2303 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d464 &
	     shift_a__h2277 ;
  assign y__h2305 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d460 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d464 ;
  assign y__h23065 = x__h23110 & y__h23111 ;
  assign y__h23111 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[8] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[7] ;
  assign y__h23217 = x__h23262 & y__h23263 ;
  assign y__h23263 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[9] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[8] ;
  assign y__h23369 = x__h23414 & y__h23415 ;
  assign y__h23415 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[10] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[9] ;
  assign y__h23521 = x__h23566 & y__h23567 ;
  assign y__h23567 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[11] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[10] ;
  assign y__h2367 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d453 &
	     shift_a__h2341 ;
  assign y__h23673 = x__h23718 & y__h23719 ;
  assign y__h2369 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d449 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d453 ;
  assign y__h23719 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[12] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[11] ;
  assign y__h23825 = x__h23870 & y__h23871 ;
  assign y__h23871 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[13] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[12] ;
  assign y__h23977 = x__h24022 & y__h24023 ;
  assign y__h24023 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[14] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[13] ;
  assign y__h24175 =
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d139[15] ^
	     _1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_48_ETC___d145[14] ;
  assign y__h2431 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d442 &
	     shift_a__h2405 ;
  assign y__h2433 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d439 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d442 ;
  assign y__h2709 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d497 &
	     shift_a__h2085 ;
  assign y__h2711 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d493 &
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d497 ;
  assign y__h3304 =
	     IF_IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39__ETC__q29[1] &
	     y__h3351 ;
  assign y__h3351 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[1] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[1] ;
  assign y__h3459 = x__h3505 & y__h3506 ;
  assign y__h3506 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[2] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[2] ;
  assign y__h3613 = x__h3659 & y__h3660 ;
  assign y__h3660 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[3] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[3] ;
  assign y__h3767 = x__h3813 & y__h3814 ;
  assign y__h37904 =
	     x__h37905 ^
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[0] ;
  assign y__h38052 = IF_x7903_OR_y7904_THEN_3_ELSE_1__q21[1] & y__h38098 ;
  assign y__h38098 =
	     x__h38053 ^
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[1] ;
  assign y__h3814 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[4] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[4] ;
  assign y__h38205 = x__h38250 & y__h38251 ;
  assign y__h38251 =
	     x__h38206 ^
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[2] ;
  assign y__h38357 = x__h38402 & y__h38403 ;
  assign y__h38403 =
	     x__h38358 ^
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[3] ;
  assign y__h38509 = x__h38554 & y__h38555 ;
  assign y__h38555 =
	     x__h38510 ^
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[4] ;
  assign y__h38661 = x__h38706 & y__h38707 ;
  assign y__h38707 =
	     x__h38662 ^
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[5] ;
  assign y__h38813 = x__h38858 & y__h38859 ;
  assign y__h38859 =
	     x__h38814 ^
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[6] ;
  assign y__h39011 =
	     x__h38966 ^
	     IF_1_CONCAT_inp_fifo_rv_port0__read_BITS_54_TO_ETC___d265[7] ;
  assign y__h3921 = x__h3967 & y__h3968 ;
  assign y__h3968 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[5] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[5] ;
  assign y__h4075 = x__h4121 & y__h4122 ;
  assign y__h4122 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[6] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[6] ;
  assign y__h4229 = x__h4275 & y__h4276 ;
  assign y__h4276 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[7] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[7] ;
  assign y__h4383 = x__h4429 & y__h4430 ;
  assign y__h4430 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[8] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[8] ;
  assign y__h4537 = x__h4583 & y__h4584 ;
  assign y__h4584 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[9] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[9] ;
  assign y__h46648 = y__h23263 ^ x__h23262 ;
  assign y__h46799 = y__h23415 ^ x__h23414 ;
  assign y__h4691 = x__h4737 & y__h4738 ;
  assign y__h46949 = y__h23567 ^ x__h23566 ;
  assign y__h47099 = y__h23719 ^ x__h23718 ;
  assign y__h47249 = y__h23871 ^ x__h23870 ;
  assign y__h4738 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[10] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[10] ;
  assign y__h47399 = y__h24023 ^ x__h24022 ;
  assign y__h4845 = x__h4891 & y__h4892 ;
  assign y__h4892 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[11] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[11] ;
  assign y__h4999 = x__h5045 & y__h5046 ;
  assign y__h5046 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[12] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[12] ;
  assign y__h5153 = x__h5199 & y__h5200 ;
  assign y__h5200 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[13] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[13] ;
  assign y__h5307 = x__h5353 & y__h5354 ;
  assign y__h5354 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[14] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[14] ;
  assign y__h5461 = x__h5507 & y__h5508 ;
  assign y__h54784 = ~x_BIT_0__BIT_0___h37375 ;
  assign y__h54973 = y__h46648 ^ x__h30815 ;
  assign y__h5508 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[15] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[15] ;
  assign y__h55124 = y__h46799 ^ x__h30965 ;
  assign y__h55274 = y__h46949 ^ x__h31115 ;
  assign y__h55424 = y__h47099 ^ x__h31265 ;
  assign y__h55574 = y__h47249 ^ x__h31415 ;
  assign y__h55724 = y__h47399 ^ x__h31565 ;
  assign y__h55874 = x__h31565 & y__h47399 ;
  assign y__h5615 = x__h5661 & y__h5662 ;
  assign y__h5662 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[16] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[16] ;
  assign y__h5769 = x__h5815 & y__h5816 ;
  assign y__h5816 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[17] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[17] ;
  assign y__h5923 = x__h5969 & y__h5970 ;
  assign y__h5970 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[18] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[18] ;
  assign y__h6077 = x__h6123 & y__h6124 ;
  assign y__h6124 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[19] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[19] ;
  assign y__h6231 = x__h6277 & y__h6278 ;
  assign y__h62732 = x__h67760 | y__h67761 ;
  assign y__h6278 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[20] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[20] ;
  assign y__h63410 =
	     IF_stage1_fifo_rv_BIT_32_AND_stage1_fifo_rv_BI_ETC__q4[1] &
	     y__h63455 ;
  assign y__h63455 = stage1_fifo_rv[33] ^ stage1_fifo_rv[1] ;
  assign y__h63561 = x__h63605 & y__h63606 ;
  assign y__h63606 = stage1_fifo_rv[34] ^ stage1_fifo_rv[2] ;
  assign y__h63711 = x__h63755 & y__h63756 ;
  assign y__h63756 = stage1_fifo_rv[35] ^ stage1_fifo_rv[3] ;
  assign y__h6385 = x__h6431 & y__h6432 ;
  assign y__h63861 = x__h63905 & y__h63906 ;
  assign y__h63906 = stage1_fifo_rv[36] ^ stage1_fifo_rv[4] ;
  assign y__h64011 = x__h64055 & y__h64056 ;
  assign y__h64056 = stage1_fifo_rv[37] ^ stage1_fifo_rv[5] ;
  assign y__h64161 = x__h64205 & y__h64206 ;
  assign y__h64206 = stage1_fifo_rv[38] ^ stage1_fifo_rv[6] ;
  assign y__h64311 = x__h64355 & y__h64356 ;
  assign y__h6432 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[21] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[21] ;
  assign y__h64356 = stage1_fifo_rv[39] ^ stage1_fifo_rv[7] ;
  assign y__h64461 = x__h64505 & y__h64506 ;
  assign y__h64506 = stage1_fifo_rv[40] ^ stage1_fifo_rv[8] ;
  assign y__h64611 = x__h64655 & y__h64656 ;
  assign y__h64656 = stage1_fifo_rv[41] ^ stage1_fifo_rv[9] ;
  assign y__h64761 = x__h64805 & y__h64806 ;
  assign y__h64806 = stage1_fifo_rv[42] ^ stage1_fifo_rv[10] ;
  assign y__h64911 = x__h64955 & y__h64956 ;
  assign y__h64956 = stage1_fifo_rv[43] ^ stage1_fifo_rv[11] ;
  assign y__h65061 = x__h65105 & y__h65106 ;
  assign y__h65106 = stage1_fifo_rv[44] ^ stage1_fifo_rv[12] ;
  assign y__h65211 = x__h65255 & y__h65256 ;
  assign y__h65256 = stage1_fifo_rv[45] ^ stage1_fifo_rv[13] ;
  assign y__h65361 = x__h65405 & y__h65406 ;
  assign y__h6539 = x__h6585 & y__h6586 ;
  assign y__h65406 = stage1_fifo_rv[46] ^ stage1_fifo_rv[14] ;
  assign y__h65511 = x__h65555 & y__h65556 ;
  assign y__h65556 = stage1_fifo_rv[47] ^ stage1_fifo_rv[15] ;
  assign y__h65661 = x__h65705 & y__h65706 ;
  assign y__h65706 = stage1_fifo_rv[48] ^ stage1_fifo_rv[16] ;
  assign y__h65811 = x__h65855 & y__h65856 ;
  assign y__h65856 = stage1_fifo_rv[49] ^ stage1_fifo_rv[17] ;
  assign y__h6586 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[22] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[22] ;
  assign y__h65961 = x__h66005 & y__h66006 ;
  assign y__h66006 = stage1_fifo_rv[50] ^ stage1_fifo_rv[18] ;
  assign y__h66111 = x__h66155 & y__h66156 ;
  assign y__h66156 = stage1_fifo_rv[51] ^ stage1_fifo_rv[19] ;
  assign y__h66261 = x__h66305 & y__h66306 ;
  assign y__h66306 = stage1_fifo_rv[52] ^ stage1_fifo_rv[20] ;
  assign y__h66411 = x__h66455 & y__h66456 ;
  assign y__h66456 = stage1_fifo_rv[53] ^ stage1_fifo_rv[21] ;
  assign y__h66561 = x__h66605 & y__h66606 ;
  assign y__h66606 = stage1_fifo_rv[54] ^ stage1_fifo_rv[22] ;
  assign y__h66711 = x__h66755 & y__h66756 ;
  assign y__h66756 = stage1_fifo_rv[55] ^ stage1_fifo_rv[23] ;
  assign y__h66861 = x__h66905 & y__h66906 ;
  assign y__h66906 = stage1_fifo_rv[56] ^ stage1_fifo_rv[24] ;
  assign y__h6693 = x__h6739 & y__h6740 ;
  assign y__h67011 = x__h67055 & y__h67056 ;
  assign y__h67056 = stage1_fifo_rv[57] ^ stage1_fifo_rv[25] ;
  assign y__h67161 = x__h67205 & y__h67206 ;
  assign y__h67206 = stage1_fifo_rv[58] ^ stage1_fifo_rv[26] ;
  assign y__h67311 = x__h67355 & y__h67356 ;
  assign y__h67356 = stage1_fifo_rv[59] ^ stage1_fifo_rv[27] ;
  assign y__h6740 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[23] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[23] ;
  assign y__h67461 = x__h67505 & y__h67506 ;
  assign y__h67506 = stage1_fifo_rv[60] ^ stage1_fifo_rv[28] ;
  assign y__h67611 = x__h67655 & y__h67656 ;
  assign y__h67656 = stage1_fifo_rv[61] ^ stage1_fifo_rv[29] ;
  assign y__h67761 = x__h67805 & y__h67806 ;
  assign y__h67806 = stage1_fifo_rv[62] ^ stage1_fifo_rv[30] ;
  assign y__h6847 = x__h6893 & y__h6894 ;
  assign y__h6894 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[24] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[24] ;
  assign y__h7001 = x__h7047 & y__h7048 ;
  assign y__h7048 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[25] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[25] ;
  assign y__h7155 = x__h7201 & y__h7202 ;
  assign y__h71870 =
	     stage1_fifo_rv[23] ^ INV_stage1_fifo_rv_BITS_62_TO_55__q5[0] ;
  assign y__h72016 = IF_x1869_OR_y1870_THEN_3_ELSE_1__q7[1] & y__h72061 ;
  assign y__h7202 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[26] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[26] ;
  assign y__h72061 =
	     stage1_fifo_rv[24] ^ INV_stage1_fifo_rv_BITS_62_TO_55__q5[1] ;
  assign y__h72167 = x__h72211 & y__h72212 ;
  assign y__h72212 =
	     stage1_fifo_rv[25] ^ INV_stage1_fifo_rv_BITS_62_TO_55__q5[2] ;
  assign y__h72317 = x__h72361 & y__h72362 ;
  assign y__h72362 =
	     stage1_fifo_rv[26] ^ INV_stage1_fifo_rv_BITS_62_TO_55__q5[3] ;
  assign y__h72467 = x__h72511 & y__h72512 ;
  assign y__h72512 =
	     stage1_fifo_rv[27] ^ INV_stage1_fifo_rv_BITS_62_TO_55__q5[4] ;
  assign y__h72617 = x__h72661 & y__h72662 ;
  assign y__h72662 =
	     stage1_fifo_rv[28] ^ INV_stage1_fifo_rv_BITS_62_TO_55__q5[5] ;
  assign y__h72767 = x__h72811 & y__h72812 ;
  assign y__h72812 =
	     stage1_fifo_rv[29] ^ INV_stage1_fifo_rv_BITS_62_TO_55__q5[6] ;
  assign y__h72917 = x__h72961 & y__h72962 ;
  assign y__h72962 =
	     stage1_fifo_rv[30] ^ INV_stage1_fifo_rv_BITS_62_TO_55__q5[7] ;
  assign y__h7309 = x__h7355 & y__h7356 ;
  assign y__h7356 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[27] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[27] ;
  assign y__h7463 = x__h7509 & y__h7510 ;
  assign y__h7510 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[28] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[28] ;
  assign y__h7617 = x__h7663 & y__h7664 ;
  assign y__h7664 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[29] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[29] ;
  assign y__h7771 = x__h7817 & y__h7818 ;
  assign y__h7818 =
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d499[30] ^
	     IF_IF_SEXT_inp_fifo_rv_port0__read_BITS_39_TO__ETC___d508[30] ;
  assign y__h80679 = x__h85686 | y__h85687 ;
  assign y__h81307 = IF_INV_y1870_THEN_3_ELSE_1__q8[1] & y__h81352 ;
  assign y__h81352 = ~x__h81306 ;
  assign y__h81459 = x__h81503 & y__h81504 ;
  assign y__h81504 = ~x__h81458 ;
  assign y__h81610 = x__h81654 & y__h81655 ;
  assign y__h81655 = ~x__h81609 ;
  assign y__h81761 = x__h81805 & y__h81806 ;
  assign y__h81806 = ~x__h81760 ;
  assign y__h81912 = x__h81956 & y__h81957 ;
  assign y__h81957 = ~x__h81911 ;
  assign y__h82063 = x__h82107 & y__h82108 ;
  assign y__h82108 = ~x__h82062 ;
  assign y__h82214 = x__h82258 & y__h82259 ;
  assign y__h82259 = ~x__h82213 ;
  assign y__h82365 =
	     x__h82409 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h82516 =
	     x__h82560 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h82667 =
	     x__h82711 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h82818 =
	     x__h82862 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h82969 =
	     x__h83013 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h83120 =
	     x__h83164 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h83271 =
	     x__h83315 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h83422 =
	     x__h83466 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h83573 =
	     x__h83617 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h83724 =
	     x__h83768 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h83875 =
	     x__h83919 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h84026 =
	     x__h84070 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h84177 =
	     x__h84221 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h84328 =
	     x__h84372 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h84479 =
	     x__h84523 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h84630 =
	     x__h84674 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h84781 =
	     x__h84825 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h84932 =
	     x__h84976 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h85083 =
	     x__h85127 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h85234 =
	     x__h85278 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h85385 =
	     x__h85429 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h85536 =
	     x__h85580 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h85687 =
	     x__h85731 &
	     stage1_fifo_rv_port0__read__97_BIT_30_46_AND_I_ETC___d866 ;
  assign y__h88862 =
	     IF_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_3_ETC__q31[1] &
	     y__h88908 ;
  assign y__h88908 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[1] ;
  assign y__h89016 = x__h89061 & y__h89062 ;
  assign y__h89062 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[2] ;
  assign y__h89169 = x__h89214 & y__h89215 ;
  assign y__h89215 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[3] ;
  assign y__h89322 = x__h89367 & y__h89368 ;
  assign y__h89368 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[4] ;
  assign y__h89475 = x__h89520 & y__h89521 ;
  assign y__h89521 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[5] ;
  assign y__h89628 = x__h89673 & y__h89674 ;
  assign y__h89674 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[6] ;
  assign y__h89781 = x__h89826 & y__h89827 ;
  assign y__h89827 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[7] ;
  assign y__h89934 = x__h89979 & y__h89980 ;
  assign y__h89980 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[8] ;
  assign y__h90087 = x__h90132 & y__h90133 ;
  assign y__h90133 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[9] ;
  assign y__h90240 = x__h90285 & y__h90286 ;
  assign y__h90286 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[10] ;
  assign y__h90393 = x__h90438 & y__h90439 ;
  assign y__h90439 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[11] ;
  assign y__h90546 = x__h90591 & y__h90592 ;
  assign y__h90592 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[12] ;
  assign y__h90699 = x__h90744 & y__h90745 ;
  assign y__h90745 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[13] ;
  assign y__h90852 = x__h90897 & y__h90898 ;
  assign y__h90898 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[14] ;
  assign y__h91005 = x__h91050 & y__h91051 ;
  assign y__h91051 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[15] ;
  assign y__h91158 = x__h91203 & y__h91204 ;
  assign y__h91204 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[16] ;
  assign y__h91311 = x__h91356 & y__h91357 ;
  assign y__h91357 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[17] ;
  assign y__h91464 = x__h91509 & y__h91510 ;
  assign y__h91510 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[18] ;
  assign y__h91617 = x__h91662 & y__h91663 ;
  assign y__h91663 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[19] ;
  assign y__h91770 = x__h91815 & y__h91816 ;
  assign y__h91816 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[20] ;
  assign y__h91923 = x__h91968 & y__h91969 ;
  assign y__h91969 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[21] ;
  assign y__h92076 = x__h92121 & y__h92122 ;
  assign y__h92122 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[22] ;
  assign y__h92275 =
	     ~_0b1_SL_stage1_fifo_rv_port0__read__97_BIT_30_4_ETC___d987[23] ;
  assign y__h96784 = x__h101905 & mant_a_adj__h95892[30] ;
  assign y__h97305 =
	     mant_a__h70313[{ INV_stage1_fifo_rv_port0__read__97_BIT_27_09_X_ETC___d967,
			      INV_stage1_fifo_rv_port0__read__97_BIT_26_13_X_ETC___d968,
			      INV_stage1_fifo_rv_port0__read__97_BIT_25_16_X_ETC___d969,
			      INV_stage1_fifo_rv_port0__read__97_BIT_24_19_X_ETC___d970,
			      y__h71870 }] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        inp_fifo_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  };
	rg_out <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_s <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage1_fifo_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  };
      end
    else
      begin
        if (inp_fifo_rv_EN)
	  inp_fifo_rv <= `BSV_ASSIGNMENT_DELAY inp_fifo_rv_D_IN;
	if (rg_out_EN) rg_out <= `BSV_ASSIGNMENT_DELAY rg_out_D_IN;
	if (rg_out_valid_EN)
	  rg_out_valid <= `BSV_ASSIGNMENT_DELAY rg_out_valid_D_IN;
	if (rg_s_EN) rg_s <= `BSV_ASSIGNMENT_DELAY rg_s_D_IN;
	if (stage1_fifo_rv_EN)
	  stage1_fifo_rv <= `BSV_ASSIGNMENT_DELAY stage1_fifo_rv_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    inp_fifo_rv = 65'h0AAAAAAAAAAAAAAAA;
    rg_out = 32'hAAAAAAAA;
    rg_out_valid = 1'h0;
    rg_s = 1'h0;
    stage1_fifo_rv = 65'h0AAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkTopMAC

