#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0xaaaadacc0d80 .scope module, "SAR_LOGIC_tb" "SAR_LOGIC_tb" 2 5;
 .timescale 0 0;
v0xaaaadad1fa10_0 .var "CLK", 0 0;
v0xaaaadad1fad0_0 .net "COMP_CLK", 0 0, v0xaaaadad1f0e0_0;  1 drivers
v0xaaaadad1fb70_0 .var "COMP_OUT", 0 0;
v0xaaaadad1fc10_0 .net "DIGITAL_OUT", 0 0, v0xaaaadad1f240_0;  1 drivers
v0xaaaadad1fce0_0 .net "SC", 0 0, v0xaaaadad1f350_0;  1 drivers
v0xaaaadad1fd80_0 .net "SDAC", 8 0, v0xaaaadad1f410_0;  1 drivers
v0xaaaadad1fe50_0 .var "VDD", 0 0;
v0xaaaadad1ff20_0 .var "VSS", 0 0;
v0xaaaadad1fff0_0 .var "XRST", 0 0;
S_0xaaaadacc0f10 .scope module, "DUT" "SAR_LOGIC" 2 25, 3 19 0, S_0xaaaadacc0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "COMP_OUT";
    .port_info 1 /OUTPUT 1 "DIGITAL_OUT";
    .port_info 2 /OUTPUT 1 "COMP_CLK";
    .port_info 3 /OUTPUT 1 "SC";
    .port_info 4 /OUTPUT 9 "SDAC";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /INPUT 1 "XRST";
    .port_info 7 /INPUT 1 "VDD";
    .port_info 8 /INPUT 1 "VSS";
v0xaaaadad1ef20_0 .var "ADCount", 2 0;
v0xaaaadad1f020_0 .net "CLK", 0 0, v0xaaaadad1fa10_0;  1 drivers
v0xaaaadad1f0e0_0 .var "COMP_CLK", 0 0;
v0xaaaadad1f180_0 .net "COMP_OUT", 0 0, v0xaaaadad1fb70_0;  1 drivers
v0xaaaadad1f240_0 .var "DIGITAL_OUT", 0 0;
v0xaaaadad1f350_0 .var "SC", 0 0;
v0xaaaadad1f410_0 .var "SDAC", 8 0;
v0xaaaadad1f4f0_0 .var "SDAC_NEXT", 8 0;
v0xaaaadad1f5d0_0 .net "VDD", 0 0, v0xaaaadad1fe50_0;  1 drivers
v0xaaaadad1f690_0 .net "VSS", 0 0, v0xaaaadad1ff20_0;  1 drivers
v0xaaaadad1f750_0 .net "XRST", 0 0, v0xaaaadad1fff0_0;  1 drivers
v0xaaaadad1f810_0 .var "state", 2 0;
E_0xaaaadacfee40/0 .event negedge, v0xaaaadad1f750_0;
E_0xaaaadacfee40/1 .event posedge, v0xaaaadad1f020_0;
E_0xaaaadacfee40 .event/or E_0xaaaadacfee40/0, E_0xaaaadacfee40/1;
S_0xaaaadacfcc00 .scope function.vec4.s9, "next_SDAC" "next_SDAC" 3 85, 3 85 0, S_0xaaaadacc0f10;
 .timescale 0 0;
v0xaaaadacea150_0 .var "ADCount", 2 0;
v0xaaaadacea1f0_0 .var "COMP_OUT", 0 0;
v0xaaaadaceb0a0_0 .var "SDAC_now", 8 0;
; Variable next_SDAC is vec4 return value of scope S_0xaaaadacfcc00
TD_SAR_LOGIC_tb.DUT.next_SDAC ;
    %load/vec4 v0xaaaadacea150_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 256, 0, 9;
    %ret/vec4 0, 0, 9;  Assign to next_SDAC (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xaaaadacea1f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0xaaaadaceb0a0_0;
    %ret/vec4 0, 0, 9;  Assign to next_SDAC (store_vec4_to_lval)
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %load/vec4 v0xaaaadacea150_0;
    %pad/u 4;
    %sub;
    %ix/vec4 4;
    %ret/vec4 0, 4, 1; Assign to next_SDAC (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0xaaaadacea150_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %sub;
    %ix/vec4 4;
    %ret/vec4 0, 4, 1; Assign to next_SDAC (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xaaaadaceb0a0_0;
    %ret/vec4 0, 0, 9;  Assign to next_SDAC (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0xaaaadacea150_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %sub;
    %ix/vec4 4;
    %ret/vec4 0, 4, 1; Assign to next_SDAC (store_vec4_to_lval)
T_0.3 ;
T_0.1 ;
    %end;
    .scope S_0xaaaadacc0f10;
T_1 ;
    %wait E_0xaaaadacfee40;
    %load/vec4 v0xaaaadad1f750_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaadad1f810_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xaaaadad1f810_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xaaaadad1f810_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xaaaadad1f810_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xaaaadad1f810_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xaaaadacc0f10;
T_2 ;
    %wait E_0xaaaadacfee40;
    %load/vec4 v0xaaaadad1f750_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaadad1ef20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaadad1f810_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0xaaaadad1ef20_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaadad1ef20_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0xaaaadad1ef20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xaaaadad1ef20_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaadacc0f10;
T_3 ;
    %wait E_0xaaaadacfee40;
    %load/vec4 v0xaaaadad1f750_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadad1f240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadad1f0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadad1f350_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xaaaadad1f410_0, 0;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0xaaaadad1f4f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaadad1f810_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaadad1f0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadad1f350_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0xaaaadad1f410_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xaaaadad1f810_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadad1f350_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0xaaaadad1f810_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0xaaaadad1f4f0_0;
    %assign/vec4 v0xaaaadad1f410_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0xaaaadad1f810_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaadad1f0e0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0xaaaadad1f810_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0xaaaadad1f180_0;
    %assign/vec4 v0xaaaadad1f240_0, 0;
    %load/vec4 v0xaaaadad1f180_0;
    %load/vec4 v0xaaaadad1ef20_0;
    %load/vec4 v0xaaaadad1f410_0;
    %store/vec4 v0xaaaadaceb0a0_0, 0, 9;
    %store/vec4 v0xaaaadacea150_0, 0, 3;
    %store/vec4 v0xaaaadacea1f0_0, 0, 1;
    %callf/vec4 TD_SAR_LOGIC_tb.DUT.next_SDAC, S_0xaaaadacfcc00;
    %assign/vec4 v0xaaaadad1f4f0_0, 0;
T_3.10 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaadacc0d80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadad1fa10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadad1fb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadad1fff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadad1fe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadad1ff20_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xaaaadacc0d80;
T_5 ;
    %vpi_call 2 17 "$dumpfile", "wave_SAR_Logic.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaadacc0f10 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xaaaadacc0d80;
T_6 ;
    %delay 2, 0;
    %load/vec4 v0xaaaadad1fa10_0;
    %inv;
    %assign/vec4 v0xaaaadad1fa10_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaadacc0d80;
T_7 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadad1fff0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaadad1fff0_0, 0, 1;
    %delay 43, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaadad1fb70_0, 0, 1;
    %delay 400, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SAR_LOGIC_tb.v";
    "SAR_LOGIC.v";
