{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653554217941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653554217949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 01:36:57 2022 " "Processing started: Thu May 26 01:36:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653554217949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554217949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554217949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653554218443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653554218444 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 part3.v(154) " "Verilog HDL Expression warning at part3.v(154): truncated literal to match 3 bits" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 154 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653554231001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/okoko/onedrive - the university of british columbia/elec 391/fpga_audio_starter/part3.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/okoko/onedrive - the university of british columbia/elec 391/fpga_audio_starter/part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554231004 ""} { "Info" "ISGN_ENTITY_NAME" "2 noise_generator " "Found entity 2: noise_generator" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554231004 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_filter " "Found entity 3: fifo_filter" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554231004 ""} { "Info" "ISGN_ENTITY_NAME" "4 vDFFE " "Found entity 4: vDFFE" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653554231004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "noise part3.v(160) " "Verilog HDL Implicit Net warning at part3.v(160): created implicit net for \"noise\"" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554231004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_out part3.v(172) " "Verilog HDL Implicit Net warning at part3.v(172): created implicit net for \"fifo_out\"" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554231004 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK50 part3.v(180) " "Verilog HDL Implicit Net warning at part3.v(180): created implicit net for \"CLOCK50\"" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554231005 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acc_out part3.v(180) " "Verilog HDL Implicit Net warning at part3.v(180): created implicit net for \"acc_out\"" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653554231005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653554231039 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable part3.v(20) " "Verilog HDL or VHDL warning at part3.v(20): object \"enable\" assigned a value but never read" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653554231046 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[0\] part3.v(29) " "Inferred latch for \"writedata_right\[0\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231049 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[1\] part3.v(29) " "Inferred latch for \"writedata_right\[1\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231049 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[2\] part3.v(29) " "Inferred latch for \"writedata_right\[2\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231049 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[3\] part3.v(29) " "Inferred latch for \"writedata_right\[3\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231049 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[4\] part3.v(29) " "Inferred latch for \"writedata_right\[4\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231049 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[5\] part3.v(29) " "Inferred latch for \"writedata_right\[5\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231049 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[6\] part3.v(29) " "Inferred latch for \"writedata_right\[6\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231049 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[7\] part3.v(29) " "Inferred latch for \"writedata_right\[7\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231049 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[8\] part3.v(29) " "Inferred latch for \"writedata_right\[8\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231049 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[9\] part3.v(29) " "Inferred latch for \"writedata_right\[9\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231049 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[10\] part3.v(29) " "Inferred latch for \"writedata_right\[10\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[11\] part3.v(29) " "Inferred latch for \"writedata_right\[11\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[12\] part3.v(29) " "Inferred latch for \"writedata_right\[12\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[13\] part3.v(29) " "Inferred latch for \"writedata_right\[13\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[14\] part3.v(29) " "Inferred latch for \"writedata_right\[14\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[15\] part3.v(29) " "Inferred latch for \"writedata_right\[15\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[16\] part3.v(29) " "Inferred latch for \"writedata_right\[16\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[17\] part3.v(29) " "Inferred latch for \"writedata_right\[17\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[18\] part3.v(29) " "Inferred latch for \"writedata_right\[18\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[19\] part3.v(29) " "Inferred latch for \"writedata_right\[19\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[20\] part3.v(29) " "Inferred latch for \"writedata_right\[20\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[21\] part3.v(29) " "Inferred latch for \"writedata_right\[21\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[22\] part3.v(29) " "Inferred latch for \"writedata_right\[22\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[23\] part3.v(29) " "Inferred latch for \"writedata_right\[23\]\" at part3.v(29)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[0\] part3.v(28) " "Inferred latch for \"writedata_left\[0\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231050 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[1\] part3.v(28) " "Inferred latch for \"writedata_left\[1\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[2\] part3.v(28) " "Inferred latch for \"writedata_left\[2\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[3\] part3.v(28) " "Inferred latch for \"writedata_left\[3\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[4\] part3.v(28) " "Inferred latch for \"writedata_left\[4\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[5\] part3.v(28) " "Inferred latch for \"writedata_left\[5\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[6\] part3.v(28) " "Inferred latch for \"writedata_left\[6\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[7\] part3.v(28) " "Inferred latch for \"writedata_left\[7\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[8\] part3.v(28) " "Inferred latch for \"writedata_left\[8\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[9\] part3.v(28) " "Inferred latch for \"writedata_left\[9\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[10\] part3.v(28) " "Inferred latch for \"writedata_left\[10\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[11\] part3.v(28) " "Inferred latch for \"writedata_left\[11\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[12\] part3.v(28) " "Inferred latch for \"writedata_left\[12\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[13\] part3.v(28) " "Inferred latch for \"writedata_left\[13\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[14\] part3.v(28) " "Inferred latch for \"writedata_left\[14\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231051 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[15\] part3.v(28) " "Inferred latch for \"writedata_left\[15\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231052 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[16\] part3.v(28) " "Inferred latch for \"writedata_left\[16\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231052 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[17\] part3.v(28) " "Inferred latch for \"writedata_left\[17\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231052 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[18\] part3.v(28) " "Inferred latch for \"writedata_left\[18\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231052 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[19\] part3.v(28) " "Inferred latch for \"writedata_left\[19\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231052 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[20\] part3.v(28) " "Inferred latch for \"writedata_left\[20\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231052 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[21\] part3.v(28) " "Inferred latch for \"writedata_left\[21\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231052 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[22\] part3.v(28) " "Inferred latch for \"writedata_left\[22\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231052 "|part3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[23\] part3.v(28) " "Inferred latch for \"writedata_left\[23\]\" at part3.v(28)" {  } { { "../part3.v" "" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231052 "|part3"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FILTER_LEFT filter " "Node instance \"FILTER_LEFT\" instantiates undefined entity \"filter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../part3.v" "FILTER_LEFT" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 33 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1653554231147 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FILTER_RIGHT filter " "Node instance \"FILTER_RIGHT\" instantiates undefined entity \"filter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../part3.v" "FILTER_RIGHT" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 34 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1653554231147 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_clock_gen clock_generator " "Node instance \"my_clock_gen\" instantiates undefined entity \"clock_generator\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../part3.v" "my_clock_gen" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1653554231147 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cfg audio_and_video_config " "Node instance \"cfg\" instantiates undefined entity \"audio_and_video_config\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../part3.v" "cfg" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1653554231148 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "codec audio_codec " "Node instance \"codec\" instantiates undefined entity \"audio_codec\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../part3.v" "codec" { Text "C:/Users/okoko/OneDrive - The University Of British Columbia/ELEC 391/FPGA_audio_starter/part3.v" 88 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1653554231148 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653554231247 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 26 01:37:11 2022 " "Processing ended: Thu May 26 01:37:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653554231247 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653554231247 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653554231247 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653554231247 ""}
