;redcode
;assert 1
	SPL 0, <-32
	CMP -7, <-420
	MOV -1, <-20
	MOV -307, <-20
	DJN -1, @-20
	SUB 210, 0
	SUB @127, 106
	JMZ 0, 300
	SUB -0, -20
	SUB @121, @102
	SUB 1, <0
	SUB 1, <0
	JMZ -700, -10
	SUB -0, -20
	SUB @127, -106
	SLT #0, 300
	MOV -307, <-20
	CMP <0, 912
	SUB 210, 0
	SPL 0, <-32
	SUB 0, @0
	SPL 0, <-32
	MOV -1, <-20
	MOV -1, <-20
	SPL -0, 91
	SUB #-0, 30
	JMZ -307, @-20
	SUB @127, 106
	SUB @121, @102
	SUB @121, @102
	SUB 100, -100
	SUB 100, -100
	SPL 80, 912
	SPL 1, @0
	JMZ -700, -10
	ADD #-0, 30
	SPL @100, -104
	SPL @100, -104
	SUB 21, 0
	SPL -7, @-420
	SUB #-0, 30
	SLT 0, @42
	SPL 0, 912
	SUB @127, -106
	SUB @127, -106
	SUB #0, @200
	MOV -7, <-20
	ADD 270, 1
	SUB #0, @200
	SPL 0, <-32
