set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {Aula_01_ex_01.vho Aula_01_ex_01_vhd.sdo}}
}
