{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349806635884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349806635892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 09 11:17:15 2012 " "Processing started: Tue Oct 09 11:17:15 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349806635892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349806635892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off 64bitmux -c 64bitmux " "Command: quartus_drc --read_settings_files=off --write_settings_files=off 64bitmux -c 64bitmux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349806635892 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "64bitmux.sdc " "Synopsys Design Constraints File file not found: '64bitmux.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "" 0 -1 1349806636134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1349806636134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1349806636137 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1349806636137 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1349806636139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1349806636140 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] does not match the master clock period requirement: 12.500 " "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] does not match the master clock period requirement: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349806636140 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] does not match the master clock period requirement: 12.500 " "Clock: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] with master clock period: 6.250 found on PLL node: inst5\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] does not match the master clock period requirement: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349806636140 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1349806636140 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " altpll1:inst27\|altpll:altpll_component\|_clk0 " "Node  \"altpll1:inst27\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 224 7904 8816 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636229 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1 1349806636229 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 2 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " IO2 " "Node  \"IO2\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 176 -1032 -864 192 "IO2" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636231 ""} { "Warning" "WDRC_NODES_WARNING" " IO1 " "Node  \"IO1\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 144 -1032 -864 160 "IO1" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 82 7904 8816 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636231 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1349806636231 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl " "Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/db/fls_data_formatter_lvds_rx.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 402 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636232 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1349806636232 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl " "Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|fast_clock~clkctrl\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/db/fls_data_formatter_lvds_rx.v" 178 -1 0 } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 402 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " rx_inclock~clkctrl " "Node  \"rx_inclock~clkctrl\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 472 240 297 488 "rx_inclock" "" } { 1656 -866 -736 1672 "rx_inclock" "" } { 1160 -152 -32 1176 "rx_inclock" "" } { 1208 776 872 1224 "rx_inclock" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 400 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " altpll1:inst27\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"altpll1:inst27\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 408 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " CL_~clkctrl " "Node  \"CL_~clkctrl\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 864 -896 -760 880 "CL_" "" } { 136 -816 -760 152 "CL_" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 404 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\]~clkctrl " "Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\]~clkctrl\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/db/fls_data_formatter_lvds_rx.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 405 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 74374b:inst21\|49~12 " "Node  \"74374b:inst21\|49~12\"" {  } { { "74374b.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/74374b.bdf" { { 712 352 400 744 "49" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 341 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 74374b:inst21\|49~15 " "Node  \"74374b:inst21\|49~15\"" {  } { { "74374b.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/74374b.bdf" { { 712 352 400 744 "49" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 344 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 21 " "Node  \"21\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 840 16 80 920 "21" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 254 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 8 " "Node  \"8\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 1392 -720 -656 1472 "8" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 261 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 5 " "Node  \"5\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 1032 -720 -656 1112 "5" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 256 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 4 " "Node  \"4\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 912 -720 -656 992 "4" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 257 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 9 " "Node  \"9\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 1512 -720 -656 1592 "9" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 260 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 7 " "Node  \"7\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 1272 -720 -656 1352 "7" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 262 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 3 " "Node  \"3\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 792 -720 -656 872 "3" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 258 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 10 " "Node  \"10\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 1632 -720 -656 1712 "10" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 259 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 6 " "Node  \"6\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 1152 -720 -656 1232 "6" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 255 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " ST_~clkctrl " "Node  \"ST_~clkctrl\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 168 -816 -760 184 "ST_" "" } { 1264 -208 -120 1280 "ST_" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 407 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 23 " "Node  \"23\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 1104 16 80 1184 "23" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 252 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 22 " "Node  \"22\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 976 16 80 1056 "22" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 253 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " IO7 " "Node  \"IO7\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 336 -1032 -864 352 "IO7" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 45 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|l_shiftreg11a\[1\]~feeder " "Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|l_shiftreg11a\[1\]~feeder\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/db/fls_data_formatter_lvds_rx.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 449 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " 3~0 " "Node  \"3~0\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 792 -720 -656 872 "3" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 347 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " IO2 " "Node  \"IO2\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 176 -1032 -864 192 "IO2" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|l_shiftreg11a\[0\] " "Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|l_shiftreg11a\[0\]\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/db/fls_data_formatter_lvds_rx.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 161 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|l_shiftreg15a\[0\] " "Node  \"FLS_DATA_FORMATTER:inst5\|altlvds_rx:ALTLVDS_RX_component\|FLS_DATA_FORMATTER_lvds_rx:auto_generated\|l_shiftreg15a\[0\]\"" {  } { { "db/fls_data_formatter_lvds_rx.v" "" { Text "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/db/fls_data_formatter_lvds_rx.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 163 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " CAM_CLKA " "Node  \"CAM_CLKA\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 1216 552 720 1232 "CAM_CLKA" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 30 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " inst37 " "Node  \"inst37\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 1456 96 144 1488 "inst37" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 267 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " FRAME_CLK_OUT_B(n) " "Node  \"FRAME_CLK_OUT_B(n)\"" {  } { { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 396 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " inst34 " "Node  \"inst34\"" {  } { { "64bitmux.bdf" "" { Schematic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.bdf" { { 1392 96 144 1424 "inst34" "" } } } } { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 269 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_NODES_INFO" " FRAME_CLK_OUT_A(n) " "Node  \"FRAME_CLK_OUT_A(n)\"" {  } { { "temporary_test_loc" "" { Generic "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/" { { 0 { 0 ""} 0 397 7904 8816 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1349806636235 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1 1349806636235 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1349806636235 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 3 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 3 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1 1349806636237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.drc.smsg " "Generated suppressed messages file D:/alanb OCIW work Sept 26 2012/M2FS Sept 26 2012/FLS Altera Design/Altera file depository/64bitmux.drc.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1349806636255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Design Assistant was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349806636277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 09 11:17:16 2012 " "Processing ended: Tue Oct 09 11:17:16 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349806636277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349806636277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349806636277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349806636277 ""}
