[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 244
LIB: work
FILE: ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
n<> u<243> t<Top_level_rule> c<1> l<3:1> el<32:1>
  n<> u<1> t<Null_rule> p<243> s<242> l<3:1> el<3:1>
  n<> u<242> t<Source_text> p<243> c<9> l<3:1> el<30:10>
    n<> u<9> t<Description> p<242> c<8> s<241> l<3:1> el<4:10>
      n<> u<8> t<Module_declaration> p<9> c<6> l<3:1> el<4:10>
        n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<3:1> el<3:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<3:1> el<3:7>
          n<GOOD> u<3> t<STRING_CONST> p<6> s<4> l<3:8> el<3:12>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<3:12> el<3:12>
          n<> u<5> t<Port_list> p<6> l<3:12> el<3:14>
        n<> u<7> t<ENDMODULE> p<8> l<4:1> el<4:10>
    n<> u<241> t<Description> p<242> c<240> l<6:1> el<30:10>
      n<> u<240> t<Module_declaration> p<241> c<14> l<6:1> el<30:10>
        n<> u<14> t<Module_nonansi_header> p<240> c<10> s<34> l<6:1> el<6:14>
          n<module> u<10> t<Module_keyword> p<14> s<11> l<6:1> el<6:7>
          n<top> u<11> t<STRING_CONST> p<14> s<12> l<6:8> el<6:11>
          n<> u<12> t<Package_import_declaration_list> p<14> s<13> l<6:11> el<6:11>
          n<> u<13> t<Port_list> p<14> l<6:11> el<6:13>
        n<> u<34> t<Module_item> p<240> c<33> s<54> l<7:3> el<7:39>
          n<> u<33> t<Non_port_module_item> p<34> c<32> l<7:3> el<7:39>
            n<> u<32> t<Module_or_generate_item> p<33> c<31> l<7:3> el<7:39>
              n<> u<31> t<Module_common_item> p<32> c<30> l<7:3> el<7:39>
                n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<7:3> el<7:39>
                  n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<7:3> el<7:39>
                    n<> u<28> t<Parameter_declaration> p<29> c<18> l<7:3> el<7:38>
                      n<> u<18> t<Data_type_or_implicit> p<28> c<17> s<27> l<7:13> el<7:25>
                        n<> u<17> t<Data_type> p<18> c<15> l<7:13> el<7:25>
                          n<> u<15> t<IntVec_TypeBit> p<17> s<16> l<7:13> el<7:16>
                          n<> u<16> t<Signing_Unsigned> p<17> l<7:17> el<7:25>
                      n<> u<27> t<Param_assignment_list> p<28> c<26> l<7:26> el<7:38>
                        n<> u<26> t<Param_assignment> p<27> c<19> l<7:26> el<7:38>
                          n<x_1b0> u<19> t<STRING_CONST> p<26> s<25> l<7:26> el<7:31>
                          n<> u<25> t<Constant_param_expression> p<26> c<24> l<7:34> el<7:38>
                            n<> u<24> t<Constant_mintypmax_expression> p<25> c<23> l<7:34> el<7:38>
                              n<> u<23> t<Constant_expression> p<24> c<22> l<7:34> el<7:38>
                                n<> u<22> t<Constant_primary> p<23> c<21> l<7:34> el<7:38>
                                  n<> u<21> t<Primary_literal> p<22> c<20> l<7:34> el<7:38>
                                    n<> u<20> t<Number_1Tickb0> p<21> l<7:34> el<7:38>
        n<> u<54> t<Module_item> p<240> c<53> s<74> l<8:3> el<8:39>
          n<> u<53> t<Non_port_module_item> p<54> c<52> l<8:3> el<8:39>
            n<> u<52> t<Module_or_generate_item> p<53> c<51> l<8:3> el<8:39>
              n<> u<51> t<Module_common_item> p<52> c<50> l<8:3> el<8:39>
                n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<8:3> el<8:39>
                  n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<8:3> el<8:39>
                    n<> u<48> t<Parameter_declaration> p<49> c<38> l<8:3> el<8:38>
                      n<> u<38> t<Data_type_or_implicit> p<48> c<37> s<47> l<8:13> el<8:23>
                        n<> u<37> t<Data_type> p<38> c<35> l<8:13> el<8:23>
                          n<> u<35> t<IntVec_TypeBit> p<37> s<36> l<8:13> el<8:16>
                          n<> u<36> t<Signing_Signed> p<37> l<8:17> el<8:23>
                      n<> u<47> t<Param_assignment_list> p<48> c<46> l<8:24> el<8:38>
                        n<> u<46> t<Param_assignment> p<47> c<39> l<8:24> el<8:38>
                          n<x_1sb0> u<39> t<STRING_CONST> p<46> s<45> l<8:24> el<8:30>
                          n<> u<45> t<Constant_param_expression> p<46> c<44> l<8:33> el<8:38>
                            n<> u<44> t<Constant_mintypmax_expression> p<45> c<43> l<8:33> el<8:38>
                              n<> u<43> t<Constant_expression> p<44> c<42> l<8:33> el<8:38>
                                n<> u<42> t<Constant_primary> p<43> c<41> l<8:33> el<8:38>
                                  n<> u<41> t<Primary_literal> p<42> c<40> l<8:33> el<8:38>
                                    n<1'sb0> u<40> t<INT_CONST> p<41> l<8:33> el<8:38>
        n<> u<74> t<Module_item> p<240> c<73> s<104> l<9:3> el<9:39>
          n<> u<73> t<Non_port_module_item> p<74> c<72> l<9:3> el<9:39>
            n<> u<72> t<Module_or_generate_item> p<73> c<71> l<9:3> el<9:39>
              n<> u<71> t<Module_common_item> p<72> c<70> l<9:3> el<9:39>
                n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<9:3> el<9:39>
                  n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<9:3> el<9:39>
                    n<> u<68> t<Parameter_declaration> p<69> c<58> l<9:3> el<9:38>
                      n<> u<58> t<Data_type_or_implicit> p<68> c<57> s<67> l<9:13> el<9:23>
                        n<> u<57> t<Data_type> p<58> c<55> l<9:13> el<9:23>
                          n<> u<55> t<IntVec_TypeBit> p<57> s<56> l<9:13> el<9:16>
                          n<> u<56> t<Signing_Signed> p<57> l<9:17> el<9:23>
                      n<> u<67> t<Param_assignment_list> p<68> c<66> l<9:24> el<9:38>
                        n<> u<66> t<Param_assignment> p<67> c<59> l<9:24> el<9:38>
                          n<x_1sb1> u<59> t<STRING_CONST> p<66> s<65> l<9:24> el<9:30>
                          n<> u<65> t<Constant_param_expression> p<66> c<64> l<9:33> el<9:38>
                            n<> u<64> t<Constant_mintypmax_expression> p<65> c<63> l<9:33> el<9:38>
                              n<> u<63> t<Constant_expression> p<64> c<62> l<9:33> el<9:38>
                                n<> u<62> t<Constant_primary> p<63> c<61> l<9:33> el<9:38>
                                  n<> u<61> t<Primary_literal> p<62> c<60> l<9:33> el<9:38>
                                    n<1'sb1> u<60> t<INT_CONST> p<61> l<9:33> el<9:38>
        n<> u<104> t<Module_item> p<240> c<103> s<139> l<10:3> el<10:49>
          n<> u<103> t<Non_port_module_item> p<104> c<102> l<10:3> el<10:49>
            n<> u<102> t<Module_or_generate_item> p<103> c<101> l<10:3> el<10:49>
              n<> u<101> t<Module_common_item> p<102> c<100> l<10:3> el<10:49>
                n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<10:3> el<10:49>
                  n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<10:3> el<10:49>
                    n<> u<98> t<Parameter_declaration> p<99> c<88> l<10:3> el<10:48>
                      n<> u<88> t<Data_type_or_implicit> p<98> c<87> s<97> l<10:13> el<10:31>
                        n<> u<87> t<Data_type> p<88> c<75> l<10:13> el<10:31>
                          n<> u<75> t<IntVec_TypeLogic> p<87> s<76> l<10:13> el<10:18>
                          n<> u<76> t<Signing_Signed> p<87> s<86> l<10:19> el<10:25>
                          n<> u<86> t<Packed_dimension> p<87> c<85> l<10:26> el<10:31>
                            n<> u<85> t<Constant_range> p<86> c<80> l<10:27> el<10:30>
                              n<> u<80> t<Constant_expression> p<85> c<79> s<84> l<10:27> el<10:28>
                                n<> u<79> t<Constant_primary> p<80> c<78> l<10:27> el<10:28>
                                  n<> u<78> t<Primary_literal> p<79> c<77> l<10:27> el<10:28>
                                    n<1> u<77> t<INT_CONST> p<78> l<10:27> el<10:28>
                              n<> u<84> t<Constant_expression> p<85> c<83> l<10:29> el<10:30>
                                n<> u<83> t<Constant_primary> p<84> c<82> l<10:29> el<10:30>
                                  n<> u<82> t<Primary_literal> p<83> c<81> l<10:29> el<10:30>
                                    n<0> u<81> t<INT_CONST> p<82> l<10:29> el<10:30>
                      n<> u<97> t<Param_assignment_list> p<98> c<96> l<10:32> el<10:48>
                        n<> u<96> t<Param_assignment> p<97> c<89> l<10:32> el<10:48>
                          n<x_2sb11> u<89> t<STRING_CONST> p<96> s<95> l<10:32> el<10:39>
                          n<> u<95> t<Constant_param_expression> p<96> c<94> l<10:42> el<10:48>
                            n<> u<94> t<Constant_mintypmax_expression> p<95> c<93> l<10:42> el<10:48>
                              n<> u<93> t<Constant_expression> p<94> c<92> l<10:42> el<10:48>
                                n<> u<92> t<Constant_primary> p<93> c<91> l<10:42> el<10:48>
                                  n<> u<91> t<Primary_literal> p<92> c<90> l<10:42> el<10:48>
                                    n<2'sb11> u<90> t<INT_CONST> p<91> l<10:42> el<10:48>
        n<> u<139> t<Module_item> p<240> c<138> s<140> l<12:3> el<15:10>
          n<> u<138> t<Non_port_module_item> p<139> c<137> l<12:3> el<15:10>
            n<> u<137> t<Module_or_generate_item> p<138> c<136> l<12:3> el<15:10>
              n<> u<136> t<Module_common_item> p<137> c<135> l<12:3> el<15:10>
                n<> u<135> t<Conditional_generate_construct> p<136> c<134> l<12:3> el<15:10>
                  n<> u<134> t<Case_generate_construct> p<135> c<108> l<12:3> el<15:10>
                    n<> u<108> t<Constant_expression> p<134> c<107> s<122> l<12:9> el<12:16>
                      n<> u<107> t<Constant_primary> p<108> c<106> l<12:9> el<12:16>
                        n<> u<106> t<Primary_literal> p<107> c<105> l<12:9> el<12:16>
                          n<x_2sb11> u<105> t<STRING_CONST> p<106> l<12:9> el<12:16>
                    n<> u<122> t<Case_generate_item> p<134> c<112> s<132> l<13:5> el<13:21>
                      n<> u<112> t<Constant_expression> p<122> c<111> s<121> l<13:5> el<13:10>
                        n<> u<111> t<Constant_primary> p<112> c<110> l<13:5> el<13:10>
                          n<> u<110> t<Primary_literal> p<111> c<109> l<13:5> el<13:10>
                            n<2'b?1> u<109> t<INT_CONST> p<110> l<13:5> el<13:10>
                      n<> u<121> t<Generate_item> p<122> c<120> l<13:12> el<13:21>
                        n<> u<120> t<Module_or_generate_item> p<121> c<119> l<13:12> el<13:21>
                          n<> u<119> t<Module_instantiation> p<120> c<113> l<13:12> el<13:21>
                            n<BAD> u<113> t<STRING_CONST> p<119> s<118> l<13:12> el<13:15>
                            n<> u<118> t<Hierarchical_instance> p<119> c<115> l<13:16> el<13:20>
                              n<> u<115> t<Name_of_instance> p<118> c<114> s<117> l<13:16> el<13:18>
                                n<u2> u<114> t<STRING_CONST> p<115> l<13:16> el<13:18>
                              n<> u<117> t<Port_connection_list> p<118> c<116> l<13:19> el<13:19>
                                n<> u<116> t<Ordered_port_connection> p<117> l<13:19> el<13:19>
                    n<> u<132> t<Case_generate_item> p<134> c<131> s<133> l<14:5> el<14:24>
                      n<> u<131> t<Generate_item> p<132> c<130> l<14:14> el<14:24>
                        n<> u<130> t<Module_or_generate_item> p<131> c<129> l<14:14> el<14:24>
                          n<> u<129> t<Module_instantiation> p<130> c<123> l<14:14> el<14:24>
                            n<GOOD> u<123> t<STRING_CONST> p<129> s<128> l<14:14> el<14:18>
                            n<> u<128> t<Hierarchical_instance> p<129> c<125> l<14:19> el<14:23>
                              n<> u<125> t<Name_of_instance> p<128> c<124> s<127> l<14:19> el<14:21>
                                n<u3> u<124> t<STRING_CONST> p<125> l<14:19> el<14:21>
                              n<> u<127> t<Port_connection_list> p<128> c<126> l<14:22> el<14:22>
                                n<> u<126> t<Ordered_port_connection> p<127> l<14:22> el<14:22>
                    n<> u<133> t<ENDCASE> p<134> l<15:3> el<15:10>
        n<// Mix signed and unsigned> u<140> t<LINE_COMMENT> p<240> s<189> l<17:3> el<17:29>
        n<> u<189> t<Module_item> p<240> c<188> s<238> l<18:3> el<22:10>
          n<> u<188> t<Non_port_module_item> p<189> c<187> l<18:3> el<22:10>
            n<> u<187> t<Module_or_generate_item> p<188> c<186> l<18:3> el<22:10>
              n<> u<186> t<Module_common_item> p<187> c<185> l<18:3> el<22:10>
                n<> u<185> t<Conditional_generate_construct> p<186> c<184> l<18:3> el<22:10>
                  n<> u<184> t<Case_generate_construct> p<185> c<144> l<18:3> el<22:10>
                    n<> u<144> t<Constant_expression> p<184> c<143> s<158> l<18:9> el<18:16>
                      n<> u<143> t<Constant_primary> p<144> c<142> l<18:9> el<18:16>
                        n<> u<142> t<Primary_literal> p<143> c<141> l<18:9> el<18:16>
                          n<x_2sb11> u<141> t<STRING_CONST> p<142> l<18:9> el<18:16>
                    n<> u<158> t<Case_generate_item> p<184> c<148> s<172> l<19:5> el<19:22>
                      n<> u<148> t<Constant_expression> p<158> c<147> s<157> l<19:5> el<19:10>
                        n<> u<147> t<Constant_primary> p<148> c<146> l<19:5> el<19:10>
                          n<> u<146> t<Primary_literal> p<147> c<145> l<19:5> el<19:10>
                            n<x_1b0> u<145> t<STRING_CONST> p<146> l<19:5> el<19:10>
                      n<> u<157> t<Generate_item> p<158> c<156> l<19:13> el<19:22>
                        n<> u<156> t<Module_or_generate_item> p<157> c<155> l<19:13> el<19:22>
                          n<> u<155> t<Module_instantiation> p<156> c<149> l<19:13> el<19:22>
                            n<BAD> u<149> t<STRING_CONST> p<155> s<154> l<19:13> el<19:16>
                            n<> u<154> t<Hierarchical_instance> p<155> c<151> l<19:17> el<19:21>
                              n<> u<151> t<Name_of_instance> p<154> c<150> s<153> l<19:17> el<19:19>
                                n<u1> u<150> t<STRING_CONST> p<151> l<19:17> el<19:19>
                              n<> u<153> t<Port_connection_list> p<154> c<152> l<19:20> el<19:20>
                                n<> u<152> t<Ordered_port_connection> p<153> l<19:20> el<19:20>
                    n<> u<172> t<Case_generate_item> p<184> c<162> s<182> l<20:5> el<20:22>
                      n<> u<162> t<Constant_expression> p<172> c<161> s<171> l<20:5> el<20:11>
                        n<> u<161> t<Constant_primary> p<162> c<160> l<20:5> el<20:11>
                          n<> u<160> t<Primary_literal> p<161> c<159> l<20:5> el<20:11>
                            n<x_1sb0> u<159> t<STRING_CONST> p<160> l<20:5> el<20:11>
                      n<> u<171> t<Generate_item> p<172> c<170> l<20:13> el<20:22>
                        n<> u<170> t<Module_or_generate_item> p<171> c<169> l<20:13> el<20:22>
                          n<> u<169> t<Module_instantiation> p<170> c<163> l<20:13> el<20:22>
                            n<BAD> u<163> t<STRING_CONST> p<169> s<168> l<20:13> el<20:16>
                            n<> u<168> t<Hierarchical_instance> p<169> c<165> l<20:17> el<20:21>
                              n<> u<165> t<Name_of_instance> p<168> c<164> s<167> l<20:17> el<20:19>
                                n<u2> u<164> t<STRING_CONST> p<165> l<20:17> el<20:19>
                              n<> u<167> t<Port_connection_list> p<168> c<166> l<20:20> el<20:20>
                                n<> u<166> t<Ordered_port_connection> p<167> l<20:20> el<20:20>
                    n<> u<182> t<Case_generate_item> p<184> c<181> s<183> l<21:5> el<21:24>
                      n<> u<181> t<Generate_item> p<182> c<180> l<21:14> el<21:24>
                        n<> u<180> t<Module_or_generate_item> p<181> c<179> l<21:14> el<21:24>
                          n<> u<179> t<Module_instantiation> p<180> c<173> l<21:14> el<21:24>
                            n<GOOD> u<173> t<STRING_CONST> p<179> s<178> l<21:14> el<21:18>
                            n<> u<178> t<Hierarchical_instance> p<179> c<175> l<21:19> el<21:23>
                              n<> u<175> t<Name_of_instance> p<178> c<174> s<177> l<21:19> el<21:21>
                                n<u3> u<174> t<STRING_CONST> p<175> l<21:19> el<21:21>
                              n<> u<177> t<Port_connection_list> p<178> c<176> l<21:22> el<21:22>
                                n<> u<176> t<Ordered_port_connection> p<177> l<21:22> el<21:22>
                    n<> u<183> t<ENDCASE> p<184> l<22:3> el<22:10>
        n<> u<238> t<Module_item> p<240> c<237> s<239> l<24:3> el<28:10>
          n<> u<237> t<Non_port_module_item> p<238> c<236> l<24:3> el<28:10>
            n<> u<236> t<Module_or_generate_item> p<237> c<235> l<24:3> el<28:10>
              n<> u<235> t<Module_common_item> p<236> c<234> l<24:3> el<28:10>
                n<> u<234> t<Conditional_generate_construct> p<235> c<233> l<24:3> el<28:10>
                  n<> u<233> t<Case_generate_construct> p<234> c<193> l<24:3> el<28:10>
                    n<> u<193> t<Constant_expression> p<233> c<192> s<207> l<24:9> el<24:16>
                      n<> u<192> t<Constant_primary> p<193> c<191> l<24:9> el<24:16>
                        n<> u<191> t<Primary_literal> p<192> c<190> l<24:9> el<24:16>
                          n<x_2sb11> u<190> t<STRING_CONST> p<191> l<24:9> el<24:16>
                    n<> u<207> t<Case_generate_item> p<233> c<197> s<221> l<25:5> el<25:23>
                      n<> u<197> t<Constant_expression> p<207> c<196> s<206> l<25:5> el<25:11>
                        n<> u<196> t<Constant_primary> p<197> c<195> l<25:5> el<25:11>
                          n<> u<195> t<Primary_literal> p<196> c<194> l<25:5> el<25:11>
                            n<x_1sb0> u<194> t<STRING_CONST> p<195> l<25:5> el<25:11>
                      n<> u<206> t<Generate_item> p<207> c<205> l<25:14> el<25:23>
                        n<> u<205> t<Module_or_generate_item> p<206> c<204> l<25:14> el<25:23>
                          n<> u<204> t<Module_instantiation> p<205> c<198> l<25:14> el<25:23>
                            n<BAD> u<198> t<STRING_CONST> p<204> s<203> l<25:14> el<25:17>
                            n<> u<203> t<Hierarchical_instance> p<204> c<200> l<25:18> el<25:22>
                              n<> u<200> t<Name_of_instance> p<203> c<199> s<202> l<25:18> el<25:20>
                                n<u1> u<199> t<STRING_CONST> p<200> l<25:18> el<25:20>
                              n<> u<202> t<Port_connection_list> p<203> c<201> l<25:21> el<25:21>
                                n<> u<201> t<Ordered_port_connection> p<202> l<25:21> el<25:21>
                    n<> u<221> t<Case_generate_item> p<233> c<211> s<231> l<26:5> el<26:23>
                      n<> u<211> t<Constant_expression> p<221> c<210> s<220> l<26:5> el<26:11>
                        n<> u<210> t<Constant_primary> p<211> c<209> l<26:5> el<26:11>
                          n<> u<209> t<Primary_literal> p<210> c<208> l<26:5> el<26:11>
                            n<x_1sb1> u<208> t<STRING_CONST> p<209> l<26:5> el<26:11>
                      n<> u<220> t<Generate_item> p<221> c<219> l<26:13> el<26:23>
                        n<> u<219> t<Module_or_generate_item> p<220> c<218> l<26:13> el<26:23>
                          n<> u<218> t<Module_instantiation> p<219> c<212> l<26:13> el<26:23>
                            n<GOOD> u<212> t<STRING_CONST> p<218> s<217> l<26:13> el<26:17>
                            n<> u<217> t<Hierarchical_instance> p<218> c<214> l<26:18> el<26:22>
                              n<> u<214> t<Name_of_instance> p<217> c<213> s<216> l<26:18> el<26:20>
                                n<u2> u<213> t<STRING_CONST> p<214> l<26:18> el<26:20>
                              n<> u<216> t<Port_connection_list> p<217> c<215> l<26:21> el<26:21>
                                n<> u<215> t<Ordered_port_connection> p<216> l<26:21> el<26:21>
                    n<> u<231> t<Case_generate_item> p<233> c<230> s<232> l<27:5> el<27:23>
                      n<> u<230> t<Generate_item> p<231> c<229> l<27:14> el<27:23>
                        n<> u<229> t<Module_or_generate_item> p<230> c<228> l<27:14> el<27:23>
                          n<> u<228> t<Module_instantiation> p<229> c<222> l<27:14> el<27:23>
                            n<BAD> u<222> t<STRING_CONST> p<228> s<227> l<27:14> el<27:17>
                            n<> u<227> t<Hierarchical_instance> p<228> c<224> l<27:18> el<27:22>
                              n<> u<224> t<Name_of_instance> p<227> c<223> s<226> l<27:18> el<27:20>
                                n<u3> u<223> t<STRING_CONST> p<224> l<27:18> el<27:20>
                              n<> u<226> t<Port_connection_list> p<227> c<225> l<27:21> el<27:21>
                                n<> u<225> t<Ordered_port_connection> p<226> l<27:21> el<27:21>
                    n<> u<232> t<ENDCASE> p<233> l<28:3> el<28:10>
        n<> u<239> t<ENDMODULE> p<240> l<30:1> el<30:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:3:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:6:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:3:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:6:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  8
BitTypespec                                            4
CaseItem                                               8
Constant                                               7
Design                                                 1
GenCase                                                3
Identifier                                             2
IntTypespec                                            2
LogicTypespec                                          5
Module                                                 2
ModuleTypespec                                         7
ParamAssign                                            4
Parameter                                              4
Range                                                  1
RefModule                                              8
RefObj                                                 7
RefTypespec                                           11
SourceFile                                             1
------------------------------------------------------------
Total:                                                85
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenCaseStmt/slpp_all/surelog.uhdm ...
[ERR:IG0809] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:13:12: Null Actual: id:52, type:RefModule, name:u2.
[ERR:IG0809] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:19:13: Null Actual: id:62, type:RefModule, name:u1.
[ERR:IG0809] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:20:13: Null Actual: id:67, type:RefModule, name:u2.
[ERR:IG0809] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:25:14: Null Actual: id:77, type:RefModule, name:u1.
[ERR:IG0809] ${SURELOG_DIR}/tests/GenCaseStmt/dut.sv:27:14: Null Actual: id:85, type:RefModule, name:u3.
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@GOOD), line:3:8, endln:3:12
    |vpiParent:
    \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
    |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:6:8, endln:6:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.x_1b0), line:7:26, endln:7:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@top.x_1b0), line:7:13, endln:7:25
      |vpiParent:
      \_Parameter: (work@top.x_1b0), line:7:26, endln:7:38
      |vpiFullName:work@top.x_1b0
      |vpiActual:
      \_BitTypespec: , line:7:13, endln:7:16
    |vpiName:x_1b0
    |vpiFullName:work@top.x_1b0
  |vpiParameter:
  \_Parameter: (work@top.x_1sb0), line:8:24, endln:8:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@top.x_1sb0), line:8:13, endln:8:23
      |vpiParent:
      \_Parameter: (work@top.x_1sb0), line:8:24, endln:8:38
      |vpiFullName:work@top.x_1sb0
      |vpiActual:
      \_BitTypespec: , line:8:13, endln:8:23
    |vpiName:x_1sb0
    |vpiFullName:work@top.x_1sb0
  |vpiParameter:
  \_Parameter: (work@top.x_1sb1), line:9:24, endln:9:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@top.x_1sb1), line:9:13, endln:9:23
      |vpiParent:
      \_Parameter: (work@top.x_1sb1), line:9:24, endln:9:38
      |vpiFullName:work@top.x_1sb1
      |vpiActual:
      \_BitTypespec: , line:8:13, endln:8:23
    |vpiName:x_1sb1
    |vpiFullName:work@top.x_1sb1
  |vpiParameter:
  \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@top.x_2sb11), line:10:13, endln:10:31
      |vpiParent:
      \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
      |vpiFullName:work@top.x_2sb11
      |vpiActual:
      \_LogicTypespec: , line:10:13, endln:10:25
    |vpiName:x_2sb11
    |vpiFullName:work@top.x_2sb11
  |vpiParamAssign:
  \_ParamAssign: , line:7:26, endln:7:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiLhs:
    \_Parameter: (work@top.x_1b0), line:7:26, endln:7:38
    |vpiRhs:
    \_Constant: , line:7:34, endln:7:38
      |vpiParent:
      \_ParamAssign: , line:7:26, endln:7:38
      |vpiTypespec:
      \_RefTypespec: (work@top), line:7:34, endln:7:38
        |vpiParent:
        \_Constant: , line:7:34, endln:7:38
        |vpiFullName:work@top
        |vpiActual:
        \_BitTypespec: 
      |vpiConstType:3
      |vpiSize:1
      |vpiDecompile:1'b0
      |vpiValue:0
  |vpiParamAssign:
  \_ParamAssign: , line:8:24, endln:8:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiLhs:
    \_Parameter: (work@top.x_1sb0), line:8:24, endln:8:38
    |vpiRhs:
    \_Constant: , line:8:33, endln:8:38
      |vpiParent:
      \_ParamAssign: , line:8:24, endln:8:38
      |vpiTypespec:
      \_RefTypespec: (work@top), line:8:33, endln:8:38
        |vpiParent:
        \_Constant: , line:8:33, endln:8:38
        |vpiFullName:work@top
        |vpiActual:
        \_LogicTypespec: 
      |vpiConstType:3
      |vpiSize:1
      |vpiDecompile:1'sb0
      |vpiValue:0
  |vpiParamAssign:
  \_ParamAssign: , line:9:24, endln:9:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiLhs:
    \_Parameter: (work@top.x_1sb1), line:9:24, endln:9:38
    |vpiRhs:
    \_Constant: , line:9:33, endln:9:38
      |vpiParent:
      \_ParamAssign: , line:9:24, endln:9:38
      |vpiTypespec:
      \_RefTypespec: (work@top), line:9:33, endln:9:38
        |vpiParent:
        \_Constant: , line:9:33, endln:9:38
        |vpiFullName:work@top
        |vpiActual:
        \_LogicTypespec: 
      |vpiConstType:3
      |vpiSize:1
      |vpiDecompile:1'sb1
      |vpiValue:1
  |vpiParamAssign:
  \_ParamAssign: , line:10:32, endln:10:48
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiLhs:
    \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
    |vpiRhs:
    \_Constant: , line:10:42, endln:10:48
      |vpiParent:
      \_ParamAssign: , line:10:32, endln:10:48
      |vpiTypespec:
      \_RefTypespec: (work@top), line:10:42, endln:10:48
        |vpiParent:
        \_Constant: , line:10:42, endln:10:48
        |vpiFullName:work@top
        |vpiActual:
        \_LogicTypespec: 
      |vpiConstType:3
      |vpiSize:2
      |vpiDecompile:2'sb11
      |vpiValue:11
  |vpiInternalScope:
  \_Begin: (work@top), line:13:12, endln:13:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_ModuleTypespec: (BAD)
      |vpiParent:
      \_Begin: (work@top), line:13:12, endln:13:21
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD)
    |vpiStmt:
    \_RefModule: work@BAD (u2), line:13:12, endln:13:15
      |vpiParent:
      \_Begin: (work@top), line:13:12, endln:13:21
      |vpiName:u2
      |vpiDefName:work@BAD
  |vpiInternalScope:
  \_Begin: (work@top), line:14:14, endln:14:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_ModuleTypespec: (work@GOOD)
      |vpiParent:
      \_Design: (unnamed)
      |vpiName:work@GOOD
      |vpiModule:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
    |vpiStmt:
    \_RefModule: work@GOOD (u3), line:14:14, endln:14:18
      |vpiParent:
      \_Begin: (work@top), line:14:14, endln:14:24
      |vpiName:u3
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
  |vpiInternalScope:
  \_Begin: (work@top), line:19:13, endln:19:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_ModuleTypespec: (BAD)
      |vpiParent:
      \_Begin: (work@top), line:19:13, endln:19:22
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD)
    |vpiStmt:
    \_RefModule: work@BAD (u1), line:19:13, endln:19:16
      |vpiParent:
      \_Begin: (work@top), line:19:13, endln:19:22
      |vpiName:u1
      |vpiDefName:work@BAD
  |vpiInternalScope:
  \_Begin: (work@top), line:20:13, endln:20:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_ModuleTypespec: (BAD)
      |vpiParent:
      \_Begin: (work@top), line:20:13, endln:20:22
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD)
    |vpiStmt:
    \_RefModule: work@BAD (u2), line:20:13, endln:20:16
      |vpiParent:
      \_Begin: (work@top), line:20:13, endln:20:22
      |vpiName:u2
      |vpiDefName:work@BAD
  |vpiInternalScope:
  \_Begin: (work@top), line:21:14, endln:21:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_ModuleTypespec: (work@GOOD)
    |vpiStmt:
    \_RefModule: work@GOOD (u3), line:21:14, endln:21:18
      |vpiParent:
      \_Begin: (work@top), line:21:14, endln:21:24
      |vpiName:u3
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
  |vpiInternalScope:
  \_Begin: (work@top), line:25:14, endln:25:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_ModuleTypespec: (BAD)
      |vpiParent:
      \_Begin: (work@top), line:25:14, endln:25:23
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD)
    |vpiStmt:
    \_RefModule: work@BAD (u1), line:25:14, endln:25:17
      |vpiParent:
      \_Begin: (work@top), line:25:14, endln:25:23
      |vpiName:u1
      |vpiDefName:work@BAD
  |vpiInternalScope:
  \_Begin: (work@top), line:26:13, endln:26:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_ModuleTypespec: (work@GOOD)
    |vpiStmt:
    \_RefModule: work@GOOD (u2), line:26:13, endln:26:17
      |vpiParent:
      \_Begin: (work@top), line:26:13, endln:26:23
      |vpiName:u2
      |vpiDefName:work@GOOD
      |vpiActual:
      \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:3:1, endln:4:10
  |vpiInternalScope:
  \_Begin: (work@top), line:27:14, endln:27:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiFullName:work@top
    |vpiTypespec:
    \_ModuleTypespec: (BAD)
      |vpiParent:
      \_Begin: (work@top), line:27:14, endln:27:23
      |vpiName:BAD
    |vpiImportTypespec:
    \_ModuleTypespec: (BAD)
    |vpiStmt:
    \_RefModule: work@BAD (u3), line:27:14, endln:27:17
      |vpiParent:
      \_Begin: (work@top), line:27:14, endln:27:23
      |vpiName:u3
      |vpiDefName:work@BAD
  |vpiTypespec:
  \_BitTypespec: , line:7:13, endln:7:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiTypespec:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiTypespec:
  \_BitTypespec: , line:8:13, endln:8:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiSigned:1
  |vpiTypespec:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiTypespec:
  \_LogicTypespec: , line:10:13, endln:10:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiRange:
    \_Range: , line:10:26, endln:10:31
      |vpiParent:
      \_LogicTypespec: , line:10:13, endln:10:25
      |vpiLeftRange:
      \_Constant: , line:10:27, endln:10:28
        |vpiParent:
        \_Range: , line:10:26, endln:10:31
        |vpiTypespec:
        \_RefTypespec: (work@top), line:10:27, endln:10:28
          |vpiParent:
          \_Constant: , line:10:27, endln:10:28
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:1
        |vpiValue:1
      |vpiRightRange:
      \_Constant: , line:10:29, endln:10:30
        |vpiParent:
        \_Range: , line:10:26, endln:10:31
        |vpiTypespec:
        \_RefTypespec: (work@top), line:10:29, endln:10:30
          |vpiParent:
          \_Constant: , line:10:29, endln:10:30
          |vpiFullName:work@top
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
    |vpiSigned:1
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
  |vpiImportTypespec:
  \_BitTypespec: , line:7:13, endln:7:16
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: , line:8:13, endln:8:23
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:13, endln:10:25
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@top
  |vpiGenStmt:
  \_GenCase: , line:12:3, endln:15:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiCondition:
    \_RefObj: (work@top.x_2sb11), line:12:9, endln:12:16
      |vpiParent:
      \_GenCase: , line:12:3, endln:15:10
      |vpiName:x_2sb11
      |vpiFullName:work@top.x_2sb11
      |vpiActual:
      \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
    |vpiCaseItem:
    \_CaseItem: , line:13:5, endln:13:21
      |vpiParent:
      \_GenCase: , line:12:3, endln:15:10
      |vpiExpr:
      \_Constant: , line:13:5, endln:13:10
        |vpiParent:
        \_CaseItem: , line:13:5, endln:13:21
        |vpiTypespec:
        \_RefTypespec: (work@top), line:13:5, endln:13:10
          |vpiParent:
          \_Constant: , line:13:5, endln:13:10
          |vpiFullName:work@top
          |vpiActual:
          \_LogicTypespec: 
        |vpiConstType:3
        |vpiSize:2
        |vpiDecompile:2'b?1
        |vpiValue:?1
      |vpiStmt:
      \_Begin: (work@top), line:13:12, endln:13:21
    |vpiCaseItem:
    \_CaseItem: , line:14:5, endln:14:24
      |vpiParent:
      \_GenCase: , line:12:3, endln:15:10
      |vpiStmt:
      \_Begin: (work@top), line:14:14, endln:14:24
  |vpiGenStmt:
  \_GenCase: , line:18:3, endln:22:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiCondition:
    \_RefObj: (work@top.x_2sb11), line:18:9, endln:18:16
      |vpiParent:
      \_GenCase: , line:18:3, endln:22:10
      |vpiName:x_2sb11
      |vpiFullName:work@top.x_2sb11
      |vpiActual:
      \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
    |vpiCaseItem:
    \_CaseItem: , line:19:5, endln:19:22
      |vpiParent:
      \_GenCase: , line:18:3, endln:22:10
      |vpiExpr:
      \_RefObj: (work@top.x_1b0), line:19:5, endln:19:10
        |vpiParent:
        \_CaseItem: , line:19:5, endln:19:22
        |vpiName:x_1b0
        |vpiFullName:work@top.x_1b0
        |vpiActual:
        \_Parameter: (work@top.x_1b0), line:7:26, endln:7:38
      |vpiStmt:
      \_Begin: (work@top), line:19:13, endln:19:22
    |vpiCaseItem:
    \_CaseItem: , line:20:5, endln:20:22
      |vpiParent:
      \_GenCase: , line:18:3, endln:22:10
      |vpiExpr:
      \_RefObj: (work@top.x_1sb0), line:20:5, endln:20:11
        |vpiParent:
        \_CaseItem: , line:20:5, endln:20:22
        |vpiName:x_1sb0
        |vpiFullName:work@top.x_1sb0
        |vpiActual:
        \_Parameter: (work@top.x_1sb0), line:8:24, endln:8:38
      |vpiStmt:
      \_Begin: (work@top), line:20:13, endln:20:22
    |vpiCaseItem:
    \_CaseItem: , line:21:5, endln:21:24
      |vpiParent:
      \_GenCase: , line:18:3, endln:22:10
      |vpiStmt:
      \_Begin: (work@top), line:21:14, endln:21:24
  |vpiGenStmt:
  \_GenCase: , line:24:3, endln:28:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
    |vpiCondition:
    \_RefObj: (work@top.x_2sb11), line:24:9, endln:24:16
      |vpiParent:
      \_GenCase: , line:24:3, endln:28:10
      |vpiName:x_2sb11
      |vpiFullName:work@top.x_2sb11
      |vpiActual:
      \_Parameter: (work@top.x_2sb11), line:10:32, endln:10:48
    |vpiCaseItem:
    \_CaseItem: , line:25:5, endln:25:23
      |vpiParent:
      \_GenCase: , line:24:3, endln:28:10
      |vpiExpr:
      \_RefObj: (work@top.x_1sb0), line:25:5, endln:25:11
        |vpiParent:
        \_CaseItem: , line:25:5, endln:25:23
        |vpiName:x_1sb0
        |vpiFullName:work@top.x_1sb0
        |vpiActual:
        \_Parameter: (work@top.x_1sb0), line:8:24, endln:8:38
      |vpiStmt:
      \_Begin: (work@top), line:25:14, endln:25:23
    |vpiCaseItem:
    \_CaseItem: , line:26:5, endln:26:23
      |vpiParent:
      \_GenCase: , line:24:3, endln:28:10
      |vpiExpr:
      \_RefObj: (work@top.x_1sb1), line:26:5, endln:26:11
        |vpiParent:
        \_CaseItem: , line:26:5, endln:26:23
        |vpiName:x_1sb1
        |vpiFullName:work@top.x_1sb1
        |vpiActual:
        \_Parameter: (work@top.x_1sb1), line:9:24, endln:9:38
      |vpiStmt:
      \_Begin: (work@top), line:26:13, endln:26:23
    |vpiCaseItem:
    \_CaseItem: , line:27:5, endln:27:23
      |vpiParent:
      \_GenCase: , line:24:3, endln:28:10
      |vpiStmt:
      \_Begin: (work@top), line:27:14, endln:27:23
|vpiTypespec:
\_ModuleTypespec: (work@GOOD)
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/GenCaseStmt/dut.sv, line:6:1, endln:30:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 2
[   NOTE] : 0
