INFO-FLOW: Workspace /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1 opened at Tue Mar 08 19:41:25 KST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 0.76 sec.
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.81 sec.
Execute     ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute     config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -default_slave_interface=none 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -default_slave_interface=none
Execute     config_interface -default_slave_interface=none 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_rtl -register_reset_num=0
Execute     config_rtl -register_reset_num=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -clock_enable=0 
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=0
Execute     config_interface -clock_enable=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=s_axilite 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
Execute     config_interface -default_slave_interface=s_axilite 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=1 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
Execute     config_interface -m_axi_addr64=1 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
Execute     config_interface -m_axi_auto_max_ports=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=off 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
Execute     config_interface -m_axi_offset=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -register_io=off 
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
Execute     config_interface -register_io=off 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -s_axilite_data64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=0
Execute     config_interface -s_axilite_data64=0 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -kernel_profile=0 
INFO: [HLS 200-1464] Running solution command: config_rtl -kernel_profile=0
Execute     config_rtl -kernel_profile=0 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -m_axi_conservative_mode=0 
INFO: [HLS 200-1464] Running solution command: config_rtl -m_axi_conservative_mode=0
Execute     config_rtl -m_axi_conservative_mode=0 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -module_auto_prefix=1 
INFO: [HLS 200-1464] Running solution command: config_rtl -module_auto_prefix=1
Execute     config_rtl -module_auto_prefix=1 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -mult_keep_attribute=0 
INFO: [HLS 200-1464] Running solution command: config_rtl -mult_keep_attribute=0
Execute     config_rtl -mult_keep_attribute=0 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -reset=control 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=control
Execute     config_rtl -reset=control 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -reset_async=0 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_async=0
Execute     config_rtl -reset_async=0 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -reset_level=high 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset_level=high
Execute     config_rtl -reset_level=high 
Command   open_solution done; 0.93 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/data:/home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/data
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data single -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     ap_family_info -name virtexuplus -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcu200:-fsgd2104:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xcu200-fsgd2104-2-e 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data resources 
Execute       config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_chip_info -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_interface -clock_enable=0 -default_slave_interface s_axilite -m_axi_addr64 -m_axi_alignment_byte_size 64 -m_axi_auto_max_ports=0 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset off -register_io off -s_axilite_data64=0 
Execute   config_rtl -kernel_profile=0 -m_axi_conservative_mode=0 -module_auto_prefix -mult_keep_attribute=0 -register_reset_num 3 -reset control -reset_async=0 -reset_level high 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'AdderTree_example/example.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling AdderTree_example/example.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang.example.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E AdderTree_example/example.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang.example.cpp.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang.example.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top adder_tree_large -name=adder_tree_large 
INFO-FLOW: Setting directive 'TOP' name=adder_tree_large 
INFO-FLOW: Setting directive 'TOP' name=adder_tree_large 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=adder_tree_large 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/.systemc_flag -fix-errors /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/all.directive.json -fix-errors /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.err.log 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       clang_tidy -errorcheck xilinx-top-parameters /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-array-stream-check /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.diag.yml /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/xilinx-dataflow-lawyer.example.pp.0.cpp.err.log 
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang-tidy.example.pp.0.cpp.err.log 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang.example.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot -I /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.bc > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang.example.pragma.2.cpp.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang.example.pragma.2.cpp.err.log 
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.g.bc"  
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/example.g.bc -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.0.bc > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.39 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.39 sec.
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=adder_tree_large -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=adder_tree_large -reflow-float-conversion -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.47 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.47 sec.
Execute       run_link_or_opt -out /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=adder_tree_large 
Execute         ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=adder_tree_large -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=adder_tree_large -mllvm -hls-db-dir -mllvm /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -x ir /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.lto.bc > /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_2' (AdderTree_example/example.cpp:19:19) in function 'adder_tree_large' completely with a factor of 8 (AdderTree_example/example.cpp:19:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_3' (AdderTree_example/example.cpp:26:20) in function 'adder_tree_large' completely with a factor of 8 (AdderTree_example/example.cpp:26:20)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.305 ; gain = 1101.770 ; free physical = 8962 ; free virtual = 54173
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.305 ; gain = 1101.770 ; free physical = 8962 ; free virtual = 54173
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top adder_tree_large -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.0.bc -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.305 ; gain = 1101.770 ; free physical = 8961 ; free virtual = 54172
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.1.bc -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.305 ; gain = 1101.770 ; free physical = 8961 ; free virtual = 54172
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.g.1.bc to /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.o.1.bc -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'a' (AdderTree_example/example.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (AdderTree_example/example.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c' (AdderTree_example/example.cpp:7) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'adder_tree_large' (AdderTree_example/example.cpp:7)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.305 ; gain = 1101.770 ; free physical = 8944 ; free virtual = 54155
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.o.2.bc -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           AP::build_ssdm_append_renamed_top_args  a.0 a_0 a.1 a_1 a.2 a_2 a.3 a_3 a.4 a_4 a.5 a_5 a.6 a_6 a.7 a_7 b.0 b_0 b.1 b_1 b.2 b_2 b.3 b_3 b.4 b_4 b.5 b_5 b.6 b_6 b.7 b_7 c.0 c_0 c.1 c_1 c.2 c_2 c.3 c_3 c.4 c_4 c.5 c_5 c.6 c_6 c.7 c_7
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.305 ; gain = 1101.770 ; free physical = 8944 ; free virtual = 54155
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.18 sec.
Command     elaborate done; 3.51 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'adder_tree_large' ...
Execute       ap_set_top_model adder_tree_large 
Execute       get_model_list adder_tree_large -filter all-wo-channel -topdown 
Execute       preproc_iomode -model adder_tree_large 
Execute       get_model_list adder_tree_large -filter all-wo-channel 
INFO-FLOW: Model list for configure: adder_tree_large
INFO-FLOW: Configuring Module : adder_tree_large ...
Execute       set_default_model adder_tree_large 
Execute       apply_spec_resource_limit adder_tree_large 
INFO-FLOW: Model list for preprocess: adder_tree_large
INFO-FLOW: Preprocessing Module: adder_tree_large ...
Execute       set_default_model adder_tree_large 
Execute       cdfg_preprocess -model adder_tree_large 
Execute       rtl_gen_preprocess adder_tree_large 
INFO-FLOW: Model list for synthesis: adder_tree_large
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adder_tree_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model adder_tree_large 
Execute       schedule -model adder_tree_large 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [HLS 200-871] Estimated clock period (7.828ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'adder_tree_large' consists of the following:	'load' operation ('a_6_load', AdderTree_example/example.cpp:22) on array 'a_6' [100]  (1.16 ns)
	'mul' operation ('mul_ln22_6', AdderTree_example/example.cpp:22) [103]  (3.17 ns)
	'add' operation ('add_ln29_4', AdderTree_example/example.cpp:29) [113]  (0.88 ns)
	'add' operation ('add_ln29_5', AdderTree_example/example.cpp:29) [114]  (0.731 ns)
	'add' operation ('add_ln29_6', AdderTree_example/example.cpp:29) [115]  (0.731 ns)
	'store' operation ('c_0_addr_write_ln29', AdderTree_example/example.cpp:29) of variable 'add_ln29_6', AdderTree_example/example.cpp:29 on array 'c_0' [117]  (1.16 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.68 seconds; current allocated memory: 96.074 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.sched.adb -f 
INFO-FLOW: Finish scheduling adder_tree_large.
Execute       set_default_model adder_tree_large 
Execute       bind -model adder_tree_large 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 96.470 MB.
Execute       syn_report -verbosereport -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.bind.adb -f 
INFO-FLOW: Finish binding adder_tree_large.
Execute       get_model_list adder_tree_large -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess adder_tree_large 
INFO-FLOW: Model list for RTL generation: adder_tree_large
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adder_tree_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model adder_tree_large -top_prefix  -sub_prefix adder_tree_large_ -mg_file /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/b_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/b_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/b_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/b_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/c_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/c_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/c_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/c_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adder_tree_large/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'adder_tree_large' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'n' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_2_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_2_address0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_2_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_2_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_2_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_2_we0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_2_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_2_d0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_2_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_2_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_2_address1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_2_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_2_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_2_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_2_we1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_2_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_2_d1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_2_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_4_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_4_address0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_4_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_4_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_4_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_4_we0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_4_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_4_d0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_4_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_4_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_4_address1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_4_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_4_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_4_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_4_we1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_4_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_4_d1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_4_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'adder_tree_large/c_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'adder_tree_large/c_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adder_tree_large'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 97.362 MB.
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.rtl_wrap.cfg.tcl 
Execute       gen_rtl adder_tree_large -istop -style xilinx -f -lang vhdl -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/syn/vhdl/adder_tree_large 
Execute       gen_rtl adder_tree_large -istop -style xilinx -f -lang vlog -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/syn/verilog/adder_tree_large 
Execute       syn_report -csynth -model adder_tree_large -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/syn/report/adder_tree_large_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model adder_tree_large -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/syn/report/adder_tree_large_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model adder_tree_large -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model adder_tree_large -f -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.adb 
Execute       gen_tb_info adder_tree_large -p /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large 
Execute       export_constraint_db -f -tool general -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.constraint.tcl 
Execute       syn_report -designview -model adder_tree_large -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model adder_tree_large -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model adder_tree_large -o /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks adder_tree_large 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain adder_tree_large 
INFO-FLOW: Model list for RTL component generation: adder_tree_large
INFO-FLOW: Handling components in module [adder_tree_large] ... 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.compgen.tcl 
INFO-FLOW: Found component adder_tree_large_mul_32s_32s_32_1_1.
INFO-FLOW: Append model adder_tree_large_mul_32s_32s_32_1_1
INFO-FLOW: Found component adder_tree_large_control_s_axi.
INFO-FLOW: Append model adder_tree_large_control_s_axi
INFO-FLOW: Append model adder_tree_large
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: adder_tree_large_mul_32s_32s_32_1_1 adder_tree_large_control_s_axi adder_tree_large
INFO-FLOW: To file: write model adder_tree_large_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model adder_tree_large_control_s_axi
INFO-FLOW: To file: write model adder_tree_large
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): adder_tree_large
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'adder_tree_large_mul_32s_32s_32_1_1_Multiplier_0'
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=adder_tree_large xml_exists=0
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.compgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.constraint.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=34
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=25
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=3 #gSsdmPorts=34
Execute       source /home/sumin/tools/Xilinx_vitis/Vitis/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.compgen.dataonly.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.compgen.dataonly.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.rtl_wrap.cfg.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.tbgen.tcl 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/adder_tree_large.constraint.tcl 
Execute       sc_get_clocks adder_tree_large 
Execute       source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1555.305 ; gain = 1101.770 ; free physical = 8936 ; free virtual = 54149
INFO: [VHDL 208-304] Generating VHDL RTL for adder_tree_large.
INFO: [VLOG 209-307] Generating Verilog RTL for adder_tree_large.
Execute       syn_report -model adder_tree_large -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 127.75 MHz
Command     autosyn done; 0.99 sec.
Command   csynth_design done; 4.5 sec.
Command ap_source done; 5.48 sec.
Execute cleanup_all 
