# Verilog Enc/Dec Module
## Modulus operator is implemented as a prerequisite for the implementation of Caesar ciper
