$date
   Wed Sep 24 23:08:09 2025
$end

$version
  2024.1
  $dumpfile ("stack_test.vcd") 
$end

$timescale
  1ps
$end

$scope module stack_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 8 # d [7:0] $end
$var reg 2 $ op [1:0] $end
$var wire 8 % q_top [7:0] $end
$var wire 2 & sp [1:0] $end
$var wire 1 ' stack_full $end
$var wire 1 ( stack_empty $end
$scope module dut $end
$var wire 1 ) clk $end
$var wire 1 * rst_n $end
$var wire 8 + d [7:0] $end
$var wire 2 , op [1:0] $end
$var wire 8 % q_top [7:0] $end
$var reg 2 - sp [1:0] $end
$var wire 1 ' stack_full $end
$var wire 1 ( stack_empty $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
b0 #
b0 $
b0 %
b0 &
0'
1(
0)
0*
b0 +
b0 ,
b0 -
b100 .
$end

#5000
1!
1)
b100 .

#10000
0!
1"
0)
1*

#15000
1!
1)

#20000
0!
b10101010 #
0)
b10101010 +

#25000
1!
b10101010 %
1)

#30000
0!
0)

#35000
1!
1)

#40000
0!
b10111011 #
b1 $
0)
b10111011 +
b1 ,

#45000
1!
b10111011 %
b1 &
0(
1)
b1 -
b0 .

#50000
0!
0)

#55000
1!
b10 &
1)
b10 -
b0 .

#60000
0!
b11001100 #
0)
b11001100 +

#65000
1!
b11001100 %
b11 &
1'
1)
b11 -
b0 .

#70000
0!
0)

#75000
1!
1)

#80000
0!
b10 $
0)
b10 ,

#85000
1!
b10111011 %
b10 &
0'
1)
b10 -
b11 .

#90000
0!
0)

#95000
1!
b1 &
1)
b1 -
b11 .

#100000
0!
b11011101 #
b11 $
0)
b11011101 +
b11 ,

#105000
1!
b11011101 %
b10 &
1)
b10 -
b0 .

#110000
0!
0)

#115000
1!
b11 &
1'
1)
b11 -
b0 .

#120000
0!
b10 $
0)
b10 ,

#125000
1!
b10 &
0'
1)
b10 -
b11 .

#130000
0!
0)

#135000
1!
b10111011 %
b1 &
1)
b1 -
b11 .

#140000
0!
0)

#145000
1!
b10101010 %
b0 &
1(
1)
b0 -
b11 .
