<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.04.21.18:56:13"
 outputDirectory="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50MHZ_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50MHZ_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50MHZ_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_100k" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="10000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_100k_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_100mhz" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_100mhz_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_50mhz_in" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_50mhz_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pixel_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="5000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pixel_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="polygon_ctrl_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="2000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="polygon_ctrl_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="video_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="video_in_TD_CLK27" direction="input" role="TD_CLK27" width="1" />
   <port name="video_in_TD_DATA" direction="input" role="TD_DATA" width="8" />
   <port name="video_in_TD_HS" direction="input" role="TD_HS" width="1" />
   <port name="video_in_TD_VS" direction="input" role="TD_VS" width="1" />
   <port
       name="video_in_clk27_reset"
       direction="input"
       role="clk27_reset"
       width="1" />
   <port name="video_in_TD_RESET" direction="output" role="TD_RESET" width="1" />
   <port
       name="video_in_overflow_flag"
       direction="output"
       role="overflow_flag"
       width="1" />
  </interface>
  <interface name="video_in_framebuffer" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="1" />
   <property name="addressSpan" value="307200" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="pixel_clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="307200" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="video_in_framebuffer_address"
       direction="input"
       role="address"
       width="19" />
   <port
       name="video_in_framebuffer_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="video_in_framebuffer_clken"
       direction="input"
       role="clken"
       width="1" />
   <port
       name="video_in_framebuffer_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="video_in_framebuffer_readdata"
       direction="output"
       role="readdata"
       width="8" />
   <port
       name="video_in_framebuffer_writedata"
       direction="input"
       role="writedata"
       width="8" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="Raster_Laser_Projector:1.0:AUTO_CLK_50MHZ_IN_CLOCK_DOMAIN=-1,AUTO_CLK_50MHZ_IN_CLOCK_RATE=-1,AUTO_CLK_50MHZ_IN_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1492815367,AUTO_UNIQUE_ID=(altpll:16.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=5,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 5 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 10.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 10.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1492400229062458.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(altpll:16.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=10,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=25000,CLK2_DUTY_CYCLE=5,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 25000 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 5 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 10 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 0.00200000 PT#OUTPUT_FREQ1 5.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 0.002000 PT#EFF_OUTPUT_FREQ_VALUE1 5.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 5.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1486666040839923.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Raster_Laser_Projector_Framebuffer,blockType=M9K,copyInitFile=false,dataWidth=8,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=M9K,derived_init_file_name=james.mif,derived_is_hardcopy=false,derived_set_addr_width=19,derived_set_addr_width2=19,derived_set_data_width=8,derived_set_data_width2=8,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=james.mif,instanceID=NONE,memorySize=307200,readDuringWriteMode=DONT_CARE,resetrequest_enabled=false,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true)(Video_In:1.0:AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=EP4CE115F29C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1492815367,AUTO_UNIQUE_ID=Raster_Laser_Projector_Video_In,AUTO_VIDEO_IN_DMA_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;Framebuffer.s1&apos; start=&apos;0x9000000&apos; end=&apos;0x904B000&apos; /&gt;&lt;/address-map&gt;,AUTO_VIDEO_IN_DMA_ADDRESS_WIDTH=AddressWidth = 28(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_chroma_resampler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,input_bits=8,input_planes=2,input_type=YCrCb 422,output_bits=8,output_planes=3,output_type=YCrCb 444)(altera_up_avalon_video_clipper:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,add_bottom=0,add_left=0,add_right=0,add_top=0,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=8,color_planes=1,drop_bottom=2,drop_left=40,drop_right=40,drop_top=2,height_in=244,width_in=720)(altera_up_avalon_video_csc:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,csc_type=444 YCrCb to 24-bit RGB,input_bits=8,input_planes=3,input_type=444 YCrCb,output_bits=8,output_planes=3,output_type=24-bit RGB)(altera_up_avalon_video_decoder:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,video_source=On-board Video In (NTSC or PAL))(altera_up_avalon_video_dma_controller:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=Consecutive,back_start_address=0,color_bits=8,color_planes=1,dma_enabled=true,height=480,mode=From Stream to Memory,start_address=9437184,width=640)(altera_up_avalon_video_rgb_resampler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,alpha=1023,input_bits=8,input_planes=3,input_type=24-bit RGB,output_bits=8,output_planes=1,output_type=8-bit Grayscale)(altera_up_avalon_video_scaler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,channel_size=1,color_bits=8,color_planes=1,height_in=240,height_out=480,height_scaling=2,include_channel=false,width_in=640,width_out=640,width_scaling=1)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:))(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=5000000,EXPLICIT_CLOCK_RATE=5000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="Raster_Laser_Projector"
   kind="Raster_Laser_Projector"
   version="1.0"
   name="Raster_Laser_Projector">
  <parameter name="AUTO_GENERATION_ID" value="1492815367" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_50MHZ_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_50MHZ_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_50MHZ_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/Raster_Laser_Projector.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_CLK_100k.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Clock_Generators.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Framebuffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_chroma_resampler_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_clipper_add.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_clipper_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_csc.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_decoder_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_dma_controller_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_rgb_resampler_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_scaler_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Video_In/Video_In.qsys" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_YCrCb_to_RGB_converter.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_RGB_to_YCrCb_converter.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 0 starting:Raster_Laser_Projector "Raster_Laser_Projector"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master Video_In.video_in_dma and slave Framebuffer.s1 because the master has address signal 32 bit wide, but the slave is 19 bit wide.</message>
   <message level="Info">Interconnect is inserted between master Video_In.video_in_dma and slave Framebuffer.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Video_In.video_in_dma and Video_In_video_in_dma_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Video_In_video_in_dma_translator.avalon_universal_master_0 and Framebuffer_s1_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Framebuffer_s1_translator.avalon_anti_slave_0 and Framebuffer.s1</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>16</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>9</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector"><![CDATA["<b>Raster_Laser_Projector</b>" reuses <b>altpll</b> "<b>submodules/Raster_Laser_Projector_CLK_100k</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector"><![CDATA["<b>Raster_Laser_Projector</b>" reuses <b>altpll</b> "<b>submodules/Raster_Laser_Projector_Clock_Generators</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector"><![CDATA["<b>Raster_Laser_Projector</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Raster_Laser_Projector_Framebuffer</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector"><![CDATA["<b>Raster_Laser_Projector</b>" reuses <b>Video_In</b> "<b>submodules/Raster_Laser_Projector_Video_In</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector"><![CDATA["<b>Raster_Laser_Projector</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Raster_Laser_Projector_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector"><![CDATA["<b>Raster_Laser_Projector</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector"><![CDATA["<b>Raster_Laser_Projector</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 6 starting:altpll "submodules/Raster_Laser_Projector_CLK_100k"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /opt/intelFPGA/16.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt7277_7742680918111862368.dir/0001_sopcgen/Raster_Laser_Projector_CLK_100k.v --source=/tmp/alt7277_7742680918111862368.dir/0001_sopcgen/Raster_Laser_Projector_CLK_100k.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7277_7742680918111862368.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.486s</message>
   <message level="Info" culprit="CLK_100k"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altpll</b> "<b>CLK_100k</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 5 starting:altpll "submodules/Raster_Laser_Projector_Clock_Generators"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /opt/intelFPGA/16.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt7277_7742680918111862368.dir/0003_sopcgen/Raster_Laser_Projector_Clock_Generators.v --source=/tmp/alt7277_7742680918111862368.dir/0003_sopcgen/Raster_Laser_Projector_Clock_Generators.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7277_7742680918111862368.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.474s</message>
   <message level="Info" culprit="Clock_Generators"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altpll</b> "<b>Clock_Generators</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 4 starting:altera_avalon_onchip_memory2 "submodules/Raster_Laser_Projector_Framebuffer"</message>
   <message level="Info" culprit="Framebuffer">Starting RTL generation for module 'Raster_Laser_Projector_Framebuffer'</message>
   <message level="Info" culprit="Framebuffer">  Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Raster_Laser_Projector_Framebuffer --dir=/tmp/alt7277_7742680918111862368.dir/0005_Framebuffer_gen/ --quartus_dir=/opt/intelFPGA/16.1/quartus --verilog --config=/tmp/alt7277_7742680918111862368.dir/0005_Framebuffer_gen//Raster_Laser_Projector_Framebuffer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Framebuffer">Done RTL generation for module 'Raster_Laser_Projector_Framebuffer'</message>
   <message level="Info" culprit="Framebuffer"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Framebuffer</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 3 starting:Video_In "submodules/Raster_Laser_Projector_Video_In"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.channel_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.048s/0.062s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>9</b> modules, <b>22</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_chroma_resampler_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_clipper</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_clipper_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_csc</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_csc</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_decoder</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_decoder_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_dma_controller_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_rgb_resampler_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_scaler_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Video_In"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>Video_In</b> "<b>Video_In</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 10 starting:altera_up_avalon_video_chroma_resampler "submodules/Raster_Laser_Projector_Video_In_video_chroma_resampler_0"</message>
   <message level="Info" culprit="video_chroma_resampler_0">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="video_chroma_resampler_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>video_chroma_resampler_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 9 starting:altera_up_avalon_video_clipper "submodules/Raster_Laser_Projector_Video_In_video_clipper_0"</message>
   <message level="Info" culprit="video_clipper_0">Starting generation of the video clipper</message>
   <message level="Info" culprit="video_clipper_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>video_clipper_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 8 starting:altera_up_avalon_video_csc "submodules/Raster_Laser_Projector_Video_In_video_csc"</message>
   <message level="Info" culprit="video_csc">Starting Generation of Colour Space Converter</message>
   <message level="Info" culprit="video_csc"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_csc</b> "<b>video_csc</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 7 starting:altera_up_avalon_video_decoder "submodules/Raster_Laser_Projector_Video_In_video_decoder_0"</message>
   <message level="Info" culprit="video_decoder_0">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="video_decoder_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>video_decoder_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 6 starting:altera_up_avalon_video_dma_controller "submodules/Raster_Laser_Projector_Video_In_video_dma_controller_0"</message>
   <message level="Info" culprit="video_dma_controller_0">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma_controller_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma_controller_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 5 starting:altera_up_avalon_video_rgb_resampler "submodules/Raster_Laser_Projector_Video_In_video_rgb_resampler_0"</message>
   <message level="Info" culprit="video_rgb_resampler_0">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="video_rgb_resampler_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>video_rgb_resampler_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 4 starting:altera_up_avalon_video_scaler "submodules/Raster_Laser_Projector_Video_In_video_scaler_0"</message>
   <message level="Info" culprit="video_scaler_0">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="video_scaler_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>video_scaler_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 3 starting:altera_avalon_st_adapter "submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>Video_In</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 0 starting:channel_adapter "submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 12 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 11 starting:altera_mm_interconnect "submodules/Raster_Laser_Projector_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 2 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Video_In_video_in_dma_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Video_In_video_in_dma_translator</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 1 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="Framebuffer_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>Framebuffer_s1_translator</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 12 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:16.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=5,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 5 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 10.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 10.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1492400229062458.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="Raster_Laser_Projector:.:CLK_100k"
   kind="altpll"
   version="16.1"
   name="Raster_Laser_Projector_CLK_100k">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="5" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_UNUSED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 10.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 10.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1492400229062458.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 5 CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_CLK_100k.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Raster_Laser_Projector" as="CLK_100k" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 6 starting:altpll "submodules/Raster_Laser_Projector_CLK_100k"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /opt/intelFPGA/16.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt7277_7742680918111862368.dir/0001_sopcgen/Raster_Laser_Projector_CLK_100k.v --source=/tmp/alt7277_7742680918111862368.dir/0001_sopcgen/Raster_Laser_Projector_CLK_100k.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7277_7742680918111862368.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.486s</message>
   <message level="Info" culprit="CLK_100k"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altpll</b> "<b>CLK_100k</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:16.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=2,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=10,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=25000,CLK2_DUTY_CYCLE=5,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 25000 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 5 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 10 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 0.00200000 PT#OUTPUT_FREQ1 5.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 0.002000 PT#EFF_OUTPUT_FREQ_VALUE1 5.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 5.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1486666040839923.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="Raster_Laser_Projector:.:Clock_Generators"
   kind="altpll"
   version="16.1"
   name="Raster_Laser_Projector_Clock_Generators">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="0" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="5" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="10" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ2 0.00200000 PT#OUTPUT_FREQ1 5.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT2 0.00000000 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE2 0.002000 PT#EFF_OUTPUT_FREQ_VALUE1 5.000000 PT#EFF_OUTPUT_FREQ_VALUE0 100.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE2 5.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1486666040839923.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="2" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="1" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 25000 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 2 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 5 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 10 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="25000" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Clock_Generators.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Raster_Laser_Projector" as="Clock_Generators" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 5 starting:altpll "submodules/Raster_Laser_Projector_Clock_Generators"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /opt/intelFPGA/16.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt7277_7742680918111862368.dir/0003_sopcgen/Raster_Laser_Projector_Clock_Generators.v --source=/tmp/alt7277_7742680918111862368.dir/0003_sopcgen/Raster_Laser_Projector_Clock_Generators.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7277_7742680918111862368.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.474s</message>
   <message level="Info" culprit="Clock_Generators"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altpll</b> "<b>Clock_Generators</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Raster_Laser_Projector_Framebuffer,blockType=M9K,copyInitFile=false,dataWidth=8,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=M9K,derived_init_file_name=james.mif,derived_is_hardcopy=false,derived_set_addr_width=19,derived_set_addr_width2=19,derived_set_data_width=8,derived_set_data_width2=8,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=james.mif,instanceID=NONE,memorySize=307200,readDuringWriteMode=DONT_CARE,resetrequest_enabled=false,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true"
   instancePathKey="Raster_Laser_Projector:.:Framebuffer"
   kind="altera_avalon_onchip_memory2"
   version="16.1"
   name="Raster_Laser_Projector_Framebuffer">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="Raster_Laser_Projector_Framebuffer" />
  <parameter name="derived_gui_ram_block_type" value="M9K" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="19" />
  <parameter name="dataWidth" value="8" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="19" />
  <parameter name="derived_init_file_name" value="james.mif" />
  <parameter name="initializationFileName" value="james.mif" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="8" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="M9K" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="8" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="307200" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Framebuffer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Raster_Laser_Projector" as="Framebuffer" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 4 starting:altera_avalon_onchip_memory2 "submodules/Raster_Laser_Projector_Framebuffer"</message>
   <message level="Info" culprit="Framebuffer">Starting RTL generation for module 'Raster_Laser_Projector_Framebuffer'</message>
   <message level="Info" culprit="Framebuffer">  Generation command is [exec /opt/intelFPGA/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Raster_Laser_Projector_Framebuffer --dir=/tmp/alt7277_7742680918111862368.dir/0005_Framebuffer_gen/ --quartus_dir=/opt/intelFPGA/16.1/quartus --verilog --config=/tmp/alt7277_7742680918111862368.dir/0005_Framebuffer_gen//Raster_Laser_Projector_Framebuffer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Framebuffer">Done RTL generation for module 'Raster_Laser_Projector_Framebuffer'</message>
   <message level="Info" culprit="Framebuffer"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Framebuffer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Video_In:1.0:AUTO_CLK_CLOCK_DOMAIN=4,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=4,AUTO_DEVICE=EP4CE115F29C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1492815367,AUTO_UNIQUE_ID=Raster_Laser_Projector_Video_In,AUTO_VIDEO_IN_DMA_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;Framebuffer.s1&apos; start=&apos;0x9000000&apos; end=&apos;0x904B000&apos; /&gt;&lt;/address-map&gt;,AUTO_VIDEO_IN_DMA_ADDRESS_WIDTH=AddressWidth = 28(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_up_avalon_video_chroma_resampler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,input_bits=8,input_planes=2,input_type=YCrCb 422,output_bits=8,output_planes=3,output_type=YCrCb 444)(altera_up_avalon_video_clipper:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,add_bottom=0,add_left=0,add_right=0,add_top=0,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=8,color_planes=1,drop_bottom=2,drop_left=40,drop_right=40,drop_top=2,height_in=244,width_in=720)(altera_up_avalon_video_csc:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,csc_type=444 YCrCb to 24-bit RGB,input_bits=8,input_planes=3,input_type=444 YCrCb,output_bits=8,output_planes=3,output_type=24-bit RGB)(altera_up_avalon_video_decoder:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,video_source=On-board Video In (NTSC or PAL))(altera_up_avalon_video_dma_controller:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=Consecutive,back_start_address=0,color_bits=8,color_planes=1,dma_enabled=true,height=480,mode=From Stream to Memory,start_address=9437184,width=640)(altera_up_avalon_video_rgb_resampler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,alpha=1023,input_bits=8,input_planes=3,input_type=24-bit RGB,output_bits=8,output_planes=1,output_type=8-bit Grayscale)(altera_up_avalon_video_scaler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,channel_size=1,color_bits=8,color_planes=1,height_in=240,height_out=480,height_scaling=2,include_channel=false,width_in=640,width_out=640,width_scaling=1)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="Raster_Laser_Projector:.:Video_In"
   kind="Video_In"
   version="1.0"
   name="Raster_Laser_Projector_Video_In">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="AUTO_VIDEO_IN_DMA_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;Framebuffer.s1&apos; start=&apos;0x9000000&apos; end=&apos;0x904B000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_GENERATION_ID" value="1492815367" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_VIDEO_IN_DMA_ADDRESS_WIDTH" value="AddressWidth = 28" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_UNIQUE_ID" value="Raster_Laser_Projector_Video_In" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_chroma_resampler_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_clipper_add.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_clipper_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_csc.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_decoder_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_dma_controller_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_rgb_resampler_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_scaler_0.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Video_In/Video_In.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_YCrCb_to_RGB_converter.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_RGB_to_YCrCb_converter.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Raster_Laser_Projector" as="Video_In" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 3 starting:Video_In "submodules/Raster_Laser_Projector_Video_In"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.channel_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.048s/0.062s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>9</b> modules, <b>22</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_chroma_resampler</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_chroma_resampler_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_clipper</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_clipper_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_csc</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_csc</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_decoder</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_decoder_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_dma_controller_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_rgb_resampler_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/Raster_Laser_Projector_Video_In_video_scaler_0</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Video_In"><![CDATA["<b>Video_In</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Video_In"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>Video_In</b> "<b>Video_In</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 10 starting:altera_up_avalon_video_chroma_resampler "submodules/Raster_Laser_Projector_Video_In_video_chroma_resampler_0"</message>
   <message level="Info" culprit="video_chroma_resampler_0">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="video_chroma_resampler_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>video_chroma_resampler_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 9 starting:altera_up_avalon_video_clipper "submodules/Raster_Laser_Projector_Video_In_video_clipper_0"</message>
   <message level="Info" culprit="video_clipper_0">Starting generation of the video clipper</message>
   <message level="Info" culprit="video_clipper_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>video_clipper_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 8 starting:altera_up_avalon_video_csc "submodules/Raster_Laser_Projector_Video_In_video_csc"</message>
   <message level="Info" culprit="video_csc">Starting Generation of Colour Space Converter</message>
   <message level="Info" culprit="video_csc"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_csc</b> "<b>video_csc</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 7 starting:altera_up_avalon_video_decoder "submodules/Raster_Laser_Projector_Video_In_video_decoder_0"</message>
   <message level="Info" culprit="video_decoder_0">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="video_decoder_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>video_decoder_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 6 starting:altera_up_avalon_video_dma_controller "submodules/Raster_Laser_Projector_Video_In_video_dma_controller_0"</message>
   <message level="Info" culprit="video_dma_controller_0">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma_controller_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma_controller_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 5 starting:altera_up_avalon_video_rgb_resampler "submodules/Raster_Laser_Projector_Video_In_video_rgb_resampler_0"</message>
   <message level="Info" culprit="video_rgb_resampler_0">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="video_rgb_resampler_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>video_rgb_resampler_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 4 starting:altera_up_avalon_video_scaler "submodules/Raster_Laser_Projector_Video_In_video_scaler_0"</message>
   <message level="Info" culprit="video_scaler_0">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="video_scaler_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>video_scaler_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 3 starting:altera_avalon_st_adapter "submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>Video_In</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 0 starting:channel_adapter "submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 12 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=EP4CE115F29C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {Video_In_video_in_dma_translator} {altera_merlin_master_translator};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_DATA_W} {8};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_video_in_dma_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_READDATA} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_READ} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_WRITE} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_CLKEN} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_LOCK} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {SYNC_RESET} {0};add_instance {Framebuffer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Framebuffer_s1_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {Framebuffer_s1_translator} {AV_DATA_W} {8};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_DATA_W} {8};set_instance_parameter_value {Framebuffer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Framebuffer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Framebuffer_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Framebuffer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_READ} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Framebuffer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Framebuffer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Framebuffer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Framebuffer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Video_In_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Video_In_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Video_In_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Video_In_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Video_In_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Framebuffer_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Framebuffer_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Framebuffer_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Framebuffer_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Framebuffer_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {Video_In_video_in_dma_translator.avalon_universal_master_0} {Framebuffer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Video_In_video_in_dma_translator.avalon_universal_master_0/Framebuffer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Video_In_video_in_dma_translator.avalon_universal_master_0/Framebuffer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x09000000};set_connection_parameter_value {Video_In_video_in_dma_translator.avalon_universal_master_0/Framebuffer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Framebuffer_reset1_reset_bridge.out_reset} {Video_In_video_in_dma_translator.reset} {reset};add_connection {Framebuffer_reset1_reset_bridge.out_reset} {Framebuffer_s1_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {Video_In_video_in_dma_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {Framebuffer_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {Video_In_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {Framebuffer_reset1_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {Framebuffer_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {Framebuffer_reset1_reset_bridge_in_reset} {EXPORT_OF} {Framebuffer_reset1_reset_bridge.in_reset};add_interface {Video_In_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Video_In_reset_reset_bridge_in_reset} {EXPORT_OF} {Video_In_reset_reset_bridge.in_reset};add_interface {Video_In_video_in_dma} {avalon} {slave};set_interface_property {Video_In_video_in_dma} {EXPORT_OF} {Video_In_video_in_dma_translator.avalon_anti_master_0};add_interface {Framebuffer_s1} {avalon} {master};set_interface_property {Framebuffer_s1} {EXPORT_OF} {Framebuffer_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Framebuffer.s1} {0};set_module_assignment {interconnect_id.Video_In.video_in_dma} {0};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x09000000,defaultConnection=false)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="Raster_Laser_Projector:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="Raster_Laser_Projector_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {Video_In_video_in_dma_translator} {altera_merlin_master_translator};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_DATA_W} {8};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Video_In_video_in_dma_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_READDATA} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_READ} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_WRITE} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_CLKEN} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_LOCK} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Video_In_video_in_dma_translator} {SYNC_RESET} {0};add_instance {Framebuffer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Framebuffer_s1_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {Framebuffer_s1_translator} {AV_DATA_W} {8};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_DATA_W} {8};set_instance_parameter_value {Framebuffer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Framebuffer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Framebuffer_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Framebuffer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_READ} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Framebuffer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Framebuffer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Framebuffer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Framebuffer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Framebuffer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Framebuffer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Framebuffer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Framebuffer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Video_In_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Video_In_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Video_In_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Video_In_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Video_In_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Framebuffer_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Framebuffer_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Framebuffer_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Framebuffer_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Framebuffer_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {Video_In_video_in_dma_translator.avalon_universal_master_0} {Framebuffer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Video_In_video_in_dma_translator.avalon_universal_master_0/Framebuffer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Video_In_video_in_dma_translator.avalon_universal_master_0/Framebuffer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x09000000};set_connection_parameter_value {Video_In_video_in_dma_translator.avalon_universal_master_0/Framebuffer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Framebuffer_reset1_reset_bridge.out_reset} {Video_In_video_in_dma_translator.reset} {reset};add_connection {Framebuffer_reset1_reset_bridge.out_reset} {Framebuffer_s1_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {Video_In_video_in_dma_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {Framebuffer_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {Video_In_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {Framebuffer_reset1_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {Framebuffer_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {Framebuffer_reset1_reset_bridge_in_reset} {EXPORT_OF} {Framebuffer_reset1_reset_bridge.in_reset};add_interface {Video_In_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Video_In_reset_reset_bridge_in_reset} {EXPORT_OF} {Video_In_reset_reset_bridge.in_reset};add_interface {Video_In_video_in_dma} {avalon} {slave};set_interface_property {Video_In_video_in_dma} {EXPORT_OF} {Video_In_video_in_dma_translator.avalon_anti_master_0};add_interface {Framebuffer_s1} {avalon} {master};set_interface_property {Framebuffer_s1} {EXPORT_OF} {Framebuffer_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Framebuffer.s1} {0};set_module_assignment {interconnect_id.Video_In.video_in_dma} {0};" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Raster_Laser_Projector" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 11 starting:altera_mm_interconnect "submodules/Raster_Laser_Projector_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 2 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Video_In_video_in_dma_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Video_In_video_in_dma_translator</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 1 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="Framebuffer_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>Framebuffer_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="Raster_Laser_Projector:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Raster_Laser_Projector"
     as="rst_controller,rst_controller_001" />
  <instantiator instantiator="Raster_Laser_Projector_Video_In" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 12 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Raster_Laser_Projector</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_chroma_resampler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,input_bits=8,input_planes=2,input_type=YCrCb 422,output_bits=8,output_planes=3,output_type=YCrCb 444"
   instancePathKey="Raster_Laser_Projector:.:Video_In:.:video_chroma_resampler_0"
   kind="altera_up_avalon_video_chroma_resampler"
   version="16.1"
   name="Raster_Laser_Projector_Video_In_video_chroma_resampler_0">
  <parameter name="output_bits" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="output_type" value="YCrCb 444" />
  <parameter name="input_bits" value="8" />
  <parameter name="output_planes" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="input_type" value="YCrCb 422" />
  <parameter name="input_planes" value="2" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_chroma_resampler_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Raster_Laser_Projector_Video_In"
     as="video_chroma_resampler_0" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 10 starting:altera_up_avalon_video_chroma_resampler "submodules/Raster_Laser_Projector_Video_In_video_chroma_resampler_0"</message>
   <message level="Info" culprit="video_chroma_resampler_0">Starting Generation of Chroma Resampler</message>
   <message level="Info" culprit="video_chroma_resampler_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_chroma_resampler</b> "<b>video_chroma_resampler_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_clipper:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,add_bottom=0,add_left=0,add_right=0,add_top=0,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=8,color_planes=1,drop_bottom=2,drop_left=40,drop_right=40,drop_top=2,height_in=244,width_in=720"
   instancePathKey="Raster_Laser_Projector:.:Video_In:.:video_clipper_0"
   kind="altera_up_avalon_video_clipper"
   version="16.1"
   name="Raster_Laser_Projector_Video_In_video_clipper_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="add_bottom" value="0" />
  <parameter name="color_planes" value="1" />
  <parameter name="width_in" value="720" />
  <parameter name="drop_bottom" value="2" />
  <parameter name="color_bits" value="8" />
  <parameter name="drop_left" value="40" />
  <parameter name="drop_right" value="40" />
  <parameter name="add_left" value="0" />
  <parameter name="drop_top" value="2" />
  <parameter name="add_right" value="0" />
  <parameter name="add_top" value="0" />
  <parameter name="add_value_plane_2" value="0" />
  <parameter name="height_in" value="244" />
  <parameter name="add_value_plane_1" value="0" />
  <parameter name="add_value_plane_4" value="0" />
  <parameter name="add_value_plane_3" value="0" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_clipper_add.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_clipper_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Raster_Laser_Projector_Video_In" as="video_clipper_0" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 9 starting:altera_up_avalon_video_clipper "submodules/Raster_Laser_Projector_Video_In_video_clipper_0"</message>
   <message level="Info" culprit="video_clipper_0">Starting generation of the video clipper</message>
   <message level="Info" culprit="video_clipper_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>video_clipper_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_csc:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,csc_type=444 YCrCb to 24-bit RGB,input_bits=8,input_planes=3,input_type=444 YCrCb,output_bits=8,output_planes=3,output_type=24-bit RGB"
   instancePathKey="Raster_Laser_Projector:.:Video_In:.:video_csc"
   kind="altera_up_avalon_video_csc"
   version="16.1"
   name="Raster_Laser_Projector_Video_In_video_csc">
  <parameter name="output_bits" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="csc_type" value="444 YCrCb to 24-bit RGB" />
  <parameter name="output_type" value="24-bit RGB" />
  <parameter name="input_bits" value="8" />
  <parameter name="output_planes" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="input_type" value="444 YCrCb" />
  <parameter name="input_planes" value="3" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_csc.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_YCrCb_to_RGB_converter.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_csc/hdl/altera_up_RGB_to_YCrCb_converter.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Raster_Laser_Projector_Video_In" as="video_csc" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 8 starting:altera_up_avalon_video_csc "submodules/Raster_Laser_Projector_Video_In_video_csc"</message>
   <message level="Info" culprit="video_csc">Starting Generation of Colour Space Converter</message>
   <message level="Info" culprit="video_csc"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_csc</b> "<b>video_csc</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_decoder:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,video_source=On-board Video In (NTSC or PAL)"
   instancePathKey="Raster_Laser_Projector:.:Video_In:.:video_decoder_0"
   kind="altera_up_avalon_video_decoder"
   version="16.1"
   name="Raster_Laser_Projector_Video_In_video_decoder_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="video_source" value="On-board Video In (NTSC or PAL)" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_decoder_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Raster_Laser_Projector_Video_In" as="video_decoder_0" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 7 starting:altera_up_avalon_video_decoder "submodules/Raster_Laser_Projector_Video_In_video_decoder_0"</message>
   <message level="Info" culprit="video_decoder_0">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="video_decoder_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>video_decoder_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,addr_mode=Consecutive,back_start_address=0,color_bits=8,color_planes=1,dma_enabled=true,height=480,mode=From Stream to Memory,start_address=9437184,width=640"
   instancePathKey="Raster_Laser_Projector:.:Video_In:.:video_dma_controller_0"
   kind="altera_up_avalon_video_dma_controller"
   version="16.1"
   name="Raster_Laser_Projector_Video_In_video_dma_controller_0">
  <parameter name="mode" value="From Stream to Memory" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="dma_enabled" value="true" />
  <parameter name="color_bits" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="start_address" value="9437184" />
  <parameter name="addr_mode" value="Consecutive" />
  <parameter name="width" value="640" />
  <parameter name="color_planes" value="1" />
  <parameter name="back_start_address" value="0" />
  <parameter name="height" value="480" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_dma_controller_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Raster_Laser_Projector_Video_In"
     as="video_dma_controller_0" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 6 starting:altera_up_avalon_video_dma_controller "submodules/Raster_Laser_Projector_Video_In_video_dma_controller_0"</message>
   <message level="Info" culprit="video_dma_controller_0">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="video_dma_controller_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>video_dma_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_rgb_resampler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,alpha=1023,input_bits=8,input_planes=3,input_type=24-bit RGB,output_bits=8,output_planes=1,output_type=8-bit Grayscale"
   instancePathKey="Raster_Laser_Projector:.:Video_In:.:video_rgb_resampler_0"
   kind="altera_up_avalon_video_rgb_resampler"
   version="16.1"
   name="Raster_Laser_Projector_Video_In_video_rgb_resampler_0">
  <parameter name="output_bits" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="output_type" value="8-bit Grayscale" />
  <parameter name="input_bits" value="8" />
  <parameter name="output_planes" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="24-bit RGB" />
  <parameter name="input_planes" value="3" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_rgb_resampler_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Raster_Laser_Projector_Video_In"
     as="video_rgb_resampler_0" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 5 starting:altera_up_avalon_video_rgb_resampler "submodules/Raster_Laser_Projector_Video_In_video_rgb_resampler_0"</message>
   <message level="Info" culprit="video_rgb_resampler_0">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="video_rgb_resampler_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>video_rgb_resampler_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_scaler:16.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,channel_size=1,color_bits=8,color_planes=1,height_in=240,height_out=480,height_scaling=2,include_channel=false,width_in=640,width_out=640,width_scaling=1"
   instancePathKey="Raster_Laser_Projector:.:Video_In:.:video_scaler_0"
   kind="altera_up_avalon_video_scaler"
   version="16.1"
   name="Raster_Laser_Projector_Video_In_video_scaler_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="channel_size" value="1" />
  <parameter name="color_bits" value="8" />
  <parameter name="height_scaling" value="2" />
  <parameter name="include_channel" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="width_out" value="640" />
  <parameter name="height_in" value="240" />
  <parameter name="width_scaling" value="1" />
  <parameter name="color_planes" value="1" />
  <parameter name="width_in" value="640" />
  <parameter name="height_out" value="480" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_video_scaler_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="/opt/intelFPGA/16.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Raster_Laser_Projector_Video_In" as="video_scaler_0" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 4 starting:altera_up_avalon_video_scaler "submodules/Raster_Laser_Projector_Video_In_video_scaler_0"</message>
   <message level="Info" culprit="video_scaler_0">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="video_scaler_0"><![CDATA["<b>Video_In</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>video_scaler_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=EP4CE115F29C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=1,inDataWidth=8,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=8,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="Raster_Laser_Projector:.:Video_In:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="Raster_Laser_Projector_Video_In_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="1" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="8" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C8" />
  <parameter name="inDataWidth" value="8" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Raster_Laser_Projector_Video_In" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 3 starting:altera_avalon_st_adapter "submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>Video_In</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 0 starting:channel_adapter "submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="Raster_Laser_Projector:.:mm_interconnect_0:.:Video_In_video_in_dma_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Raster_Laser_Projector_mm_interconnect_0"
     as="Video_In_video_in_dma_translator" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 2 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="Video_In_video_in_dma_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>Video_In_video_in_dma_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="Raster_Laser_Projector:.:mm_interconnect_0:.:Framebuffer_s1_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Raster_Laser_Projector_mm_interconnect_0"
     as="Framebuffer_s1_translator" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 1 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="Framebuffer_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>Framebuffer_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="Raster_Laser_Projector:.:Video_In:.:avalon_st_adapter:.:channel_adapter_0"
   kind="channel_adapter"
   version="16.1"
   name="Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="1" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/istvan/Documents/School/17SP/LaserProjector/repo/src/Raster_Laser_Projector/synthesis/submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Raster_Laser_Projector_Video_In_avalon_st_adapter"
     as="channel_adapter_0" />
  <messages>
   <message level="Debug" culprit="Raster_Laser_Projector">queue size: 0 starting:channel_adapter "submodules/Raster_Laser_Projector_Video_In_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
