#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 12 16:25:14 2026
# Process ID         : 17884
# Current directory  : D:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.runs/synth_1
# Command line       : vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : D:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.runs/synth_1/design_1_wrapper.vds
# Journal file       : D:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.runs/synth_1\vivado.jou
# Running On         : DESKTOP-9MHPU7S
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11700 @ 2.50GHz
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34206 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36354 MB
# Available Virtual  : 12073 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5744
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1756.359 ; gain = 184.574
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [D:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.runs/synth_1/.Xil/Vivado-17884-DESKTOP-9MHPU7S/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [D:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.runs/synth_1/.Xil/Vivado-17884-DESKTOP-9MHPU7S/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awaddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_wdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_wstrb' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_wlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_wvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_bready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_araddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_rready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_awqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp0_arqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awaddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_wdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_wstrb' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_wlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_wvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_bready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_araddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_rready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_awqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'maxigp1_arqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 26 given [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:19]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.871 ; gain = 289.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1877.746 ; gain = 305.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1877.746 ; gain = 305.961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1882.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [D:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1907.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1907.555 ; gain = 335.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1907.555 ; gain = 335.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1907.555 ; gain = 335.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1907.555 ; gain = 335.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1907.555 ; gain = 335.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2595.344 ; gain = 1023.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2595.344 ; gain = 1023.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2605.121 ; gain = 1033.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2821.480 ; gain = 1249.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2821.480 ; gain = 1249.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2821.480 ; gain = 1249.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2821.480 ; gain = 1249.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2821.480 ; gain = 1249.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2821.480 ; gain = 1249.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2821.480 ; gain = 1249.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2821.480 ; gain = 1219.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2821.480 ; gain = 1249.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2821.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 11b01d53
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2821.480 ; gain = 2388.633
INFO: [Common 17-1381] The checkpoint 'D:/Lab/Project/FPGA_accel/workspace/hm_workspace/mobilenet/mobilenet.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 12 16:26:03 2026...
