/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dvp_hr_tmr.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 4:23p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_dvp_hr_tmr.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 4:23p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_DVP_HR_TMR_H__
#define BCHP_DVP_HR_TMR_H__

/***************************************************************************
 *DVP_HR_TMR - Watchdog & Programmable Timers
 ***************************************************************************/
#define BCHP_DVP_HR_TMR_TIMER_IS                 0x006cacc0 /* TIMER INTERRUPT STATUS REGISTER */
#define BCHP_DVP_HR_TMR_TIMER_IE0                0x006cacc4 /* TIMER CPU INTERRUPT ENABLE REGISTER */
#define BCHP_DVP_HR_TMR_TIMER0_CTRL              0x006cacc8 /* TIMER0 CONTROL REGISTER */
#define BCHP_DVP_HR_TMR_TIMER1_CTRL              0x006caccc /* TIMER1 CONTROL REGISTER */
#define BCHP_DVP_HR_TMR_TIMER2_CTRL              0x006cacd0 /* TIMER2 CONTROL REGISTER */
#define BCHP_DVP_HR_TMR_TIMER3_CTRL              0x006cacd4 /* TIMER3 CONTROL REGISTER */
#define BCHP_DVP_HR_TMR_TIMER0_STAT              0x006cacd8 /* TIMER0 STATUS REGISTER */
#define BCHP_DVP_HR_TMR_TIMER1_STAT              0x006cacdc /* TIMER1 STATUS REGISTER */
#define BCHP_DVP_HR_TMR_TIMER2_STAT              0x006cace0 /* TIMER2 STATUS REGISTER */
#define BCHP_DVP_HR_TMR_TIMER3_STAT              0x006cace4 /* TIMER3 STATUS REGISTER */
#define BCHP_DVP_HR_TMR_WDTIMEOUT                0x006cace8 /* WATCHDOG TIMEOUT REGISTER */
#define BCHP_DVP_HR_TMR_WDCMD                    0x006cacec /* WATCHDOG COMMAND REGISTER */
#define BCHP_DVP_HR_TMR_WDCHIPRST_CNT            0x006cacf0 /* WATCHDOG CHIP RESET COUNT REGISTER */
#define BCHP_DVP_HR_TMR_WDCRS                    0x006cacf4 /* WATCHDOG CHIP RESET STATUS REGISTER */
#define BCHP_DVP_HR_TMR_TIMER_IE1                0x006cacf8 /* TIMER PCI INTERRUPT ENABLE REGISTER */
#define BCHP_DVP_HR_TMR_WDCTRL                   0x006cacfc /* WATCHDOG CONTROL REGISTER */

/***************************************************************************
 *TIMER_IS - TIMER INTERRUPT STATUS REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER_IS :: reserved0 [31:05] */
#define BCHP_DVP_HR_TMR_TIMER_IS_reserved0_MASK                    0xffffffe0
#define BCHP_DVP_HR_TMR_TIMER_IS_reserved0_SHIFT                   5

/* DVP_HR_TMR :: TIMER_IS :: WDINT [04:04] */
#define BCHP_DVP_HR_TMR_TIMER_IS_WDINT_MASK                        0x00000010
#define BCHP_DVP_HR_TMR_TIMER_IS_WDINT_SHIFT                       4
#define BCHP_DVP_HR_TMR_TIMER_IS_WDINT_DEFAULT                     0x00000000

/* DVP_HR_TMR :: TIMER_IS :: TMR3TO [03:03] */
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR3TO_MASK                       0x00000008
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR3TO_SHIFT                      3
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR3TO_DEFAULT                    0x00000000

/* DVP_HR_TMR :: TIMER_IS :: TMR2TO [02:02] */
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR2TO_MASK                       0x00000004
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR2TO_SHIFT                      2
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR2TO_DEFAULT                    0x00000000

/* DVP_HR_TMR :: TIMER_IS :: TMR1TO [01:01] */
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR1TO_MASK                       0x00000002
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR1TO_SHIFT                      1
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR1TO_DEFAULT                    0x00000000

/* DVP_HR_TMR :: TIMER_IS :: TMR0TO [00:00] */
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR0TO_MASK                       0x00000001
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR0TO_SHIFT                      0
#define BCHP_DVP_HR_TMR_TIMER_IS_TMR0TO_DEFAULT                    0x00000000

/***************************************************************************
 *TIMER_IE0 - TIMER CPU INTERRUPT ENABLE REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER_IE0 :: reserved0 [31:05] */
#define BCHP_DVP_HR_TMR_TIMER_IE0_reserved0_MASK                   0xffffffe0
#define BCHP_DVP_HR_TMR_TIMER_IE0_reserved0_SHIFT                  5

/* DVP_HR_TMR :: TIMER_IE0 :: WDINTMASK [04:04] */
#define BCHP_DVP_HR_TMR_TIMER_IE0_WDINTMASK_MASK                   0x00000010
#define BCHP_DVP_HR_TMR_TIMER_IE0_WDINTMASK_SHIFT                  4
#define BCHP_DVP_HR_TMR_TIMER_IE0_WDINTMASK_DEFAULT                0x00000000

/* DVP_HR_TMR :: TIMER_IE0 :: TMR3TO [03:03] */
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR3TO_MASK                      0x00000008
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR3TO_SHIFT                     3
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR3TO_DEFAULT                   0x00000000

/* DVP_HR_TMR :: TIMER_IE0 :: TMR2TO [02:02] */
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR2TO_MASK                      0x00000004
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR2TO_SHIFT                     2
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR2TO_DEFAULT                   0x00000000

/* DVP_HR_TMR :: TIMER_IE0 :: TMR1TO [01:01] */
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR1TO_MASK                      0x00000002
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR1TO_SHIFT                     1
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR1TO_DEFAULT                   0x00000000

/* DVP_HR_TMR :: TIMER_IE0 :: TMR0TO [00:00] */
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR0TO_MASK                      0x00000001
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR0TO_SHIFT                     0
#define BCHP_DVP_HR_TMR_TIMER_IE0_TMR0TO_DEFAULT                   0x00000000

/***************************************************************************
 *TIMER0_CTRL - TIMER0 CONTROL REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER0_CTRL :: ENA [31:31] */
#define BCHP_DVP_HR_TMR_TIMER0_CTRL_ENA_MASK                       0x80000000
#define BCHP_DVP_HR_TMR_TIMER0_CTRL_ENA_SHIFT                      31
#define BCHP_DVP_HR_TMR_TIMER0_CTRL_ENA_DEFAULT                    0x00000000

/* DVP_HR_TMR :: TIMER0_CTRL :: MODE [30:30] */
#define BCHP_DVP_HR_TMR_TIMER0_CTRL_MODE_MASK                      0x40000000
#define BCHP_DVP_HR_TMR_TIMER0_CTRL_MODE_SHIFT                     30
#define BCHP_DVP_HR_TMR_TIMER0_CTRL_MODE_DEFAULT                   0x00000000

/* DVP_HR_TMR :: TIMER0_CTRL :: TIMEOUT_VAL [29:00] */
#define BCHP_DVP_HR_TMR_TIMER0_CTRL_TIMEOUT_VAL_MASK               0x3fffffff
#define BCHP_DVP_HR_TMR_TIMER0_CTRL_TIMEOUT_VAL_SHIFT              0
#define BCHP_DVP_HR_TMR_TIMER0_CTRL_TIMEOUT_VAL_DEFAULT            0x00000000

/***************************************************************************
 *TIMER1_CTRL - TIMER1 CONTROL REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER1_CTRL :: ENA [31:31] */
#define BCHP_DVP_HR_TMR_TIMER1_CTRL_ENA_MASK                       0x80000000
#define BCHP_DVP_HR_TMR_TIMER1_CTRL_ENA_SHIFT                      31
#define BCHP_DVP_HR_TMR_TIMER1_CTRL_ENA_DEFAULT                    0x00000000

/* DVP_HR_TMR :: TIMER1_CTRL :: MODE [30:30] */
#define BCHP_DVP_HR_TMR_TIMER1_CTRL_MODE_MASK                      0x40000000
#define BCHP_DVP_HR_TMR_TIMER1_CTRL_MODE_SHIFT                     30
#define BCHP_DVP_HR_TMR_TIMER1_CTRL_MODE_DEFAULT                   0x00000000

/* DVP_HR_TMR :: TIMER1_CTRL :: TIMEOUT_VAL [29:00] */
#define BCHP_DVP_HR_TMR_TIMER1_CTRL_TIMEOUT_VAL_MASK               0x3fffffff
#define BCHP_DVP_HR_TMR_TIMER1_CTRL_TIMEOUT_VAL_SHIFT              0
#define BCHP_DVP_HR_TMR_TIMER1_CTRL_TIMEOUT_VAL_DEFAULT            0x00000000

/***************************************************************************
 *TIMER2_CTRL - TIMER2 CONTROL REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER2_CTRL :: ENA [31:31] */
#define BCHP_DVP_HR_TMR_TIMER2_CTRL_ENA_MASK                       0x80000000
#define BCHP_DVP_HR_TMR_TIMER2_CTRL_ENA_SHIFT                      31
#define BCHP_DVP_HR_TMR_TIMER2_CTRL_ENA_DEFAULT                    0x00000000

/* DVP_HR_TMR :: TIMER2_CTRL :: MODE [30:30] */
#define BCHP_DVP_HR_TMR_TIMER2_CTRL_MODE_MASK                      0x40000000
#define BCHP_DVP_HR_TMR_TIMER2_CTRL_MODE_SHIFT                     30
#define BCHP_DVP_HR_TMR_TIMER2_CTRL_MODE_DEFAULT                   0x00000000

/* DVP_HR_TMR :: TIMER2_CTRL :: TIMEOUT_VAL [29:00] */
#define BCHP_DVP_HR_TMR_TIMER2_CTRL_TIMEOUT_VAL_MASK               0x3fffffff
#define BCHP_DVP_HR_TMR_TIMER2_CTRL_TIMEOUT_VAL_SHIFT              0
#define BCHP_DVP_HR_TMR_TIMER2_CTRL_TIMEOUT_VAL_DEFAULT            0x00000000

/***************************************************************************
 *TIMER3_CTRL - TIMER3 CONTROL REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER3_CTRL :: ENA [31:31] */
#define BCHP_DVP_HR_TMR_TIMER3_CTRL_ENA_MASK                       0x80000000
#define BCHP_DVP_HR_TMR_TIMER3_CTRL_ENA_SHIFT                      31
#define BCHP_DVP_HR_TMR_TIMER3_CTRL_ENA_DEFAULT                    0x00000000

/* DVP_HR_TMR :: TIMER3_CTRL :: MODE [30:30] */
#define BCHP_DVP_HR_TMR_TIMER3_CTRL_MODE_MASK                      0x40000000
#define BCHP_DVP_HR_TMR_TIMER3_CTRL_MODE_SHIFT                     30
#define BCHP_DVP_HR_TMR_TIMER3_CTRL_MODE_DEFAULT                   0x00000000

/* DVP_HR_TMR :: TIMER3_CTRL :: TIMEOUT_VAL [29:00] */
#define BCHP_DVP_HR_TMR_TIMER3_CTRL_TIMEOUT_VAL_MASK               0x3fffffff
#define BCHP_DVP_HR_TMR_TIMER3_CTRL_TIMEOUT_VAL_SHIFT              0
#define BCHP_DVP_HR_TMR_TIMER3_CTRL_TIMEOUT_VAL_DEFAULT            0x00000000

/***************************************************************************
 *TIMER0_STAT - TIMER0 STATUS REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER0_STAT :: RESERVED [31:30] */
#define BCHP_DVP_HR_TMR_TIMER0_STAT_RESERVED_MASK                  0xc0000000
#define BCHP_DVP_HR_TMR_TIMER0_STAT_RESERVED_SHIFT                 30

/* DVP_HR_TMR :: TIMER0_STAT :: COUNTER_VAL [29:00] */
#define BCHP_DVP_HR_TMR_TIMER0_STAT_COUNTER_VAL_MASK               0x3fffffff
#define BCHP_DVP_HR_TMR_TIMER0_STAT_COUNTER_VAL_SHIFT              0
#define BCHP_DVP_HR_TMR_TIMER0_STAT_COUNTER_VAL_DEFAULT            0x00000000

/***************************************************************************
 *TIMER1_STAT - TIMER1 STATUS REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER1_STAT :: RESERVED [31:30] */
#define BCHP_DVP_HR_TMR_TIMER1_STAT_RESERVED_MASK                  0xc0000000
#define BCHP_DVP_HR_TMR_TIMER1_STAT_RESERVED_SHIFT                 30

/* DVP_HR_TMR :: TIMER1_STAT :: COUNTER_VAL [29:00] */
#define BCHP_DVP_HR_TMR_TIMER1_STAT_COUNTER_VAL_MASK               0x3fffffff
#define BCHP_DVP_HR_TMR_TIMER1_STAT_COUNTER_VAL_SHIFT              0
#define BCHP_DVP_HR_TMR_TIMER1_STAT_COUNTER_VAL_DEFAULT            0x00000000

/***************************************************************************
 *TIMER2_STAT - TIMER2 STATUS REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER2_STAT :: RESERVED [31:30] */
#define BCHP_DVP_HR_TMR_TIMER2_STAT_RESERVED_MASK                  0xc0000000
#define BCHP_DVP_HR_TMR_TIMER2_STAT_RESERVED_SHIFT                 30

/* DVP_HR_TMR :: TIMER2_STAT :: COUNTER_VAL [29:00] */
#define BCHP_DVP_HR_TMR_TIMER2_STAT_COUNTER_VAL_MASK               0x3fffffff
#define BCHP_DVP_HR_TMR_TIMER2_STAT_COUNTER_VAL_SHIFT              0
#define BCHP_DVP_HR_TMR_TIMER2_STAT_COUNTER_VAL_DEFAULT            0x00000000

/***************************************************************************
 *TIMER3_STAT - TIMER3 STATUS REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER3_STAT :: RESERVED [31:30] */
#define BCHP_DVP_HR_TMR_TIMER3_STAT_RESERVED_MASK                  0xc0000000
#define BCHP_DVP_HR_TMR_TIMER3_STAT_RESERVED_SHIFT                 30

/* DVP_HR_TMR :: TIMER3_STAT :: COUNTER_VAL [29:00] */
#define BCHP_DVP_HR_TMR_TIMER3_STAT_COUNTER_VAL_MASK               0x3fffffff
#define BCHP_DVP_HR_TMR_TIMER3_STAT_COUNTER_VAL_SHIFT              0
#define BCHP_DVP_HR_TMR_TIMER3_STAT_COUNTER_VAL_DEFAULT            0x00000000

/***************************************************************************
 *WDTIMEOUT - WATCHDOG TIMEOUT REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: WDTIMEOUT :: WDTIMEOUT_VAL [31:00] */
#define BCHP_DVP_HR_TMR_WDTIMEOUT_WDTIMEOUT_VAL_MASK               0xffffffff
#define BCHP_DVP_HR_TMR_WDTIMEOUT_WDTIMEOUT_VAL_SHIFT              0
#define BCHP_DVP_HR_TMR_WDTIMEOUT_WDTIMEOUT_VAL_DEFAULT            0x00000000

/***************************************************************************
 *WDCMD - WATCHDOG COMMAND REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: WDCMD :: WDCMD [31:00] */
#define BCHP_DVP_HR_TMR_WDCMD_WDCMD_MASK                           0xffffffff
#define BCHP_DVP_HR_TMR_WDCMD_WDCMD_SHIFT                          0
#define BCHP_DVP_HR_TMR_WDCMD_WDCMD_DEFAULT                        0x00000000

/***************************************************************************
 *WDCHIPRST_CNT - WATCHDOG CHIP RESET COUNT REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: WDCHIPRST_CNT :: reserved0 [31:26] */
#define BCHP_DVP_HR_TMR_WDCHIPRST_CNT_reserved0_MASK               0xfc000000
#define BCHP_DVP_HR_TMR_WDCHIPRST_CNT_reserved0_SHIFT              26

/* DVP_HR_TMR :: WDCHIPRST_CNT :: WDCHIPRST_CNT [25:00] */
#define BCHP_DVP_HR_TMR_WDCHIPRST_CNT_WDCHIPRST_CNT_MASK           0x03ffffff
#define BCHP_DVP_HR_TMR_WDCHIPRST_CNT_WDCHIPRST_CNT_SHIFT          0
#define BCHP_DVP_HR_TMR_WDCHIPRST_CNT_WDCHIPRST_CNT_DEFAULT        0x02ffffff

/***************************************************************************
 *WDCRS - WATCHDOG CHIP RESET STATUS REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: WDCRS :: reserved0 [31:01] */
#define BCHP_DVP_HR_TMR_WDCRS_reserved0_MASK                       0xfffffffe
#define BCHP_DVP_HR_TMR_WDCRS_reserved0_SHIFT                      1

/* DVP_HR_TMR :: WDCRS :: WDCR [00:00] */
#define BCHP_DVP_HR_TMR_WDCRS_WDCR_MASK                            0x00000001
#define BCHP_DVP_HR_TMR_WDCRS_WDCR_SHIFT                           0
#define BCHP_DVP_HR_TMR_WDCRS_WDCR_DEFAULT                         0x00000000

/***************************************************************************
 *TIMER_IE1 - TIMER PCI INTERRUPT ENABLE REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: TIMER_IE1 :: reserved0 [31:05] */
#define BCHP_DVP_HR_TMR_TIMER_IE1_reserved0_MASK                   0xffffffe0
#define BCHP_DVP_HR_TMR_TIMER_IE1_reserved0_SHIFT                  5

/* DVP_HR_TMR :: TIMER_IE1 :: WDINTMASK [04:04] */
#define BCHP_DVP_HR_TMR_TIMER_IE1_WDINTMASK_MASK                   0x00000010
#define BCHP_DVP_HR_TMR_TIMER_IE1_WDINTMASK_SHIFT                  4
#define BCHP_DVP_HR_TMR_TIMER_IE1_WDINTMASK_DEFAULT                0x00000000

/* DVP_HR_TMR :: TIMER_IE1 :: TMR3TO [03:03] */
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR3TO_MASK                      0x00000008
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR3TO_SHIFT                     3
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR3TO_DEFAULT                   0x00000000

/* DVP_HR_TMR :: TIMER_IE1 :: TMR2TO [02:02] */
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR2TO_MASK                      0x00000004
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR2TO_SHIFT                     2
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR2TO_DEFAULT                   0x00000000

/* DVP_HR_TMR :: TIMER_IE1 :: TMR1TO [01:01] */
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR1TO_MASK                      0x00000002
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR1TO_SHIFT                     1
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR1TO_DEFAULT                   0x00000000

/* DVP_HR_TMR :: TIMER_IE1 :: TMR0TO [00:00] */
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR0TO_MASK                      0x00000001
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR0TO_SHIFT                     0
#define BCHP_DVP_HR_TMR_TIMER_IE1_TMR0TO_DEFAULT                   0x00000000

/***************************************************************************
 *WDCTRL - WATCHDOG CONTROL REGISTER
 ***************************************************************************/
/* DVP_HR_TMR :: WDCTRL :: reserved0 [31:03] */
#define BCHP_DVP_HR_TMR_WDCTRL_reserved0_MASK                      0xfffffff8
#define BCHP_DVP_HR_TMR_WDCTRL_reserved0_SHIFT                     3

/* DVP_HR_TMR :: WDCTRL :: WD_COUNT_MODE [02:02] */
#define BCHP_DVP_HR_TMR_WDCTRL_WD_COUNT_MODE_MASK                  0x00000004
#define BCHP_DVP_HR_TMR_WDCTRL_WD_COUNT_MODE_SHIFT                 2
#define BCHP_DVP_HR_TMR_WDCTRL_WD_COUNT_MODE_DEFAULT               0x00000000

/* DVP_HR_TMR :: WDCTRL :: WD_EVENT_MODE [01:00] */
#define BCHP_DVP_HR_TMR_WDCTRL_WD_EVENT_MODE_MASK                  0x00000003
#define BCHP_DVP_HR_TMR_WDCTRL_WD_EVENT_MODE_SHIFT                 0
#define BCHP_DVP_HR_TMR_WDCTRL_WD_EVENT_MODE_DEFAULT               0x00000000

#endif /* #ifndef BCHP_DVP_HR_TMR_H__ */

/* End of File */
