

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out_boundary_wrapper135'
================================================================
* Date:           Sat Sep 14 23:31:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.272 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1361|     1361| 6.805 us | 6.805 us |  1361|  1361|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     1360|     1360|        85|          -|          -|    16|    no    |
        | + Loop 1.1  |       64|       64|         2|          1|          1|    64|    yes   |
        | + Loop 1.2  |       16|       16|         2|          1|          1|    16|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i128* %fifo_C_drain_out_V_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(float* %fifo_C_drain_local_in_V, [1 x i8]* @p_str, [9 x i8]* @p_str40, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_C_V = alloca [16 x i128], align 8" [src/kernel_kernel.cpp:996->src/kernel_kernel.cpp:1028]   --->   Operation 13 'alloca' 'local_C_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([16 x i128]* %local_C_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel.cpp:997->src/kernel_kernel.cpp:1028]   --->   Operation 14 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i5 [ 0, %0 ], [ %add_ln1000, %.preheader.i.loopexit ]" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 16 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.63ns)   --->   "%icmp_ln1000 = icmp eq i5 %indvar_flatten13, -16" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 17 'icmp' 'icmp_ln1000' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.34ns)   --->   "%add_ln1000 = add i5 %indvar_flatten13, 1" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 18 'add' 'add_ln1000' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1000, label %C_drain_IO_L1_out_boundary.exit, label %.preheader.i.preheader" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 20 'speclooptripcount' 'empty_93' <Predicate = (!icmp_ln1000)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.60ns)   --->   "br label %.preheader.i.i" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 21 'br' <Predicate = (!icmp_ln1000)> <Delay = 0.60>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:1033]   --->   Operation 22 'ret' <Predicate = (icmp_ln1000)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %.preheader.i.preheader ], [ %add_ln849, %hls_label_20_end ]" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_062_0_i_i = phi i4 [ 0, %.preheader.i.preheader ], [ %select_ln1371_1, %hls_label_20_end ]" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 24 'phi' 'p_062_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_076_0_i_i = phi i4 [ 0, %.preheader.i.preheader ], [ %c7_V, %hls_label_20_end ]"   --->   Operation 25 'phi' 'p_076_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln849 = icmp eq i7 %indvar_flatten, -64" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 26 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.40ns)   --->   "%add_ln849 = add i7 %indvar_flatten, 1" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 27 'add' 'add_ln849' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln849, label %.preheader.i4.i.0.preheader, label %hls_label_20_begin" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.33ns)   --->   "%c6_V = add i4 1, %p_062_0_i_i" [src/kernel_kernel.cpp:849->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 29 'add' 'c6_V' <Predicate = (!icmp_ln849)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.65ns)   --->   "%icmp_ln851 = icmp eq i4 %p_076_0_i_i, -8" [src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 30 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln849)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.35ns)   --->   "%select_ln1371 = select i1 %icmp_ln851, i4 0, i4 %p_076_0_i_i" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 31 'select' 'select_ln1371' <Predicate = (!icmp_ln849)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.35ns)   --->   "%select_ln1371_1 = select i1 %icmp_ln851, i4 %c6_V, i4 %p_062_0_i_i" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 32 'select' 'select_ln1371_1' <Predicate = (!icmp_ln849)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %select_ln1371_1, i32 2)" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 33 'bitselect' 'tmp' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1371 = trunc i4 %select_ln1371_1 to i2" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 34 'trunc' 'trunc_ln1371' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln1371, i1 %tmp)" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 35 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i5 %tmp_7 to i64" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 36 'zext' 'zext_ln321' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr [16 x i128]* %local_C_V, i64 0, i64 %zext_ln321" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 37 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.15ns)   --->   "%out_data_V = load i128* %local_C_V_addr, align 16" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 38 'load' 'out_data_V' <Predicate = (!icmp_ln849)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (0.33ns)   --->   "%c7_V = add i4 %select_ln1371, 1" [src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 39 'add' 'c7_V' <Predicate = (!icmp_ln849)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.27>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 40 'speclooptripcount' 'empty_90' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 41 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:852->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 42 'specpipeline' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.45ns)   --->   "%tmp_4 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_C_drain_local_in_V)" [src/kernel_kernel.cpp:857->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 43 'read' 'tmp_4' <Predicate = (!icmp_ln849)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_4 : Operation 44 [1/2] (1.15ns)   --->   "%out_data_V = load i128* %local_C_V_addr, align 16" [src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 44 'load' 'out_data_V' <Predicate = (!icmp_ln849)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%data_split_0_V = trunc i128 %out_data_V to i32" [src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 45 'trunc' 'data_split_0_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%data_split_1_V = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %out_data_V, i32 32, i32 63)" [src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 46 'partselect' 'data_split_1_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%data_split_2_V = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %out_data_V, i32 64, i32 95)" [src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 47 'partselect' 'data_split_2_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%data_split_3_V = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %out_data_V, i32 96, i32 127)" [src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 48 'partselect' 'data_split_3_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%data_split_0_V_2 = bitcast float %tmp_4 to i32" [src/kernel_kernel.cpp:866->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 49 'bitcast' 'data_split_0_V_2' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.65ns)   --->   "switch i2 %trunc_ln1371, label %branch3 [
    i2 0, label %hls_label_20_end
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [src/kernel_kernel.cpp:867->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 50 'switch' <Predicate = (!icmp_ln849)> <Delay = 0.65>
ST_4 : Operation 51 [1/1] (0.60ns)   --->   "br label %hls_label_20_end" [src/kernel_kernel.cpp:867->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 51 'br' <Predicate = (!icmp_ln849 & trunc_ln1371 == 2)> <Delay = 0.60>
ST_4 : Operation 52 [1/1] (0.60ns)   --->   "br label %hls_label_20_end" [src/kernel_kernel.cpp:867->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 52 'br' <Predicate = (!icmp_ln849 & trunc_ln1371 == 1)> <Delay = 0.60>
ST_4 : Operation 53 [1/1] (0.60ns)   --->   "br label %hls_label_20_end" [src/kernel_kernel.cpp:867->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 53 'br' <Predicate = (!icmp_ln849 & trunc_ln1371 == 3)> <Delay = 0.60>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%v1_V = phi i32 [ %data_split_0_V_2, %branch3 ], [ %data_split_3_V, %branch2 ], [ %data_split_3_V, %branch1 ], [ %data_split_3_V, %hls_label_20_begin ]"   --->   Operation 54 'phi' 'v1_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%v2_V_6 = phi i32 [ %data_split_2_V, %branch3 ], [ %data_split_0_V_2, %branch2 ], [ %data_split_2_V, %branch1 ], [ %data_split_2_V, %hls_label_20_begin ]"   --->   Operation 55 'phi' 'v2_V_6' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%v2_V_5 = phi i32 [ %data_split_1_V, %branch3 ], [ %data_split_1_V, %branch2 ], [ %data_split_0_V_2, %branch1 ], [ %data_split_1_V, %hls_label_20_begin ]"   --->   Operation 56 'phi' 'v2_V_5' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%v2_V = phi i32 [ %data_split_0_V, %branch3 ], [ %data_split_0_V, %branch2 ], [ %data_split_0_V, %branch1 ], [ %data_split_0_V_2, %hls_label_20_begin ]"   --->   Operation 57 'phi' 'v2_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %v1_V, i32 %v2_V_6, i32 %v2_V_5, i32 %v2_V)" [src/kernel_kernel.cpp:868->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 58 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.15ns)   --->   "store i128 %p_Result_s, i128* %local_C_V_addr, align 16" [src/kernel_kernel.cpp:868->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 59 'store' <Predicate = (!icmp_ln849)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_5)" [src/kernel_kernel.cpp:870->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 60 'specregionend' 'empty' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028]   --->   Operation 61 'br' <Predicate = (!icmp_ln849)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.60>
ST_5 : Operation 62 [1/1] (0.60ns)   --->   "br label %.preheader.i4.i.0" [src/kernel_kernel.cpp:927->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.60>

State 6 <SV = 4> <Delay = 2.19>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i5 [ %add_ln927, %hls_label_24 ], [ 0, %.preheader.i4.i.0.preheader ]" [src/kernel_kernel.cpp:927->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 63 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_064_0_i_i_0 = phi i4 [ %select_ln544_2, %hls_label_24 ], [ 0, %.preheader.i4.i.0.preheader ]" [src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 64 'phi' 'p_064_0_i_i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%p_054_0_i_i_0 = phi i2 [ %add_ln700_3, %hls_label_24 ], [ 0, %.preheader.i4.i.0.preheader ]" [src/kernel_kernel.cpp:929->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 65 'phi' 'p_054_0_i_i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.63ns)   --->   "%icmp_ln927 = icmp eq i5 %indvar_flatten6, -16" [src/kernel_kernel.cpp:927->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 66 'icmp' 'icmp_ln927' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.34ns)   --->   "%add_ln927 = add i5 %indvar_flatten6, 1" [src/kernel_kernel.cpp:927->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 67 'add' 'add_ln927' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln927, label %.preheader.i.loopexit, label %hls_label_24" [src/kernel_kernel.cpp:927->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.33ns)   --->   "%add_ln700 = add i4 %p_064_0_i_i_0, 1" [src/kernel_kernel.cpp:927->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 69 'add' 'add_ln700' <Predicate = (!icmp_ln927)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.34ns)   --->   "%icmp_ln929 = icmp eq i2 %p_054_0_i_i_0, -2" [src/kernel_kernel.cpp:929->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 70 'icmp' 'icmp_ln929' <Predicate = (!icmp_ln927)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.27ns)   --->   "%select_ln544 = select i1 %icmp_ln929, i2 0, i2 %p_054_0_i_i_0" [src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 71 'select' 'select_ln544' <Predicate = (!icmp_ln927)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.35ns)   --->   "%select_ln544_2 = select i1 %icmp_ln929, i4 %add_ln700, i4 %p_064_0_i_i_0" [src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 72 'select' 'select_ln544_2' <Predicate = (!icmp_ln927)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln544_2, i1 false)" [src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 73 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln927)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln929 = zext i5 %tmp_8 to i6" [src/kernel_kernel.cpp:929->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 74 'zext' 'zext_ln929' <Predicate = (!icmp_ln927)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i2 %select_ln544 to i6" [src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 75 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln927)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.34ns)   --->   "%add_ln321 = add i6 %zext_ln321_1, %zext_ln929" [src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 76 'add' 'add_ln321' <Predicate = (!icmp_ln927)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i6 %add_ln321 to i64" [src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 77 'zext' 'zext_ln321_2' <Predicate = (!icmp_ln927)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%local_C_V_addr_1 = getelementptr [16 x i128]* %local_C_V, i64 0, i64 %zext_ln321_2" [src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 78 'getelementptr' 'local_C_V_addr_1' <Predicate = (!icmp_ln927)> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (1.15ns)   --->   "%tmp_V = load i128* %local_C_V_addr_1, align 16" [src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 79 'load' 'tmp_V' <Predicate = (!icmp_ln927)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_6 : Operation 80 [1/1] (0.23ns)   --->   "%add_ln700_3 = add i2 %select_ln544, 1" [src/kernel_kernel.cpp:929->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 80 'add' 'add_ln700_3' <Predicate = (!icmp_ln927)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 2.61>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 81 'speclooptripcount' 'empty_91' <Predicate = (!icmp_ln927)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [src/kernel_kernel.cpp:929->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 82 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln927)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:930->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 83 'specpipeline' <Predicate = (!icmp_ln927)> <Delay = 0.00>
ST_7 : Operation 84 [1/2] (1.15ns)   --->   "%tmp_V = load i128* %local_C_V_addr_1, align 16" [src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 84 'load' 'tmp_V' <Predicate = (!icmp_ln927)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_7 : Operation 85 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_C_drain_out_V_V, i128 %tmp_V)" [src/kernel_kernel.cpp:936->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 85 'write' <Predicate = (!icmp_ln927)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_6)" [src/kernel_kernel.cpp:938->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 86 'specregionend' 'empty_92' <Predicate = (!icmp_ln927)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader.i4.i.0" [src/kernel_kernel.cpp:929->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028]   --->   Operation 87 'br' <Predicate = (!icmp_ln927)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader.i"   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028) with incoming values : ('add_ln1000', src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028) [11]  (0.603 ns)

 <State 2>: 0.759ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1000', src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028) [12]  (0.637 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 2.17ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('c7.V', src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) [21]  (0 ns)
	'icmp' operation ('icmp_ln851', src/kernel_kernel.cpp:851->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) [28]  (0.656 ns)
	'select' operation ('select_ln1371_1', src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) [30]  (0.351 ns)
	'getelementptr' operation ('local_C_V_addr', src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) [38]  (0 ns)
	'load' operation ('out_data.V', src/kernel_kernel.cpp:859->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) on array 'local_C.V', src/kernel_kernel.cpp:996->src/kernel_kernel.cpp:1028 [39]  (1.16 ns)

 <State 4>: 3.27ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_local_in_V' (src/kernel_kernel.cpp:857->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) [35]  (1.46 ns)
	multiplexor before 'phi' operation ('data_split[0].V') with incoming values : ('data_split[0].V', src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) ('data_split[0].V', src/kernel_kernel.cpp:866->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) [56]  (0.656 ns)
	'phi' operation ('data_split[0].V') with incoming values : ('data_split[0].V', src/kernel_kernel.cpp:862->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) ('data_split[0].V', src/kernel_kernel.cpp:866->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) [56]  (0 ns)
	'store' operation ('store_ln868', src/kernel_kernel.cpp:868->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028) of variable '__Result__', src/kernel_kernel.cpp:868->src/kernel_kernel.cpp:1009->src/kernel_kernel.cpp:1028 on array 'local_C.V', src/kernel_kernel.cpp:996->src/kernel_kernel.cpp:1028 [58]  (1.16 ns)

 <State 5>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6', src/kernel_kernel.cpp:927->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) with incoming values : ('add_ln927', src/kernel_kernel.cpp:927->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) [65]  (0.603 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	'phi' operation ('p_054_0_i_i_0', src/kernel_kernel.cpp:929->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) with incoming values : ('add_ln700_3', src/kernel_kernel.cpp:929->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) [67]  (0 ns)
	'icmp' operation ('icmp_ln929', src/kernel_kernel.cpp:929->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) [74]  (0.343 ns)
	'select' operation ('select_ln544_2', src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) [76]  (0.351 ns)
	'add' operation ('add_ln321', src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) [82]  (0.341 ns)
	'getelementptr' operation ('local_C_V_addr_1', src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) [84]  (0 ns)
	'load' operation ('tmp.V', src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) on array 'local_C.V', src/kernel_kernel.cpp:996->src/kernel_kernel.cpp:1028 [85]  (1.16 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	'load' operation ('tmp.V', src/kernel_kernel.cpp:934->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) on array 'local_C.V', src/kernel_kernel.cpp:996->src/kernel_kernel.cpp:1028 [85]  (1.16 ns)
	fifo write on port 'fifo_C_drain_out_V_V' (src/kernel_kernel.cpp:936->src/kernel_kernel.cpp:1017->src/kernel_kernel.cpp:1028) [86]  (1.46 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
