.comment arachne-pnr 0.1+ (git sha1 ebe5a35, x86_64-w64-mingw32-g++ 5.3.0 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000100000000000000
000000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000010000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
001000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
100010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 17 0
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 0
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000001011000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000000010000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000000
000000000001000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 1
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 5 1
000000000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000111100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000110000000
000000001000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
.ramb_tile 8 1
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000100000000000000000000000000000
000100000000010000000000000000000000000000
.logic_tile 9 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000100000
111100000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000100000
010000000000000011000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000001110011100000000000000000000000000000000000
000000000001100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000011101000000000000000000100000000
000000001000000000000000001001000000000010000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000100000000000000000010110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
101000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000010000110000000
000000000000000000000000000001000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 1
000000001010000001000000011000000000000000000100000000
000000000000000000000010111001000000000010000000100000
111000000000000000000000000000000000000000000100000010
000000000000000000000010110001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000100
000000000000000111000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 16 1
000000000000100000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000100
000000000000000000000011100101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 17 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000111101000000000000000000100000000
000000000000000000000011001001000000000010000000100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000000011000000000000000000100000000
000000000000000000000011111011000000000010000000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 1
000000000000000000000000000000000000000000000100000000
000000000000000000000010011001000000000010000000000010
111000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
010000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000100000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110101000000000000000000100000010
000000000000100000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 1
000000000000100111100111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
010010100000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000101000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000100000000
000100000000000000000000000011000000000010000000000000
.logic_tile 21 1
000000000000000001000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 22 1
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
110100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000011100000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000001001000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000100000010
110000000000000000000100000001000000000010000000000000
000000000000000000000000010000000000000000000101000000
000000000000000000000010110001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000100000000010011101000000000010000000000001
000000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 1
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 1
000000000000000001000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
010010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
011000000000001000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000010
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 1
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000010
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100010
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000001
000000000000000000000000001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
110000000000000000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000000000000000000000000000000000100000000
000000000000000000000010001011000000000010000000000000
111000000000000000000011000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 5 2
000000000000000000000000010000000000000000000000000000
000000000000000011000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000001
000000000000000000010000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 2
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000100000000000000101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111100000000000000000000001000000000000000000101000000
000100000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
111100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 2
000000000000000000000000010000000000000000000101000000
000000000000010000000011101101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000000000011000000000010000000000010
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000011001000000000000000000100000000
000000001100000000000100001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
.logic_tile 13 2
000000000000001000000111101000000000000000000100000000
000000000000001111000011111101000000000010000000000000
111000000000000101000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000100
010000000000000000000000000000000000000000000100100000
000100000000000000000000001001000000000010000000000000
000000000000000001000011001000000000000000000100000000
000000000000000000000011011101000000000010000000000000
000000100000000000000000001000000000000000000100000000
000001000000000000000000000101000000000010000000100000
000010100000010000000000001000000000000000000100000000
000000001010000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000100000010
000000001000000000010000000001000000000010000000000000
000000000000001000000000000000000000000000000100000100
000000000000001001000000001001000000000010000000000000
.logic_tile 14 2
000000000000000111000000001000000000000000000100000000
000000000001000000000000000011000000000010000000000100
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000110000000
110000000000100000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000010000001000010100000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001100010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 2
000000000000000000000000000000000000000010000000000010
000000000000001001000000000001000000000000000000000000
011010100000001000000000001000000000000000000101000100
000001000000000001000000000011000000000010000001000000
110000000000000000000000001000000000000000000101000101
000000000000000000000000000001000000000010000000000000
000000000000100000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100100
000000000000000000000000001101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000110100010
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 2
000000000000000111100111100000000000000000000100000001
000000000000000001000000000101000000000010000000000000
111000000000000000000000000000000000000000000100000001
000000001000000000000000000001000000000010000000000000
010000000000000011010000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000010100000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001111000000000010000000000010
000000000000000000000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
.logic_tile 17 2
000000000000000001000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100001111000000000010000000000001
000000000000100000000000000000000000000000000000000000
000001001100010000000000000000000000000000000000000000
.logic_tile 18 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 2
000000000000000000000010001000000000000000000100000000
000000000000001001000000001101000000000010000001000000
111010100000000000000000000000000000000000000100000000
000000000000001011000000001001000000000010000001000000
110000000000000000000000001000000000000000000100100000
110000000000000000000011010011000000000010000000000000
000000000001010000000111100000000000000000000100100000
000100000000100000000100001101000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000001000000001000000000000000000000000000000100000000
000000000000001011000000001111000000000010000000000010
000000000000000000000010000000000000000000000100000000
000000000000000000000110010001000000000010000010000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 20 2
000000000000000000000000000000000000000000000110000000
000000000000000000000010011011000000000010000000000000
111010000000000000000011000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000001110000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100001011000001000000001000000000000000000100100000
000100000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000011000000000000000000100000010
000000100000000000000011011111000000000010000000000000
.logic_tile 21 2
000000000000100000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 2
000000000100000000000000001000000000000000000100000000
000000000000000000010000000011000000000010000000100000
111000000000000000000000001000000000000000000100000100
000000000000000000000000001111000000000010000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000101100111000000000000000000000000000000
000110100000000000110000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011011011000000000010000000000000
.logic_tile 23 2
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011110111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000100000000111000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010101000010000000000000000000000000000000000000000
.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 2
000000000000000000000110100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000000010000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 2
000000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
111000000000000101100000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 2
000000000000010001000010010011100000000000001000000000
000000000100001001000011000000000000000000000000001000
111000000000000000000000000101100000000000001000000000
000000000000000000000000000000001010000000000000000000
010000000000000000000000000000000001000000001000000000
010000000000001001000000000000001101000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000100001000000000101100000000000001000000000
000001000001010000100010010000001000000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 29 2
000000000000000000000000011101011011000010000000000000
000000000000001001000010001111101011000000000000100000
111000000000000000000110000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110110000000000000000000011011101010001100000100000000
010000000000000000000010001001111000101101010000000000
001000000000001000000110000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000010011001111010001100000100000000
000000000000000000000111011001101000101101010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110101001011010001100000100000000
000000000000000000000000001101111101101101010000000000
.logic_tile 30 2
000000000000000000000110000001011011000010000000000000
000000000000000000000010000101101001000000000000000100
111000000000001000000000011001001010001100000100000000
000000000000000001000010001111101101101101010000000000
010000000000000001100110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000110011101011110001100000100000001
000000000000000001000010001111011101101101010000000000
000000000000000000000111001101111010001100000100000000
000000000000000000000100001011101111101101010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111001001011010001100000100000000
000000000000000000000100001011111111101101010000000000
000000000000000000000010011001111010001100000100000000
000000000000000000000011001111011101101101010000000000
.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 3
000000000000100000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111010000000000111000000001000000000000000000101000000
000001000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 3
000000000000001000000000000000000000000000000101000010
000000000000000001000000000101000000000010000001000000
011000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000110
000000000000000000000000000001000000000010000000000100
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000000000010000001000000000000000000100000000
000000000000000000000011000011000000000010000001000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010100000000000000000000100100000
000000000000001001000100001001000000000010000000000000
000000000000000001100000000000000000000000000100000001
000000000000000000100000001011000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 3
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000001000000000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000110000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 3
000000000000010011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000001000000000000000000100100000
000010100000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000001001000000000111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000010000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 3
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000100000000
000000000000000000000010111001000000000010000000000100
010000000000000000000000000000000000000000000100000000
000000000000000101000000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000101000000000011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000010000111000000000101000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000001
.logic_tile 10 3
000000000000001111100111010001111000001001000000000000
000000000000001111000110001001011110000101000010000000
001000000000000001100011110000000000000000000000000000
000000000011000000000010100000000000000000000000000000
010000000010000111100000000000000000000000000100000000
100000000000000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000000000000000000000111100000000000000000000100000100
000000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000110000001000000001000000000000000000100000000
000000000000000000100000001001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000000000000001000000000000000000101000000
110000000000000000000000000001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110101000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000101000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000011000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001010111000000000101000000000010000001000000
000000000001010000000000000000000000000000000100000100
000000000000100000000000001111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000010010110011000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000010000001001000000000010000000000000
.logic_tile 13 3
000000000000001011000000001000000000000000000100000001
000000000000001111100000000011000000000010000000000000
111000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
010000000000000000000000001000000000000000000100000000
000100000000001011000000001011000000000010000000000100
000010000000000111100000000000000000000000000100000000
000001000000000000100010000001000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000001011000010011101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000000001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 14 3
000000000001000111100111100000000000000000000000000000
000000000000100000100100000000000000000000000000000000
001000000000001000000000000000000000000000000100000000
000000001001010101000000000111000000000010000000000100
010000000000000000000000001000000000000000000101000000
100000001110000000000000000001000000000010000000000000
000000000001000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000001000000110000000000000000000000100000000
000000000000001001000100001111000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000010000000001000000000010000000000000
.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000001101100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
010000000000000011000111100000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000000000000000000000011101000001000010100000000100
000000000000000000000010101101001100000010010000000000
000000100000000000000000001001101111101000000000000100
000001000000000000000000000001011110011000000000000000
000000000000000111000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011100011000000000010000000000000
000000000000000111000000000000000000000000000100000000
000100000000000000000000001101000000000010000000000000
.logic_tile 16 3
000000000000001000000011100000000000000000000100100000
000000001100001111000010010011000000000010000000000000
111000000000001000000000000000000000000000000100000000
000000000000001011000000001001000000000010000000000100
010000000000000000000000001000000000000000000100000000
010000000000000000000000001111000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000100000000
000000000001000011000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000100000000000000000111010000000000000000000000000000
000100000000000000000010010000000000000000000000000000
.logic_tile 17 3
000001000000000000000011010000000000000000000100000000
000000100000000000000011111001000000000010000000000000
111000000000000001000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000100000111100000000000000000000000000100000000
000000000000000000100000001001000000000010000000000100
000001000000000000000000001000000000000000000100000000
000010000000000000000000000101000000000010000000000100
000001000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 18 3
000000000000000111000000001101111100010100000010000000
000000000000000111100010111101111000100100000000000000
001000001010000001000010001000000000000000000101000000
000000000000000000100100000101000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111100110011000000000000000000101000000
000000000000001101000010000001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000000000010001000000000000000000100000010
000010101100000000000100001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 19 3
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000100000000
000000000001110000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 3
000000000100000111100000000000000000000000000000000000
000000001110000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000110000000
000001000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.logic_tile 21 3
000010100000000001000000000000000000000000000100000000
000001000000000000100000000101000000000010000001000000
111000001010000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
010000000000000101000110001000000000000000000100000000
000000001110000101100100001101000000000010000001000000
000000100000000000000110000000000000000000000100000000
000001000100100000000100000101000000000010000000000001
000010000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001111000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 3
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000011000000000000000000100000010
000000000000000000000011010101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000001001000000000010000000000000
000010100100000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 23 3
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
111100000000000000000000011000000000000000000100000000
000100000000000000000010100101000000000010000000100000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000001001110000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110101000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 3
000000000100000000000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000011101101000000000010000000000100
000000000000000011100000000000000000000000000100000000
000000000110000000000000000001000000000010000001000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000100000000000000000000011000000000010000000000000
.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 3
000000000000000011000000000000000000000000000100000000
000000000000000000000011011101000000000010000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 3
000000000000000101000000000001101100101000000001000000
000000000000000000000000000101111100011000000000000000
001000000000000101100110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000111000000000101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 28 3
000000000000000000000000000111000000000000001000000000
000000001100000000000000000000000000000000000000001000
111000000000000001100000000000000001000000001000000000
000000000000000000000010100000001101000000000000000000
110000000000000000000000000000000001000000001000000000
010000000000000011000000000000001110000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000101000000010000000001000000001000000000
000000000000000000000011000000001100000000000000000000
000100000000000000000010100000001000111100000000000000
000000000000000101000000000000000000111100000000000000
000000000000000000000000001001111111010000000000000010
000000000000000101000000000101011001000000000000000000
000000001100000101000000000000000000000000000100100000
000010000000000000000011000101000000000010000000000000
.logic_tile 29 3
000000000000001000000110000000000000000000000000000000
000000000000001111000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000011100001001101100000000000000010
110000000000000000100000000001101110000000000000000000
000000000000000011100110000101100000000001000000000000
000000000000000000000011110111000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000001101001001001100000100100000
000000000000000000010000001101011111101101010000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000001001011011001100000100000000
000000000000000000000010001101111111101101010000000000
.logic_tile 30 3
000000000000000000000011111101111101100000000000000000
000000000000000000000010001101001101000000000000000000
111000000000000101100110101001011110000010000000000000
000000000000000000000011100001111101000000000000000000
110000000000000000000011110111101011001100000100000000
010000000000000000000010001101111001101101010000000000
000000000000001001100110100001001111001100000100000000
000000000000000001000011101001111011101101010000000000
000000000000000000000110010001111011001100000100000000
000000000000000000000011001101101001101101010000000000
000000000000000001100000010111011011001100000100000000
000000000000000000000010001001101011101101010000000000
000000000000000000000110000101111111001100000100000000
000000000000000000000000001101011001101101010000000000
000000000000000000000110010101111111001100000100000000
000000000000000000000010001001011011101101010000000010
.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000111000010
000000000000000000000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000001000000000000000000100000000
000100000000000101000000001011000000000010000010000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001111000000000010000001000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010101001000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100
.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110001000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000001011000000000010000000000000
000000000000001000000011101000000000000000000100000100
000000000000000011000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000001110000000000000000101000000000010000000000000
.logic_tile 5 4
000010000000001000000000000000000000000000000000000000
000001100000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010001000000000000000111000000000000000000000100000000
110010100000000000000100000001000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000001111000000000000000000000000000000000000000
000000000001101001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 4
000000000100000000000000000000000000000000000100000010
000000000000000000000010000011000000000010000000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000100000001000000000001000000000000000000100000010
010001001010010011000000000001000000000010000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000001
000000000000001000000000010000000000000000000100000100
000000000000010011000011001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000000001000000000111000000000010000000000010
.logic_tile 7 4
000000000000000000000000000000000000000000000100000001
000000000000000000000011011001000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000110000000
000001000000000000000000001011000000000010000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000001000000011000000000000000000110000000
000001000000000000000011001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.ramt_tile 8 4
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 4
000000000000100000000000000000000000000000000100000000
000000000000010000000010010011000000000010000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
110000000000000000000011010011000000000010000000000001
000100000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000101000000
000000000000001111000000001001000000000010000000000000
000000000001000000000000000000000000000000000110000000
000000000010001001000000001101000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 4
000000000100000011100000001000000000000000000100000000
000010001100000000000000001101000000000010000000000000
111100000000000000000000000000000000000000000100000000
000000000010000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001110000000010000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 11 4
000000000000001111100110000101111001101100010010000000
000000000000000011100011000001101100101100100000000000
001000000000000111100110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000001110000001100000001001011111101000000000000100
100000000000000000100000001011101010011000000000000000
000101000000000111100000011000000000000000000100000000
000110100000000000000010001001000000000010000000000000
001000001000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000001000000000010000000000000000000100000001
000000000010000011000011010001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000000010000000000001001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
.logic_tile 12 4
000001100010000111100000000001011001010100000000000000
000001100000000000100000001101001000100100000000000001
111000000001010011100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000010000000111101000000000000000000100000000
110000000000000000000000000011000000000010000001000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000100000000000111000111101000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000001000000000000000000000000000000000100100000
000000001000000001000010010011000000000010000000000000
000000000010000000000010001000000000000000000101000000
000000000000000000000100001011000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 13 4
000000000000011011000011001101111001101000000000000010
000000000000000111000000001001011100011000000000000000
001000000000000000000111110000000000000000000100000010
000000000000000000000110001101000000000010000000000000
010000000000000000000010110000000000000000000100000000
100000000000000000000011011101000000000010000000000001
000000000000001000000010100000000000000000000110000000
000000000000000001000010000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000010000011000000001001000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 14 4
000000001000000000000011101000000000000000000100000000
000000000000000001000000000001000000000010000000000000
111000000000000000000000011000000000000000000100000000
000000000000001011000010011101000000000010000000100000
010000000000001000000000001000000000000000000100000100
000000000000001011000000001011000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000010111001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000001000000100000000000000101000000000010000000000000
.logic_tile 15 4
000000000000000000000011001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
111000000000000011100010101000000000000000000100000010
000100000000000000000011000001000000000010000000000000
010000000000000000000000001000000000000000000100000000
000100000000000000000000001001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000001000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000011000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
.logic_tile 16 4
000000000000000111000000001000000000000000000100000000
000000001100000000100000000001000000000010000000100000
111000000000000000010000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010001000000000000000000001000000000000000000100000010
000010000000000000000010100101000000000010000000000000
000000001110000011100010000000000000000000000101000000
000000000000000000000100000001000000000010000000000000
000010100000000000000000001000000000000000000100100000
000001000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000100000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001101000000000010000000000000
.logic_tile 17 4
000000000000001001000000000000000000000000000100000010
000001000000001111000000000001000000000010000000000000
111000000000000000000000000000000000000000000100000010
000000001110000000000000000101000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 18 4
000000000000000000000110000000000000000000000000000000
000000001100000001000100000000000000000000000000000000
111000000000000001000000001000000000000000000100000000
000000000000000000100000000001000000000010000000000100
010010000001011000000000000000000000000000000100000000
000000000000000011000000000001000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000001110000000000010001000000000000000000100000000
000000000000000000000100000101000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000000000010000000000111000000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 19 4
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000001111000000000000000000000000000100000010
000000000000001101000000001001000000000010000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000000000000
000000000000000000000110110000000000000000000100000010
000000000000000000000010101011000000000010000000000000
000000000000000000000111001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000000111000000000010000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000100000000001000000000010000000000001
.logic_tile 20 4
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000111110000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010011000000000000000000001000000000000000000100000010
100001100000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000010000000000000001000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000000000001011000000000010000001000000
000000000000100000000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000111000000000010000000000000
.logic_tile 21 4
000000000000000001000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000
111010000000000000000000001000000000000000000100000000
000010000000000000000000000111000000000010000000000000
110001000000000000000000001000000000000000000100000000
010010100000000000000000001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000010011010000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000011001000000000000000000100000100
010000000000000000000000000101000000000010000000000000
010010100000000000000011100000000000000000000100000000
110000001110000000000000000011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011010000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000010000000000000000000000000000000000
000000000110000000000111101000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 23 4
000000000000000011000110111000000000000000000100000010
000000000000000000100010101001000000000010000000000000
111000000000000000000000010000000000000000000100000000
000010000000000000000010100001000000000010000000000001
010000000000001000000000000000000000000000000100000100
000000000000001101000000001011000000000010000000000000
000000000000000000000010100000000000000000000100000000
000000001110000000000100000101000000000010000000100000
001000001010000101100000011000000000000000000100000010
000000000000000000000010101101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
.logic_tile 24 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000001010000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
010011000000000000000010000000000000000000000100000000
110011000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 4
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000001000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 4
000000000000000000000000000000000000000000000101000000
000000000000000000000011100101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 4
000000000000000000000010000011100000000000001000000000
000000000000001001000000000000100000000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
010000000000000000000111100000000000000000001000000000
110000000000000000000000000000001110000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000001011010000000000101110000000000000000000
000000000000000000000000000111001000100011110000000011
000000000000000000000000001111101000000011110000000100
000000000000000101100110110111000000000000000000000000
000000000000000000000011001111101001000000010000000000
000010100000000101100110101000000000000010000000000000
000001000000000000000010001111000000000000000000000010
000000000000001000000011101000000000000000000100100000
000000000000000101000100000101000000000010000000000000
.logic_tile 29 4
000000000000000000000000001000000000000010000000100000
000000000010000000000000001101000000000000000000000000
000000000000000001000000000000000000000010000000000010
000000000000000000100000000011000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101011011100000100000000000000
000000000000000000000100000001111100000000000000000000
000010000000000001000000001000000000000010000000000000
000000000000000000100011001011000000000000000010000000
000010100000000000000000000000000000000010000000000000
000000000000000000000011001111000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000100000
.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 4
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000001011000000000001000000000000
000000000000000000010000000001000000000000000000100000
000000000000000000000000001000000000000010000000000010
000000000000000000000000001101000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 4
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000011010010100000000
000000000000000000000000000000001000100101100000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 2 5
000001000000000000000000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
111000000010000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000001
010000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000100000100
000000000000000000000011101101000000000010000000000000
000100000001010000000000000000000000000000000100000000
000000000000100000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 5
000000000000001000000000001000000000000000000100000010
000000000000000011000011101001000000000010000000000000
111000000000001000000000000000000000000000000100000010
000000000000001011000011100011000000000010000000000000
010000000000000000000111001000000000000000000110000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000000000000000011100000000000000000000000000100000000
000000001110000000000000000001000000000010000000000000
000000100000000001000011100000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 5 5
000000000000000001000000000000000000000000000000000000
000000000100000000000010010000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000100
010000000000000000000000001011000000000010000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 5
000010000000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000011100000001000000000000000000100000000
000001000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 5
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000101100000011000000000000000000100000000
000000000000010000000011011111000000000010000001000000
010000000000000101100011000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000110000000
000001000001010000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000001110000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000011000001000000000010000000000001
.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
.logic_tile 9 5
000000000000000111100000000101101010001001000000000000
000000000000000000100011101011101001000101000000000001
001000000000101000000000000000000000000000000000000000
000000000000010011000011010000000000000000000000000000
010001000000000000000000011000000000000000000100000000
100010001110000111000011010001000000000010000000000000
000000000000000000000000010000000000000000000100100000
000000000000000000000010001101000000000010000000000000
000000000000000000000000011000000000000000000101000000
000000001000000000000010001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000000100000000000000010000000000000000000000100000010
000001000000000000000100000001000000000010000000000000
.logic_tile 10 5
000000000000001000000000001000000000000000000100000000
000000000000000011000000000111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000100000000
000000000000000000010000000101000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 11 5
000000000000001000000000001001111010001001000001000000
000000000000000101000011000101111010000101000000000000
001001000000000000000011100000000000000000000100000010
000000100000000000000000001011000000000010000000000000
010000000000000111000000010000000000000000000101000000
100000000000000000000011110001000000000010000000000000
000000000000010001100000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000010100000000000000011101000000000000000000100000000
000001001110000000000100000011000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000000000001111000000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000000000100
000000000000001000000000000000000000000000000100100000
000000000000000101000000001101000000000010000000000000
.logic_tile 12 5
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000011011011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 13 5
000000000000000001000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000001100011101101101011001001000000000000
000000000000000011000000001101101001000101000000000000
110100000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100010010001000010100000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000101001100000000011011000101100000000000010
000000000000100011000011101111001100111100000000000000
000100001000000000000000000001111010111000000000000000
000000000000000000000000000111001000111100000000000000
000100000000001000000110100000000000000000000100000000
000000000000000011000100001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000001001000000000010000000000001
.logic_tile 14 5
000000000000000000000111100101001110001001000000000010
000000000000000000000110011101111110001010000000000000
001010000000000000000010101000000000000000000100000100
000001000000000000000010101001000000000010000000000000
011001000001010000000110011000000000000000000100000000
100000100000000101000011011001000000000010000000000000
000010100000000000000111100000000000000000000100000000
000000000000000000000011111001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000000000010000001000000000000000000100000000
000000000000000000000000001101000000000010000000000100
000000000000000001000000001000000000000000000100000010
000000000000000000000010001101000000000010000000000000
000000000000000000010000000000000000000000000100000001
000000000000000000000000000101000000000010000000000000
.logic_tile 15 5
000000000000000001000000010101101011101000000000000001
000010000000000000000010101001011010011000000000000000
111010100000000011100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000011100011000000000010000000000001
000000000000000111000000000000000000000000000100000000
000000000000000011000000000001000000000010000000000100
000000000000001000000000000000000000000000000100000000
000000000000010111000011101111000000000010000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 16 5
000010001110000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
111000000000001111100000000000000000000000000101000000
000000000110000101100000001101000000000010000000000000
010000000000000000000011010000000000000000000100000001
000000000000000000000011011101000000000010000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000001000000000000000001000000000000000000100000000
000000100000000000000000001111000000000010000001000000
000000000010000000000000000000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000010100101000000000010000000000000
000000000000000000000010011000000000000000000110000000
000000000000000000000010111111000000000010000000000000
.logic_tile 17 5
000000000000001000000010000000000000000000000100000000
000000000000000011000100000001000000000010000000000001
111000000000000000000000001000000000000000000101000000
000000000000000000000011000101000000000010000000000000
010000000000010000000000001000000000000000000100100000
000100000000000000000000001011000000000010000000000000
000000000000000000000000010000000000000000000100100000
000000000100000111000011011001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000100000100000000000001000000000000000000100000001
000000000000010000000000001001000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000001101000000000010000001000000
.logic_tile 18 5
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
010100000001000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000001000000001000000000000000000100000000
000000000010000000100000000011000000000010000000000010
000010100000000000000000001000000000000000000100000010
000001000000000000000000000101000000000010000000000000
000100000001000111100000000000000000000000000100000100
000100000000000000000000001111000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011010001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 5
000000000000000001000011100000000000000000000000000000
000000001000000000100010000000000000000000000000000000
111000000000000111000011100001111011001001000000000010
000000000000000000000010100001111001001010000000000000
011010000000000000000011000101111001000110000000000000
010000000000000000000010100011001011001010000000000100
000000000000001111000111000101011010001001000000000000
000000001110001101000100001101101001000101000000000100
000000000000000000000111110000000000000000000100100000
000000000000001111000011110111000000000010000000000000
000000000001010000000000000000000000000000000100000000
000010000000100000000000001011000000000010000000000010
000000000000000001000000000000000000000000000100000100
000000000000000000000000001011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000111000000000111000000000010000000000100
.logic_tile 20 5
000010100000001000000011110000000000000000000000000000
000001001100000011000011000000000000000000000000000000
111110000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
010000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000001100000011100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 21 5
000000000000100111100000001000000000000000000100000001
000000001010000000100000000001000000000010000000000000
111001000000001000000010101000000000000000000100000000
000010000000001001000000001001000000000010000001000000
010000001111011000000011001000000000000000000100000000
000000000000100111000100001011000000000010000000000010
000000000010010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000000000000100000000000000000000000000000000110000000
000000000001010000000011000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000101000000
000000000000100000000000000001000000000010000000000000
.logic_tile 22 5
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000111000000001000000000000000000100100000
000010100000001001000000000001000000000010000000000000
010000000000000111100000001000000000000000000110000000
100000000000000000100000000001000000000010000000000000
000000000101000011000000001000000000000000000100000100
000000000000100001100000000101000000000010000000000000
000000101000000000000010000000000000000000000100100000
000001000000000000000000000101000000000010000000000000
000000000000100000000000000000000000000000000100000000
000100000000010000000000001011000000000010000000000001
000000100000100000000000001000000000000000000100000001
000000000001010000000000000101000000000010000000000000
000010000000010000000000000000000000000000000100000000
000000000000100000000000001001000000000010000000000000
.logic_tile 23 5
000000000010000001000000001000000000000000000100000000
000000000000000000000010010011000000000010000001000000
111000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000000000100000000010010001000000000010000000000000
.logic_tile 24 5
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100100000001000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 5
000000001110010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001100000000100011100000000000000000000000000000
000000000001010111000000000000000000000000000100000001
000000000000000111000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.logic_tile 27 5
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000001000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000100
.logic_tile 28 5
000000001110000011100000000000000000000000000101000000
000000001100000000000000000011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000100100000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 5
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000100000000
010000000001010000000000000101000000000010000001100000
.logic_tile 30 5
000000000001100000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000001000000000010
000000000010000000000000001011000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000101100000000000000000000000000100000000
000000000000000000000000000000000000000010000000000100
.logic_tile 31 5
000000000000000001100000001000000000000010000000000000
000000000000000000100000001011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010100111000000000000000000000000
000000000000000001100000001000000000000010000000000000
000000000000000000100000001111000000000000000000000000
000000000000000000000000001111111111010000000000000000
000000000000000000000000000111101111000000000000000000
000000000000000000000110110000000000000010000000000000
000000000000000000000010101111000000000000000000000000
000000000000000101100000010001101100000100000000000000
000000000000000000000010100001111101000000000000000000
000000000000000000000110100000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000001101100110111000000000000010000000000000
000000000000000101000010100011000000000000000000000000
.logic_tile 32 5
000000000110000101000110010001000000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000000000001000010000000001111000000000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000011110000001000110011000000000000
000100100000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100110100000000
000000000000000000000010010000001001110011000000000000
.io_tile 33 5
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 2 6
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000101000000
000001000000000000000000000111000000000010000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 6
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000100001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 6
000010000000000000000111001000000000000000000100000000
000001000000000000000000000111000000000010000000000000
111001000000000000000000001000000000000000000100000000
000011000000000101000000001101000000000010000010000000
010000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000010100000000000000000000100000000
000000000000000000000011000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000100000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010000000000001100000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
.logic_tile 5 6
000100000001000011100000011101001100101000000001000000
000100000000100000100011001101101001011000000000000000
001000000000000001000111101000000000000000000101000000
000000000000000000100100000001000000000010000000000000
010000000000001000000000010000000000000000000100000000
100000000000000101000010000011000000000010000000000000
000000000000000000000110001000000000000000000100000001
000000001010000000000000001001000000000010000000000000
000001000000000111000000010000000000000000000100100000
000000000000001111100011101011000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000000
.logic_tile 6 6
000010000000000011000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000001000000
010000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000001000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011001011000000000010000000000100
.logic_tile 7 6
000000000001001001000110001001101010011100100000000001
000000000000000111100000001001111000011100010000000000
001000000110000111000111100101100000000010100000000010
000000001000001001100111001001101101000010010000000000
010000000000000011100000011101101010101000000010000000
100000000000000000000011100001011111011000000000000000
000000000000000000000110001000000000000000000100000000
000000001110001011000000000001000000000010000000000000
000000000000000000000111101000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000111110000000000000000000100000000
000000000000000000000011000001000000000010000000000010
000000000000000000000111100000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000001100000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000011000000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 9 6
000000000000100000000000001001101110001001000000000010
000000000000011001000011101001011110001010000000000000
111000000000000111100000010000000000000000000000000000
000000001110000000100011110000000000000000000000000000
110000000001010000000000000000000000000000000110000000
010000000001110000000000000001000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000011110000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000010000011000000010000000000000000000100000001
000000000000000000000011101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 6
000000001000000000000000001111011001001001000000000100
000000000000000000000000001001011111000101000000000000
001000100000000001100111110000000000000000000000000000
000001001010000000000110000000000000000000000000000000
010000000000001000000110000001111001001001000000100000
100000000000001111000000001101011111000101000000000000
000100000000000000000010101000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000010000000001001010000001101000000000010000000000000
000000000011010000000111100000000000000000000100000000
000001000000100000010100000101000000000010000000000000
.logic_tile 11 6
000000000110001000000111001000000000000000000100000000
000000000000001011000111000001000000000010000000000000
111000000000001111000000001000000000000000000100000000
000000000000001111000000000011000000000010000010000000
010010101010000000000000000000000000000000000100000000
000000000100000000000011010001000000000010000000000001
000100100000110000000000000000000000000000000100000000
000000000000110000000000001001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000100101000000001000000000000000000100000100
000000000001010000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000100001110000000000000001111000000000010000000000000
000001001110000000000010100000000000000000000100000010
000000100000000000000000001101000000000010000000000000
.logic_tile 12 6
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000001100001111000111001101100001000001010000000010
000000000100000111000100000001001101000001100000000000
010000000000001000000000011001011101001001000001000000
100000000000000101000010110011011000000101000000000000
000000000000000001100111001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000001000000001101000000000010000000000000
000000000000001000000111100000000000000000000100000000
000010000000010001000100000101000000000010000000000000
000100000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 13 6
000000000000001011100000001011101101101000000000000010
000100000000011111000010001101001000011000000000000000
001000000000001000000111000011100001000010100000000010
000000000000100011000000001101001010000010010000000000
011011000000000000000010010000000000000000000100000000
100001001110000000000010001001000000000010000000000000
000000000001011000000110101000000000000000000100000000
000000000000100011000000001001000000000010000010000000
000000000000000111000000000000000000000000000100000000
000000000000000000100000001101000000000010000000000001
000000001100001001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000101010000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
.logic_tile 14 6
000000000000101001100110001001001101111000000000000010
000000000001000111000000000011001000111100000000000000
001100000000001001000110110001011001000110000000000000
000100001110001111100111101001011110001010000000000000
010100100000000000000111000000000000000000000100000000
100000000000000000000100000011000000000010000010000000
000000000000001111100000001000000000000000000100000000
000000000110011101100000000001000000000010000000000000
000000000000001111100000001000000000000000000100000000
000000000000001101100000000101000000000010000000100000
000000000000000000000000001000000000000000000100000100
000000000100001001010000001001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000010000000000001101000000000010000000000000
000100000000001000000000001000000000000000000110000000
000000001110000111000000000101000000000010000000000000
.logic_tile 15 6
000000000000000000000011001001011111111000000000000000
000000000000000000000100000001101010111100000000000100
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000001100000000000100000000000000000000000000000000
000010100000000011100000001000000000000000000100000000
000000000001010000000000000011000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000001110000000000000001111000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000010001000000000000000000100000010
000000000000000000000110000111000000000010000000000000
000110100000011011100000000000000000000000000000000000
000001001100101011100000000000000000000000000000000000
.logic_tile 16 6
000000001100000000000011100000000000000000000100000000
000000000000001001000100000001000000000010000001000000
001000100000000101000000001000000000000000000100000000
000000000000000111000000000001000000000010000000000100
010000000000000000000010100000000000000000000110000000
100000000000000000000000000011000000000010000000000000
000000000000100000000000000000000000000000000110000000
000100000100010000000000001001000000000010000000000000
000000000000001000000000000000000000000000000101000000
000000000000001101000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000100
000001000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000011110001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010111111000000000010000000000100
.logic_tile 17 6
000000000000010101100000011000000000000000000100000000
000000000000100000100011000001000000000010000001000000
111100000000001000000000000000000000000000000100000000
000100000000000011000000000001000000000010000001000000
010100000000000000000000001000000000000000000100000000
010000000000000111000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000100000000000000000101000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000011000000000000000000100000000
000001000000000000000011110011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000100000000000000000000000000000000100100000
000100000000010000000000001111000000000010000000000000
.logic_tile 18 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000110111011000000000001010000000000
110000000000000000000110110001001001000001100000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000000001010000101110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 19 6
000000000001010000000000001101100001000001010000000000
000000000000000000000000001101101111000001100001000000
001010100000001111000000001000000000000000000100000000
000001000010001111000000000001000000000010000000000000
010000000000000000000000000000000000000000000100000001
100000000000000001000000001111000000000010000000000000
000001000000000101000110010000000000000000000110000000
000010000110000000100010000101000000000010000000000000
000010000000000111000110101000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000001100000000000011101000000000000000000100000000
000000001010010000000000000101000000000010000000000000
000110100000000000000011100000000000000000000100000000
000101000000000000000100001011000000000010000000000000
.logic_tile 20 6
000000000100001011000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000100000000111000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
010000000000000000000000001000000000000000000100000100
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000010001010000000000000000001000000000010000000000000
000010000000000011000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000100000000000000000011000000000000000000100000000
000000000000000001000010111111000000000010000000100000
000000000000000000000000000000000000000000000101000000
000000000000010000000000000001000000000010000000000000
000000000001010000000000001000000000000000000110000000
000000000000100000000010011001000000000010000000000000
.logic_tile 21 6
000000000000010111000000010111011111000011010010000000
000000000000000111000011000001001000000011110000000000
111000100000001000000010011000000000000000000101000000
000000000000000111000111110101000000000010000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000001111000000000001000000000010000000000000
000000000000000000000000011000000000000000000110000000
000010000000000111000011111001000000000010000000000000
000000000000000001000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000000011000000000010000000000000
000010100000000000000000001000000000000000000101000000
000001001110000011000000001001000000000010000000000000
.logic_tile 22 6
000000000000000111100111101001101001000110000000000000
000000001110000011000100000101111101001010000000000000
001100000000100000000010100000000000000000000100000010
010000000000001001000000001101000000000010000000000000
010000000000000000010000001000000000000000000100000000
100000000000000000000011010001000000000010000000000100
000000000000000001100000001000000000000000000100000000
000000000000000000000010001101000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000001000000000000000000111000000000010000000000100
000000000000000000000000010000000000000000000100000000
000000000000000000000011111111000000000010000000000000
000001000000000101100000010000000000000000000100000010
000010000000000000000010100001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000010000000000000000000000001000000000010000010000000
.logic_tile 23 6
000000000000000000000010100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000010000000000000000000100000000
000100000000000000000011011001000000000010000000000000
011001000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000010000000001111000000000011000000000010000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000001001000000000010000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 6
000000000000001000000000000000000000000000000000000000
000000000000000111000011010000000000000000000000000000
111000000000001000000011101000000000000000000101000000
000000001010001111000000001001000000000010000000000000
010000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000001100000000000000001111000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000100001001000000000010000000000100
000000000000000000000000000000000000000000000100000100
000000000000000000010000001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000001000000000010010001000000000010000000000000
000010100000010000000000000000000000000000000100100000
000001000000000000000011001011000000000010000000000000
.ramt_tile 25 6
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 6
000000000000000011100000010000000000000000000100000000
000000000000000000000011111011000000000010000001000000
111000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000001101000000000010000000000000
000000000000100111000111010000000000000000000100000000
000000000001010000000011000111000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000001000000001011000000000010000001000000
000000000000000011100000001000000000000000000100000000
000000000000000000100000000011000000000010000001000000
000000000000000000000000000000000000000000000100100000
000000001000000000000000000001000000000010000000000000
.logic_tile 27 6
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010010000001110000000000001101101001101000000000000010
100001000001110000000000001011011001100100000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000001111000000000010000001000000
000010000000000000000000001000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110110000000000000000000100000000
000000000000000000000010101111000000000010000000000000
000000000000001000000110101000000000000000000100000100
000000000000000101000000000111000000000010000000000000
.logic_tile 28 6
000001000000011000000010000000000000000000000100000010
000000100110001111000000000111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000001010000000000001000000000000000000100000000
000000000000100000000000001101000000000010000000000000
000000000100000000000010000000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000001000000001000000000000000000000000000000100000000
000000100000000111000000000011000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000010
000000000000000101100000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 29 6
000000001100000000000111010001100000000000001000000000
000000000000000000010011010000100000000000000000001000
111000000000001001100110000000000000000000001000000000
000000000000000001000000000000001001000000000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000010
000000000001000111100000000000001000001100111100000100
000000000000000000000000000000001101110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001000110011000000000010
000000000000000000000000000000001001001100110100000010
000100000000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000000000000000001011010010100000101
110000000000000000000000000000001001100101100000000000
.logic_tile 30 6
000000000000000000000110110000000000000000000100000010
000000000000000000000010100101000000000010000000000000
111000000000001101100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000011100000000000000000000000000100000000
010000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001001000000000010000000000000
.logic_tile 31 6
000000000000000000000000000101100000000000001000000000
000000000000000101000000000000100000000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101000000000011000001000000001000000000
000000000000000000000010100000101111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000111100011000000000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000000000110110000000000000000001000000000
000000000000000000000010110000001011000000000000000000
.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
.io_tile 33 6
000010000000000010
000010110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000100100000000000001000000000000000000101000000
000000000001000000000000000001000000000010000000000000
111000000000000000000000000000000000000000000100000010
000000001000000111000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 3 7
000000000000010000000111001000000000000000000100000001
000000000000000111000100001001000000000010000000000000
111001000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000100000000101100000000000000000000000000100000000
000001000000000000000000001001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000010000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 7
000000000000000000000110100000000000000000000101000000
000000000000000000000011100011000000000010000000000000
001000000101010101000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010100000110000000000010100000000000000000000000000000
100100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000000001101000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000000001100000000000000001000000000000000000100000001
000000000000000000000000001101000000000010000000000000
.logic_tile 5 7
000000001010000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000000111000000000010000000000100
.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000101000000
000000001010100000000011000101000000000010000000000000
010000000110000000000000000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000001101000000000010000010000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
.logic_tile 7 7
000000000000001000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 7
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 7
000000001110000000000000010000000000000000000100000001
000000000000000111000011110001000000000010000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000010010011000000000010000000000000
110000000110000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000000011101001000000000010000000000001
000000000000000001000000001000000000000000000100000000
000000000000000001100000000011000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 7
000000000000000000000000001001101010101100010001000000
000010100000000000000000000001011110101100100000000000
001000000000000001100010101011000000000001010000000000
000000000000001011000000001001001011000001100000000000
010000000000000000000000001000000000000000000100000001
100000000000000000000011100101000000000010000000000000
000000100000000011100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000001000000010101000000000000000000100000100
000000000000000101000000001101000000000010000000000000
000000000001010001000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.logic_tile 11 7
000000000000000000000011110000000000000000000100000000
000000000000000001000011111001000000000010000000000000
001000000001000000000010101000000000000000000100000010
000000000000000000000110100101000000000010000000000000
010000000000000000000000001000000000000000000100000000
100000000000001101000000000101000000000010000001000000
000000000000000011000000000000000000000000000100000000
000000000000000101100000001001000000000010000000000000
000000000001000000000000001000000000000000000100000010
000000000000000000010000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000010000010000000000000001001000000000010000000000000
.logic_tile 12 7
000000000000000011000010001001011100001001000000000010
000000000000000111100011101001001000000101000000000000
111010100000000111000011110101011100101100010000000000
000000000000000000000011001001011010101100100000000000
110000000000000111100110111011011100101100010000000000
010000000000000111000010000011001000101100100000000000
000000000000000101100000001101000001000001010000000000
000000000000000111000000001001101100000001100000000100
000010001000000111100000011111101010111001000000000000
000001000000000000100011010101011000111010000000000000
000000100000000001000000001000000000000000000100000000
000000000000000011100010010001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000001000000000001000000000000000000100000000
000000001100000101010000000101000000000010000000000000
.logic_tile 13 7
000010000000000000000000001011111000111001000000000010
000000000000000011000000000011011101111010000000000000
001000000000000111100011001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000110000000000000001000000000000000000110000000
100000000000001011000000000111000000000010000000000000
000010100000000000000000000000000000000000000100000100
000001001110000000000000001011000000000010000000000000
000010000000001000000110100000000000000000000100000000
000000000000000011000111100011000000000010000000000000
000000000000000011000000000000000000000000000100100000
000000001110001001000000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000000000001000000000010000000000001
001000000000000101000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 14 7
000001000000000111100000000000000000000000000101000000
000000000000000000100010001011000000000010000000000000
111000000000010000000000000000000000000000000000000000
000001000110000111000011100000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000100
000000000000000011000011100001000000000010000000000000
000000001000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000010000001001000000000010000000100000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000000
.logic_tile 15 7
000000001110000111000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000110000000
000000000000000000000011011001000000000010000000000000
010010100000000000000000011000000000000000000100000000
000000000000000000000010100101000000000010000000000000
000000000000000101000000001000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000111000000001101000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 16 7
000000000000000000000111000000000000000000000100000001
000100001110000000000100001011000000000010000000000000
001001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000001110000111100000011000000000000000000100000100
000000001100000000000011101101000000000010000000000000
000000000000010000000010001000000000000000000100000100
000000000000100000000100001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000010
000100000000000000000011000000000000000000000101000000
000100000000000000000000000011000000000010000000000000
.logic_tile 17 7
000000000000000000000000011000000000000000000100000000
000000000000000000000011110101000000000010000000000000
111000000000000000000011100000000000000000000100000010
000000000000000000000100000011000000000010000000000000
010000000001010000000011001000000000000000000100000000
110000000000100000000100001011000000000010000000100000
000000000000010011100000001000000000000000000101000000
000000000110000000000000001001000000000010000000000000
000000000110000111100000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000001000000000000000001000000000000000000100000000
000010100000000000000010011111000000000010000000000000
.logic_tile 18 7
000010000000000000000000000000000000000000000100000010
000001000000000111000000000001000000000010000000000000
111010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000100000100000000000011010000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 7
000000000000000111100010010101101000101100000000000000
000000001100001001100110001001111111111100000000000000
111000000001010000000000001001100000000010100000000000
000000000000000101000000000011001100000010010001000000
010000000000000011100000000001001100101000000000000000
000000000000000001000011010101011110011000000000000000
000000000000000000010000010000000000000000000100000000
000100001110000000000011010101000000000010000000000100
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100000001111000000000010000000000000
000000000001000111000111110000000000000000000100000010
000000000000000000000011000001000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000000001101000000000010000000000100
.logic_tile 20 7
000000000000010000000111100011000001000001010000000000
000100000100000000000110000101001100000001100000100000
111100000000000011110000000000000000000000000000000000
010000000000000000100011000000000000000000000000000000
010001000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000111101011011111000110000000000010
000000000000000011000000001001111100000101000000000000
000000000000000000000000000000000000000000000100000000
000000000001001001010000001001000000000010000000000000
000100000010000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000001000000000000011000000000000000000100000000
000000000000100000000011110001000000000010000000000000
.logic_tile 21 7
000000000000000000000000000000000000000000000100000000
000000000000000011000000001011000000000010000000000000
111000101000001011100000000000000000000000000100000000
000100000000000111100000000011000000000010000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000010100101000000000010000010000000
000000000000100101100000000000000000000000000100000000
000000001100010000000010101101000000000010000000000000
000010000000000011100000011000000000000000000100000000
000000000000000000100011110001000000000010000000000100
000000000000000000000000001000000000000000000100000100
000000001001000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000010000000100000000000001000000000000000000100000000
000001000001000000000000000001000000000010000000000000
.logic_tile 22 7
000000000000001101100000001111011101001001000000000000
000000000000000111000000001001111100000101000001000000
001000000000000000000110111000000000000000000100000000
000000000000000000000010001001000000000010000000000100
010000000000001000000110100000000000000000000100000000
100000000000000101000000000001000000000010000000000001
000000000101010000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000000
000001000000000000000000010000000000000000000100000000
000010100000000000000011101011000000000010000000100000
000010100000000000000110101000000000000000000100000000
000000000000001001000100000111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010111101000000000010000000000000
000000000001100000000000000000000000000000000100000000
000000000000101001000000000001000000000010000000000010
.logic_tile 23 7
000000000000000111110000010101111111101000000000000000
000000000000000000000010000111101110011000000001000000
001000000000000000000000000001011101101000000000000010
000000000000000000000010101011101100011000000000000000
010000000000000011100000000000000000000000000100000000
100000000000000000100000000101000000000010000000000000
000000000000010000000000011000000000000000000101000000
000000000000000101000010000101000000000010000000000000
000000000010000000000110101000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000001000000011111000000000000000000000000000110000000
000010100000101011000000000001000000000010000000000000
000000000000000101100011000000000000000000000100000000
000000000110000000000000001111000000000010000000000000
000000001100001111000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 24 7
000000000000000111100000010000000000000000000000000000
000010000000000000100011000000000000000000000000000000
001010100010000000000000011000000000000000000100000000
000001000000000000000011101101000000000010000000000000
010001000000001000000000011000000000000000000100000000
100000000000000111000010111001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000001000000000000000010100001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000001010000000000000001101000000000010000000000000
000000100000000000000000000000000000000000000100000010
000000000010000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
.logic_tile 26 7
000000000000000000000000000000000000000000000100000000
000000000000000000000011011001000000000010000001000000
111100000000000011100000001000000000000000000110000000
000000000000000000100011000101000000000010000000000000
010000000000000000000010101000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000010001101000000000010000001000000
000000000000000001000000010000000000000000000100000000
000000000000000000100011101011000000000010000000100000
000000000000100000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000001000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111010100000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000001000000
000000000000000111100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001011000000000010000000000000000000100000000
000000000000000011000011000011000000000010000000000000
000001000001000000000000000000000000000000000100100000
000010100000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 29 7
000000000000000000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
111000000000000000000000000000000000000000000100000001
000000000000000000000000001111000000000010000000000000
110000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 30 7
000000000000000000000110011001101101110110000000000000
000000000000000000000011110111101100110101000000100000
111000000000001000000110010001101011011100100000000000
000000000000000001000010001101001010011100010000000000
010000000000000111100000001101101001110110000000000000
010000000000000000100010100101111100110101000000000000
000000000000000101000000010001101011011100100000000000
000000000000001011000011001011101010011100010000000000
000000000000000001100111000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000001111000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 31 7
000000000000000000000110000000001000111100000000000000
000000000000000000000000000000000000111100000001010000
111000000000001000000011001101111101101100010000000000
000000000000000001000100001011001001101100100000000000
110010100000000000000000001001001101000110110000000000
010001000000000000000000000001101011001010110000100000
000011000000000001100011000000000000000000000100000000
000010100000000000000100000000000000000010000000000000
000000000000000001100000010000000000000000000100000000
000000000000000000000011100000000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000001111000100000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000010000000000000010001000000000000000000110000000
000000010000000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 8
000001000000001111000110100000000000000000000000000000
000000101000000011100100000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000010010001000000000010000000000000
000000000000000000000010001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000001001000000000010000000000100
.logic_tile 3 8
000000000000000000000000000000000000000000000110000000
000000000000000001000010010001000000000010000000000000
111000000000000111000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
110000000000001000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000100
000100000000000000000000001011000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000010000001001000000000010000000000000
000000100000000000000000001000000000000000000100000000
000000010000000000000000000001000000000010000000000000
.logic_tile 4 8
000000000000000000000000000001100000000001010001000000
000000000000001001000010010101101000000001100000000000
001000000000000000000110000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
010000001100001101000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000010000000000000000000000000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001001000000000010000001000000
000000010000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000000011000000000010000000000000
.logic_tile 5 8
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
111010000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000011000000000000000000100000000
000000000000000000000011000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010010000000000000001101000000000010000000000100
.logic_tile 6 8
000001100000000000000111000001111010010100000001000000
000010101100000000000111011001001010100100000000000000
111000000000000111000000000000000000000000000100000010
000001000000000000000000001001000000000010000000000000
010001000000000111000000010000000000000000000000000000
000010000000000000100010010000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000001001000000001101000000000010000000000100
000000010000000000000110101000000000000000000100100000
000000000000000000000100000111000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001000000000000000000101000000
000000010000000000000000000011000000000010000000000000
.logic_tile 7 8
001001000000000000000000000000000000000000000000000000
000000100000000001000010010000000000000000000000000000
111000000000000000000111101000000000000000000100000000
000000000000000000000100000011000000000010000000000000
011100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000100100000
000000010000000000000000000001000000000010000000000000
000000010000000011100000001000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
.ramt_tile 8 8
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 8
000000000000010001000111101000000000000000000100000000
000000000000001001000100000001000000000010000010000000
001010100000000111100000000000000000000000000101000000
000000000000001011010000000101000000000010000000000000
010000000000001000000000000000000000000000000100100000
100000000000001011000000000001000000000010000000000000
000000000000000011000011001000000000000000000100000001
000000000000000000000100000001000000000010000000000000
001000010000000000000000001000000000000000000101000000
000000010000000000000000001101000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000100000010
000000010000000000000000000001000000000010000000000000
.logic_tile 10 8
000010000000000111100000000101111010101100010000000001
000001000000000000100010000101101001101100100000000000
111000101101010000000000000101011000001001000000000000
000000000000001001000000000001101011001010000000000000
010000001100000101000110100000000000000000000100000000
000000000000000000000110011011000000000010000000000000
000100000000000000000000010000000000000000000000000000
000101000000101001000011110000000000000000000000000000
000000010000000000000010010000000000000000000100000000
000000011110000000000111100111000000000010000000000000
000000010000000000000000010000000000000000000100000000
000000001110000000000010011011000000000010000000000000
001000000110010001100000001000000000000000000100000000
000000000010000000100000001011000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 11 8
001000000000100000000000000000000000000000000100000000
000000000001010000000011010101000000000010000000000000
111000000000000000000000000000000000000000000100000100
000000000000000000000000001101000000000010000000000000
010000001010000111100010110000000000000000000000000000
000000000000000000100111110000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000010110000000000000000000000000000000000000101000000
000001010000000000000000001101000000000010000000000000
000000010000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000010
000000000000000011000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000111000000000010000000000000
.logic_tile 12 8
000000000010100011100010001011111000010100000000000000
000000000011010111000000001001101011100100000000000000
111000100000000111000111110000000000000000000000000000
000001000000000101100011010000000000000000000000000000
110000000110000111100010011101101001000110000000000000
110000000000100111000110001101011010001010000000000000
000100000000011111000011000000000000000000000000000000
000100000000101011100000000000000000000000000000000000
000000011100101000000000000101001011000011100000000000
000000010001000001000000000011101100000011000000000100
000000010001000001000110001101000000000010100000000100
000000000000101001100100001001001001000010010000000000
000010000000001000000010001111011100010011100000000100
000001000000000101000100000001001000100011100000000000
000100000000000000000000000000000000000000000100000000
000100010110000000000000000001000000000010000000000000
.logic_tile 13 8
000000000000001101000011111001101100111001000000000000
000000100000101111000011110101101000111010000000000000
111000000000001111100010100101011001001001000000000000
000000000000000111100010010001001110001010000000000010
110000100000001111100111000101001010101000000000000010
010100000000001111100011011101101100011000000000000000
000000000100000101000000001000000000000000000101000000
000000000000000000100000000011000000000010000000000000
000001010000001001100000001000000000000000000100000000
000010110000000011100011101001000000000010000000000000
000000010000000001000000001000000000000000000100000000
000000000000000000100000000001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000001000000000000000000000000000000100100000
000000011000001011000000001001000000000010000000000000
.logic_tile 14 8
000000000000000001000111111000000000000000000100000000
000000000000100000100111011101000000000010000000000000
111000000100001000000000000000000000000000000100000100
000000001100000101000000001001000000000010000000000000
010000000000000000000000000000000000000000000100000000
000100000000000000000000001001000000000010000000000000
000000000001010000000010110000000000000000000100000000
000000000000000000000110100001000000000010000000100000
000000010000000000010000001000000000000000000100000000
000000010000000000000000000001000000000010000000000000
000000010001000000000111101000000000000000000100000000
000000000000100000000100001011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000011000000000000000001101000000000010000001000000
.logic_tile 15 8
000000000000000101100000010001100001000010100000000010
000000000000000011100010001001001000000010010000000000
001000000000001001100000000000000000000000000100000000
000100000000000111000000001111000000000010000001000000
010000000001010000000010101000000000000000000100000000
100100000000100000000010101011000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000000110100101000000000001000000000010000000000010
000000010000000000000000000000000000000000000100000000
000000010000000000000000001101000000000010000000000010
000000010000010000000000010000000000000000000100000000
000000000000100000000010101101000000000010000000000000
000000010000000000000000000000000000000000000100100000
000000010000000000000011000001000000000010000000000000
000000100000000000000000001000000000000000000100000000
000000010000000000010000000101000000000010000000000010
.logic_tile 16 8
000000000000001111100000001000000000000000000100000000
000000000000000011000000001001000000000010000000000000
111000000000000011000111111000000000000000000100000000
000000001000100000100010010001000000000010000000000000
010000000010001000000111101000000000000000000100000000
000000000000001001000000001101000000000010000000000000
000000000000100000000110000000000000000000000100000000
000000000000110000000100000101000000000010000000000000
000000011000000000000000000000000000000000000100000000
000000010000000000000000000001000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000000100000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001100000000000000000001000000000000000000100000000
000001010000000000000000001001000000000010000000000000
.logic_tile 17 8
000000000000000000000010100001011101101100010000000000
000000100000000000010111100101111011101100100001000000
111010000000000000000000001000000000000000000100000010
000000000001010000000000000101000000000010000000000000
010000000000000011100000000000000000000000000100000000
010000000000000000000000000011000000000010000010000000
000000000001011000000111101000000000000000000100000000
000000000000001101000000000011000000000010000000000001
000100010000000111000000001000000000000000000100000000
000100000000000111000000001011000000000010000000000000
000000000000000001000111010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000000
000000011100100000000000000011000000000010000000000000
.logic_tile 18 8
000000000000000001010111110001100000000010100000000010
000000000000000001000011100001001001000010010000000000
111000000110001111100010000001111001000110000000100000
000011000001001011000110011001011001000101000000000000
010010000001010111100000000000000000000000000100000000
000001000000100000100000000101000000000010000000000100
000000000001001000000000001000000000000000000110000000
000000000000100101000000000101000000000010000000000000
001000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000110000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000100
000000010000000000000000000001000000000010000000000000
.logic_tile 19 8
000000000000000001100011000111011110001001000000000000
000000000000001001000010111001011111000101000000000000
111000000000000000000000000101001100000011010000000000
000000000000010000000000001001001101000011110000000000
010000000000000011100011000001011100000110000000000010
110000000000000101000100000001011110000101000000000000
000000000000000000000110101101101110001100000001000000
000000000000000011000100001011101010101100000000000000
000000010000001000000011111000000000000000000100000000
000000010000000001000011111011000000000010000000000000
000000010000000000000111000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001111100011100000000000000000000100000000
000000000000001111100000001011000000000010000001000000
000000000000100000010000011000000000000000000100000000
000000010000000000000011000101000000000010000000000000
.logic_tile 20 8
000000100000000000000011101000000000000000000100000000
000000000000000000000011111011000000000010000000000000
111000000000100000000010101000000000000000000101000000
000000001110100000000000001011000000000010000000000000
010000000000001000000000000000000000000000000100000001
000000000000001101010000001001000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000001110000000000000001001000000000010000000000000
000000010000101000000000000000000000000000000100000100
000000010001010011000000000011000000000010000000000000
000000010000000000000110110000000000000000000100000100
000000000000000000000010100101000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000101000000
000000010001000000000000001001000000000010000000000000
.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000000111100000000001001111001001000000000010
000000000000000000100000001101101000000101000000000000
111000000000000000000000000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000100011000000000101000000000010000000000001
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000010000100000011100011111000000000000000000100000000
000001000000000000000011011011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000001111000000000010000000000000
.logic_tile 22 8
000000000010001001000010010101001000101000000010000000
000000000000000011000011111101111010100100000000000000
111110100000000111000011101101111100011100100000000000
000000000000000000000000000001001000011100010000000000
110000000000000001000010100101101100110110000001000000
110000000000000000100010001001001010110101000000000000
000000000000001101000000001011101011101000000000000100
000000000000000111000000001001101110011000000000000000
000000000000000001100000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000110000001000000010001001000001000010100000100000
000001000000001101000111001111001110000010010000000000
000000000000000000000111000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000001100101000000000001000000000000000000100000000
000000010000011101000011101011000000000010000000000100
.logic_tile 23 8
000000000000000001000000000000000000000000000100000010
000000000000001011000011101001000000000010000000000000
111010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001101000000000010000000000100
000000000000000000000010001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
001000010000000000000000011000000000000000000110000000
000000010000000000000011101011000000000010000000000000
000000010000000001000000001000000000000000000100000000
000000000000000000100010010001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000100000000000000000000000000000000000000100000000
000001010000000000000000000001000000000010000000000000
.logic_tile 24 8
000000000000000000000011100001000000000001010000000000
000000000000001001000011101101101000000001100001000000
001100000000100000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
010000000000001000000110000000000000000000000100000010
100000000000000011000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000010000000011000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000110000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 26 8
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000010000000000000000000000000000
000000001110000000000011010000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 27 8
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000010100101000000000010000000100000
010000000000000000000111101000000000000000000100000000
000000000000000000000111001101000000000010000000000000
000000000000001000000010100000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000010000000000000010001000000000000000000100000000
000000010000000011000100001001000000000010000001000000
000000010000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000100100000
000000010000000000010000001011000000000010000000000000
.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000100000000000000000110101000000000000000000100000000
000000000000000000000100001011000000000010000000000010
000000010000000000000000011000000000000000000100000000
000000000000000000000011001101000000000010000000000000
000000000000000000000110100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
.logic_tile 29 8
001000000000000000000110100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
111000000000000000000000001001101100111000000000000000
000000000000000000000011100011101001110000000000100000
110010000000000000000000000000000000000000000100000000
110001000000000000010000000001000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
.logic_tile 30 8
000000000000000111000110001101001100101011110000000000
000000000000000000000011100011101101100111110000000000
111000000000001011100111000101101100000011100000000000
000000000000001101000000001001001111000011110000000000
010010000000001001100000000001101010001100000000000000
010000000000000001000010101011001010101100000000000001
000000000000000111100000001111111100110110110000000000
000000000000000000100000000111011101110101110000000000
000000000000001001000011110000000000000000000000000000
000000000000001011100011110000000000000000000000000000
000001000001001000000000001000000000000000000100000000
000000000000001111000010011001000000000010000000000000
000000100000000000000000010000000000000000000000000000
000001001010000000000011110000000000000000000000000000
010000000000000001100000000000000000000000000100000000
010001010000000011000000000001000000000010000000100000
.logic_tile 31 8
000000000000000000000000001101101101010111110000000000
000000000000000000000000001101001110011011110001000000
111000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000100000000
000000010000000000100000000000000000000010000000000000
.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.io_tile 33 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000100100000
000000000000000011000010000011000000000010000000000000
000000000000000000010011000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000100000010000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000100000000000000000000001000000000000000000100000000
000000010000000000000000001011000000000010000000000010
.logic_tile 2 9
000010100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100100000
000001000000000000000000001101000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 3 9
000000000000000111100000011000000000000000000110000000
000000000000000000100011101111000000000010000000000000
111000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000100000000000000000000000000000000000000000
000001011001000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000100000000
000000010000000000000100000001000000000010000010000000
.logic_tile 4 9
000000000000100000000000001000000000000000000100000000
000000000001000000000000001011000000000010000000100000
111000000000000000000000000000000000000000000100000000
000000000000000000000011011111000000000010000000000001
011000000000100000000000000000000000000000000100000000
000000000001000000000000001111000000000010000000000100
000000000000000000000011001000000000000000000110000000
000000000000000000010100001011000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000100000
000000010000010000000110010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000011000111001001000000000010000001000000
000000100000000000000000000000000000000000000100000000
000001010000000000000000000111000000000010000000100000
.logic_tile 5 9
000001000000000111000000010000000000000000000000000000
000010000110000000000011010000000000000000000000000000
111000000000000001000000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000101000000
000000000000000000000011000001000000000010000000000000
000000011100000000000000001000000000000000000100100000
000000010000000000000000001011000000000010000000000000
001000010000000000000000011000000000000000000100000000
000000000000000000000011101101000000000010000000000010
000000000000000000000000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000001000000000001000000000000000000100000100
000000011000001111000000000111000000000010000000000000
.logic_tile 6 9
000000000000000000000111001111011000101000000001000000
000000000000000000000100000101101110100100000000000000
001000000001010111100000001000000000000000000100000000
000000000000000000100000000101000000000010000010000000
010000000000000101100000001000000000000000000101000000
100000000000000000000000001011000000000010000000000000
000000001010000001100000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000000100000
000000010000000000000000010000000000000000000100000000
000000000000000000000011111001000000000010000000000000
000000000000000001000110100000000000000000000100000000
000000000000000000000111111111000000000010000000100000
000000100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 7 9
000000000000000101000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000010100000000000000000000100000000
000000000010000000000000000001000000000010000000100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000101000000001000000000000000000100000000
000000000000000000000010101101000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000101000000000010000000000001
000000010000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
001000000000001000000000000000000000000000000100000000
000000000000001111000000001001000000000010000010000000
000000001000000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000001
.ramb_tile 8 9
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 9
000000000000000011100011101101000000000010100000000000
000000000010000111100000000101101000000010010000000100
001000000000001000000111100101011000101000000010000000
000001000100001011000111100001101010011000000000000000
010000000000000000000011010000000000000000000100000000
100000000000000111000110000111000000000010000000000000
000000000000000001100000001000000000000000000100000010
000000000000001001000000000101000000000010000000000000
000010011000000000000000000000000000000000000100000000
000000010000000000000000000000000000000010000001000000
000100010000000000000000001000000000000000000100000000
000100000000010000000000001001000000000010000000000000
001001000000000011000000001000000000000000000100000000
000010100000000000100000001001000000000010000010000000
000000000000000000000000000000000000000000000100000000
000100010000000000000000001001000000000010000010000000
.logic_tile 10 9
000000000000000101000110000001011001101100000000000000
000000001100001011000010100011011100111100000000000000
001100000000000101000011000101001111101000000000000000
000100000000000000000100001001001110011000000000000100
010000000000101011100011001011101010111000000000000000
100000000000010001000100000011001000111100000010000000
000000000000000000000000001000000000000000000100000000
000000000000100101000010100001000000000010000000000000
000010111010001000000000000000000000000000000100000000
000000010000000101000000001001000000000010000010000000
001011110000001011000000001000000000000000000100000000
000010100001011011000000001101000000000010000000000001
000001000000000001000000000000000000000000000100000000
000010000000000000000000001101000000000010000010000000
000000000000001000000000001000000000000000000100000000
000000010000001011010000000101000000000010000000000001
.logic_tile 11 9
000000100010000000000010000001001100101000000000000000
000000000000000111000111100001101010100100000000000000
111100000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000111000000001101000000000010100000000000
110000000000000000000011000001101001000010010000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000010000010000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000011100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
.logic_tile 12 9
000000000000000001000010010000000000000000000000000000
000000001100000111100011110000000000000000000000000000
111000100000001000000111100011011101001001000000000000
010000000000000111000100001001011100000101000000100000
010000000001010001000000001111101101111111000000000000
010000000000100000100000000001101100111110000000100000
000000000000010000000000010000000000000000000000000000
000001000100000000000011010000000000000000000000000000
000000010000001111100000001001011101001001000000100000
000000010000000111000000001111011110000101000000000000
000000010001010111000010000000000000000000000000000000
000000000000101111000010000000000000000000000000000000
000000000000000000000000000101111000111001000000000000
000000001000001111000000000001111010111010000000000000
000000000000000111000010010000000000000000000100000010
000000010000000000000110000111000000000010000000000000
.logic_tile 13 9
000011100000000001000111100001001000011100000000000000
000010000000000000000100001111011110001100000000000010
001000000000000011100000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
010000000000000000000010000000000000000000000100000000
100000000000000011000011111011000000000010000000000000
000100000000000000000000000000000000000000000100000100
000000000000000000000011011101000000000010000000000000
000001100000010000000000010000000000000000000110000000
000001110000100000010011111101000000000010000000000000
000000110000000000000000010000000000000000000100000000
000000001000100000000011110101000000000010000000000000
000000000000000111000011001000000000000000000100000100
000100000000000000100000001011000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000010000000000000000000001000000000010000000000000
.logic_tile 14 9
000000000000000111000011011101111001101100000000000000
000000000000000001000111011001001100111100000000000001
111001000010000111100000010101100001000001010000000000
000000000100001001000010001011101110000001100000000100
010000000000000101100010010000000000000000000000000000
110000000000010001100110100000000000000000000000000000
000000000001010111100111010001011010101000000000000010
000000000000001011000011001001101111100100000000000000
000010110000100000000110100101001111101000000000000001
000000010000010000000000000001111110011000000000000000
000000110000001000000000000101011101000101000010000000
000100001010000111000010000001011000001001000000000000
000010000000000000000000001101101111101000000000000000
000001000000000000000010000001111110011000000000000000
000000000000101011110000000000000000000000000100000000
000000010000001011100000000101000000000010000000000000
.logic_tile 15 9
000001000001010000000000001101011000001001000000000000
000000101100100000000011100101101001000101000000000100
001010000000000011100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000010
010000000000000000000000010000000000000000000100000000
100000000000000000000010001111000000000010000000000000
000010100001000001100000001000000000000000000100000000
000001000000000000000000000111000000000010000000000000
000000010000000101100000001000000000000000000100000000
000000010000000111100000001011000000000010000000000100
000000011110000101100000010000000000000000000100000000
000000000000000000100010111111000000000010000000000000
000000000000000000000010110000000000000000000100000000
000000000000000000000110010011000000000010000000000100
000100000000001000000000000000000000000000000100000100
000100010000001001000000000011000000000010000000000000
.logic_tile 16 9
000100100000000011100010101000000000000000000100000000
000100000000000101000000000011000000000010000000000001
001000000001010000000010100000000000000000000100000000
000000000000100101000000001001000000000010000000000000
010000000000000000000000000000000000000000000100000010
100000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
001000010000000000000000000000000000000000000100000000
000000010000000011000000000011000000000010000000000100
000001110010001000000000000000000000000000000100000010
000011101000001101000000000000000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000101000000000000000000000000000000000000100000001
000001011010000000000000000001000000000010000000000000
.logic_tile 17 9
000000000000001001000000001000000000000000000100100000
000000000001010111100000000111000000000010000000000000
001110000000001000010000000000000000000000000100100000
000100000000000011000000001111000000000010000000000000
011000000001010011100000000000000000000000000100000100
100000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000010000000001100000000000000000000000000100000010
000000010000000000100000000001000000000010000000000000
000000010000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000011000000000000000000100000010
000000000000000000000010010001000000000010000000000000
000100000000000101100000001000000000000000000100000001
000000010110000000000000000101000000000010000000000000
.logic_tile 18 9
000000001010001000000000000000000000000000000100000000
000000000000001011000010000001000000000010000000000001
111010000000000000000111001000000000000000000100000000
000000000000000000000100000111000000000010000000000100
010000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000000000001011000000110011000000000000000000100100000
000000000000101001000111101101000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000010001000000000000001111000000000010000000000000
000010010000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001000000000000000001101000000000010000000000000
000000000000001000000110001000000000000000000101000000
000000010000000101000100000101000000000010000000000000
.logic_tile 19 9
000000000000000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
111000000000001111100011001001000000000010100001000000
000001000000001111100000001001001111000010010000000000
110010100000000111000000001001100000000001010000000000
010001000000000000000000000001001010000001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000100000000
000000010000000000000011101111000000000010000000000000
000010010000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000001000010010000000000000000000100000000
000000000000000000100010110111000000000010000000000010
001000000001000000000000000000000000000000000100000100
000000010000100000000000000001000000000010000000000000
.logic_tile 20 9
000000000000000001000111000011011100001001000000000000
000000000000000001100000000101101111000101000000100000
111100000000000111100000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
010000000000000011000010000000000000000000000100000001
110000000000000000000100000001000000000010000000000000
001010000000010000000000001000000000000000000100000000
000000000000000000000011000001000000000010000001000000
000000010000010000000011110000000000000000000100000000
000000010000000000000111011011000000000010000000000010
000100010000000001000000000000000000000000000100000100
000000000001000000000000000001000000000010000000000000
000000000000000011000110100000000000000000000100000000
000000000000000000000100000111000000000010000010000000
000000001100000000000000000000000000000000000110000000
000000010000000000000000001001000000000010000000000000
.logic_tile 21 9
000000000001010000000000001111101101010100000000000010
000000000000000000000000000001011001011000000000000000
001000000000001000000000010000000000000000000100000010
000100000110000001000011011101000000000010000000000000
010000000000001000000000000000000000000000000100000000
100000000000000011000011100111000000000010000000000000
000000000000001000000000000000000000000000000100100000
000000000000000011000000000101000000000010000000000000
000100000000000000000111000000000000000000000100000000
000000010000000000000111111111000000000010000000000000
000000010000100000000000000000000000000000000100000000
000100000010000000000000000111000000000010000000000000
000000000000001111000110000000000000000000000100000000
000000000000001001000100001011000000000010000001000000
000000101100001000000000001000000000000000000100000000
000001010000000101000000000101000000000010000000000000
.logic_tile 22 9
000100000000000111000111010001101101101100010000000000
000000000000000000100111110101011100101100100001000000
001000000000000011110000011000000000000000000100000000
000100001000000000000011110011000000000010000000000000
010010100000000001100000001000000000000000000100000100
100000000000000000010000001001000000000010000000000000
000010000000000000000000011000000000000000000100100000
000011100000000000000010111101000000000010000000000000
000000011111000000000110101000000000000000000100000000
000000010000100000000100001111000000000010000000000000
000000010000000001000000000000000000000000000100000100
000000000000000001100000001001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000010000001000000000110100000000000000000000100000100
000000010000010000000000000001000000000010000000000000
.logic_tile 23 9
000000000000000000000111001000000000000000000100000010
000000100000000000000100001101000000000010000000000000
111101000000000000000000001000000000000000000100000000
000000001001010000000000000011000000000010000000000100
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000100000010
000000000000000000000010101001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
.logic_tile 24 9
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000100
110000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000111001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000010000000000000000000000100000010
000000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000001000000000000000000000000000000
.logic_tile 26 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001011000000000010000000000010
000000010000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 27 9
001000000000000001100000000001011110101000000000000010
000000000000000101000010101101001101011000000000000000
001000000000000000000111001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
010000000000000000000111000000000000000000000100000000
100000000000000000000100001001000000000010000001000000
000000000000000101000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000010000000000000000001000000000000000000100000001
000000010000000000000010100101000000000010000000000000
000000010000000001000010001000000000000000000100000000
000010000000000000100100001001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
.logic_tile 28 9
000000000001010000000000010000000000000000000101000000
000000000000100000000010011001000000000010000000000000
111000000000000000000010100000000000000000000000000000
000100000100000101000100000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000011010000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000010000000101000000000111000000000010000001000000
.logic_tile 29 9
000000000000000000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
111000000000000000000000001111100000000000000000000000
000000000000000000000000000011000000000001000000100000
010000000000000000000000000000000000000000000100100000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 30 9
000000000001000000000000001000000000000010000001000000
000000000000100000000000000011000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 31 9
000000000000000101000000000001100000000000001000000000
000000000000000000000010110000100000000000000000001000
000000000000000101000010000111000000000000001000000000
000000000000001101100110110000101010000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000000101000000000000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111100001000000001000000000
000000010000000000000000000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000011000010000000001110000000000000000000
.logic_tile 32 9
000000000000000011100011100111100000000000001000000000
000000000110000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000001100000000001000001000000001000000000
000000010000000000100010110000101100000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000001101100010110000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000010000100000000000000000000000000000001000000000
000000010001000000000011000000001000000000000000000000
.io_tile 33 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000001000000000000000000100000000
000000000000000000000011100001000000000010000000000000
111000000000001000000000001000000000000000000100000000
000000000000001111000000000111000000000010000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000001000000000000000000100000000
000000000000001011000000000011000000000010000010000000
.logic_tile 2 10
000000000100100101100000000000000000000000000110000000
000000000001000000000000000101000000000010000000000000
111010000000000000000000011000000000000000000100000001
000000000000000000000011000011000000000010000000000000
010000000000001101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000001
.logic_tile 3 10
000100000000000000000111001000000000000000000100000000
000100000000000000000000001101000000000010000000100000
111000000000000011100000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
011000000000000000000000000000000000000000000100000001
000000000000000000000000001111000000000010000000000000
000010100001010000000111100000000000000000000100000100
000001000000100000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000100000000
000000000000000000000011101001000000000010000010000000
000000000000000000000111011000000000000000000101000000
000000000000000000000110111011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 10
000000000000010011100000010000000000000000000000000000
000000000100100001000011000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000000001010001000000
010000000000000000000000000011001101000001100000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
001000000000000111100000010000000000000000000000000000
000000000000000001100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000100000000
000010100001010000000000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 10
000000000000010000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000010001010000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 10
000000000000000000000000010000000000000000000000000000
000001000000001001000011000000000000000000000000000000
001000000000001001100000001001101011101000000000000001
000000000010000001000000000001001011011000000000000000
010000000110000001000011000000000000000000000100000000
100000000000000000000000001101000000000010000000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001110000000000111100000000000000000000100000000
000000000000000000010000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000001010000000000001011000000000010000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 10
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000000001000010110000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000100000000000000000000101000000000001010000000000
000000000000000000000000001101101101000001100010000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000100000000000000000000000101000000000010000000000000
000000000000100000000000001000000000000000000100000100
000000000001010000000000000001000000000010000000000000
.ramt_tile 8 10
000100100000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000001000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 10
000000000000000000000011110011001000101100010001000000
000000000000000001010111100011011010101100100000000000
111100000000000001000000001000000000000000000110000000
000100000000000000100000001011000000000010000000000000
010000000111010101100000001000000000000000000110000000
010000000000100000100000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000000001000000000010000000000100
000100000000001111000011100000000000000000000100000100
000100000000001011100000000001000000000010000000000000
000000000001001000000111100000000000000000000000000000
000010000100001011010100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100001000000000000000000000000000000000000100000000
000100000001010000000000001011000000000010000000000100
.logic_tile 10 10
000000000000000111100000011011111010001001000000000000
000000000000011111100010111011111011000101000000000000
111001100000000000000111001101101000110010100000000001
000000000110000000000000001001111100110000000000000000
110000000000001011100010010001001010101000000000000000
010100000000000001100010110001011011100100000000000001
000000000000000000000011110101011110101100000000000000
000000001000000000000011100101001011111100000000000100
000000000000000011000111010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000100000000000011100010001000000000000000000100000000
000100000000000000000011100011000000000010000000000010
000000000000000000000111000000000000000000000100000001
000000000000000000000100001111000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001011000000000010000000000100
.logic_tile 11 10
000000000000000111100000000001011001010100000000000000
000000000000100000100011100011001000011000000000000000
111010100000010101100011100111100000000001000000000010
000000000000001111100000000101001101000011000000000000
010000000000001001000000000000000000000000000100000100
010000001000000001000000000101000000000010000000000000
000010100000000000000000001000000000000000000101000000
000000001100000000000000001001000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000001000000111000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 12 10
000000000100000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111010000001001000000000010101101011001001000000000000
000000000000001101000010110011001011000101000000000000
110000000000000111100000001111011010101000000000000000
010000000000101001100000000001111010011000000000000000
000010100001010001000000010000000000000000000000000000
000000001110000000000010110000000000000000000000000000
000000000000000011100111000001001100000011010000100000
000000000000000111000011101001011100000011110000000000
000000000000000011100000001111011000010111000000000000
000000000000000000100010010011111010000011000000000100
000000000000000000000011001000000000000000000100000000
000000000000000000000011001011000000000010000001000000
000000000000100000010000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
.logic_tile 13 10
000000100000000001000010000001111011001100000000000000
000000000000001001100111101111101010001000000000000000
111000000000001101100111001001011001000011010000000000
000000000000000111100110010111011101000011110000000010
010010000000001111000011011011101001111001000000000000
010001000001010001000110000111011100111010000000000000
000000000001011001110010010011001011001111110000000010
000011100000101011000110000101111011000110100000000000
000000000000000111000111010001111011101000000000000000
000000000010000000100011110111001100100100000000000000
000000000001010101100011100101011000010100000000000000
000000000000101111100100001011001100011000000000000000
000000000000000101100011001101011011111001110000000000
000000000000000000100000001101101000111010110000000000
001000001110001011100000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
.logic_tile 14 10
000000000000001101100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
111001000000000011100110100000000000000000000000000000
000010000000100000000000000000000000000000000000000000
010000000000000000000011100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000110000110000011000000000000000000000000000100000000
000100000000000000100000000001000000000010000000000000
000010000000000000000000000000000000000000000101000000
000001000000000000000000001101000000000010000000000000
000010101110010000000000001000000000000000000100000001
000100001100000000000000001001000000000010000000000000
000100000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
.logic_tile 15 10
000000100000000000000111011101011100000110000000000010
000000000000000000000110101101111010001010000000000000
001000101000000011000111010001101011101000000000000010
000100001100000000100010001001101101011000000000000000
010000000000000111000000010101111001101000000000000000
100000000000000000100011100011011111011000000010000000
000000000110001000000110001000000000000000000110000000
000000000000000001000000000011000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000001110000111000000000111000000000010000000000000
000000001000000011000011101000000000000000000100000001
000000001110000000000100000001000000000010000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000100001011000000000010000000000000
.logic_tile 16 10
000000000000001101000110010101100001000011000000000000
000000000001011111000011101101001001000010000000000000
111000000001011001000000001001011100111000000000000000
000010001000100111100011001101011001111100000000000000
010000000000001111100010101011111011101000000000000000
000000000000000001100010111111001011011000000000000100
000000000001001001100010001111011000101000000000000000
000000000001000111000011000111101111011000000000000000
000001000000000111000000001101001110000011000000000001
000010100000000000000011000101011001000010000000000000
000010000001010001000000010111001101000110000000000000
000000001010110000100010000001011010000101000000000000
000000000000100011000111110101001101101100000000000000
000000000001010000000011110101101001111100000000000000
000000000000001000000011101000000000000000000100100000
000000000000001101000000000001000000000010000000000000
.logic_tile 17 10
000000000000000000010110001001000001000001010010000000
000000000000000000000000001001101000000001100000000000
001000100000100111000000011000000000000000000100000000
000000000000011111100010001101000000000010000001000000
010000000000000011000000000000000000000000000100000000
100100000000000000000000000101000000000010000001000000
000000000001011011000000011000000000000000000100000000
000000000000101011100010010101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000000101000000000010000010000000
000000000110000001000000001000000000000000000100000000
000000001000000000100000000001000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000111000000001000000000000000000100000001
000000001110010000000000000011000000000010000000000000
.logic_tile 18 10
000000000000000000000110100001101000000110110000000010
000000000000100001000111011101111001001010110000000000
001000000001001001100110001111001001101000000000000000
000000100000101101000000000001111110100100000001000000
010000000000001111000110001000000000000000000100000001
100000000000001011000010000001000000000010000000000000
000000000001001000000000000000000000000000000100000000
000000000000001011000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000110100000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000100000000111000000001101000000000010000000000000
.logic_tile 19 10
000000000001010111000000010101111000010100000000000000
000000000000000111010010111001001010011000000000000001
001000001001010011000000000000000000000000000100000010
000000000000001111100000000101000000000010000000000000
010000000000001111000000000000000000000000000110000000
100000000000001101100000000001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000001010001000000000011000000000010000000000000
000100100000000111100000001000000000000000000100000000
000100001010000000100000000001000000000010000000000000
000000001100000000000000000000000000000000000100000000
000000001010000000000011100001000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000100000001011000000000001000000000000000000100000010
000100000000001001000000000111000000000010000000000000
.logic_tile 20 10
000100000000000000000000010000000000000000000000000000
000100000100000000000011110000000000000000000000000000
111100000000001101100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000001001100000000010100000000000
010000000000000000000000000101001110000010010000000100
000000001010000001100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000000001100001000000011000000000000000000110000000
000000000000100000000010110011000000000010000000000000
000000000000000111100000001000000000000000000100000100
000000000001000000110000000001000000000010000000000000
000000100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 21 10
000000000001000111000110101101001000101000000000000010
000000001000100001000100001001111010011000000000000000
001100100000000001100010111111011010000110000000000000
000001001100001111000011111001101001000101000000000000
010000001010001111000110111001101010001001000000000000
100001000000000011100111110001001011000101000000000000
000000100110100101100000000000000000000000000100000000
000001000000010111100000000000000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000001000000000000000111000000000010000000000100
000100100000000000000000001000000000000000000100000000
000101000000000000000000000101000000000010000000000000
000000000010000001000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000101000000
000001000001010000000000000001000000000010000000000000
.logic_tile 22 10
000100000000000000000011101000000000000000000100000000
000100000000000000000000001011000000000010000001000000
111000000000000111100111011000000000000000000100000000
000000100000000000100111000011000000000010000000000000
010000100000000000000000001000000000000000000101000000
000001000000000000000000001111000000000010000000000000
000100000000010000000000000000000000000000000100000010
000100000000000000000000001001000000000010000000000000
000100000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000101100000001000000000000000000100100000
000100000000001001100011100001000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000010000001001000000000010000000000000
000000000000000000000111001000000000000000000100000001
000000000000000000010100001001000000000010000000000000
.logic_tile 23 10
000000000000000000000000010000000000000000000101000000
000000001100001111000011000001000000000010000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000100100000
000000000000000000000010111001000000000010000000000000
000010000100011000000000001000000000000000000100000010
000000001010001011000000000001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110010000000000000000000000000000000110000000
000000000000000011000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000001010000000000001000000000000000000100000000
000010100000000000000000000101000000000010000000000000
.logic_tile 24 10
000000000000000000000000010001111010101000000000000000
000000000000000011000011101001011000100100000000100000
001010100000000001100110100000000000000000000100100000
000000000000001001000000001111000000000010000000000000
010000000000000000000111001000000000000000000101000000
100000000000000000000111010001000000000010000000000000
000000000001010000000000011000000000000000000100000001
000000000000000000000010110111000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000010000000000001101000000000010000000000000
000000000011010000000000001000000000000000000100000000
000000000000100000000000001001000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000110111111000000000010000000000100
000010100000000000000000000000000000000000000100000001
000000000000001001010000001101000000000010000000000000
.ramt_tile 25 10
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 10
000000000000000000000011100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
010000001100000000000111100001101011001001000000000000
110000000000000011000100000001001000000101000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 10
000000000000000111100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
111000000000000000000000000000000000000000000101000000
000010000000000000000000000001000000000010000000000000
110000000000000001000000001000000000000000000100000100
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001000000001000000000000000000100000000
000000000000001001000000000011000000000010000000000010
000000000000000001000111000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 10
000000000001010000010010010101100000000000001000000000
000000000000100000000110110000100000000000000000001000
111000000000000111000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
110000000000010111100000010101001000001100111001000000
010000000000000000000011110000100000110011000000000000
000000000000000000000000010001001000001100111001000000
000000000000000000000010000000100000110011000000000000
000100000000000000000010100011001000001100111000100000
000000000000000111000011100000100000110011000000000000
000010100000000000000000000000001000011010010000100010
000001000000000000000000000000001001100101100000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000100000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010100000000000000000000001000000000000010000010000000
010000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000010
.logic_tile 30 10
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000010110000000000000000000000000000
000000000000000000000000000000000000011001100010000000
000000000000000000000000000000001110100110010000100010
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000010000001000000
000000000000000000000000001001000000000000000000000000
.logic_tile 31 10
000000000000000000000000001011001000101100000000000000
000000000000000000000010000001101100001100000001010000
000000000000001000000000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000100000000001000000000001000000000000010000000000000
000000000000001101000000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011100000000000000010000000000000
000000000000000101010000001001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000010000000101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 10
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000111000010001000000000000000000110000000
000000001000000000000000000111000000000010000000000000
111010000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000000
010000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000001000000010100000000000000000000100000000
000000000000000011000100001001000000000010000010000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
111000000000000011100000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
110000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000010000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 11
000000000000010000000000001101000000000010100001000000
000000000000000000000000000101001100000010010000000000
001000000000000011100000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000001000000000000000000100000000
100000000000001101000000000011000000000010000010000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000001010000111000000001111000000000010000000000000
000000100010001000000110101000000000000000000100000000
000001000000000111010000000001000000000010000000000000
000100000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000011111000000000000000000100000000
000000000000000000000010011011000000000010000000000000
.logic_tile 4 11
000000000000000001000000000011000001000010100001000000
000000000000001001100000001101001100000010010000000000
111000000000000000000010101000000000000000000100000000
000000000000000000000110101101000000000010000000000000
010100000000000000000110101000000000000000000100000000
000000000000000000000011000101000000000010000000000000
000100000001000111000000001000000000000000000101000000
000000000000100000100010001001000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000010100000000000000000000000000000000000000100000001
000000000000001001000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000001101000000000010000000000000
.logic_tile 5 11
000010100010001011100000000000000000000000000100000000
000001000000000011100000000101000000000010000010000000
001000001000100000000000001000000000000000000100000000
000000000001000000000011100101000000000010000000000000
010000000000000011000010011000000000000000000100000000
100000000000000000100010101001000000000010000000000000
000000000000001000000000010000000000000000000100000100
000000000000000101000010100001000000000010000000000000
000000100001000000000000000000000000000000000100000000
000001000000000000000000001101000000000010000000000000
000010000000000000000000001000000000000000000100100000
000001000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000010000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
.logic_tile 6 11
000000000000000000000000011000000000000000000100100000
000000000000000000000011000001000000000010000000000000
111000000001011000000000010000000000000000000000000000
000000000100000111000011010000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000100000000000000000011000000000010000000000100
000000000000000011100000000000000000000000000100000000
000000000000000111100000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000100000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 7 11
000000000000000000000000011000000000000000000100100000
000000000000010000000011111101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000110000011100000000000000000000000000100000000
000000100000000000000000000111000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 11
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 11
000000000000000011100011110101011110110110000000000000
000000000000000000000111111101001010110101000010000000
111000000001000001000000011011100000000010100000000000
000000000100100011100010111101001101000010010000000000
010001000000001011100011001001100000000001010000000000
010010000000001011000100000001001101000010010000000010
000000000000000011100000001111001100101100000000000000
000000000000001011100011001011101101111100000000000010
000000001110000111000011101101101100011100100000000000
000000000000001111000011111001001010011100010000000000
000000000000001001000110110101111100111001000000000010
000000101110001111000110001001011000111010000000000000
000000000000001000000011101111001100101100010000000000
000000000000000111000100001111001010101100100000000000
000000000000001000000111101000000000000000000100000000
000000000000000001000100000011000000000010000000000000
.logic_tile 10 11
000000000000000011100010010001111100001001000000000000
000000000000000001100111110111001001000101000000000000
111000000000001011100111000101101101111111000000000000
000000000000001011000000001001001011111110000010000000
010000000000001101100111111111111101101000000000000000
110000000010000001000111110011101000011000000000000000
000010000000001111100111010011001100011100000000000010
000000000110000001000110000001101011001100000000000000
000000000000001111000011111011000001000010100000000000
000000000000000011000010001101101000000010010000000000
000000001110000001000000001101001001101000000001000000
000000000000001001100000000101011100100100000000000000
000000000110000001000000001101011000111000000000000000
000000000000000000000000000001011000111100000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011000011000000000010000000000000
.logic_tile 11 11
000000001010000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
001001100000000000000000000001000001000010100001000000
000010100000000111000000000111101111000010010000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000000000100
000000000000000000000000001000000000000000000100000010
000000000000100000000000001011000000000010000000000000
000001000000000000000000001000000000000000000100000000
000000000100000000000010110011000000000010000000100000
000100000000101101100011100000000000000000000000000000
000100000000000011100000000000000000000000000000000000
000001000010001000000000001000000000000000000100000000
000010000000001101000000000001000000000010000000000000
000000100000000000000000011000000000000000000100000000
000001000000000000000011010011000000000010000000000000
.logic_tile 12 11
000000000000000001100111101101101110010100000001000000
000000000000000111000100001101011000011000000000000000
111000000000000011100110101001100001000010100000000000
000000000000001101100011001101101100000010010000000000
110000000000000111100011101001001000010100000000000010
010000000000000000100011010101011000011000000000000000
000000100001011001100111010101000000000000000000000000
000001000000000001000010100011000000000001000000000000
000000000000010011100111010101000001000010100000000000
000000000000000000100011101101101101000010010000000000
000010001110000001000000000001100001000010100000000000
000000000000000101100010011011001100000010010000000000
000000000000000000000000011001111100001001000000000000
000000000000000000000011110011101000000101000000000010
000010100000000000000000001000000000000000000110000000
000001000100000000010000000001000000000010000000000000
.logic_tile 13 11
000010000001000000000110100011011100000110000000000000
000000001110101001000011100111001111000101000000000001
111000101011010000000011000101100001000010100000000000
000000000000100000000100001101101111000010010000000000
010000000000000011100110000111001000101100000000000000
010000000000000000000010011101011010111100000000000100
000000000000000000000010001001011111001001000000000000
000000001010000000010100001001001100000101000000000000
000001000100001011000000000000000000000000000100000000
000010100000001011000000000011000000000010000010000000
000001000000000111000000000000000000000000000100000001
000000000000000000000000001111000000000010000000000000
000000000000001001100011110000000000000000000000000000
000000000100000101000111100000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
.logic_tile 14 11
000000000010000111000111111001101111101000000000000000
000000000000000000000111010101011000011000000000000000
001000001000011111100111010001011100001001000000000000
000100000000001011000111101101101010000101000000000000
010000000000000001100111110001100001000001010000000000
100000000000000011000110001011101000000001100000000000
000000000000001001100111000001111011000011000000000100
000000000000000001010000001001111010000011010000000000
000011000000000011000000000001011100101100000000000000
000001001110000000000011100101001011111100000000000000
000000000000000011100011011000000000000000000100000000
000000000010001001000110101011000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000010011011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000000011000000000010000001000000
.logic_tile 15 11
000001000000100011100010010001101111001001000001000000
000010000000011001000111110001111101001010000000000000
111000000000000011100010000101011101110010100000000010
000000001100100111100100000101011000110000000000000000
010010000000001001000000001001011101001001000000000000
000000000000001011100010000001101100000101000000000000
000000001100000000000000001001001100000001110000000001
000000000000000000000000001111111000000011110000000000
000000000000000000000000011000000000000000000100000100
000000100100000000000011000111000000000010000000000000
000000100001001011100010000000000000000000000100000010
000000000000001011100111111101000000000010000000000000
000001000000000000000000001000000000000000000100000000
000000100000000000000011101111000000000010000000000000
000000100000010101100110101000000000000000000100100000
000000000000100000000011111011000000000010000000000000
.logic_tile 16 11
000000000000011011100111101101101100110000000000000000
000000000000001011000110010011101010111000000000000000
111010000000001111100111011011011001101000000010000000
000001000000001011000111100101101100011000000000000000
010000000100000101000000011111011101001001000000000000
010100000000000000000010101101001000000101000000000000
000000000000000000000111111001011000000011100000000000
000110101010000111000010110001011001000011000001000000
000000000000000111000000010101000000000000100000000000
000000000000000001100011110011101111000000000000000001
000000000001011001000000001000000000000000000100000000
000000001110000011100000001001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000010000000001000000000010000000000000
.logic_tile 17 11
000000000000001000000111101101001000101000000000000000
000000000100001111000011100101111100100100000000000000
111001000000000001000000000011101100001001000000000000
000000000000000000100000001011001001001010000000000000
010000000000101001100010100000000000000000000000000000
010000000001000001000110110000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000111100101011100101011000000000000
000000000000000111000100000101001000111111000000000001
000100000000001011100010001101011110001001000000000000
000101000100001101100100000001101110000101000001000000
000000001110000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000010000000000011100000001000000000000000000100000000
000000000000000000100000001011000000000010000000100000
.logic_tile 18 11
000000000000000011000011100111011100000110000001000000
000000000000001011100010001111011000000101000000000000
111001000000000000000000011011111010000001110001000000
000000100000000101000011111101001000000011110000000000
010000000000000000000000010011001101101100000000000000
010000000000000000000010001011011001111100000000000000
000010100000000111100000010000000000000000000000000000
000000001110000000100011110000000000000000000000000000
000000000000000101100111011111101011111000000010000000
000000000000000111000111111001111110111100000000000000
001000000000001011000010000001111100101000000000000000
000000000000001101100110011111011001011000000000000000
000000000000001000000011000011101001001001000000000000
000000000000000101000011010011011101000101000000000000
000000000000110001100000011000000000000000000100000000
000000001110101111000010000111000000000010000000000000
.logic_tile 19 11
000001000000000111000111100011000000000010100000000000
000010000000000000100111110011001101000010010000000000
111000000010000000000000000111101101001001000000000000
000000000100000000000000000001011101000101000000000000
010000000000000000000000000000000000000000000100000000
000000000000100000000000001001000000000010000000000100
000100000000000001000110100000000000000000000100000001
000100000000000000100000001001000000000010000000000000
000010001110000101100000001000000000000000000101000000
000001100000000111100011100101000000000010000000000000
000000000000000000000111000000000000000000000100000010
000000000000000000000100001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010001101000000000010000010000000
000010000000000101100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
.logic_tile 20 11
000000000001010000000111100001011000111000000000100000
000000000100000011000100000101101011111100000000000000
111000000110001111100111001111011101001001000000000000
000000000000000011000100001011001001000101000000000000
110000000000000001100011010000000000000000000100000000
010000001010000000000011010001000000000010000000000000
000100100000000000000010000000000000000000000100000000
000001000001000000000000001101000000000010000000100000
000000000000000000000111011000000000000000000100000000
000000000000000000000011010001000000000010000000000000
000000001100000000000110100000000000000000000100100000
000000000000001001000100001011000000000010000000000000
000000000000000111100000001000000000000000000110000000
000000001110000000100000001101000000000010000000000000
000010000000000000000000001000000000000000000110000000
000001001010000111000000000111000000000010000000000000
.logic_tile 21 11
000000000000100101000011101101101101101000000000000000
000000000000010111000011111001111100011000000000000010
111000000000000001100000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
010010000000000001000111001001111011000011010010000000
110000000000000000000010100001001100000011110000000000
000000000110001000000000000000000000000000000000000000
000000000000100001000010100000000000000000000000000000
000010100000000000000011100001011110000011000000000000
000000000000000101000000000011001000000001000000000000
000000000000001000010000000111101000101000000000000000
000000000000001011000000001001111101100100000000000000
000000000010010000000000000101011110000001110000000000
000000001100101001000000001001111010000011110000000100
000001000000001000000110100000000000000000000100000000
000010100000001011000011110111000000000010000001000000
.logic_tile 22 11
000000000110000000000110001001001110000110000000000010
000000000000000000000000001001111110000101000000000000
001100000000000111100000000000000000000000000101000000
000100001000000000000011100011000000000010000000000000
010000000000000101000000001000000000000000000100000000
100000001010000000000000001101000000000010000001000000
000000000000010011000010000000000000000000000100000000
000100000000000101000100000000000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000101000000000010000000100000
000000000000010000010000001000000000000000000100000001
000100000000000000000000000101000000000010000000000000
000000000000000001000000011000000000000000000100000000
000000000000000000100011110101000000000010000010000000
000000000011010000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 23 11
000010000000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010000000000000000000000100000000
000000000111010000000100001001000000000010000010000000
010000000000000000000000000000000000000000000100000000
000000000000000000000010000111000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000100
000000000000001101000000000000000000000000000100000000
000000000000001101100000001011000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000001010000000000000111000000000010000000100000
.logic_tile 24 11
000000000000001000000000010000000000000000000100000001
000000000000001111000011111001000000000010000000000000
111000000000001000000000001000000000000000000100000100
000000000000000111000000000011000000000010000000000000
010000000000001000000000001000000000000000000100000000
000000000000000111000000000111000000000010000000000001
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000011000000000000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000110000111000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.ramb_tile 25 11
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000100000000000000000000000000000000
.logic_tile 26 11
000000001100000011100111101000000000000000000100000000
000000001100000001000100001101000000000010000001000000
111000000000000001000000000000000000000000000100000000
000000000000000111100000000101000000000010000000000000
110000000000001000000000000000000000000000000100000000
010000000000001111000000000001000000000010000001000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011100001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
.logic_tile 27 11
000000000000000101100000010011011010101000000000000100
000000000000000101000010010101001001011000000000000000
111000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000001000000111100000000000000000000100000010
000000000000011001000000000001000000000010000000000000
000000000000000101100000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000100000001101000000000010000000000010
000000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001010100000000000010000000000000000000000000100000000
000000001100000000000000001111000000000010000000000000
010000000000000000000000000000000000000000000100000000
100000000100000000000000001111000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000110000000000110100000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000000000000000000110100000000000000000000100000000
000000000000000001000110011011000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000
.logic_tile 29 11
000000000000001011100000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
111000000000000000000110001001000000000001000000000011
000000000000010001000000000111000000000000000000000001
010000000000010000000010010000000000000000000000000000
110000000100000000000011110000000000000000000000000000
010001000000100000000000000000000000000010000000000000
100011100001010000000000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000001000000000000
000000000000000000000000000001000000000000000001000000
000010100000000000000000001000000000000010000100000101
000000000000000011000000001001000000000000000000000000
.logic_tile 30 11
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000101000000011110101111100111001010100000100
000000001000000001000010000001101101110000000000000000
110010100000000000000000000001101110111001010100000101
100001000000000000000000001001111111110000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000111001001111110111001010100100100
000000000000000000000000000001111111110000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000111011001111100111001010100000000
000000000000000000000010101001111111110000000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 31 11
000000000000000000000000010011100000000000001000000000
000000000000000000000010100000100000000000000000001000
000010000000001000000000000000000001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000101100000000000001000001100111000000000
000000000110000000000000000000001001110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001100110011000000000100
000000000000000001000010000000001000001100111000000000
000000000000000000100100000000001010110011000000000000
000000000000000011100111000000001000001100111000000000
000000000000000000100100000000001101110011000000000100
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 2 12
000001000000000000000000000000000000000000000100000000
000010100000000000000010001101000000000010000000000000
111010000000000000000000000000000000000000000100000000
000000000100000000000010101111000000000010000010000000
010100000000000011000010100000000000000000000101000000
000000000000000000100100001001000000000010000000000000
000000000000000000000000011000000000000000000101000000
000000000000000000000010101101000000000010000000000000
000001000000000000000000001000000000000000000100000000
000010100000000000000000001001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010110101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 12
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010100000000001000000000001000000000000000000100000000
100000000000000101000000000101000000000010000000000001
000000000000001111100000010000000000000000000100000010
000000000000000101000010100011000000000010000000000000
000000000000001001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000000
.logic_tile 4 12
000000000000001000000111001001011000110110000000000000
000000000000000111000111100011101000110101000000000000
111010000000000011100000001011011010101100010000000000
000000000100000111100000000111101010101100100000000000
010000000000001001100000000011101111111001110001000000
010000000000000111000000000011011111111010110000000000
000000000000000001010000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000011001100110001111101010000110110000000000
000000000000100101000100001011001010001010110000000000
000000000000001000000000001000000000000000000100000000
000000000000001111000010010001000000000010000000000010
000001000000001011000011100000000000000000000100000000
000011100001010011000100000111000000000010000000000000
.logic_tile 5 12
000000000000100011100011000000000000000000000000000000
000000000001000000100100000000000000000000000000000000
001000000000000111100110100101011111000110000001000000
000000000000000101100100001101001000001010000000000000
010000000000000101000000001111111000001001000000000000
100000000000000000000010100001101101001010000000000001
000100000000000011000000000000000000000000000100000100
000100000000010000100000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011100111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000001000000000001100000001000000000000000000100000000
000000000000000000100000000101000000000010000010000000
000000000000000011100000011000000000000000000100000000
000000000000000000000011101001000000000010000001000000
.logic_tile 6 12
000000000000000000000000000111100000000000001000000000
000000000001000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000100000000000000000000000001001001100111000000000
000001000000001001000000000000001101110011000000000000
000000000000000101100000010000001000001100111000000000
000000000000000000000010100000001111110011000000000000
000000000110001101100110100000001000001100111000000000
000000000000110101000000000000001100110011000000000000
000000000000000000000110100000001000001100111000000000
000000000001000000000000000000001101110011000000000000
000010100001000000000000010000001001001100110000000000
000001000000000000000010100000001100110011000000000000
.logic_tile 7 12
000000000000000000000000000000000001011010010000000000
000000000000000000000000000000001001100101100000000000
111000000000001000000000010101100000000000000100000010
000000000000000101000010000011000000000001000000000000
110000000000001000000110110101100000000000000100000000
110000000000000001000010100111100000000001000000000100
000000000000000101100110110001100000000000000100000000
000000000000000000000010100011000000000001000000000001
000000000000000111000000000101000000000000000100000100
000000000000000000000000000111100000000001000000000000
000010100000000000000000000101100000000000000100000100
000001000000000000000000000011100000000001000000000000
000000000000010111000010000101000000000000000101000000
000000000000000000000100000111000000000001000000000001
000000000000000000000000000101000000000000000100000100
000000000000000000000000000011100000000001000000000000
.ramt_tile 8 12
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 12
000000000000010101000000011001011001101100010000000000
000000000000000000100011111011001100101100100000000001
111000000000000111100010111000000000000000000100000100
000000000000000000100011001111000000000010000000000000
010000000000100000000000001000000000000000000100000010
000000000000010000000000001001000000000010000000000000
000000000000000000000010010000000000000000000100000000
000000000000000000000011011011000000000010000000000100
000000000001000000000010001000000000000000000110000000
000010100000100000000100001101000000000010000000000000
000000000000001000000000011000000000000000000100000010
000100000000001011000010111001000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000001000000000000000011001101000000000010000000000010
.logic_tile 10 12
000000000000101000000000001000000000000000000100000000
000000001000011111000000001001000000000010000010000000
111000000000000111000000011000000000000000000100000000
000000001100100000000011001011000000000010000000100000
010000000000000000000010001000000000000000000100000000
000100000000000000000000001101000000000010000000000000
000000101000000000000010101000000000000000000100000000
000011100000000000000000000011000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000010100000000011100110100000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000110000000000000000000000000000000100000100
000000001011010000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
.logic_tile 11 12
000001000000000001000110000111111011001001000010000000
000010100000001001100111011111101100000101000000000000
111000000000000001100000001101011100000110000001000000
000000001010000000000011010011001111000101000000000000
110100000000001011100000000111101100111001000010000000
010000000100001101000010110111001100111010000000000000
000000000000001000000000011011111110010100000000000000
000000000000000111000011110001101111011000000000000001
000000000000001111010000001101001000010100000000000000
000000000100001011100010001001011100011000000000000001
000000000000001001000000010001011101010100000000000000
000000000000000011100010001101101010100100000000000000
000001000000000111100110110001011011000110000000000000
000000000000000000100111000001001100001010000000000000
000000000000001111000000001000000000000000000100000000
000000001000000111000011111101000000000010000000000000
.logic_tile 12 12
000000000110000101100010100000000000000000000000000000
000000000110000000100100000000000000000000000000000000
001000000000000000000000001101100000000010100000000000
000000000010000000000000001011001010000010010000000010
010010100000100101000011000000000000000000000100000000
100000000001001001100010111101000000000010000000000010
000100000000000001100011100000000000000000000100000000
000000000000000000010000001101000000000010000000000000
000000000000100000000000000000000000000000000100000000
000001000001010000000000000101000000000010000000000000
000000000000100000000011000000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000100000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
.logic_tile 13 12
000000000000001000000111001101011101101100000000000010
000000000000001111000111100101101110111100000000000000
001000101000000111100000001101000000000001010000000000
000001000000000000000000000001101110000001100000000000
010000000000000000000110110101101110001001000000000000
100000000000000000000010001001001000000101000000000000
000100000000000101100000000000000000000000000100000001
000000000000001011100000001011000000000010000000000000
000000000000000001000111000000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000011101100111100000000000000000000110000000
000000000000000011000100001111000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001001000000000010000000000010
.logic_tile 14 12
000000100000010000000000000011001011001001000000000010
000001000000100000000000001101001011000101000000000000
111000000101000000000010101000000000000000000100000000
000000000000000000000100001111000000000010000000000000
010001000000001000000011000000000000000000000000000000
000000001010000011000010000000000000000000000000000000
000000100110010000000010001000000000000000000100000100
000001001000000000000100001001000000000010000000000000
000000100000000111000000001000000000000000000100000000
000000000000000000100000001111000000000010000000000100
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000110110000000000000000000100000000
000000000010000000010010101101000000000010000000000000
.logic_tile 15 12
000000000000010111100000001101101011111001000000000000
000001000000000000000011101101101111111010000000000001
111010100000001111100010110001111100010100000000000000
000000000000000001100111100111001100011000000000000000
010000000000001001100010010001111101001001000000000000
010000000000001011000011111101111111001010000000000000
000000000000001011100011101111011111001001000000000010
000000000000001101100010000101111110001010000000000000
000000000000000011100011110001000001000010100000000000
000000000001010000000011111011001001000010010000000000
001000000000001000000111001101011110010111000000000000
000000001110000011000100000001001011000011000000000100
000000001100000000000010001000000000000000000100000000
000000101110000011000000000101000000000010000000000000
000010100000011111000111000000000000000000000100000000
000001000000000011000000001011000000000010000000000000
.logic_tile 16 12
000000000000100001000010011101101101000000110000000000
000000000001000101100011110111001010000001110000000000
111000000000010011100111111011001010101000000001000000
000010000000000000000111101111101000011000000000000000
010000000000001011100000010101111000101100010000000000
010000000000000001000011000011101111101100100001000000
000000000000010111000111110001011000000011000000000000
000000001010100011100011110101011001000001000000000100
000000100000000011100000001001101110101000000000000000
000000000000001111000010001101101010100100000000000000
000010101000000000000000000000000000000000000000000000
000010100110100000000000000000000000000000000000000000
000100000000010000010010001000000000000000000100000000
000000000000001001010100001111000000000010000001000000
000010000001010011100011010000000000000000000100000000
000001000000100000100111101101000000000010000000100000
.logic_tile 17 12
000000000000001000000111000000000000000000000101000000
000000000000000111000100000101000000000010000000000000
001000000000000101000000011000000000000000000110000000
000000000100000000100011100111000000000010000000000000
010000000000000101000000001000000000000000000100000000
100000000000000001100000000111000000000010000000000000
000010000000010000000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000100000000000000000001000000000010000000000000
000000000000010000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000001001000000000010000010000000
000000000000000111000000000000000000000000000100000000
000000000000001111000000000101000000000010000000000010
.logic_tile 18 12
001000000000000000000000001101000001000010000000000100
000000000000000000000010010101101000000011000000000000
111000001110000000000000000000000000000000000100000000
000010000000001001000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000100000000000001000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001111000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
.logic_tile 19 12
000000000000000101100110110000000000000000000100000000
000000000000000000000010011001000000000010000000100000
111000000000001000000000010000000000000000000100000000
000000000010001001000011110001000000000010000000000010
010000000000000000000111001000000000000000000110000000
000000000000000000000100001001000000000010000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000001101000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000001010000000000000011000000000010000000000100
.logic_tile 20 12
000000000000000111100010011011001000011100100000000000
000000000000000000000011000001111001011100010000000000
001000100000001000000000001101001100110110000001000000
000001000000001111000000001101001011110101000000000000
010100000000000111000111011000000000000000000100000000
100000000000000000100011000101000000000010000000000000
000000000001100101100010110000000000000000000100000000
000010000000110000000110000011000000000010000000000000
000000000000101111000110001000000000000000000100100000
000000000001010001100000001101000000000010000000000000
000000000001010000000011100000000000000000000100000000
000000001010100000000000000001000000000010000001000000
000000001010000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010100010000000000000001000000000000000000100000100
000010000000000000000000001011000000000010000000000000
.logic_tile 21 12
000000000000001001100000001001011001001001000000000100
000000000000001111000011101101001100000101000000000000
111001000000011111100111100101000000000001010000000000
000000000000101011100100000101001100000001100000000000
110000000000000111100000010101001101001001000000000000
110000000110000111100010100011101010000101000000000001
000100000000000111100010000001000001000000100000000000
000100000000000000100100001111001100000000000000000001
000010100000000011100000001000000000000000000101000000
000001000000001111000000000001000000000010000000000000
000100000000000011100000001000000000000000000100000000
000100001000000001100000001111000000000010000000000000
000000000001000000000011100000000000000000000100000000
000000000000000000000011001001000000000010000000000010
000000000000000000010000001000000000000000000100000000
000000000000000000000010011001000000000010000000000010
.logic_tile 22 12
000000000000000000000111000101100000000011000000000000
000000000000001001000011100101001000000010000000000000
111000001100000000000000000000000000000000000100000000
000000000000000111000000001001000000000010000000000000
010010100000000111000000001000000000000000000100000000
010000000000000000100000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001010010000000010001111000000000010000000000000
.logic_tile 23 12
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001001000000000000000010000000000000000000000000000000
000010000110000000000100000000000000000000000000000000
010000000000000111000010100000000000000000000100000000
100000000000000000100000001101000000000010000001000000
000000000000000001100111000000000000000000000000000000
000000000000000000100110100000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000001000000000000000000000101000000000010000000000000
000000000110000000000000001000000000000000000100100000
000000000100000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000001000001010000000000001000000000000000000110000000
000000000000000000000000001001000000000010000000000000
.logic_tile 24 12
000000000000000000000111110001101000101000000000100000
000000000000001001000011110101011000011000000000000000
001000000000000001100000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000001001100000000000000000000000000110000000
100000000000000111000000001001000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000100000000000000101000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000000010000010000000011000000000010000000100000
000000000000010000000000001000000000000000000100000000
000010101000100000000000001101000000000010000000000100
.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 12
000000000000000000000010110000000000000000000100000000
000000000000000000000011111001000000000010000001000000
111100001100000000000000000000000000000000000101000000
000100000000000101000000001001000000000010000000000000
010000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000000001000000000000110101000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000001011000010110111000000000010000001000000
000000000000000000000000001000000000000000000101000000
000000000000000101000000001011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010101011000000000010000000000000
.logic_tile 27 12
000000000001000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000110000000000000001000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
001000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 28 12
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100000011001000000011100000000000000000000000000000
000100000000100111000000000000000000000000000000000000
110000000000000000000010100011011011110011000000000000
110000000000000000000000001101111101010010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000010001001100000000010000001000000
000000000000000000000100000001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111101000000000000000000101000000
000000000000000000000100000111000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 29 12
000001100000000000010000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
111000000000001101100000001001011010110011110000000000
000000000000000011100000000011001100010010100000000010
110000000001010000000000001001100000000001000000000101
010000000110000111000000000001000000000011000000000000
000000000000000101100011100111111010000110100000000000
000000000000000000100100000101001100001111110000000010
000000000000000011100000011000000000000010000000000000
000000000000000000000011111101000000000000000000100000
000000001110000011100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000011000000000010000000000100
000100000000000011100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000100
.logic_tile 30 12
000000000000001101000110010001001111000100000000000000
000000000000000001000010000111011110000000000000000000
001000100000000111100010110001001001100000000000000000
010001000000001111000111011001011110000000000000000000
110000001110000111100010010011011101000010000000000000
100000000000001011100011101101001101000000000000000000
000000100000001000000110011011000001000000100000000000
000000001110001101000011011001001010000000000000000000
000000000000000111000110100101011001000100000000000000
000000000000001001100000000101001011000000000000000000
000000000000011001100110011001111101111001010100000000
000100000000000101000010000011001011110000000000000000
000000000000000011100000011101001101111001010100000000
000000001000000000000011111011111001110000000000000000
000000000000001011100110101001111111111001010100000000
000000000000000001000000001011011011110000000000000000
.logic_tile 31 12
000000000000000000000000000000001001001100111000000000
000000001010000000000000000000001111110011000000010010
000000000010000000000110100000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000001000000000000000010010000001110110011000000000000
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000100000000000000000110100000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000001100000000000000010000001000001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000101100110100000001001001100110000000000
000000000000000000000000000000001001110011000000000000
.logic_tile 32 12
000000000000010101000110000001100001000000010000000000
000000000000000000100000001011101110000000110000000000
001000000110000000000010111111100000000000000000000000
000000000000000000000110001001000000000001000001100000
110000000000001011100000010000000000000000000000000000
100000000000000001000010100000000000000000000000000000
000000000000000101100111010111011010111001010101000000
000000000000000000000110101001001000110000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000101100000000000110100000000
000000000000000000000000001101101010000000100001000000
000000000100000001100000001011011011111001010100100000
000000000000000000000000001001011111110000000000000000
000000000000000011000111001111001010111001010100000000
000000000000000000100000001011001000110000000010000000
.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000100000000000000111100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
110000000000000000000000000000000000000000000100000000
110000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111010100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000010
010000000000000000000000001011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000001000000000000000000100100000
000000000000100000000011110101000000000010000000000000
.logic_tile 3 13
001000000000000001000000000000000000000000000100000000
000000000000000000100010111101000000000010000010000000
001000000000000000000000000000000000000000000100000000
000000001010000000000000000001000000000010000000000100
010000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000001000000000000000000001000000000000000000101000000
000011000000000000000000000111000000000010000000000000
000100000000000000000000000000000000000000000100000000
000100000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000100000000
000100000000001101000000001011000000000010000010000000
.logic_tile 4 13
000000000000000000000010101101101111011100100000100000
000000000000000000000100001111101110011100010000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000001000000000001011001111001001000010000000
100000000000001011000000000101001110000101000000000000
000000000001010001100011100000000000000000000100000010
000000000000000000000011011011000000000010000000000000
000000000000000001100010001000000000000000000100000000
000000001000001011100100001101000000000010000000000010
000001000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000100000
000000000000000111000011000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
.logic_tile 5 13
000000000000000001000011101001101000101000000001000000
000010000000000111100000000101111000011000000000000000
001000000000000101100110000000000000000000000100000000
000000000000000000100000001111000000000010000000000000
011000000001000000000111000000000000000000000100000000
100000000000000000000000000011000000000010000000000100
000000000001000001100000001000000000000000000110000000
000000000000100000000000001011000000000010000000000000
000001000000001000000000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000100000000000000000110100000000000000000000100000000
000100000000000000000000000001000000000010000000000000
000000000001010000000000000000000000000000000100000100
000000000000000000000010111101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 6 13
000000000000000001000111100000000000000000000100000000
000000000000000000100100001111000000000010000000000000
111000000000000011100000010000000000000000000101000000
000000000000001101000011010001000000000010000000000000
010000001100000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000111000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000100001000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000100000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000001001000000000010000000000000
.logic_tile 7 13
000000000100000000000000001101111010101000000000000100
000000000000000111000000001101101000011000000000000000
111000000001000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010100000000000111100111010000000000000000000110000000
000100000000000000100111000011000000000010000000000000
000011000001001000000010100000000000000000000000000000
000000101010001011000111010000000000000000000000000000
000000001110000000000000000000000000000000000100000000
000000000000000111000000001101000000000010000010000000
000000000000000101000111001000000000000000000100100000
000000000000000000100100000011000000000010000000000000
000000000000000000010000000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
.ramb_tile 8 13
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000100000001000000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 13
000000000000010011000011111101001000001001000000000000
000000000000000000100011000001111010000101000000000000
001000000000001111000000000000000000000000000100000000
000000000110000111000000001011000000000010000000000000
010001000000000111000000010000000000000000000100000000
100010000000000000000010000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011010001000000000010000001000000
000010100000001000000111000000000000000000000101000000
000001000000000111000000001001000000000010000000000000
000010100001010000000000001000000000000000000100000000
000101000000000000000000001101000000000010000010000000
000000000000000000000000001000000000000000000110000000
000000100000000000000000001111000000000010000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000100000001000000000010000000000010
.logic_tile 10 13
001010000000001000000011001011011101101000000000000000
000001000000000001000010110001001100011000000000000000
001000100000011000000000001001001010111000000000000000
000000000010101011000000001011011010111100000000000001
010000000000001011100111011000000000000000000100000010
100000000000000101100011001101000000000010000000000000
000000000000000000000011100000000000000000000100000000
000001000000000000000000001001000000000010000001000000
000000000001000111100111000000000000000000000100000000
000000000000000000000100000101000000000010000010000000
000000000101011001000010000000000000000000000100000001
000000000000001011000000001101000000000010000000000000
000010000100010000000000000000000000000000000100000000
000001000110100000000000001001000000000010000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
.logic_tile 11 13
000000000000000000000111001101100001000001010000000000
000000000000000000000100001111101000000001100000000000
001100100000000000000111100000000000000000000100000000
000100001010000111000111000011000000000010000000000100
010010100001010000000000001000000000000000000100000000
100000001110100000000000001011000000000010000000000000
000000000000000000000000011000000000000000000100000001
000000000000000000010010101001000000000010000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000000000001111000000000010000000000001
000000100001000000000110100000000000000000000100000000
000000000000000000000010111001000000000010000001000000
001000000000000000000110101000000000000000000100000100
000010001110000000010100001001000000000010000000000000
000000000000000000010110101000000000000000000110000000
000000000110000000000100001011000000000010000000000000
.logic_tile 12 13
000100000000001000000000000000000000000000000100000000
000000000000000111000010001001000000000010000000000010
111000000000000111000111000000000000000000000100000000
000010000000000000000100000011000000000010000000000000
010000001100000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010100000010000000010101000000000000000000100000000
000001001110000000000100001011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000001000000000000000001001000000000010000000100000
000010000000000000000000001000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000010000000000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000000000
.logic_tile 13 13
000010100000001101000010000000000000000000000000000000
000001000000000011000111100000000000000000000000000000
111001000001011111000111011001000001000001010000000000
000010000000001011000111111001001110000001100000000000
010010000000010001100000001011101101011011110000000000
010001000010100000000011001001101010010111110000100000
000000100000000011100011111011100001000001010000000000
000000000110000001100010000101101110000001100000000100
000000000000000111100111001011001001001100000000000000
000000000000001001000000000011111000101100000010000000
000000000001001000000010011101101100111000000000000000
000000000000100011000110011101101100111100000000000001
000000000000000000000000000001011001000110000000000000
000000000000010000000000000101001100000101000000000000
000010100001000000000000000000000000000000000100000000
000000000010101001000000001101000000000010000000000000
.logic_tile 14 13
000010000000001011000110100101111110001001000000000000
000000000000000001100110010101001001000101000000000000
111000000000010001100111010111111001000011010000000000
000000000100101011000111000111001110000011110001000000
010001000000000011000010011101100001000001010010000000
110010100010000000000010011001101100000001100000000000
000001101100001111100000001011011101000001110000000000
000001001110000001100011001011011000000000110000000000
000000000000001000000011110101011000111001000000000000
000000000000000011010111011011111110111101000000000000
000000100000000000000111000001011010100100000000000000
000000000010100111000011111001001000010100000000000000
000000000001001001000000000000000000000000000000000000
000100000000101101000000000000000000000000000000000000
000000100000000011000000000000000000000000000100000000
000010100000100111100000001011000000000010000000000000
.logic_tile 15 13
000000000000010111000000011011000001000001010000000000
000000000110010111000010001001001010000001100000000000
001000000001000000000000010001001100111001000001000000
000000000000000000000010001101101000111010000000000000
010000000000001000000000010000000000000000000100000000
100000000001011101000011110111000000000010000000000000
000000000000000011100000010000000000000000000110000000
000000000000000000100011010101000000000010000000000000
000000000010000011100000001000000000000000000100000000
000000001010001011000000001111000000000010000000000000
000010100000000000000000001000000000000000000100000000
000001000000000000000000001101000000000010000000000010
000000000000100111100000000000000000000000000100000000
000000001010000000100000000001000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000100000000000000000010000000000000
.logic_tile 16 13
000000000000001001100111110111111010000001110000100000
000000000000001111000111110001011101000011110000000000
001100100000010001100010001001111110001001000000000000
000101000000000101000111001001111100000101000000000000
010000000000000101100011001001101101010100000000000000
100000001010000000100100001011001111100100000000000000
000000000000010111000000000101001001000011010000000000
000000100000100000000010010001111011000011110000000100
000000000000010111000110110001011101000011000001000000
000000000000000000000010000101101000000010000000000000
000000000000000001000000010000000000000000000100000000
000010100000010000000010001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000000101000000000010000000000000
000010100001001000000010000000000000000000000100100000
000011001101001101000000000111000000000010000000000000
.logic_tile 17 13
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000100
111001000000000000000010101000000000000000000100000000
000010000000000000000100000101000000000010000000000000
010000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000001000111000000001000000000000000000100000000
000000000000000111000000001011000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000000111000000000101000000000010000000100000
000010100000010000000010101000000000000000000100000000
000000000000100000000100001001000000000010000000000000
000000100000000000000000001000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000100000000000011000011000000000000000000000100000010
000000000000000000100000000011000000000010000000000000
.logic_tile 18 13
000100000000001111000000001000000000000000000110000000
000000000000000111100000001011000000000010000000000000
001100000100000001000000010000000000000000000000000000
000110000001000000100011000000000000000000000000000000
010000000000000000000000011000000000000000000110000000
100000000000000000000011111001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000100000000000000000001000000000010000000000100
000100000010000000000000010000000000000000000100100000
000100000000000000000011111101000000000010000000000000
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000100100000
000100001110000000000000000001000000000010000000000000
.logic_tile 19 13
000000000000010111000000000101111000001001000000000000
000010000000100000000011100111111001001010000000000100
001000000000000001100111001101011010001010000000000001
000010101100000000000110100001111000000110000000000000
010000000000000000000011001000000000000000000100000000
100000000000000000000100001001000000000010000010000000
000010000000011000000111011000000000000000000100000000
000001000000001011000110000111000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000001000000000000000000010000000000000000000100000000
000000100000000000000010110111000000000010000000000000
001000000000001011000110101000000000000000000100000000
000000000000001101000000001011000000000010000000000000
000000000000001000000000001000000000000000000100000001
000000000000000101000000000101000000000010000000000000
.logic_tile 20 13
000000000000000111100000001000000000000000000100000000
000000000000000000000000001111000000000010000001000000
111100000000000011100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
010001001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011000000100000000000000000000000000000000100000000
000001000000110000000000001111000000000010000000000000
000000000000010000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000001010000000000000000000000000000000100000000
000100000000110000000010100001000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000100000000000011001011000000000010000000000001
000010101000100000000010101000000000000000000100000000
000000000000010000000000000001000000000010000000000000
.logic_tile 21 13
000000001100001111100011100000000000000000000000000000
000000000000001111100010000000000000000000000000000000
111000000000000011100000001001001100000110000001000000
000000000000000111100000000001001001000101000000000000
010000000000011011100010000000000000000000000000000000
110000000000101101100000000000000000000000000000000000
000000001101001001100011110000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000101100000000000011000101111101110011110000100000
000001000000001111000000001001001010010010100000000000
000000000000000011000000000101100000000000100000000000
000000000001000000000000001011101110000000000000000000
000000000000001000000000000101011011001001000000000000
000000000100000011000000000101011000000101000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 22 13
000100000000000011000000001101101101110110000000000000
000000000000000000100010100001001101110101000001000000
111100000110001000000110100101001111011100100000000000
000100000000011101000010110001101111011100010000000000
010000000001011000000010001000000000000000000100000000
000000000000100011000000001001000000000010000000000100
000000000110001000000010101000000000000000000100000000
000000000000001111000000001001000000000010000000000010
000000000000000001100000001000000000000000000100000000
000000000010000000000000001101000000000010000000000010
000000000000000001100000001000000000000000000100000000
000000000010000000100010000011000000000010000010000000
000000000000100001000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010000101000000000010000000000100
.logic_tile 23 13
000100000000000111000011100011101001101000000000000000
000000000000000101000011100001111010011000000001000000
001000001110000111000011101011011000010100000000000010
000100000000000000100111101001011000011000000000000000
010001000000001111000110000001101110001001000000000000
100010000000000111000000001101001010001010000000100000
000001000000000111000000011000000000000000000100000000
000010100000000000000010101111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000000000100000000000000000000000000000000101000000
000000000001001001010000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011001101000000000010000000000000
.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000101000000000000000000000000000100000000
000000000000001101100000000011000000000010000010000000
010010100000001000000000000000000000000000000100000000
100000000000000011000000001001000000000010000000000100
000100000000110000000000000000000000000000000101000000
000000001010110000000000000101000000000010000000000000
000000000000000111100000000000000000000000000101000000
000000001000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000001001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.ramb_tile 25 13
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
010000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 13
000000000000000011000110001001000001000010100001000000
000000000000001111000000001001101101000001100000000000
001000000000100000000110001101001011110011000001000000
000000000001010101000011010101011001000000000000000000
010000000000000111000011111000000000000000000100000000
100000000000000000100111100001000000000010000000000100
000000000000001000000010100000000000000000000100000000
000000000000001101000000000001000000000010000000000000
000100001010000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000010000000000000000000100000000
000000000010000000000011101101000000000010000001000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000010100000000000000000000001000000000010000000000000
.logic_tile 27 13
000000000000000000000000011000000000000000000100000000
000000000000000000000011111111000000000010000000000000
111010000000000000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000100000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000100000000000000000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 13
000000000000001001100111101111111101110011000000000000
000000000000000001000110101101011111000000000000000000
001000000000000111100000010001101010110011000000000000
000000000000000000100011010111101100010010000000000000
010000000000000011000110010001001000011100000010000000
100000000000000000100011000001011011111100000000000000
000000000000000001100010001011101001110000000000000000
000000000000000000000011001111011011000000000000000000
000000000000000011100000001101000001000001010000100000
000000001010000000100000000101101110000010010000000000
000000000000001000000110101000000000000000000100000000
000000000000000101000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000010001111000000000011000000000010000000000000
000000100100000101100110011000000000000000000100000000
000000000000001001100010001011000000000010000000000000
.logic_tile 29 13
000000000000000000000110010011000000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000000000001000010000000001011000000000000000000
010000000001000000000000000000001000001100111100000000
000000000000100000000000000000001001110011000001000000
000000000000000000000000000000001000001100111101000000
000000000000000000010011100000001001110011000001000000
000000000000000011100000000000001001001100111100000000
000000000000000000100000000000001000110011000000000100
000000000001010000000000000000001001001100111100100000
000000001000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000001
.logic_tile 30 13
000000000000000000000000000101100000000000000001000010
000000000000000000000010000101100000000001000001000000
001000000000000000000111010000000000000000000000000000
000110000000000000000110000000000000000000000000000000
110000100000000101000000010101100000000001000000000010
100000000000000000000011100101100000000000000000000000
000000000000001001100110011000000000000010000000000000
000000000000000001000011111011000000000000000000000000
000000000000000111000000001011000000000010000000000000
000000000000000000000000001101001001000011000000000000
000100000000000000000110000000000001011010010000000000
000100000000000000000000000000001101100101100000000000
000000000000000000000000001101111001011000000100000000
000000000000000000000000001101111001110000000000100110
000000001100000000000000000101100001000011010100000000
000000000000000000000000001101001010000011000000000010
.logic_tile 31 13
000000000000001001100000000011000001000010000000000000
000000000000000001000000001111101100000000000000000000
001000000000001001100111101111100000000000010000000000
000000000000000001000100000001101100000000110000000000
110000000000000101000011011000000000000010000000000100
100000000010000000000011000011000000000000000000000010
000000000000000000000010011001000001000000000000100000
000000000000000000000011010111001101000000010000000000
000000000000000001000010001011111010111001010100100000
000000000000000000100100000001011110110000000001000010
000000000000001111100010000101000000000000110101000100
000000000000001011000100001101101000000000100000000010
000000000000000101100011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110111101101011111001010100000001
000001000000001001000011111111101001110000000001000011
.logic_tile 32 13
000000000001010101000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
001000000000000000000000001011000000000001000000000000
000010000010000000000000000101100000000000000001100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000010000100
000000000000000011000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001100000
.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000101000000
000000000000000000000000000111000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000001000000001000000000000000000100000010
000000000000000000100000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000101100000000000000000000000000100000000
000000000100000000100000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010010011000000000010000000100000
.logic_tile 3 14
000010100000000101000000001000000000000000000100000000
000000000000000000100010111001000000000010000000000100
111000000000000101000000010000000000000000000100000000
000000000000000000100011000111000000000010000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000011011001000000000010000000000000
000000000000010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011001011000000000010000000000010
000000100000000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000100000
000100000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 4 14
000000000000000000000000000000000000000000000100000001
000000000000000000000011101001000000000010000000000000
111000001100000000000000000000000000000000000100000000
000000000110000000000000001011000000000010000000000000
010000000000000011000000001000000000000000000100000000
000000000100000000100000000011000000000010000000000000
000000100000000000000000001000000000000000000100000000
000001000000000000000000001011000000000010000000000000
000000000000000000000010100000000000000000000101000000
000000000000000000000100000101000000000010000000000000
000000000000001101100011101000000000000000000100000000
000000000000000101000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 14
000000000001010011100010001011111011101100000001000000
000000000100000000100010000011001010111100000000000000
111000000001011111010000000111011000101000000001000000
000000000110001011000000001111101100100100000000000000
010000000000000001000000000000000000000000000100000000
010000000000000000000000001011000000000010000000000001
000100000000011011100000000000000000000000000100000000
000000000000000111000000001001000000000010000000000100
000000000000001111000000000000000000000000000100000000
000010000000001101100011100011000000000010000000000000
000000000000001001000000000000000000000000000100000000
000000000000001011000000000001000000000010000000000000
000000000000000000000111010000000000000000000100000000
000000000000000000000110110101000000000010000000000100
000100000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
.logic_tile 6 14
000000000000000111000111100011001000001001000000000000
000000000000000111000100001111011010000101000000000000
111000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000100000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000001100111010000000000000000000100000000
000000000000010000100111000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000001000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 7 14
000000001100000101000111000101100000000010100000000000
000000000000000000000000000011001110000001100000000100
001000000100000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
010000000001000001000000001000000000000000000110000000
100000001010000000100010001011000000000010000000000000
000100000000001000000000000000000000000000000100000000
000000001010000001000000001001000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000111010100000000000000000010000000000000
000000000001000000000000010000000000000000000100000010
000000000000100000000011001011000000000010000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000100000000101000000000010000000000001
000010100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.ramt_tile 8 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 14
000001000000000000010010000000000000000000000000000000
000010100000001001000011100000000000000000000000000000
111000000000001000000000011111111001011011110000000000
000000000000000111000011000101001011010111110000000010
010000000000000000000000000101001101101000000001000000
010000000000000001000000000011001001011000000000000000
000000000000000000000000011111001111101000000001000000
000000000100001101000011000111101011011000000000000000
000010001100000111000000000000000000000000000000000000
000001000000001001100000000000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000111000011000000000000000000000100000000
000000000000010000100100000001000000000010000000000010
000000100001001101100000000000000000000000000000000000
000001000000001111100000000000000000000000000000000000
.logic_tile 10 14
000000000000001111000000001000000000000000000100000010
000000000000001011000000000011000000000010000000000000
111000000000000000000000001000000000000000000100000000
000000000010000000000000001011000000000010000000000100
010000001000000000000000000000000000000000000100000000
000000000000000000000011101011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000110001001100011100000000000000000000000000000000000
000000000001110000100011010000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000001111000000000011000000000010000001000000
000001000000000000000000000000000000000000000100000000
000010101100000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 11 14
000000000000000111000111011101111111000011000001000000
000000000000000001100111001101101101000011010000000000
111011000000001000000011100001001001010100000000000000
000010100000000011000000000101011010011000000001000000
110000000000000000000000010000000000000000000000000000
010000000000000101000011000000000000000000000000000000
000100100000001111110111010111011000000110000001000000
000101000000000011100011111001101011000101000000000000
000000000000000000000000001001000000000010100000000000
000000000000001111000011100101001100000010010000000000
000000100000000011100000000000000000000000000000000000
000001001000000111100011100000000000000000000000000000
001000101110000000000011001001100000000010100000000000
000001001010000000000100000011101100000010010000000010
000100000000000000000000001000000000000000000100000000
000000000110001001000000000011000000000010000000000000
.logic_tile 12 14
000000000000000000000110010111000001000001010000000000
000000001100000111000010000111101100000010010000000000
111000001110000011000111110001111111010111110000000000
000000000000000111100110000111111111011011110000000000
110000000000001011000111001011111001101000000000000000
010000000000000011100000000001111110011000000000000000
000000000110000001000000010101111111001001000000000000
000000000100001001010011011011001001000101000000000000
001000000001000000000011110001011100010111000000000000
000000000000000111000011111001101011000011000000000000
000000000000000001000111001001001101101000100000000000
000000000000000001000100000001001110101000110000000000
000000000000101111000011000101101010001100000000000000
000100000001010001000011001111001010101101010000000000
000000000000001111100111011000000000000000000100000000
000000000000000001000011011101000000000010000000000000
.logic_tile 13 14
000010000001001011100010110101111100111011110001000000
000001000000101101100111100101011011110011110000000000
111000000000000101100111101011101110100100000000000000
000001000000001001000010010011101010101000000000000000
010000000000000101100110011001111011011011110000000000
010000000010001001000110001101111010010111110000000000
000000000000001011100010100011111110000011110000000000
000000000110000001100111100101001011000011100000000000
000000000000000000000000001001111110101100000000000000
000000000100001001000000000001001111001100000000000000
000000100000011001100011100001011000000110100000000000
000001000000001111000011001001011000001111110000000000
000001000000010001000110000000000000000000000100000000
000010101100100000100010010011000000000010000010000000
000000000000000001000000000000000000000000000100000000
000000000000001001000000001111000000000010000010000000
.logic_tile 14 14
000000000000000011100011001011011000000100000000000000
000000001000001011110010010001111011001100000000000000
111000000001011111000011110111000000000001000001000000
000000000000001011100110000011000000000000000000000000
110000001000000101110010001001011000001100000000000000
110000000000001101000111001001001100001000000000000000
000100000000000111000011001011011100001111110000000000
000000000000010000000010001101101001000110100010000000
000000000000001001000111110101011000000001110000000000
000000000000000001100010001001001010000011110000000000
000000100000011011100010001001000001000010000000000010
000001001000000001000100001011001111000000000000000000
000000000000000111000011111111001011101100000000000000
000000000000000000000010101101111010111100000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000011100011000000000010000010000000
.logic_tile 15 14
000000000000000011100010000011111000001001000000000000
000000000000000101100111100001011010000101000000000000
111000001001011101100111011111000000000000000010000000
000000000000100011100011111111000000000001000000000100
010011100100101111000000011001001110010100000000000000
010101000100000001000011000111001010100100000000000000
000000100000001001000011101001111110010111100000000001
000000000000000011100011100101111001111111000000000000
000010100000001111100010001101011001111100110000000001
000000000000001011000100000011101010111101110000000000
000010100001010001110000001011000000000001010000000000
000001000000001001000000001101001100000001100000000000
000010100000000011100000001101001101111000000000000000
000000000000001001100000000001011011111100000010000000
000010100000000011000111001000000000000000000100000000
000100000000001001000110010111000000000010000000000010
.logic_tile 16 14
000000001110001001000110000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
111000000001011001100011110111101011101000000000000000
000000000000010001000111101001101100011000000000000010
010000000000000011100010101001111000101100000000000000
010000000000001111000100000001011101111100000000000000
000000000000000011100000001101011110110011110000000000
000000000000000001000000000101101000010010100000000000
000000001110000011100011101011001110101000000000000000
000000000000001001100010000011101000100100000000000000
000000000000001011100010001011011000001001000000000000
000000000000001001000100001011011110001010000000000000
000000000000000000000000001101011110001001000000100000
000000000000000001000000000101001000000101000000000000
000000000000001101100010000000000000000000000100000000
000000000000001111100100000011000000000010000000000000
.logic_tile 17 14
000100000000000000000010010101011011010110110001000000
000000000000000111000110100011101011011110110000000000
111000000001001000000111010000000000000000000000000000
010000001010000111000011110000000000000000000000000000
010000000000000111100111111111101000000011010000000000
110000000000000001100011110001011000000011110000000100
000000000000000011000111011001101000111000000000000000
000000000000000001100010001001111110111100000000000001
000001000001011111100000001011011011000011010000000001
000010100000001101100000000101011011000011110000000000
000000000001000001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000010100000001101100000000101011000000011000000000000
000001000000000101000000000111011010000010000000000000
000000001000000000000000001000000000000000000100000000
000000000001001011000000000011000000000010000000000000
.logic_tile 18 14
000000100000000001000111101101101100101000000000000000
000001000000000000000110111001001100100100000000000000
001000000000000111100000011101111100000110000000000000
000000000000000000000010000001001110000101000000000000
010000000000000101000110000001001000001001000010000000
100000000000001001100000001101011100000101000000000000
000000000000101001100000000000000000000000000100000000
000000000000011001000000001111000000000010000000000000
000000100010101111100000000000000000000000000110000000
000000000001011111100000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000110000001000000000000000000000010000000000000
000001000000001000000000000000000000000000000100000000
000010000000001111000010110101000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000010000000000000101000000000010000000000000
.logic_tile 19 14
000000000000100000000000010000000000000000000100000001
000000000001000000000011110011000000000010000000000000
001011100010010000000111000000000000000000000100000000
000000100000000000000100001011000000000010000000000010
010010000001010000000000000000000000000000000100000000
100001001100000000010000001001000000000010000000000010
000100000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000001000000000000000010101000000000000000000100000000
000010000000000111000100000011000000000010000000100000
000000000000000000000000001000000000000000000100100000
000100000101000111000011001001000000000010000000000000
000000100000100000000000001000000000000000000100000000
000010000001000000000000001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 14
000000000000011011100011011101111000101000000000000000
000001001110001011000011001101011111011000000000000000
111010100000001001100111110001101010101011000000000000
000000000000000001000010011001101100111111000000000000
010001000000001011100111011111111000000011010000000000
010000100000000001000110000001001010000011110000000000
000000000000101000000010000111011111010100000001000000
000000000000001111000100001101001100100100000000000000
000000001000100111000111100011011000101000000000000000
000000000000010000000011101101111111011000000000000000
000000000000000001000000000001000000000010000000000000
000000000000000000000000000001001010000000000000000000
000001000000000001100111100000000000000000000100000000
000000100000000000000100001011000000000010000000000000
000000000000001111000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
.logic_tile 21 14
000000000000001011100000010111011000000011100000000000
000000000001011111000011110101001001000011000001000000
111000100000001011100000011001011100101000000000000000
000001100000001011100011101101011000011000000000000000
110000000000010001100111001011111001010111000000000000
010000000000000111000000000001001100000011000001000000
000100000000001111100010000001100000000001010000000000
000000001010000111100111011011101000000001100000000010
000101000000000000000111111111101110101000000000000000
000000000000000000000111000101011011011000000000000000
000000000000001001000000001111101010001001000000000000
000000000000000001000011110101111111000101000000100000
000000000001001000000000001000000000000000000100000000
000000000000100101000011111101000000000010000000000000
000000001100100000000111000000000000000000000100000000
000000000001000101000100000101000000000010000000000000
.logic_tile 22 14
000001100100000011000000000001111001001001000000000000
000011000000000111100000001011011111000101000000000000
111000000000000111000111100111111010000011000000000001
000000000011000000000000000001111101000010000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000011000000000000000000000110000000
000000000000000000000010010111000000000010000000000000
000001000000000001000000001000000000000000000100000000
000010100000000000000000000011000000000010000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000100000000111100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 23 14
000000000000000011000010000000000000000000000100000000
000000001000000000100100001101000000000010000000000100
001100000000000000000000000000000000000000000100000000
000000000110100000000000001001000000000010000000000000
010100000000000000000110100000000000000000000100000000
100000000000000000000100001011000000000010000001000000
000000001111010000000000001000000000000000000100000000
000000000000000000000010111101000000000010000000000000
000000000000000000000111010000000000000000000110000000
000000001000000000000110100111000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000110000000000000000001000000000010000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000000000001000000000110100000000000000000000100000000
000000000000100000000100001011000000000010000000000001
.logic_tile 24 14
000000000000001000000010100000000000000000000100000000
000000000000001111000100000001000000000010000010000000
111010000001010000000110001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010010000000100000000000000000000000000000000100000000
000000000000000000010000000011000000000010000000000000
000000000001110000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000100000000000000001000000000000000000100000000
000000001010000111000000001011000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000010011111001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011010010100000000
000001000000000000000000000000001001100101100000000011
.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 14
000100000000000000000000001000000000000000000101000000
000000100000000000000000000001000000000010000000000000
111000000000001000000010000000000000000000000000000000
000000001001011111000100000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000010100000000000000000001101000000000010000001000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.logic_tile 27 14
000000000000000000000000000000000000000000000100100000
000000000000000011000000000011000000000010000000000000
111000001100000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000010000000000000001000000000010000000000000
000000000000001000000000010000000000000000000100000000
000000000000001111000011110001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 28 14
000000000001000000000000010101000000000010000000000000
000000000000100000000011001101000000000000000000000010
111000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000010111000010001101000000000010000000000000
010000000000100111000010001001100000000000000000000110
000000000001010000000000000000000000000000000100000000
000000001110100000000000001111000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000010010101000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
.logic_tile 29 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000010000000010110001000000000010000000000100
000000000000000000000111000011100000000000000000000000
010010100000000000000110100000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000001000000000000000000110000000
000000000000000011000000000101000000000010000000000000
000000000000000011000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000010000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000010000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
.logic_tile 30 14
000010000000011000000110000000000000000000000000000000
000001000000000011000100000000000000000000000000000000
001000000000000000000000010011100000000001000001000011
000000000000000000000010101001100000000000000001000001
010000000000000000000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000011001011100100000010000000
000000000000000000000000000001101010101000000000000000
000000000000000000000000000101000000001100110000000000
000010001010000000000011000000100000110011000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000000000000000010000001000000
.logic_tile 31 14
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000101000010100000001001001100111000000000
000000000000000000100110110000001101110011000000000000
000000000000000001000000000000001001001100111000000000
000000000000000000100000000000001011110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000101000000000000001110110011000000000100
000000000000000000000000010000001001001100111000000000
000000000000001011000011010000001010110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001011110011000000000000
.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000111000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000001000000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 3 15
000000000000000001000011110001000000000010100001000000
000000000000100000000111011001101100000010010000000000
111000000001010001000000001000000000000000000100000000
010000000000000000100000000001000000000010000000000000
010000000000000000000011100000000000000000000100000000
110010001000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000001101000000000101011001101000000000000000
000000000000000011000000000001101100011000000000000000
001000000001010111000000011001100000000010100000000000
000000000110000111000010001101101110000010010010000000
010000000000000000000000011000000000000000000100000000
100000000000000000000010000001000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000011101111000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100001100000000000000001111000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000100
000010000000000001100000000000000000000000000100000000
000000000000001001100000000111000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
.logic_tile 5 15
000000000000001111000110000000000000000010000000000010
000000001000000101100000001111000000000000000000000000
111010100001010000000000000001001100000011010000000000
000000000000000000000000001001001000000011110000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
001000000000001000000000001011011101001001000000000000
000000000000001011000000000101101101000101000000000000
000000000001001000000000001000000000000000000100000000
000000000100100111000011100111000000000010000000000010
000000000000001000000111000000000000000000000000000000
000000001110001011000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 15
000000000000000101100011111001011100110011110001000000
000000000000000000000010000011001001010010100000000000
111000000000001011110010011011011001101000000000000000
000000000100000111000110001101001110100100000000000010
110000000000010111100000011111001000000000110000000000
010000000000000101100011111001011010000001110000000000
000100000000000001100000000000000000000000000000000000
000100000000000000000010110000000000000000000000000000
000001000000000000000000001101000001000010000000000000
000010000000000111000011100101001000000000000000000000
000000000000001011000111010111001110101000000000000000
000000000000000001000111001101101001011000000000000000
000000000000000001000111001011111000001001000000000000
000000000110000011100000001011111110001010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000000001000000000010000000000010
.logic_tile 7 15
000010100000001011100111000011011100110110000000000001
000001000000000011000110001001011110110101000000000000
111000000000001011100000000001100000000000000000000000
000011000111010001000000001001001011000000010000000100
110100000000000001100000000011111000000000000001100000
110000000000000000000010000011001010100000000000000000
000000000111000000000111000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000011000000001001000001000010000000000000
000000000000000001000000000111001011000000000000000000
000000000001100001000011000000000000000000000000000000
000000000001110000100000000000000000000000000000000000
000101000000000111000111000000000000000000000100000000
000100000000000000100000000001000000000010000010000000
000000000000100011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000010000000000000000000000
000000000001000000000000000000000000000000
000000000110100000000000000000000000000000
.logic_tile 9 15
000000000000000000000111111011100001000010100010000000
000000000000000000000111010001101100000010010000000000
001010000100001111100011111001111100001001000010000000
000000000000001101100110000011101100000101000000000000
010000000000000011100000001101111000010100000001000000
100000000000000000000000000101011110011000000000000000
000000001110000101100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000001110000111000111100001101000111101000000000000
000000000000000000000100001001011010111001000000000000
000000000010000011000110000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000001000000000111000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 10 15
000000000000000001000111000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
010000000000000000000011101000000000000000000100000000
100000000001010000000000001101000000000010000010000000
000000000000000000000010100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000101000000001011100000000000000000000000000100000000
000000001110000011000000000011000000000010000010000000
000100000000000000000000000000000000000000000100000010
000100000000000000000000000011000000000010000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000010000001101000000000010000000000000
000011100000000000000000000000000000000000000100000000
000001000000000000010000000001000000000010000000000000
.logic_tile 11 15
000001000000000011100111111101111100010111000000000000
000010100000010111100111101111011101000011000000000000
111000000000000111100000010001111101001001000000000000
000000000110000101100011100111011101000101000000000000
010000000100101001000000000001011111001001000001000000
010010000001010001100000000001001001001010000000000000
000000000000001011100010001101011100010111100000000000
000000000000000001000100001011001010111111000010000000
000100000001000000000011110001001101001001000000000000
000100001110000000000011110111111101000101000000000000
000000000001010000000011111101101111011100100000000000
000010100000000011000111010001111111011100010000000100
000000000000001001000011101000000000000000000100000100
000000100000001111010000000101000000000010000000000000
000000000001010000000110110000000000000000000000000000
000000000000000011000111010000000000000000000000000000
.logic_tile 12 15
000001000000001111100111110111011001110110100000000000
000010100100001111100011001001101000101101010000000000
001000000000001111100111000111001011110110000000000000
000000000000001011100000000111101010110101000000000010
011000000000000001000000010001011000001111110000000000
100000000000000000100011010001011100000110100010000000
000000000000001001000000000000000000000000000100000000
000000000100001011000000001001000000000010000000100000
000000000000011000000000001000000000000000000110000000
000010100000000001000000000111000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000010000000000000001101000000000010000000000000
000000000000000000000011011000000000000000000100000100
000000000000000001000111110101000000000010000000000000
000000100000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 13 15
000000000000001011100111111001000001000010100001000000
000000000110001011100110001011001110000010010000000000
000000100000000111100000001101011111101100010000000000
000000000000001011000000000001101100101100100000000000
000000000000001111110010000101001110001001000000000000
000100000000010111100000000101001100001010000000000000
000000000000000001000000000001111110000011100000000000
000001000000001001100000000011011101000011000000000000
001000000000011011000011101011111110110011110000000000
000000001010001011000110010011111101110010100010000000
000000100000000111000011010001011111001001000000000000
000000000000000011010110111001001100000101000000000000
000010000000010001100111011111011010000100000000000000
000001000000101111000011010101101001001100000010000000
000010100000110011100111111111001111000110110000000000
000000001101011001100111100111101100001010110000000000
.logic_tile 14 15
000010000000001001000111000011011111000011000000000000
000100000000001111000110010101001001000001000000000000
111000000000011101100011111011011010001100000000000000
000000000000000111000110000101001101101100000000000000
010011100000001001100111001011111011001001000010000000
010011000000001111000110011111111101000101000000000000
000001000000001011100011111011101010111000000000000000
000010100000000001100011011001011011111100000000000000
000010000001100111100110000001100000000000100000000000
000000000001100111000010011111001000000000000000000000
000000000000001000000111100101101100000011010000000000
000000000010001111000010011111111010000011110000000000
000000001110011000000010011111001001000110000000000000
000000000010101101000010100001011010001010000000000000
000100000000101000000111000000000000000000000100000000
000110100001010011000100000001000000000010000000000010
.logic_tile 15 15
000010100000000001000010100000000000000000000000000000
000001000000000111000111100000000000000000000000000000
111010100000000111100011100011001100010111110000000000
000000000000000011000000000101101110011011110000000000
010001100000001001100011001111011111101000000000000000
110010100100000011000011011101111101011000000000000000
000000000000000111100010010101001000000111110000000000
000000000110000001100010000001011001001111110000000000
000000000000000000000111101011011111011100100000000010
000000001100001011000010000001111110011100010000000000
000010000000100000000000001011101111000100000000000000
000000000001010001000011101101011000001100000000000000
000101000000000000000110000101011001111100000000000000
000100000001010001000010010001111010011100000000000000
000000001000000111000000011000000000000000000101000000
000000000000000000100011010101000000000010000000000000
.logic_tile 16 15
000100000000001011100000010101101110001100000000000000
000000001100001111000010000001011010001000000000000000
111000000000000000000111000001011010110011110000000010
000000000000000000000100000101101000010010100000000000
110000000000001111100111000011101100111000000000000000
110000000000000001100000001011111011111100000000000000
000000000000001101100000000011111111111000000000000000
000000000000001111000011010111001011111100000000000000
000000000000001000000111110000000000000000000101000000
000000000000000011000011010011000000000010000000000000
000100000000011000000111001000000000000000000100000010
000100000000001111000000001001000000000010000000000000
000000000100001000000010010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000100000000100011100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 17 15
000001000000000000000000001000000000000000000100000000
000010101000000000000011001101000000000010000001000000
111000001100000000000000010000000000000000000100000000
000000000000000000000011011111000000000010000000000000
010000000000010000000000000000000000000000000100000000
000000000000100000000000001001000000000010000000000000
000100000001010000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000100000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000110000001000011000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000111010000000000000000000100000000
000000000000000000000110111111000000000010000000000000
000010001110000000000000001000000000000000000100000001
000000000001010000000000000011000000000010000000000000
.logic_tile 18 15
000000000000000000000111010000000000000000000100000000
000000000000000001000111010011000000000010000001000000
111100001110010000000000000000000000000000000100000000
000100100000100000000000001101000000000010000000000000
010000001010000000000000011000000000000000000100000000
000000000000000000000010111011000000000010000000000000
000000000000101000000000001000000000000000000100000000
000000000001001101000000000101000000000010000000000000
000010100000000000000000000000000000000000000100000000
000011100000000011000000001001000000000010000000000000
000100101011000000000000010000000000000000000100000000
000101000000000000000010101001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000010100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
.logic_tile 19 15
000000000001011111000111110101101111000110000000000001
000000000000101011000011100111111111001010000000000000
111010100000001001000000001101111001000011010000000000
000000000000001111100011101011011000000011110010000000
010000000000000001000111100001001101111000000000100000
010000000000000000000100000011111000111100000000000000
000000001100101111100011111001001100101100000000000000
000000000000010001100111010101011110111100000000000000
000000001010000001000110010001001111101000000000000000
000000000000001111000011001101011111100100000000000000
000000000001000000000110100011111011110101110001000000
000000000000001001000100000011011000110110110000000000
000000000000000111100000000000000000000000000100000000
000000000000001111100011100101000000000010000000000000
000110001000000000000111001000000000000000000110000000
000000000000000001010100000111000000000010000000000000
.logic_tile 20 15
000000000000000111100111010001000001000000010000000000
000000000100000000100010001111101100000000110001000000
111100000001010111100000001001100000000001000000000010
000100000000001111100011011011100000000000000000000010
010000000000000000000000001001000000000001000000000100
010000000000000000000000001111000000000000000000000000
000100000101010000000000001001100000000001000000100000
000100001100100000000000001011000000000000000000100001
000000000000000000000000001001100000000001000000000010
000000000000000000000000001111000000000000000010000000
000000000000000000000110101001100000000001000000100000
000000000110001111000000000111100000000000000000000001
000000000000000000000110100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000110100000000000000110100000000000000000000101000000
000001000000000101000000001111000000000010000000000000
.logic_tile 21 15
000010000000001101100011111111101101001001000000000000
000001000010001111100110001011101110000101000000100000
000000100000000001000000011011100000000001000001000010
000001000000000000100011010101000000000000000000000001
000000000000001111100011110101101100100000000000000000
000000000000001111100110000001111011000000000000000000
000011000000010000000000010011100000000001000000000010
000011000000101101000011011101000000000000000000000000
000000101000000111000011100001100000000001000000000110
000000000000000000000100001001000000000000000000000000
000100000001010000000000010101000000000001000000000010
000100000000101111000010111101000000000000000000100000
000010000000000000000011100001000000000001000000100010
000010000000000000000100001001000000000000000000000001
000110100000000011100000000111011000010000000000000000
000101001101000000100010001001111010000000000000000000
.logic_tile 22 15
000000000000000001100000001001011101011100100000000000
000000000000000000100000000101001000011100010000000001
001110000000101000010000010000000000000000000100000001
000011100001011111000011000101000000000010000000000000
010000000000101000000000010000000000000000000000000000
100000000001010111000011110000000000000000000000000000
000000000000010001100000001000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000100000000000001000000000000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000100001000101000000000000000000000000000000000000
.logic_tile 23 15
000010100000010011100111100101111101101000000000000000
000000000000000000000100001101001101011000000001000000
111000000000000000000000011011011101001001000000000000
000010100000000000000011101111111100000101000000000000
010000000000000001100010110001011101101000000000000000
000000000000000000000010000011001101011000000000000000
000011000111001000000000000101000000000010000010000000
000111000000001101000000001101001100000000000000000000
000000000000000111100000001000000000000000000100000000
000000000000001011000011011001000000000010000000000000
000010100000100011100010100000000000000000000100000000
000000001110110000100111101001000000000010000000000000
000000000000000000010000001000000000000000000100000000
000000000100000000000000000111000000000010000000000000
000110100110000001100000011000000000000000000100000000
000101001110010000100010111011000000000010000000000000
.logic_tile 24 15
000000000011110001000010010101100000000001000001000000
000000000001101101000111000001100000000000000000000010
111000000000001000010000010001100000000001000010000101
000000001010000111000011010101000000000000000000000000
010000001110000000000000000101100000000001000001000000
010000000000001101000000000001000000000000000001000000
000001001010101000000000010000000000000000000100000000
000010001001011101000010110001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000010100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000010
000000000000000000010000001001000000000010000000000000
.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000001000000010000000000000000000000000000
000011000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 26 15
000000000000001001000011100101001001000100000001000010
000000000000000111000100000001111001000000000001100000
111000000000000000000000000001101010010000000001000000
000000000000000000000011001101111010000000000000000100
110000000000001000000011100101001011000100000010000001
010000000000000111000110001101101001000000000001000001
000000001000000000000000000000000000000000000000000000
000010000000000000000011000000000000000000000000000000
000000000000000000000000000001011011000010000010000100
000000000000000000000011100001111111000000000001000100
000100000000000000000000000000000000000000000100000000
000000100000011111000000000001000000000010000000100000
000000000010000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000010111100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 27 15
000010000001000000000000001111101100001001000000000000
000000000000000000000010010101111100001010000001000000
001000000000100000000000000000000000000000000101000000
000000001000000000000000000111000000000010000000000000
010000000000000000000000001000000000000000000101000000
100000000000000111000000000011000000000010000000000000
000010000111000001100000000000000000000000000100000010
000001001000000000000000000101000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000000100000111000000001001000000000010000000000010
000000000000001000000000000000000000000000000100000000
000000000000000011000000001111000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000001001000010011001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000101000000000000000011100000000000000000000000000000
.logic_tile 28 15
000000001000000000000111001111001001101000000000000000
000000000000000011000100001111111011011000000000000000
111000000000000001000111010000000000000000000000000000
000000000000100000100111110000000000000000000000000000
110000001110001000010111001011100000000000000000000000
010000001100101111000111101001100000000001000000000101
000000000000000000000110100000000000000000000000000000
000000001010000001000100000000000000000000000000000000
000000000000000000000000011101011010000011000000000000
000000000000000000000011100011101000000010110000000100
000000000000000000000010000111011101011000000000000000
000000000000000111000111000101111110101000000000000100
000000000000010000000111001111011000000011110000000000
000000000000000000000010011101101011000011100000000000
000000000000001000000010101000000000000000000110000000
000000000000000101000000001001000000000010000000000000
.logic_tile 29 15
001000000010000111100000010111001010000010000000000010
000010000100001111100010001001101010000000000000000000
111011101100000000000010101111011100100100000000000000
000010000000001101000100001001111000010100000000000000
010000000001001001100011001011011001110100010000000000
110000000010000101000100000001011010111000010000000000
000000100000001001100010101101100000000010100000000010
000000000000010001000100001011101101000001100000000000
000000000000000101100111101011000000000000000000000000
000000000000000000100000001111000000000001000000000000
000000100000000001000111011001000000000000000000000000
000000000000000000000111010101000000000001000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000011000111000000000010000000100000
000010100000000001000011001000000000000000000100000000
000000000000000000000100000011000000000010000000000000
.logic_tile 30 15
000000000000000000000110010011000000000000001000000000
000100000000000000000010000000000000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000000000001000010000000001100000000000000000000
110000000000000000000000000000001000001100111110000000
110000000000000000000000000000001001110011000001000000
000000000100000000000000000000001000001100111101000000
000010000000000000000000000000001001110011000000000000
000010000010000111000000000000001001001100111100000000
000000000000000000100000000000001000110011000000100000
000010000000100011100000000000001001001100111100000000
000001000000001001100000000000001000110011000000100000
000000000000000000000011100000001001001100111100000000
000000000000000000000000000000001001110011000001000000
110000000000000000000000000000001001001100111100100000
010000000000000000000000000000001001110011000000000000
.logic_tile 31 15
000000000000010000000000010101111100110000000000000000
000000000000000111000011110001001110111000000000000000
111000000000001011100000001111011101000111110001000000
000000000000000001100010100011011000001111110000000000
110000000000000000000110001011000000000000010000000000
010000000000000111000011001001001111000000110000000000
000000000000000011100010100101100000000000010000000000
000000100000010101100010101111001101000000110000000000
000000001011001111100010010001100001000000010000000000
000000000000000001100011110011001111000000110000000000
000000000000000001000000010001001011111100100100000010
000000000000000000000010000111011011111100000000000010
000000000000000111100010010101001011010011110100000000
000000000000000001100010001001011011000011110000100000
000000000000000000000110000001011001111100100100000000
000000000000010000000000000111001010111100000000000010
.logic_tile 32 15
000010100001011000000110010111011000110000000000000000
000000000000000011000011111001101000111000000000000000
111000000000001011100110000011100001000000010000000000
000000000000000001100011101001001001000000110000000000
010000100000000001100111010111100001000000010001000000
110001000000000111000011110011001000000000110000000000
000000000000000000000000000001000001000000010000000000
000000001000000011000000001011001000000000110000000000
000000000000001000000110011101011010111100100100100010
000000000000000001010110011001101101111100000000000000
000000100010001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000000001001010111100100110000000
000000000000000111000000000101101101111100000011000100
.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000111100000001000000000000000000100000000
000000000000000000100000001111000000000010000001000000
111000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000101000000
000000000000000000000100000001000000000010000000000000
.logic_tile 2 16
000100000000000000000000001000000000000000000100000000
000100000000000000000000000011000000000010000000000010
111010000000000000000011000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 3 16
000000000000100011100000000000000000000000000100000000
000000000001011001100011001001000000000010000010000000
111000000001010000000000001000000000000000000100000000
000100000010100000000000001111000000000010000000000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000110100000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000010100000000011100000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000010000000000000000000101000000
000000000000000000000011010011000000000010000000000000
.logic_tile 4 16
000000000010000000000011100101001010101000000000000000
000000000000000000000000000111101010011000000010000000
001010000000001101100000000000000000000000000100000000
000000000100000101000000000111000000000010000000000000
010000000000001001000000011000000000000000000100000000
100000000000001011100010001101000000000010000000000000
000000000100000000000111101000000000000000000100000000
000000001000000000000000000011000000000010000001000000
000000000000000000000000000000000000000000000100000010
000000000000000000000011011011000000000010000000000000
001000000000000001010000000000000000000000000100000000
000000000000000000100000001001000000000010000000000010
000000000000001001100000001000000000000000000100000000
000000000000000101000000000001000000000010000010000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000001
.logic_tile 5 16
000000000000000000000000001000000000000000000100000000
000000000000000111000000001011000000000010000000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110101000000000000000000100000001
000000000000000000000110011011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 16
000000000000000000000000011000000000000000000110000000
000000000000010000000010100101000000000010000000000000
001010100000000011000000010000000000000000000110000000
000001000000000000000010100101000000000010000000000000
010000000101100000000110100000000000000000000100000000
100000000001110111000000001101000000000010000000000000
000100000001010011100000000000000000000000000100000000
000100000000000000000000001011000000000010000000100000
000000000000000000000010001000000000000000000100000010
000001000000000000000100001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001110010000000000000000000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000100000000000000000001000000000000000000101000000
000001000000000000000000000001000000000010000000000000
.logic_tile 7 16
000000000000000001000110000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
111000000000001111000111110011011000010100000000000000
000000001000001101000011101001111101011000000010000000
110000000001011111100111111101001100001010000000000000
110000000000101011100110101011001100000110000000000001
000000000000000000000111001101111000000011010000000000
000010100000000001010100000001101110000011110000000000
000000000000001011100011000101011000001001000001000000
000000000001010011100011100101111110000101000000000000
000100000000000001000000011001001011110010100001000000
000100000000000000100011010011011010110000000000000000
000000000000011011100010001001000000000000100000000100
000000000000000011100010010111001100000000000000000000
000000000000000111100000000000000000000000000110000000
000100000000000000000000001111000000000010000000000000
.ramt_tile 8 16
000000000001000000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
.logic_tile 9 16
000000000000000011100011100001011010000110000001000000
000000000000100000100011100101101101000101000000000000
111000000000001011100000010111000000000001010000000000
000000000000000111100011110001001100000001100000000000
010000000000010001100000001001101111101000000001000000
010000000000100000000000001001011000100100000000000000
000100000000001000000000000000000000000000000100000100
000000000000000111000000000111000000000010000000000000
000000001000000011100000001000000000000000000100000000
000000000000000000100011101011000000000010000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000010000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 16
000100000000000001000010001101001000010100000000000000
000000000001010001100011101101111010100100000000000000
111000000110000111000111000000000000000000000000000000
000000000000000000100110100000000000000000000000000000
010001000000100011100010011111001000101000000001000000
110000100000010000000011111001111010011000000000000000
000101000001001111100010111001001110000011010000000000
000110001010100001000011010111101000000011110010000000
000000000001111000000000001101111000000110000000000000
000000001110010001000000000101101000001010000000000000
000000000000000000000000000011001111000001110000100000
000010000000000000000000000001001010000011110000000000
000000000001010001000000000000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000001000010000001000000000000000000100000010
000000000100001101000000001001000000000010000000000000
.logic_tile 11 16
000000000001011011100011110000000000000000000000000000
000000000000101111000011000000000000000000000000000000
001000000000001000000110000001100000000000100010000000
010000001010000001000000001001001101000000000000000000
010010000001111000010000000101100000000001010000000000
100001000110011111000000000011101000000001100000000010
000000000000000001100111111111011010101100010000000000
000000001110000000000010001001011110101100100000000100
000000000000000000000011001001001010001001000000000000
000000000110000111000000000101001111000101000000000000
000000001100000101100000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001101100111000000000000000000000100000000
000000000000000011100000001001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010101111000000000010000000000000
.logic_tile 12 16
000010100000000011100000010000000000000000000000000000
000000000000000001100011100000000000000000000000000000
111000000100000000000000001111001100000011010000100000
000000000000000000000000000101001110000011110000000000
010000000000000011100000010001000000000010100000000000
000000000000000000000010001001001000000010010000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000001110100000000000000101011100101000000000000000
000000000111011111000011101011101010011000000000000000
001000100000001001000110101000000000000000000100000000
000000000000001111100000001011000000000010000000000000
000010000000000001110000001000000000000000000100000000
000000000000001001100000000011000000000010000000000000
000100000000110000000000001000000000000000000100000010
000100000000100000000000001101000000000010000000000000
.logic_tile 13 16
000000000000001111000111000011011001110011110000000000
000000000100010111100000001011101001010010100000000000
111001000000001001100010011101001100001001000000000000
000010000000000001000110001001001011000101000000000000
110000000000010011100011010000000000000000000000000000
110000000000000000000111110000000000000000000000000000
000000100000000000000000001011111111111000000000000000
000001000000000000000011100011001101111100000000000000
000001000000001000000110010111000000000001010000000000
000000000000000011000011110001101100000001100000000000
000000000000001001000110100101011111000011010000000000
000000000000001101000110000001101100000011110000000000
000000000000000000000011101001001011000110000000000000
000100000000000000000010010001111101001010000000000000
000100000000000011100000001000000000000000000100000000
000000000000000000110000001101000000000010000000000000
.logic_tile 14 16
000000001010001101100011100000000000000000000000000000
000101000110000111000111000000000000000000000000000000
111100000000000101000111010001111100101000000000000000
000100100000001001000110000011101010100100000000000010
010000001010000111100010010001011101101100000000000000
010000000000001111100110000101011000111100000000000000
000000000000000000000000011101000001000010000010000000
000101000000001001000011101101101010000011000000000000
000100000000011111000000000000000000000000000000000000
000000100000100111100011010000000000000000000000000000
000000000000000111010010001011011100000001110000000010
000000000000000111100000000011001001000000110000000000
000000001110000000000000000101011000110011110000000000
000000000001010000000000001011101000010010100000000000
000100100110000000000000001000000000000000000100000000
000100000010000000000000001001000000000010000001000000
.logic_tile 15 16
000000000000000000000111111101011010110011110000000000
000000000000001011000111111001011100010010100010000000
111000100001010011100111110111111111110110000000000000
000001000000100011100110000111011110110101000000000000
010000000000011000000011111011101001001100000000000000
010000000000100011000010000001011010101101010000000000
000000000000000001100010000111011011000110000000000000
000000000000000000000010001101011001000101000000000000
000010100000010000000011100111011100000110110000000000
000001000000100011000000001101111111001010110000000100
000000000000001111000010011001000001000010000000000000
000000000110000011010011101111001110000000000000000000
000000000000001101100111001001100001000000100000000000
000000000000000101000011111011001100000000000000000000
000110001100001101100110110000000000000000000100000000
000100001100000011100110111011000000000010000000000001
.logic_tile 16 16
000000000000001000000111100101000000000010100000000000
000000000000010111000010000011101001000010010000000000
001000101100000000000000010001001010001100000000000000
000001000000000000000010011001011101101101010000000000
010000001100000011000111010000000000000000000100000000
100010000000000000100010000101000000000010000000000000
000000000000001000000011100000000000000000000100000000
000000000001011001000100000000000000000010000000000001
000100000000001011100111101000000000000000000100000000
000000000000001011000100001101000000000010000000000001
000000000001000000000000001000000000000000000100000000
000000000000100000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000001000100000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 17 16
000000000001001111100111001101111000001001000000000000
000000000000001111100111101111011010001010000000000000
111001000110001000000111111001101111010100000000000000
000010000000001011000010000111001111100100000000000010
010000000000001111100011100011111000000110000000000000
010000000000000001100000001101111010000101000000000001
000001001010000011100000000001101100000000110010000000
000000100000000001100000000101111101000001110000000000
000010100000000000000011010001001110000000110000100000
000001000010000111000111000011111000000001110000000000
000000000000100101100111000000000000000000000000000000
000000001101010000100100000000000000000000000000000000
000000000000010001000000011001000001000010000000000000
000000000000100000000011000101001110000011000000000000
000000000000000111000110111000000000000000000100000010
000000000000000011000011010011000000000010000000000000
.logic_tile 18 16
000000000000000000000000000111100000000001010000000001
000010100000000000000000001101001101000010010000000000
001100000000000001000000001000000000000000000100000000
000110000000000000100000000101000000000010000001000000
010000000110000000000110000000000000000000000100100000
100010000000000000000000000000000000000010000000000000
000001000000000101000000001000000000000000000100000000
000000000010000101000000000001000000000010000000000000
000000001010000001100000001000000000000000000100000100
000000000100000000100011111011000000000010000000000000
000000001010100000000000001000000000000000000100000100
000000000001010000000011101111000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000010000000101000000000010000000000000
000000000000000000010000010000000000000000000100000000
000000000000000111000010100011000000000010000000000000
.logic_tile 19 16
000110000000011111100011101101001110101000000000000000
000100000000101111100111011011101101100100000000000000
111000000000100011000010000101011010101100000000000000
000000000000010000000100000101111000111100000000000010
010000000001011000000110010101111000101100000000000000
000010100000000001000011000001001100111100000000000001
000000000001000000000111001111001100001001000000000000
000000000000000001010111101001111110001010000000000000
000000000000001000000000011111111010111001000000000001
000000000010000011000011001111011100111010000000000000
000100000110100000000010010000000000000000000100000000
000100000000010000000011101001000000000010000001000000
000000000000011000000111000000000000000000000100000000
000000000000000011000100001001000000000010000000000000
000000001001000000000011001000000000000000000100100000
000000001010100001000100001011000000000010000000000000
.logic_tile 20 16
000100000000000000000000000101000000000001000001000010
000000000000000000000011000011000000000000000000000000
111000000000001011100111000001100000000001000001000100
000000000000100111000000000111000000000000000000000000
010001000000100000000000000011000000000001000001000000
010000000000010001000000000011000000000000000000000000
000010100000010111100000011111100001000000100000000000
000000001110010000000010111101101000000000000000000100
000000000000001111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000011100000000001000000000010
000000000000010111000000000111000000000000000001000000
000000000000101000000000001111100000000001000000100000
000000000001000101000000000101000000000000000000000010
000000000001000000000011001000000000000000000100000010
000000100000100111000000001001000000000010000000000000
.logic_tile 21 16
000000101000001000000000001001101100000000000000000000
000001000000000111000011100111101001100000000000000000
111001000000000000000011100011100000000001000000000000
000010000000000111000100001111000000000000000001000100
111010000100000000000010000111111100010110110010000000
110001000000000000000000000001011110011110110000000000
000000000001001000000000001101000000000001000001000001
000010100000000001000000000101100000000000000000000000
000001000000000111100000001001101101000000000010000000
000010100000000000000000000111101000100000000000000000
000100000001110111100010010101000000000001000010100000
000100000000010001000111101111100000000000000010000000
000001000000000011100010111000000000000000000110000000
000010100000000000000110101011000000000010000000000000
000001000011010011100000001000000000000000000100100000
000010100000000001100000000011000000000010000000000000
.logic_tile 22 16
000000000000000111100111110111000000000001000001000000
000010100000000001100110001001100000000000000000000000
111000000000000001000010001001000001000010000000000000
000000001010000000100100001011001001000011000000000000
110000100000000001100010000101101101000000000000000000
110000000000000000000011101101001111100000000000000000
000010100000001000000000000000000000000000000000000000
000000001111001111000000000000000000000000000000000000
000000000000000101000000000001000000000001000000000000
000000001100000000000000001001100000000000000001100000
000000000000000000000110101101011100000000110000000100
000000000000000011000000000001001000000001110000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000001110000000010000000000000000000000100000000
000000000001010000000100001101000000000010000000000000
.logic_tile 23 16
000000000000000000000000001101111100101000000000000000
000000000000000000000000000001011101100100000001000000
001100101000001000000010100101001100000110000000000000
000100000000000001000010010101101110000101000000100000
010010100000001000000110000000000000000000000000000000
100001000000001011000000000000000000000000000000000000
000010000000001101000000000000000000000000000100000000
000000001010000011000000000000000000000010000000000000
000000000000001000000000011000000000000000000100000000
000000000000001111000011001001000000000010000000000000
000000000100000000000111000000000000000000000100000000
000100000000000000000000001111000000000010000000100000
000000000000001000000000001000000000000000000100000000
000000100000000011000010010101000000000010000000000100
000001000000000000000000001000000000000000000100000000
000000100000010000000000001001000000000010000000000000
.logic_tile 24 16
000000000000100000000111001111001101000000000000000000
000000000000011001000110000001101101100000000000000000
111000100000011000000000000111000000000001000001000000
000000000000001111000000000101100000000000000000100000
010010001110011111000011100101101000101000000000000000
110011000000100001000000001011111000011000000000000010
000000000000000000000000000101001001010100000001000000
000000000000000000000010110111011101011000000000000000
000000000000000011000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000011100010001000000000000000000100000010
000000000000000000000110010011000000000010000000000000
000000000000000000000011110000000000000000000000000000
000000000000001011000011110000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000100000000000000111001101000000000001000001000010
000001000000000000000100001001000000000000000000000010
110000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000001010000000000000011000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000011110011000000000010000000000100
000000000000000001000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001111000000000010000000000000
000000000010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 16
000000000000000001000010101001011001001001000001000000
000000000000000000100100000001001110000101000000000000
001010000010001111100011100000000000000000000000000000
000101000000000001000000000000000000000000000000000000
010000000000000000000110000101011101010100000010000000
100000000000000000000011011101101010100100000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000010000001011000000000010000000000000
000010100000000011100000010000000000000000000100100000
000001000000000000000011101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 16
000000000000100011000011010001011011101100000000000000
000010000001010000100111010111111101111100000000000000
111000000000001011100111000111011011000111110001000000
000000000000001011100100001111111010001111110000000000
110000001100000000000110000011100000000011010000000000
010000000000000000000011000011001001000011110000000000
000010100000001001100110001001011000110111100000000000
000100001000001101010010100001101000111011100000000000
000000000000001011000011011011000000000001000000000000
000000001000001011100010001011000000000000000000100000
000000000010000011000110001101011001001010000000000000
000000000000000000000011001011101001001011000000000000
000000000000000011000011000111100000000000000001000000
000000000100000000100111010111100000000001000000000001
000000000000000000000000000101100000000011110101000000
000000000000000000000011001011001011000011100000100000
.logic_tile 29 16
000000000000001001100110001111001101011000000000000000
000000000000000001000010111011111000101000000000000000
111000000000001011100111111011101011110011110000000000
000000000000001011100010100011001111110010100000000000
010000000000001111100010000001001010001100000000000000
010000000000000101110100001011001000001000000000000010
000000001110001001000000001101000000000001000010000000
000000000000001011000011100001100000000000000000000001
000000000111011111000111001011000000000010000000000000
000000000000000011000011101001000000000000000000000000
000000000000000101110000011111000001000011000000100001
000000000000001011110010000101101001000010000000000000
000000000010000000000111010001000001000000110100100000
000000000000000000000010010011101010000000010000000000
000000000000000011100011011111111111001111110100000000
000000000000000000000010001001011011000111110000000100
.logic_tile 30 16
000000000000001001100110010000001000001100111100000001
000000000000000001010011110000001000110011000000010000
111000000000000001100110010000001000001100111100000000
000000001010001001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000001
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100110100000100
010000000000000000000000000000001001110011000000000000
.logic_tile 31 16
000000100000000001000111010011100001000000100000000000
000000000000001001100111001101101010000001000000000000
111001000000000101000011110111000001000000010000000000
000010100000000000100110001101001100000000110000000000
110000000000101001100111010001000000000011000000000000
010000000001110001000111000001000000000010000000000001
000000000000001001100000001011100000000000010001000000
000000000000000001000000000001001111000000110000000000
000000000000000000000010010001100001000000010000000000
000000000000000000000110000101101001000000110000000000
000010100000000111100110110101111100101000110100000001
000000000000001001000011111011011010000000110001100000
000000000000000001000000011001011010111100100100000010
000000000000000000100011101011101001111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 16
000010000000001000000111010101100001000000010000000000
000001000000001111000110001001001011000000110000000000
111000000000000001100110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000001010000000000001011000001000000010000000000
110000000000100000000000000101001001000000110000000000
000000000000000001100110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000001011010010000000000
000000000000000000000000000000001001100101100000000000
000000000000010000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001001101111100100100000010
000000000000000000000000001001001000111100000000000000
.io_tile 33 16
000000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
.logic_tile 1 17
000000000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100011110001000000000010000010000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000100000000000011000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000001111000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000001000000000000000000000000000101000000
000000000000000000100010111011000000000010000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000001101000000000010000000000100
000000000000000000000000010000000000000000000100000000
000000000000000000000011000101000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000000110000000000000001011000000000010000000000000
.logic_tile 3 17
000000000000000011100111000000000000000000000100000001
000000000000000000000100000011000000000010000000000000
001000001000101000000000000000000000000000000100000100
000000000001000101000000000111000000000010000000000000
010000001000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000000000000
000001000000000000000110100000000000000000000100000100
000011000000000000000000000001000000000010000000000000
000101000000001000000010000000000000000000000000000000
000110100000000011000100000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000001110000000000000001011000000000010000000000000
000000000000010000000000001000000000000000000101000000
000000000000001001000000001101000000000010000000000000
000000000000000000010000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
.logic_tile 4 17
000010000000001111100000000111111001101000000000000000
000000001100000011100010110001111101100100000000000010
111000000000000000000010000011011100101000000001000000
000000000000000000000100001101111110011000000000000000
010000000000000000000111110000000000000000000100000000
000000000000000000000110101001000000000010000000000000
000000000000010000000010110000000000000000000110000000
000000000000000000000110110001000000000010000000000000
000010100000100000000000001000000000000000000100000010
000000000001010000000010011101000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100011101101000000000010000000000010
000000000000000000010000000000000000000000000101000000
000000000000000001000000001101000000000010000000000000
000000000000000000000000011000000000000000000110000000
000000000000000000000010100011000000000010000000000000
.logic_tile 5 17
000100000000000111000111001001111101101000000000000001
000100000000000000000100000001011011100100000000000000
001000000000001001100000001101011011101000000000000000
000000000000000001000000000011111010011000000001000000
010000000000100101000110010000000000000000000100000000
100000000000010000100010101011000000000010000001000000
000000000000001000000111000000000000000000000100000000
000000000000001011000100001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000101110000000000010011111000000000010000000000000
000000000000000011000111000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000100000101000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000010000000
.logic_tile 6 17
000000000000001000000000000011111111101000000000000000
000000000000001111010010110001101100011000000000000010
001000000000000111000000001000000000000000000100000000
000000001010000000000000000001000000000010000010000000
011010100110010101000010100000000000000000000100000000
100000000000000000100100001101000000000010000000100000
000000000000000000000000001000000000000000000100000100
000000000110001011000000000101000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000001010000000011001000000000000000000100000000
000000000000100111000000001111000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010010101000000000010000001000000
000000000000000000000000010000000000000000000100000000
000000000000000001000011111111000000000010000000000000
.logic_tile 7 17
000000000000000011100000000000000000000000000000000000
000000000000001001100010000000000000000000000000000000
111000001110000111000110110000000000000000000000000000
000000000000000111000011100000000000000000000000000000
010000000000000111100111111111001101101000000000000100
010000000000000000100011010011001000100100000000000000
000010000000000111000000011101011011001001000000000001
000001000000000111000010001001101010000101000000000000
000000000011001111100000000001011000011100100000100000
000000000000101011000011000101001110011100010000000000
000010100000001111100000001001101101000110000010000000
000000001010001011100000000011111010000101000000000000
000010001000000111100000000101011010000100110100000001
000001000000001001000000000011111000001100110000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 17
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
.logic_tile 9 17
000010100001001000000000001001100001000001010000000000
000001000000101011000011111101001001000001100000000000
001000000000000001100000001011111001110110000001000000
000000000000101011000011100111001101110101000000000000
010000000000000111100000000000000000000000000100000000
100000000001010000000000000001000000000010000000000010
000100000000000000000011000000000000000000000100000000
000100100000000000000100000000000000000010000001000000
000000001110000000000000000000000000000000000100000000
000000001100000000000000001001000000000010000000000000
000100000000001000000111001000000000000000000100000000
000100000000000001000000001111000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000001011000011110000000000000000000000000000
.logic_tile 10 17
000000000000101001000010010111101101001001000000000100
000000000001011111100111101101001101000101000000000000
111000000000001011100000000001111100001001000001000000
000000000000000001000011110101011000000101000000000000
010100000100001011100010111011011100101100010000000000
010100000000000101100110001001101000101100100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000100111000111010001100000000001010000000000
000010100101000000000011110101001110000001100000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000111000000000001001010111001000000000000
000001000110000000000000001011111000111010000010000000
001000000000000000000000001000000000000000000100000000
000000000000000011010000001101000000000010000000100000
.logic_tile 11 17
000000000000001000000011111011001001001001000000000000
000000000000000001000010001111111001000101000000000000
111010000000000001100000010000000000000000000000000000
000000000000001001000011010000000000000000000000000000
010000000000001011100011010101101011110110000000000000
110000000000001011000011001111011001110101000000000000
000010100000000000000000000011000000000001010000000000
000000000000001011000011000101101001000001100000000000
000100000000000011100111001101111111000011010000100000
000110101110000000000110011001111000000011000000000000
000001000000000111000111001101011000101000000000000000
000010000000000000100100001011011001011000000000000000
000010000000010000000010100001111100110010100000000100
000000000000000000000000000001001001110000000000000000
001000000000100000000011100000000000000000000100000000
000000000001010000000010010011000000000010000000000000
.logic_tile 12 17
000000000001000111000110110001001100001001000000000000
000000000100100001010010000101111000000101000010000000
111100000000000011000110100101100001000001010000000000
000000000000000000100000000001101100000001100000000000
010000000000000001100000001101111100001001000000000000
000000000001001001000000000011001111000101000000000000
000100000000000000000010001011001110101100000000000000
000100000000000111000111001101001010111100000000000000
000010100000000000000011110011100000000000100000000000
000000000000000011000011111001101000000000000010000000
000100000000000001000111101000000000000000000100000000
000100000000001011000100001001000000000010000000000000
000000001010000111000011100000000000000000000100000000
000000000000000000100000001011000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000000001010000000000000001000000000010000010000000
.logic_tile 13 17
000100101010001111100011100000000000000000000000000000
000101000110000011100000000000000000000000000000000000
111000000000000001000111110011111001100100000000000000
000000000000011011100110000101101101010100000000000000
110000000000000111000110111101001101000011000000000000
110000000000000101000011110111101001000011010000000010
000000001000001001100111000101111110001010000000000000
000000000010000011000000000001111101001001000001000000
000100000110101001100111001011111000000010110000000000
000111001111010011000100000101011100000000110000000000
000000000001000011100111110001001010101000000000000000
000000000000000000100011101111001001011000000000000000
000000000000000000000111010111111000001100000000000000
000010000000000000000011010011001011101100000000000000
000100000000100111110010001000000000000000000100100000
000000000000000011100100000101000000000010000000000000
.logic_tile 14 17
000000100000000011100011111101111001101000000010000000
000001000000001001000011111001101110011000000000000000
001000001010001111000011100011111111000011010000000000
000000000000000101100010110001101000000011110000000010
010000001000100111100110011111100001000001010000000000
100000000000010000000010000001101110000010010000000000
000000000000001000000000011001000000000001010000000000
000000000000001011000010000111101100000010010000000000
000100000000001011100000000011101000110011110001000000
000000000000000111100010010011011000010010100000000000
000000000000000111000010000101001101001001000000000001
000000000010000000000010011101111000000101000000000000
000000001010000101100000000011111010110011110000000000
000000000000000000000000000111101010010010100000000000
000000000000000011100000001000000000000000000100000000
000000000000000111000011001001000000000010000000000000
.logic_tile 15 17
000010100000000001000111010011100001000001010000000000
000001001010000111000011110111101001000001100000000000
111000000000010111000111100101111001001001000000000000
000000000000000111000111100101101110000101000000000000
010000000001001101000010000111111000111110000000000000
110000000010000001000011100101011101111111000001000000
000010000000001001000111100011111110000100000000000000
000001000000000001100000001001001000001100000000000010
000000000010101111000000000111001100101000000000000000
000000000111011111100011000011101000100100000000000000
000110100000001111100010001101101001111100010000000000
000100000000000111000011000011011110111100110001000000
000010000000000011100110100101111001110010100010000000
000000000110000000000010011111001101110000000000000000
000000000000001011100000000000000000000000000100000001
000000000000000011100000001101000000000010000000000000
.logic_tile 16 17
000000000000001101010010001111001000101000000000000000
000000000111000111100110010101111100100100000000000000
111000000000001111100011101001001100001001000000000000
000000001010001111100000001001101001001010000000000000
110000100000001001100111101101111100110011110000000000
110000000000000001000100001011011000010010100000000100
000001000110011101000000000001101100001001000000000000
000000000000000001000000000001001001000101000000000000
000011000010010000000000000101011001101100000000000000
000011100000010111000000000101001100111100000000000000
000011100000000011100011011000000000000000000100000000
000011100000000001100010100111000000000010000000000010
000000000000000000000111100000000000000000000100000000
000000000000000000000011011101000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000011000000000011000000000010000000000000
.logic_tile 17 17
000010101000001111000111000111000001000001010000000000
000000000000001011000000001011101000000001100000000010
111100000000001111000111011101101101101000000000000000
000000000010001011000110110101001000100100000000000000
010010100000000001100011111101111001101000000000000000
110001000000001001000110000011101000011000000000000000
000100000000000011100011000001100000000010000000000000
000100000000001011000011101101101110000000000000000001
000000000000101000000000000001011101010111000000000000
000000001000011011000011000001011011000011000000000010
000000000000000000000011100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000101000000010100101011000000011000000000000
000000000010001011000010001111011010000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 18 17
001010100000000000000111010000000000000000000000000000
000100000001010001000111010000000000000000000000000000
111100000000001111100110111011101001000011000000000001
000100000001000111100111000111011000000001000000000000
011001000000000011100111100011100001000011000000000000
110000001110000000100100000111101000000010000000100000
000000000000001000000000000111001101100111110000100000
000000000000000111000000001111101101101011110000000000
000000001010000111000000000111101001000011110000000000
000000000000001001000000000001111001000011100000000000
000000000010001000000010001111101011110000000000000000
000010000000000101000011111001001010100000000000000000
000001000001010001000110101000000000000000000100000001
000010100000100000100111001011000000000010000000000000
000000100000101111100000000000000000000000000100000001
000000100000010001100011000011000000000010000000000000
.logic_tile 19 17
000010100001010011100111010000000000000000000000000000
000000000000100001000011110000000000000000000000000000
111001000000001000000010100101111001000000110000000000
000010000010001011000110010001001110000001110000000100
010000000000000000000000011101001000111101000000000000
010000000000001101000011001001011110111001000001000000
000000000001000001100111000000000000000000000000000000
000010101100100000000100000000000000000000000000000000
000010000000000111000111101101011110000000110000000000
000000000000000000110000001111111000000001110000000000
000000000000000000000000001101100000000011000000000000
000000100000000000010000001001101100000010000000000000
000010000001010111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000101000000010000000000000000000000100000000
000010000000011101000110011011000000000010000000000100
.logic_tile 20 17
000010100000011000000111000011000000000001000000000010
000000000000100011000000001111000000000000000001000000
111100000000000001010000011111100000000001000001000000
000100101010000000100011101101000000000000000010000000
010000000000000000000000001011000000000001000010000001
000010100110000000000000001001000000000000000000000000
000100000000000001000000010011100000000001000001000000
000000000000000000100011101011000000000000000000000000
000000000000000111000110100001100000000001000000000010
000000001100000000100000000111000000000000000000000000
000000000000001000000000000101100000000001000000100000
000000000000000011000000001011000000000000000000100000
000000000100000101100110100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000001011000001000000000000000000000000000100000000
000000001110000000100000001001000000000010000000000001
.logic_tile 21 17
000000000000010011000110000111100000000001000001000001
000000000000000000000000000101000000000000000001000000
111010000000000000000000000011101100100000000000000000
000100000000000000000000000001101100000000000000000000
010010000000001001100111000111100000000001000000100010
110001000000001101000100000101100000000000000000100000
000101000000010000000000000011101100100000000000000000
000110101110000000000000000101101100000000000000000000
000000000000001011100011000011100000000001000000100000
000000001010001011100100000101000000000000000000000000
000101000000000011000000000111100000000001000001100000
000110100000000001100011101001000000000000000000100000
000000100001000000000000001000000000000000000110000000
000000000000100000000000000011000000000010000000000000
000000000000001011000000000000000000000000000100100000
000000000000000111100010011011000000000010000000000000
.logic_tile 22 17
000000000000000001000011100011000000000001000000000010
000000001100000000100111101111000000000000000000000100
111000001010000000010010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
110000000000001000000110000001100000000001000001000011
010000000000101111000000001101100000000000000000000000
000000000000010000000010000001011100000000000000000000
000001000000100000000100000001111010100000000001000000
000000000000000001000110110011000000000001000000000110
000010100000000000100011101101000000000000000000000000
000010100000000011100000000101100000000001000000000010
000001000000000000000010011011100000000000000001000000
000010100000000000000110100001000000000001000010100000
000001000000000000000000001111100000000000000000000000
000010100100000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000100
.logic_tile 23 17
000000000000000000000010000101000000000001000000000010
000000000000000000000100001111000000000000000000000001
111000000001000011100000000111000000000000000000000000
000000000000000000100011101001000000000001000001000001
010000000000001000000111100000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000000000000000010011111111000000000000000000
000000000000000000000010001111001011100000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000010001011111001001001000000100000
000010001110000001000011011011111000000101000000000000
000000000000000101100110010001000000000001000001000000
000000000000000000000011010111100000000000000000000000
000000000000000011000000000000000000000000000100000100
000000000000000000100000001011000000000010000000000000
.logic_tile 24 17
000100000000001000000011001111100000000001000001000000
000100000000000111000000000101000000000000000000000000
001000000000000001000010000011000000000000000000000000
000010001010000000100110011001000000000001000000000000
010001100000000111100110001001111100010000000010000001
100001000000000000000000001001101011000000000000000000
000010100000001001100010000001000000000000000001000100
000000000000000001000110011111000000000001000000000000
000011000000001000000000000111000000000001000010000000
000011000000001101000000000001100000000000000001000000
000000000000000001000000001111011011100000000011000000
000010100000000000100000000101011011000000000000000000
000000000000000001000000010000000000000000000100000000
000000000000000000100010110101000000000010000000000000
000000000000001000000000001000000000000000000100000010
000000000000000011000000000001000000000010000000000000
.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 17
000000000000011001000000011001100000000001000000000000
000000000000100011000011010001100000000000000001000000
111000000000001111100011011001000000000001000000000010
000000000000001101100010111101000000000000000001000000
010000000000000000000011111001000000000001000000000110
110000000000000000000011011001000000000000000001000000
000000000000000001000000011001011011100000000001000001
000010000000011001100010110001101010000000000000000000
000000000000000000000000001101000000000001000000100000
000000000000000000000000000011100000000000000000100000
000000000000001000000000000000000000000000000000000000
000000000100001111000011110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000001100000000000000000011000000000000000000100000000
000001100000000000000010101101000000000010000000000000
000001000000000000000000001000000000000000000100000000
000001000000000000000011101111000000000010000000100000
000000000000000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000000100000
000001000000000000000010100000000000000000000100000000
000000100000000000000100001011000000000010000001000000
000000000000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 28 17
000100000000000001000111100111111000011010110000000000
000000000000001001000110011101101001101001010000000000
111000000001010011110000011101100000000000000000000010
000000000000100111100010001011100000000001000000000000
110000000000000111000010000001011111000001110000000000
010010001110001101000110001101011000000101100000000000
000000000000001001100111000011100000000001000001000000
000101000000001011000000001001000000000000000000000000
000000000000001111000011010101011011000011100000000010
000000000000000001000011000101001010000011000000000000
000010000000001000000110100001100000000001000000000000
000001000000000101000100001011100000000000000000000000
000000000000000000000000010111001010010010100000000000
000000000000000000000010000001111100110011110000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011010011000000000010000000000000
.logic_tile 29 17
000010000001010000000000000111100000000000000000000110
000000000110000000000000000101000000000001000000000000
111000000000000001100000010000000000000000000000000000
000000001010000001000011100000000000000000000000000000
010000000000000001000110001011011000101111110000000000
110000000000000000000000001111001101111111110000000000
010000000000001011000000001001100000000001000000000000
100000000110000001110000001011100000000000000000000000
000000000000000111100000001101100000000001000000000100
000000000000000000000010110001000000000011000010000000
001000000000000000000011111011100000000010000000000000
000000000000000001000010000111000000000000000000000000
000000000000000000000000001000000000000010000100100000
000000000001000000000000001011000000000000000000000010
010000000000101000000111000000000000000000000000000000
110000000000010011000000000000000000000000000000000000
.logic_tile 30 17
000000000000101001100110001001101101000010000000000000
000000000001010001000011110001011001000000000000000000
001000000000000101000111000101111101111100010000000000
000000000000000101000110101111011101111100000000000000
010000000000000101000010100001000000000001000001000000
010000000000001001000010010001100000000000000000000000
000000000000000001000111011101001010000010000000000000
000000000000000001100111110101011010000000000000000000
000000000000000001000111001111011010101100000000000000
000000000000000000000100000101111111001100000000100000
000000000000000001000110001011111110111101110100000100
000000000000000011100010011001011000111100110001000000
000000000000000000000111011011101011111101110100000001
000000000000000000000011111111011011111111110000000100
000010100000000000000111100000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000010011000000000000000000000000000000
001000100000001101100110111001100001000000110001000000
000000000000010001000010100001101010000000100000000000
010000000000000000000000001101100001000000110000000000
010000000000000000000000000101101000000000010000000010
000000000000001101100110110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000001111000000000000000000100010
000100000000000000000000001101000000000001000000000000
000000000000000000000000001101100001000000100000000000
000000000000000000000000001101101000000000000000000100
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001001100001000010000100000010
000000000000000000000000001001101000000000010000000000
.logic_tile 32 17
000000000000000011100011101001000000000000010000000000
000000000000000111000000001001001101000000110000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001000000011000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001010101101010100000000
000000000000010000000000000101101000001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 17
000000000000000010
000000000000000000
000000111000000000
000000001000000001
000000000000011110
000000000000110000
001010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
010010000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 2 18
000000000000000000000000000000000000000000000100000000
000000000000000000000010000011000000000010000000000010
111010000000000011100000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
010000000000000000000000001000000000000000000100000000
010001000000000000000000001011000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000001000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
.logic_tile 3 18
000010100000000000000111110000000000000000000000000000
000001000000000000000111110000000000000000000000000000
111000000001010000000000000000000000000000000100000100
000000000000000000000000000111000000000010000000000000
010000000000000000000000001000000000000000000101000000
010000000000000000000000001011000000000010000000000000
000000000000010000000111000000000000000000000100000100
000000000000000000000100001001000000000010000000000000
000000000000000000000011101000000000000000000100000010
000000000000000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011111011000000000010000000000010
001000000100000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001001000000000001000000000000000000100000000
000000000000001101000000000111000000000010000000100000
.logic_tile 4 18
000000000000000011100111010000000000000000000100000001
000000000000000111000011101111000000000010000000000000
111000000000001000000000000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000000001000000000010000000000100
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000000000000000000000011001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 5 18
000000000000000001000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111100000000000000000000000000000000000000000100000000
000100000100000000000000000001000000000010000000000000
010000000000000000000000001000000000000000000100100000
000000000000001011000000001011000000000010000000000000
000000000000010000000000000000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001001010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 6 18
000100100000001000000011100000000000000000000101000000
000101000000000011000100000001000000000010000000000000
111010100000000000000011000000000000000000000100000000
000001000000000000000100001001000000000010000000000000
010000000000010000000010000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000001000001010000000010101000000000000000000100000000
000010000000000000000100000111000000000010000000000000
000100001110000000010000001000000000000000000100000000
000100001100000000000010111101000000000010000000100000
000010100110000000000000001000000000000000000100000000
000001000000000000000000001001000000000010000000000010
000000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.logic_tile 7 18
000000000000000000000000010000000000000000000000000000
000001000000000111000011010000000000000000000000000000
111000100000000111010011101000000000000000000101000000
000001000000000000100000000001000000000010000000000000
010010000000000000000000000000000000000000000101000000
000000000000000000000010111001000000000010000000000000
001000000000000000000000000000000000000000000100000000
000000000110000000000000001101000000000010000010000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000
.ramt_tile 8 18
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 18
000000000000000000000111001101101000001001000000000000
000000000000000000000111100101111101000101000010000000
001010100001000000000011000011001001000011000001000000
000000000000100011000011001011111101000010000000000000
010000000000100000000000000000000000000000000100000000
100000000001010000000000000011000000000010000000100000
000000000000000001100000010000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000010100000001011100110011000000000000000000100000000
000000000000000011100011100001000000000010000000000000
000000000000000000010111000000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011111001000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
.logic_tile 10 18
000000000000001011100000011101111100101000000000000000
000000000000001111000011110001011000011000000000000000
001000000000001000000011010001111111110110000001000000
000000000000000001000110001101101101110101000000000000
011000000001000000000000010000000000000000000100000000
100000000000100000000010000011000000000010000000000000
000101000110001000000000001000000000000000000100000000
000100000000000101000000000011000000000010000000000000
000000100000000000000000010000000000000000000100000000
000001000000000011000011011011000000000010000000000000
000000000000000011100111100000000000000000000100000000
000000000000000000100100000001000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 11 18
000000000000000000000000000001111010000110110001000000
000010100000000000000000000101111011001010110000000000
001010000000000000000110111000000000000000000110000000
000010101010000000000010110101000000000010000000000000
010000001110000001000111001000000000000000000100000000
100000000000000000100010010111000000000010000000100000
000000101101110000000000010000000000000000000100000001
000000000000011011000011011101000000000010000000000000
000000000000000111000000001000000000000000000100000100
000010100000000000000000001001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000000011000000000010000010000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000100001000011100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 12 18
000000000000000000000111101001101001001001000000000100
000000000000000000010100000001011100001010000000000000
001000000000000001100000001111111101101011000000000100
000000000000000111000000000111001011111111000000000000
010100000000000011100000000101101000101000000010000000
100100000000000000000010110101011100011000000000000000
000000000000001101000010100000000000000000000100000000
000000000000000001000111001101000000000010000000000000
000100000000001000000000001000000000000000000100000000
000100001010001111000000000101000000000010000000000000
000000000000000000000010001000000000000000000100000000
000100000000000001000100001011000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000011001101000000000010000000000000
000000001010001011100000000000000000000000000100000000
000000000000001101100000001111000000000010000000000000
.logic_tile 13 18
000000000000001000000000000101111110101101110000000010
000000100000000011000011011001001000101001110000000000
111010000000000011100111001111011101000110000000000100
000000000000000000100100000011111000000101000000000000
010000000000001000000010000111001011010100000000000000
110000000000000011000000000011101010011000000010000000
000000100000000011100000000011000000000010100000000000
000001000000000111100000001011101010000010010000000000
000000000000000111000111001111011110010100000000000000
000000000100000001000011100111011000100100000010000000
000000000000000101100000001000000000000000000110000000
000000001100000000100011111001000000000010000000000000
000000000101000000000110010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000001000011000000000000000000000000000100000000
000000000010100101100011110011000000000010000000000000
.logic_tile 14 18
000100000000001111100110001111101101110010100000000000
000100000100000111010000000011101010110000000000000010
111000001000001111100000001001100001000000010000000000
000000000000000001000011100111101101000000110000000000
011010100000010001100011010101100000000001010000000000
110000000000000000000110000011001101000001100000000000
000100000000001101000010101001001111000011100000000000
000000000000001011100000000001001101000011000000000000
000000000000001111100111011001000000000001010000000000
000000000000000011100011011101001101000001100000000000
000000000000001001000010000001101111001001000000000000
000000000000001101000100001101011100000101000000000000
000000100000000111100111100111001001110011110000000000
000001000000000000100110010101111110010010100000000000
000000000000001001100000000000000000000000000100000000
000000000000001111000011101011000000000010000000100000
.logic_tile 15 18
000000000100100001100010001011000001000000100000000000
000000000000011011000111101011101100000000110000000000
111010100001001011100000011101001101001001000000000000
000000000000100001000011000011011000000101000000000000
110000000000111111100000000001000001000000100000000100
110000001100000001100011111001001001000000000000000000
000110100000001011100000000001111110110110110000000000
000101000110000011100011110011011001111010110000000000
000001000000001001000110010101100001000001010000000000
000010101100001101000011100001101001000010010000000000
000000000110000011100010000111101110000011000000000000
000001000000001001100110000101001011000001000000100000
000000001000011011100010000111011011111000000000000000
000000000000000111100100000011001010111100000000000100
000000000001000111000111001000000000000000000100000000
000000000001100000000100001011000000000010000010000000
.logic_tile 16 18
000000000000001000000000000001101110000110000000000010
000000000010001111000000001111011000000101000000000000
001000000000001001100000001000000000000000000100000000
000000000001010111000000001111000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
001000000000000000000000010000000000000000000100000000
000000001010000000000010101011000000000010000000100000
000010000001010000000010000000000000000000000100000000
000001000000000000000100000000000000000010000000000000
000010000000000000000110101000000000000000000110000000
000000000100000000000111010001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 17 18
000000000110001000000011100000000000000000000100000001
000100000000000111000000000101000000000010000000000000
111100000000000000000010101000000000000000000100000000
000100000000000000000010011001000000000010000000100000
010000000000000011000000001000000000000000000100000000
000000001010000000100000001111000000000010000000000000
000000100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000001000000000000000000000000000000000000000100100000
000010100000000000000000001001000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000100100001000000000110011000000000000000000100000000
000000000000100000000111101111000000000010000010000000
.logic_tile 18 18
000000000001001011100011100101101100001100000000000001
000000000100100111000011110101111101000100000000000000
111101000110001001000000010001011101001001000000000000
000100100000000111100011000001001111001010000000000000
010000000000000001100010010001111111001001000000000000
010000000000000001000011110011011110001010000000000000
000000000000010101000000011101000000000011000000000000
000100000000100000000010001011101010000010000000000000
000010100000000011000010011001001111101000000000000000
000001000000001011100110001001101000011000000000100000
000100000000100011000010001101000000000011000000000000
000100000000001001000111000111101010000010000000000001
000000000000001000000000001011011101111100000000000000
000000000000001111000000000101001101011100000000000000
000000000000001011000000000000000000000000000100000000
000000100000000101000011001101000000000010000000000100
.logic_tile 19 18
000000000000000000000000010001101100000110000000000000
000000001010000000000011000101001001000101000000000000
001000000000000001100000000000000000000000000100000000
000000000000000111000000000101000000000010000000000000
010000000000001001100000001000000000000000000110000000
100000001110000111000000001011000000000010000000000000
000000001000000000000010010000000000000000000100000001
000000000000000000000110011011000000000010000000000000
000000000000000011000011001000000000000000000100000000
000010000000000000000000001101000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000001000000000000011100000000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100001010010000000000001101000000000010000000000000
.logic_tile 20 18
000000000000000111100111100000000000000000000000000000
000000000000000111100110010000000000000000000000000000
111110000000001111100011100001000000000001000000000100
000100000000001111000000000111100000000000000001000000
110000000000000000000000000001100000000001000001000100
110000000000000000000000000011000000000000000000000000
000000000000001000000000001001001100000110000000000000
000000000000001111000000001001011001000101000000100000
000000000000001001000111111011000000000001000000000010
000000000100000101100011000001000000000000000000000000
000000000001110000000000001111000000000001000001000000
000010100001110000000000000101000000000000000000000010
000000000000001111000010000011000000000001000001000000
000000000000000101100100000011100000000000000000000001
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 21 18
000000001000001111000011111011111101000000000000000000
000000001100001111000011010101011001100000000000000000
111000000000100000000000010001011100111000000000000100
000000000110001001000011010001011100111100000000000000
010001000000001000000000001111000000000001000001000000
010010100000000001000000000111000000000000000000000000
000000100001010111000000001001100000000001000000000100
000001000000100000010000001111000000000000000000000000
000000000000000011100011101111000000000001000000000010
000000001100000000000100000111100000000000000000000010
000000100000100011100011000001100000000001000000100000
000000000011010000000110010101000000000000000000000000
000000001110000000000000001011000000000001000000100100
000000000000001001000011010111100000000000000010000000
000000000000000101100000010000000000000000000100000000
000000000100000000000010101001000000000010000000000100
.logic_tile 22 18
000010001110100111000000011111000000000001000000000100
000010000001010000000011100111100000000000000000000000
111000001010101001100111011011100000000001000000000010
000100000000000111000010000011000000000000000001000100
010000000000000000000010001111000000000001000000000100
010000000000000000000111101001100000000000000000000000
000000000000110000000111011011100000000001000000000010
000000000000111011000010010001100000000000000000000000
000000000000001000000011100101101011000011010000000000
000010100100000101000000000011011000000011110010000000
000000000000000101100000000101011011010000000000000000
000000000001000111000010000111111011000000000000000000
000000001111000000000000000001101101000000000000000000
000000000000100001000010001101111111100000000001000000
000010100000100101100010000000000000000000000100000010
000000000001010000000000000001000000000010000000000000
.logic_tile 23 18
000010100000001000000011110111111000101000000000000000
000001000000000011000011010101011000100100000000000000
111000000000001111000111001111000000000001000001000000
000000100000000111000000000011000000000000000000000010
011000000000001011100000011001100000000001000001000000
010000000000000011000011100101000000000000000010000000
000001001100001001100000000000000000000000000000000000
000110000000001001000000000000000000000000000000000000
000000000000000000000000011101001010101000000000000000
000000000000000000000011100011101101011000000001000000
000000000000101001100000000111011001010000000000000000
000000000111001011000000001001101010000000000000000000
000001001110000001000111000000000000000000000000000000
000010000010001011000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000001010101001000000000111000000000010000000000000
.logic_tile 24 18
000000000000001000000000000001100000000001000011000000
000000000110000011000010101001000000000000000000000000
001000100000101111100000000000000000000000000000000000
000001000001011111000000000000000000000000000000000000
010000000000000001000000000101111111001001000000000100
100000001010000001100000000001001000000101000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100001110000000000000000101000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011000000000000000000000100000010
000000000000000000000000001111000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000000000101000000000010000000000100
.ramt_tile 25 18
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 26 18
000000000000000011100000001011000000000001000000000010
000000100000000000000000001101100000000000000000100010
111000000000000000000000001101100000000001000000000010
000000001110100000000000000111000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000100011100111100000000000000000000100000000
000000000100000000000000001111000000000010000000000000
000010000000000000000011000000000000000000000000000000
000001001100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000001001000000000001000000000010000000000000
.logic_tile 27 18
000000000000001001000010110001011001110000000000000000
000000000000001011000111111001001100111000000000000000
111001000000000001100111011011001101010100000000000000
000000001010001111000111010101011001100100000000000010
010000001111010001000111111001101010111011110000000000
110000000000001011100111111001111100011011110000000000
000000000000000111000111000111011011110000000000000000
000100001000000111000100001111001100010000000000000000
000010100000001000000000000101001011111000000000000000
000000000000000011000011000101011101110000000000100000
000000000000000101100110011101101001100101100000000000
000000000000001001000011101111111010000000000000000000
000000000000001111000110010111001000010000000001000000
000000000000000001000010000001011111000000000000000000
010000000000000000000000010000000001011010010101000000
010001000000000000000011000000001101100101100000000001
.logic_tile 28 18
000000100100000111000110000111000001000000010000000000
000001000000000111000011001001001011000000000000000000
000000000000001000000110010101011110110101100001000000
000000000000001111000010001101011101110110100000000000
000000000000100101000110000111100000000000100000000000
000000000000000000100010110001101101000000110010000011
000001000000000000000110100111011110001010000000000000
000000000010000000000110010001111101001110000000000000
000000000001000000000011110001111011001111110000000010
000000000000100000000011011101111100000110100000000000
000000000001010101100011100111000001000011000000000000
000000001010000111000100001001001100000010000000000000
000000000000011011100111000111100000000001000000000000
000000000000100101100000000001000000000000000000000000
000010000000000000000011101001111001110000000000000000
000000000000000111000111101011011111010000000000000000
.logic_tile 29 18
000000000010000111000011101101101011100111110000000000
000000000000000000100000001101101101001111110000000000
000000000000001111100011110101101111110001000000000000
000000000000000111100011101001111000000101000000000000
000010100000000001100011110001111001000001110000000000
000000000000001101000010001101101011100010100000000000
000000000000001001000010010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000100000000000000000110100101100000000000000000000010
000000000000000000000000001101100000000001000000000000
000000000000000000000000011101111010111000000000000000
000000000000000000000010100101101101110000000000000000
000000000000000000000010001001100000000010000000100000
000000000000000000000000001001100000000000000000000000
000000000000000000000000000001101010111001010000000000
000000000000010000000000001101001000110000000000000100
.logic_tile 30 18
000100000001000000000000000000000000000000000000000000
000100000110100000000000000000000000000000000000000000
000000000000100000000000001000000000000010000000000000
000000000001110000000010010101000000000000000000000000
000000000100000000000011110101000000000000000000000010
000000000000000011000011001111100000000001000000000010
000010000000000000000000011001100000000001000000000100
000000000000000011000010001101100000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000001000001000000011000111100000000000000000000000
000000000000001101000000001101000000000001000001000000
000000001110000000000000000000000000000010000000000000
000000000000000001000000000101000000000000000000000000
.logic_tile 31 18
000000000000000111100111101000000000000010000000000000
000000000000000000100111001111000000000000000000000000
111000000000000001100010101001100000000000010001000000
000000000000000001000100001001001000000000110000000000
010000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
110000000000000000000110001101101110000100000000000000
000000000000000000000000001001111111000000000000000001
000000000000000000000000000000000000000010000000000000
000100000000000000000000001111000000000000000000000000
000000000001001101100110011000000000000010000000000000
000000000000100101000010101011000000000000000000000000
000000000000000000000110111011101001000000000000000000
000000000000000000000010101011011100100000000000000000
010000000000000000000110101000000000000000000100000000
100000000000000000000000000001000000000010000000000000
.logic_tile 32 18
000000000000000000000110010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000001001100110110000000001000000001000000000
000000000000000001000010000000001001000000000000000000
110000000000000000000000000000001000001100111101000000
010000000000000000000000000000001001110011000000000000
000001000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100100000
000000000000000000000011100000001000110011000000000000
000000000000000000000010100000001001001100111100000000
000000000000010000000100000000001000110011000000000000
000000000001010000000000000000001001001100111101000000
000000001110100000000000000000001001110011000000000000
010000000000000000000000000000001001001100111110000000
100000000000000000000011110000001111110011000000000000
.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000001
000000001011000000000011111011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 19
000000000001010000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
111010000000000111000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000010000000000000000000000100000100
110000000000010000000110001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000001110000000000000000001000000000010000000000000
001001000000000000000010001000000000000000000100000100
000010100000000000000100000111000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001101000000000010000000000001
.logic_tile 3 19
000000000000000000010000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
111000000000110101100000001000000000000000000100000001
000000000000000000000000000101000000000010000000000000
010000000000000111000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000101000000
000000000000001111000000000011000000000010000000000000
000000000000100001100000000000000000000000000100000000
000000000001010000100000001111000000000010000000000010
000000000000000111010000001000000000000000000100000000
000000000000001001000000000001000000000010000000000010
000000000000000000000010101000000000000000000100000000
000000001010000000000100001111000000000010000000000000
000000000000000000000110101000000000000000000100000010
000000001010000000000000000011000000000010000000000000
.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000001110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 5 19
000000001110000000000000011000000000000010000000000010
000000000000000000000011001001000000000000000000100000
111000000000000000000000011000000000000000000100000000
000000000010000000000011101011000000000010000000000010
010000000001010000000000011000000000000000000100000000
010000000000100000000011111011000000000010000000000000
000010100000000001010000000000000000000000000100000000
000000000100000000000000001101000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000111000000000101000000000010000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 19
000000000000000000000000001011100001000010000000000100
000000000000000000000011100111001000000011000000000000
111000000010001000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
010000000000010001000000000000000000000010000000000001
010000000000100001000000001011000000000000000000000100
000000000000000000000000000000000000000010000000000000
000000001010000000000010010101000000000000000000100000
000000000000000000010111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000011011010000100000000000010
000000000000000000000000001011111010000000000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 7 19
000000000100000111000011110000000000000000000000000000
000000000000000000100011110000000000000000000000000000
111000000000000000000000010001111101000110000000000000
000000000000000000010010110001111100000101000000000010
010010001010000000000000000000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000010000000000000000000000000000
000000001010000000000011010000000000000000000000000000
000000100000000011100111011000000000000000000100000000
000000001010101001100010111011000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000010000000000000000000000000000000
000100000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 19
000000001000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000010000000000000000000101000000
000000000000000000000011010000000000000010000000000000
010010100000001000000000000000000000000000000100100000
100000000000000011000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000001110000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000001000000000000000000100000000
000100000000000000000000001001000000000010000000000010
000000000000000000010000001000000000000000000100000000
000000001010000000000011001111000000000010000000000000
.logic_tile 10 19
000000000000000101000110100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000001000000110100011101011001001000001000000
000000000000000011000000001001001100000101000000000000
010010100011010111000000001001111100101000000010000000
100000000000000000000000000001101010011000000000000000
000000000000000000000010100000000000000000000100100000
000000000000000000000110110001000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000010101110001001000000001000000000000000000100000000
000000000000001011100000001101000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000010000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
.logic_tile 11 19
000000001100000111100000000011100001000001010000000001
000000000000001101100011100111101100000001100000000000
111010000000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
010100000001000000000000001101011111001001000000000000
010000001010100000000010110001101110000101000010000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000001111000000000011101100010111000000000001
000000000000001001100000000001001100000011000000000000
000000000000000001010111100000000000000000000100000000
000001000000000111110100000001000000000010000000000100
000000000010100101000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000000011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
.logic_tile 12 19
000000000000000001000110100101100001000010000000000100
000000000000000111100100000111101100000000000000000000
111000000000000000000010111101101011101000000010000000
000000000000000000000010111001011100011000000000000000
010000000000000000000011100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000111000110000000000000000000000100000000
000000000000000000000111000011000000000010000001000000
000000000000010111100000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000001001000000000000000000000000000100000010
000000000000000111100000000001000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000100000001101000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 13 19
000100001000001001100111100001001010110110000000000000
000110001100100011000110111011011000110101000001000000
001000000000000101000111000000000000000000000100000000
000000000000000000100100001001000000000010000000000000
010000000001000000000010101000000000000000000100100000
100000000001010000000111100011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011111101000000000010000000000000
000001000000000000000000010000000000000000000100000000
000010000110000000000011101101000000000010000000100000
000000100000000000000000001000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000001000000000000000000000000000000000000000100000000
000000100000000000000000001001000000000010000000100000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000000000000
.logic_tile 14 19
000100100000001111000110110000000000000000000000000000
000000000000001111000011110000000000000000000000000000
111000100000001101100011101111111000101000000000000000
000001000000000111000010010001101110100100000000000000
010000000001010001100011000001011000011100100000000000
010000000000000000000111101101111111011100010000000010
000000000001000001000011110011111010001001000000000000
000000000000100000000011101011111110000101000010000000
000000100000100101100111110001011000101011000000000000
000001000000000000100110110101011101111111000000000000
000000000000000000000000011011111010110110000000000000
000000000000000001000011011101001110110101000000000000
000011000001000000000010000101001101000011010000000000
000010100000001001000100000001101001000011110000000000
000010100000001000000111001000000000000000000100000100
000001000001110111000100000111000000000010000000000000
.logic_tile 15 19
000001000000110111100011100001011010010100000000000000
000000101010010111000111111001111101011000000000000010
001001000000000101000000011101111001000011110010000000
000000000010000000100011100001011010000011100000000000
010000000000000000000000001011101110101100010000000100
100000000000001011000000000011001110101100100000000000
000001000000001001000010010000000000000000000000000000
000000001000010111100111100000000000000000000000000000
000000000000000000000000010101001111101100000000000000
000000001100000000000011000001011101111100000000100000
000000000000000001100000000000000000000000000100000000
000000001010000111000011100001000000000010000000000000
000010100001000111000000011000000000000000000100100000
000001001010100111100011001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 19
000010100000001001000000000001001011101100010000000001
000000000000000011000010111001001101101100100000000000
111000000000000000000111001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010100100001000000000000010000000000000000000110000000
000001000000100111000011110001000000000010000000000000
000000000000001000000000000000000000000000000100100000
000100000000001101000000001101000000000010000000000000
000000000100000000000000010000000000000000000100000000
000000000000000000010010111011000000000010000000000001
000001000000000000010010101000000000000000000100000000
000000000000000000000010011001000000000010000000000000
000100000000000111100000000000000000000000000110000000
000100000000000000000000000111000000000010000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000000101000000000010000000000000
.logic_tile 17 19
000000000000001111100000000001111111001001000001000000
000000001010001011100000000111111101000101000000000000
001000000000101101100110001101001100101011000000000000
000000001001011111100000000101001000101010000000000000
010010100110000111000010100001101110110101110000000000
100001000000000000000100001101001000110110110001000000
000000000000001000000110101000000000000000000100000100
000010000000000001000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000111000000001101000000000010000000000000
000000001000000011100000000000000000000000000100000100
000000000000000000000011101111000000000010000000000000
000000000000000001000000011000000000000000000100000000
000000000000001111100010110001000000000010000000000100
000000000000001000000000011000000000000000000100000000
000000000000001101000011010011000000000010000000000000
.logic_tile 18 19
000000000000001111100111110000000000000000000000000000
000000000000001011100011000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000001011000111001000000000100
000000100001010000010000001001001000111010000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000011101000000000000000000100000000
000100000000100000000100001011000000000010000001000000
000000001111010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 19
000000000000000011100011110101101000110011110000000000
000000000110000000010011011001111011010010100010000000
111100000000000000000111011000000000000000000100000000
000100000110000000000011001001000000000010000000000000
010000000000000000000010001000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000001000000000000000000010000000000000000000100000000
000010000000000000000011010001000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000001000000111001000000000000000000100000000
000000000000000101000100001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000000010110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 19
000000000000000111000000011001101110110110000000000000
000000001110000111000011000101011000110101000000000100
111100000000000011000000000011101100000110110001000000
000000000000000000100011110011001010001010110000000000
010000000000000111100011101000000000000000000101000000
010000000000000111100000001001000000000010000000000000
000010100010000001000000000000000000000000000100000000
000000000000000000110000001011000000000010000000000001
000010000000001101100111000000000000000000000100000000
000010000000000101000100000101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010001101000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 21 19
000000000000000000000110010001001101101100010000000000
000000000000000000000011011001111101101100100000000000
001000000000000101000000000000000000000000000100000000
000000000000000000110000001101000000000010000000000000
010101001000001000000010100000000000000000000100000000
100100001100001111000111011101000000000010000000000001
000100000000000000000011101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000100000000000000011110000000000000000000100000000
000001000000000000010011111011000000000010000000000000
000000000100000000000111110000000000000000000100000000
000000000000000000000111010101000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
.logic_tile 22 19
000000000000101111100000000011101011111001000000000000
000000000001010001100010000101111111111010000000000000
111000000000001011100000010001011110101010110000100000
000000000000001011000011100011011000100110110000000000
010000000000000101000000011011011101101100010000000000
010000001100000000100010000001101111101100100000000000
000000100000000000000000010000000000000000000000000000
000001000000000000010011010000000000000000000000000000
000001000000000101100010100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000001000001000011101000000000000000000100000000
000000000000100000100000000001000000000010000000000100
000000100000000000000000001000000000000000000100000000
000001000000000000000000001001000000000010000000000000
000000100000000000000110101000000000000000000100000000
000000000000000000000100001101000000000010000000000000
.logic_tile 23 19
000000000001000001000000000001011101001001000001000000
000000000000001001000000000001001100001010000000000000
111000000000000000000110101001100001000001010000000000
000000000000001001000011100111001100000010010000000000
010000000000000000000111100000000000000000000100000000
000000001000000000000100001101000000000010000000000000
000000001000000000000010111000000000000000000100000000
000000000000000000000010101101000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000010000001101000000000010000001000000
000000000000000011100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000001000000000001000000000000000000100100000
000000000000001011010000001001000000000010000000000000
.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000000011100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 19
000000000000001000000000001011111110000011000000000000
000000000000001111000000000001001000000001000000000000
111000000000000000000000000000000000000000000000000000
000000000110000011000000000000000000000000000000000000
111000000000001000000000000011111111110100100000000000
010000000000001111000000000001001000000100110010000000
000000000000000000000000001001101110001001000000000000
000001000000000011000000000111011010001010000000000000
000000000000000000000000000101111110111010010000000000
000000000000000000000011101111001000111110110000000000
000000000000001001000000000000000000000000000000000000
000000000010001111000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000001000000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
.logic_tile 27 19
000000100011001111100011101001100000000000010000000000
000001000000000101100010000011101011000000000000000000
111010000000001101000010010001100000000001000000000000
000000000000000101100110000111100000000000000000000000
010000000000001101000110110011111010000000000000000000
010000000000001111100010000001011111100000000000000000
000000001100001001000010010101000000000010000000000000
000000000000000111000110000001001011000011000000000000
000000000000001001100111111001101100000011000000000000
000000001010000001000011100001001100000010000000100000
000000000000000011110011101101111010000000000000100010
000000000000001001100100000101101010100000000000000010
000000000000000000000011001001011100111100110000000000
000000000000001011000100000111111101111110110000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000001011000000000010000000000010
.logic_tile 28 19
000010000000001001000000001011000001000000010000000000
000000000000000011000000000011101111000000000000000100
000000000000000001100000011011001011110000000000000000
000000000110000000000011011101111110001000000000000000
000001000001011001000010101011101010000011110000000000
000000000000000001100100001001001101000011100000000000
000100000000001011100000011001011010000000000000000100
000000000000000001010011011011001000100000000000000010
001000000000000011100111011011000000000001000000000000
000000000000000000100111110011000000000000000000000000
000000000000000011100011101101000001000000000000000000
000000000000001001000100001011001010000000010000000010
000000000000000000000111001011000000000000010000000000
000000000000000000000100000011001111000000000000000010
000000000000000101000111001111100000000010000000000001
000000000000000111100000000001000000000000000000000000
.logic_tile 29 19
000000000000000000000010001001100000000001000000000000
000000001110000000000010010111000000000000000000000000
000000000000001001000000011011100000000010000000000001
000000000000000101100011101101101001000011000000000000
000000000000000001000000010111100001000000100000100000
000000000000000000100010000011001000000000000000000000
000000000000001001100000011001101101010110000000000100
000000000000010101000011100111001111010111000000000000
000000000000000111000000000111000001000000000010000000
000000000000001011100011011011001101000000010000000001
000000000000000000000000010101000000000010000000000000
000000001010000000000010011111001100000000000000000000
000000000000000000000000000101000001000000100000000100
000000001100001011000011101001101010000000110000000000
000000000000001111000000011001100000000001000000000000
000000000000000111000010010101100000000000000000000100
.logic_tile 30 19
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000010101110000001100000000000000001000000001000000000
000000001000000000100000000000001000000000000000000000
000010000000001101000000000000000001000000001000000000
000000000000001001000000000000001011000000000000000000
000000000000101101000010100111100001000000001000000000
000000000101001001000000000000001010000000000000000000
000000000000000000000110100011100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000001100000101100111000111100001000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000001010111000000000111100000000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 31 19
000000000000000000000000001111111101000010000000000000
000000000000000000000010000111011101000000000000000000
111000000000000001100110001001001100100000000000000001
000000000000000000100000001101111010000000000000100000
010001000000001111100011100011001100000000000000000000
110010000000000001000100000101011100100000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010101001000000000000000000000000
000000001010001101100110110000000000000010000000000000
000000000000000101000010000101000000000000000000000000
000000000001000000000110111000000000000010000000000000
000000000000100000000010100001000000000000000000000000
000010000000000000000000001000000000000010000000000000
000001000000000000000000001111000000000000000000000000
010000000000001101100110100000000001011010010100000000
100000000001010101000000000000001001100101100000000000
.logic_tile 32 19
000000000000001001100110010000001000001100111100000000
000000000100000001000011110000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000100000000000001000010000000001000110011000000000000
010000000000000000000000000000001000001100111110000000
010000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100110100000000
100000000000000000000000000000001001110011000000000000
.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 20
000100000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100100000
000000000110000000000010011011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 2 20
000000000000001000000000000000000000000000000100000000
000000000000000011000000000001000000000010000000000000
111000000001010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 20
000000000000100001100000000001011000001001000000000001
000000000001010000000000000111011100000101000000000000
001000000000000000000111101000000000000000000100000000
000000000100000000000000000101000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000101111000010100000000000000000000000000000
000000000000001000000110100000000000000000000101000000
000000000000000011000010111111000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001011000000000010000000000000
000000000000010101100011000000000000000000000100000000
000000000000000000100100001011000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 4 20
000000001100000000000111000001111000011100100001000000
000010000000001111000100000001101011011100010000000000
111000000001000001000110100000000000000000000000000000
000000000000100000100000000000000000000000000000000000
010000001000111000000111000101001001001001000010000000
000100000001010011000100001111011101001010000000000000
000000000100001000000011001000000000000000000100000000
000000000000001001000100001011000000000010000000000000
000001000000000000000000011000000000000000000100000000
000000100000000000000011101101000000000010000000000010
000000000000000000000111101000000000000000000100000000
000000000000000000000110010101000000000010000000000000
000000000000000000000111100000000000000000000101000000
000000000000000011000100001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
.logic_tile 5 20
000001000000001000000111010011011110101000000000000000
000010100000001111000010001001111000100100000001000000
001000000000001101100000000001100001000001010001000000
000000000110000001000000001001001100000001100000000000
010000000000000011100111100000000000000000000100000000
100000000000000000100100001101000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000011100010100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000000000000000011000000000000000000100000010
000000000000000000000011011011000000000010000000000000
.logic_tile 6 20
000000000001001011100000001101000000000010100000000000
000000001110100011100000001001101000000010010010000000
001000000001001000000000011101011110101100000000000100
000000000110111011000010000111011000111100000000000000
010000000000100001000000011000000000000000000100000000
100000000100010000100010001011000000000010000000000000
000100000001010001000000000000000000000000000100000000
000000000000000000100000000011000000000010000010000000
000000000000000111000000001000000000000000000100000010
000000000000000000100000000101000000000010000000000000
000000001000100101100111111000000000000000000101000000
000000000100000000100011101011000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000000001000000000010000000000000
000000000000001000000010001000000000000000000100000000
000000000000001111000100000011000000000010000000000010
.logic_tile 7 20
000000000000001000000010001001001110101000000000000000
000000000000001111000111101011101000011000000000100000
111010100000000000000000001000000000000000000101000000
000001000000000000000000000011000000000010000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000010000000000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000111100000000000000000000000000100100000
000000000100001111110000000011000000000010000000000000
000000000000010111000000010000000000000000000100000000
000000000000000000000011110011000000000010000000000010
000000000010111000000000000000000000000000000101000000
000000000000010011000010011001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 20
000010000010000000000000010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
011010000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000110000000
000000000000000000000011101011000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000100000000011000000000010000001000000
001010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 10 20
000000000000100011100011000000000000000000000101000000
000000000100010000000011111001000000000010000000000000
111000000000000000000010100000000000000000000100000000
000100000000000000000100001001000000000010000000000000
010000000000000000000000000000000000000000000100000000
000000000001000000000000001011000000000010000000000010
000000000001000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000010010111000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000001010000101000000001001000000000010000000000000
000101000000000101000000001000000000000000000100000000
000110000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010110001000000000010000000000000
.logic_tile 11 20
000000000111001000000011001001101110101000000000000000
000000000000101111000110000001001000011000000000000000
001000000000001011000110001101100000000010100000000001
000000000000001111100000001001001010000010010000000000
010000000000001000000000000000000000000000000100000000
100000000000001111000000001001000000000010000000000000
000000000001000001100000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000001000000000111001000000000000000000100000000
000000000010000000000100000011000000000010000000000001
000000000000000000000111100000000000000000000100000000
000010101010000101000000001001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000001000011000000001111000000000010000000000001
001000000000000000000011001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 12 20
000000000001000000000000001000000000000000000100000000
000000001110100000000010110001000000000010000000000100
001000000000000101000000001000000000000000000100000000
000000001110000011100010010001000000000010000000000000
010000000001010111000000000000000000000000000100000000
100100000000100000000000001001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000001100111100000001000000000000000000100000000
000000000000100000100000001001000000000010000000000010
000010000000000001010000001000000000000000000100100000
000000000000000000100000001111000000000010000000000000
000010000000000000000000000000000000000000000100000000
000000000000010000000000000101000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011110011000000000010000010000000
.logic_tile 13 20
000000000000000000000111100001001111001001000000100000
000000100000000000000000000101101001000101000000000000
111000000000000000000111110000000000000000000100100000
000000001000000000000111111011000000000010000000000000
010000000000000011000000001000000000000000000100000000
000000000000000000110000001101000000000010000000000000
000000000001000000000010101000000000000000000100000000
000000000000000000000110111101000000000010000000000000
000110000000100000000010001000000000000000000101000000
000100001011000000000100001111000000000010000000000000
000100000000001000000010101000000000000000000100000000
000000000000001101000000001011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000000011000000000010000000100000
001000000000000000000110101000000000000000000110000000
000000000000000000000000001001000000000010000000000000
.logic_tile 14 20
000010000000000111100011100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
111000000000001000000000000111111101011100000000000000
000000000000001011000010101001001101001100000000000010
110000001111010000000000001111101011001100000000000001
010000000010001001000011100001011010001000000000000000
000000000000000001100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001111000000000001001010111000000000000000
000000000100000111100010000001011100111100000000100000
000010100000000111000010000001111100010100000000000000
000000000000000011000011100011111010011000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011000000001000000000000000000100000000
000000001000000111100000000011000000000010000000000000
.logic_tile 15 20
000000001000000111000110010000000000000000000000000000
000000000100001001100011000000000000000000000000000000
111000000000101111100111000000000000000000000000000000
000000000000000011000111000000000000000000000000000000
010000000001011111100000000101111001000011100000000000
010000000000100111100010000011101001000011110000000001
000000000000000000000111010011001011101100010000000000
000000000000000000000110000011101100101100100000000000
000000000000000101100000011101001001111001000000000000
000000000000000001010011101011111110111010000000000000
000010100000001011100000010001011001011100000000000000
000000000100000001000010100101001001001100000000000000
000001000000001000000000001001001111110110110000000000
000010000000000011000000000011001011110101110000000000
000000001000000011100000001000000000000000000100000001
000000000000000001000000000111000000000010000000000000
.logic_tile 16 20
000000000000000101000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
001000000110001101010000000000000000000000000100000000
000000000000001111000000000001000000000010000000000000
010000000001010000000000000000000000000000000100000000
100100000000100000000000000011000000000010000000000000
000000000000000000000110101000000000000000000100000000
000000000010000000000100000001000000000010000000000001
000001000000100000000000000000000000000000000000000000
000000000101000111000000000000000000000000000000000000
000000001110000111100000001000000000000000000110000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011111101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
.logic_tile 17 20
000100000001000101000111101011101000101000000000000000
000000000000001101000100001111011111011000000001000000
111000000000000111010000001001101110101100010000000000
000001000000001011000010011101111001101100100000000000
110010000000001001100111100011001001010100110000000100
010000000000000101000100000001011011000000110000000000
000000000110000000000011001111001010111001000000000000
000000000000000000000011011011001001111010000000000000
000000000000000011100111011101001100001001000000000010
000000000000000000100011100001011011000101000000000000
000000001100000011100111100011111101100111110000100000
000000000000001001110010000001011110101011110000000000
000000000000000011000111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000111001000000000000000000100000000
000000001011011011000100000001000000000010000000000000
.logic_tile 18 20
000000001110000000000000000001111000001001000000000000
000000000000000001000000000101011000000101000000000001
001010100000001001100011110111000001000010100001000000
000010000000001011000111111011001001000010010000000000
011000001110000001000000011000000000000000000110000000
100000000000000000000011100001000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001101000000000010000000000000
000000000110000111000110101000000000000000000100000000
000000000000000000100000001011000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000001100000000000011100011000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000100000000110010011001000000000010000000000100
000000000000100000000000000000000000000000000100000000
000000000000010000000000001111000000000010000000000010
.logic_tile 19 20
000010000000000000000000001000000000000000000100000100
000000000000001011000000001011000000000010000000000000
001000000000000101000000001000000000000000000101000000
000100000000000000000000000001000000000010000000000000
010000100000000101000000000000000000000000000100000000
100000000110000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000100000000000000111010000000000000000000100000000
000001000000000000000110100101000000000010000000000000
000000000000000111000000010000000000000000000100000000
000000000000000000100010101011000000000010000000000001
000010100000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000000000100000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 20 20
000000000000000000000011111011011011001001000000000000
000000000000000000000011000001011010000101000000000010
111000001110101011100110101101001001001001000000000000
000000000010010101000000001001111000001010000000100000
010000000000000000000011001000000000000000000100000000
000000000000001001000000000011000000000010000000000000
000010000000010011100000001000000000000000000110000000
000000000000000000000010011111000000000010000000000000
000000100000100111000000000000000000000000000000000000
000001100001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000010
000001000000000011000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000110000000000000000111000000000010000000000000
000000001110000011000000010000000000000000000100000000
000000001100000000000010110101000000000010000001000000
.logic_tile 21 20
000000000000000101100111110000000000000000000000000000
000000000000000000100110000000000000000000000000000000
111000000000000000000000000001011101000011100000000000
000000000000000000000011000001101111000011000001000000
010000000000000000000000001011101000001001000000000000
000000000100000000000000001001111101001010000000000000
000001000000000000000010011000000000000000000100000000
000010100001000000000011000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000011100000000000000000000000000000
000000000000001000000010001000000000000000000100000000
000100000000000111000100001101000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000011000000001101000000000010000000000000
001000000000001000000000010000000000000000000100000100
000000001110000011000011000111000000000010000000000000
.logic_tile 22 20
000000000000000000000000011101111110001001000001000000
000010100000000001000010000001101000000101000000000000
001100000000001000000111101001000000000001010000000000
010000000000000001000100001011101110000010010000000000
010000000000000011100000000000000000000000000100000000
100000000000000001100000000000000000000010000000000000
000010000000000000000000011000000000000000000100000010
000000000000000000000010001001000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010111011000000000010000000000000
000010100000100000000010000000000000000000000100000001
000000000000010000000100000101000000000010000000000000
000000100000001000000000000000000000000000000100000000
000000000000000111000000000101000000000010000000000000
000000001000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 23 20
000000000000000000000000000001101110001001000010000000
000000000000000000000010011001001101001010000000000000
001010100000001001100000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
010000000001010000000000001000000000000000000101000000
100000000000100000000010100101000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000100000000000011000000000000000000100100000
000000000000000000000011010001000000000010000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 20
000000000000000011000000001000000000000000000100000000
000000000000000000100000000101000000000010000000000010
111000000000010000000000000000000000000000000100000000
000000000010000000000000000001000000000010000001000000
010000000000000000010000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100001010101000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000001101000000000010000000100000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000101100000001000000000000000000100000000
000000000000010000100000001101000000000010000000000000
.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 20
000000000000001000000011000000000000000000000000000000
000000000000000011000110000000000000000000000000000000
111000001000000000000000000001001000101000000001000000
000000000000000000000000001001011100100100000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000111100000001000000000000000000100100000
000000000000000000100000000111000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000000011000000000010000001000000
.logic_tile 27 20
000001000000000001000000011001100000000001000000000000
000010000000000000000011011011100000000000000000000010
111000000000000111100111000101100000000001000000000000
000000000000000000100100000001100000000000000000000000
010000000000000111000000011011000000000010000000000000
010000000000000000000010001011101010000000000000000000
000100000000000101000111001011111011000000000001000000
000000000000000001110111101101011000100000000010000000
000000000000000000000110101111100001000000010000100000
000000000000000001000000001101001010000000000000000010
000010100000000000000000001101101101000000000000100000
000000000000001001000011111101101000100000000000000000
000000000000000001000000000101000000000000000000000000
000000000000000000100000000111100000000001000000000000
000001000000000000000000001000000000000000000100100000
000010000000001001000000000101000000000010000000000000
.logic_tile 28 20
000000000000001001000011000101111000000010000000000000
000010100000000001000100001111001011000000000000000000
000000000000001111100111100001100000000010000000000000
000000000000000101000000000101000000000000000000000000
000000000000000001100110000001000000000000100000000000
000000000000000101100000000111101010000000000000000001
000000001100001000000000010111100001000000010000000000
000000001010001001000010100001001100000000000000000000
000000000000010000000111100111011000010000000000000000
000000000000000000000011001011011000000000000000000100
000000000000000101000111001111111100100000000000000000
000000000000001001100011001101101101000000000000100000
000000000000001011100111000001000000000010000000000010
000000000000001111000000001101100000000000000000000000
000000001100000011100110111011101011010010100010000000
000000000000000000100010111111111101110011110000000000
.logic_tile 29 20
000000000000000111000110010101111010000100000000000000
000000000000000101000010001101011000001100000000000000
000000000000000001100111000101101110000100000000000100
000000000000000101000111011111001000000000000000000000
000000000000000101100111101111001101000000000000000000
000000000000000101000100000011001111100000000000100010
000000000000000111100010101001100000000000000000000000
000000000000010101000010001011000000000001000000000000
000000000000001011100111100001001101000100000000000010
000000000000000001000100001111111101000000000000000000
000001000000000000000011101001000000000010000010000000
000010100000001001000111111001100000000000000000000000
000000000000000011100011001111001100010000000000000000
000000000100000001100011001101111100000000000000000000
000000000000000000000011000001101011010000000000000000
000000000000100000000000000101101000000000000000000000
.logic_tile 30 20
000000000000000000010000000111000000000000001000000000
000000000000000000010000000000001101000000000000010000
000000000100001000000000000011000001000000001000000000
000000000000001001000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000000000010010000001110000000000000000000
000000000000001000000000010000000001000000001000000000
000100000000001011000010100000001110000000000000000000
000000000000100000000110100000000001000000001000000000
000000000001000000000000000000001101000000000000000000
000000000000001000000110100000000000000000001000000000
000000000000001011000000000000001111000000000000000000
000000000000001101100000010000000001000000001000000000
000000001010010101000010100000001011000000000000000000
.logic_tile 31 20
000010000000001101000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000000011000000000011000000000001
000000000000000000100000000001000000000010000000000000
000000100000000001100110000000000000000010000000000000
000001000000000000100100000001000000000000000000000000
000000000000001000000000011000000000000010000000000000
000000000000001001000010011101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000001101000000001101000000000000000000000000
000000000100000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000000000000000000000000000000000000000000101000000
000000100110000000010000000011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000011111000000001101000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
111000000000011101000000000000000000000000000100000000
000000000000000101100000000101000000000010000000000000
010000000000000011100000000000000000000000000100000000
000000000100000101000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000111000000000101000000000010000010000000
000000000000001001000000000000000000000000000100000000
000000001010001101100000000011000000000010000000000000
000000100000000000000000000000000000000000000100000000
000001001010000000000010010011000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000100000000000000000001000000000010000000000000
.logic_tile 3 21
000000000000000101100000000001100000000010100000000000
000000000000100111000000000011001000000010010000000000
001000000000000001100110001111111010101000000001000000
000011000000000000000000001001001010011000000000000000
010000000000000011100000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000001011110000010000000000000000000100000000
000000000000000101100010100001000000000010000010000000
000000000010001000000000000000000000000000000100000000
000000000000000111000000001111000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000000000000111000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 4 21
000000000100001011100000001001000001000010100000000000
000010000000000101100000000101001100000010010000000000
111000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000001100001000000010000000000000000000000000000000
000010000000000001000100000000000000000000000000000000
000000000000011001000011000001001011010100000001000000
000000000000101111100000000101011101011000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000000000000000011100111001000000000000000000100000000
000000000000000001000100000011000000000010000000100000
000001000000000000000110101000000000000000000110000000
000010000000000000000100001101000000000010000000000000
000000000001010000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 5 21
000000000000000001000000011000000000000010000010000010
000000100000000000000011111111000000000000000000000000
111000000000001000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000010
010000000100000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011001000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000110100000000000000000000100000000
000000000000000000000100001011000000000010000000000000
.logic_tile 6 21
000000000001011000000000010011100000000010100000000000
000000000000001011000011000111101100000010010000000000
111000000000000101000000000001001101011100100000000000
000000000000000000100000000011001100011100010000000000
110000001101110001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001011101011110110000001000000
000000000000000000000000000001001100110101000000000000
000000000110100011100011110000000000000000000000000000
000000100101010111100111100000000000000000000000000000
000000000000001001000011000000000000000000000100000000
000000000000001011000100001011000000000010000000000100
000000000000000101000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 21
000100000000001111000111000111011000000110000001000000
000100000001010101000110010001001100000101000000000000
001000000000000011100000001101011010010100000001000000
000000000001010000100000001011001000100100000000000000
010000001100000111100111111000000000000000000110000000
100000000000000000110111110011000000000010000000000000
000000000000000011100000000000000000000000000110000000
000000000000000000100000001001000000000010000000000000
000000001000001000000000000000000000000000000100000000
000000000000000111000000001101000000000010000010000000
000000000000001111100111000000000000000000000101000000
000000000000001111000100001101000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000001000000011000000001001000000000010000000000000
000010000001010000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 21
000000000000001001100011110001011000001001000010000000
000000000000000111010011110011001101000101000000000000
111000000000000011100111000001100001000001010000000000
000000000000000000100110011001101001000001100000000000
110000000000000111000000000111000000000001000000000000
110000000000000000000011001001001101000011000000000010
000000000001001011100111100101111011101000000000000000
000000000000001111100000001101101001011000000000000010
000000000110001000000000010000000000000000000100000000
000000000000001111000011010101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000000101000000000010000000000000
000001000001001000000111000000000000000000000100000000
000110100000100011010100000001000000000010000000000000
000000000000000000010000001000000000000000000100000000
000000000000000000000010001111000000000010000000000010
.logic_tile 10 21
000000100001000001000011111011001011101001000000000000
000001000000100001100010001001101000100101000001000000
111000000000001011100111101011001001110011110000000000
000000000000001111000011010001111100010010100000000001
010000001010000011000010010001011011000011010000000000
110000000000001001110010110101011000000011110000000000
000000000000000011100011000011011100101100010000000000
000000100000000000100011111001011010101100100000000000
000101001010000011100110011101001100000011100000000001
000010000000000111100010111101101000000011000000000000
000000000000000111000000001101111000111001110000000000
000000000000000000100010000111001110111010110000000010
000000000100001000000000000000000000000000000000000000
000100100000000101000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001001000000000010000000000000
.logic_tile 11 21
000001000000000111100000000101100000000011000001000101
000010101011000000100000000011100000000000000000000000
111000000000010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110100000000001000000000000000000000000000000100000010
010100000110000011000000001111000000000010000000000000
000000000000000011000000010000000000000000000100000000
000000001000000000100011100011000000000010000000000000
000000001000001011100111101000000000000000000100000000
000000000000000011100111100011000000000010000000000000
000001000000000000010000000000000000000000000100000000
000011000000000001000000001011000000000010000000000000
000000000000100000010011001000000000000000000100000000
000000000000010000000000000101000000000010000000000000
000000001001010000000000000000000000000000000100000000
000000000000100000000000000101000000000010000000000000
.logic_tile 12 21
001001000000000000000011111001101101101000000000100000
000000000000000000000111111101111101011000000000000000
111000100000000000000111100001111100001001000000000000
000001000000000000000010101111111101000101000000000000
010100000000000000000110101000000000000000000100000000
000000000001010000000000000101000000000010000000000000
000000001100000101100010110000000000000000000100000000
000000000000000000000110101001000000000010000000000000
000001000000000000000011100000000000000000000100000000
000000100001000000000000001101000000000010000000000000
000000100000000011000000001000000000000000000100000000
000000000000000000100010000011000000000010000000000000
000001000000000000000000010000000000000000000101000000
000010000000000000000011101001000000000010000000000000
001000000001000000000000001000000000000000000100000100
000000000000000000000000001101000000000010000000000000
.logic_tile 13 21
000000000001100101100111101001011001111001000000000000
000000000001110001000111101101101111111010000000000010
111000000000100111100011000111011001101000000000000000
000000000001000011100011101101011011011000000000000000
010000100100001001100111000001011001000011100000000100
010001000000001111000010000101011000000011000000000000
000000000000000000000111010101011100111001000010000000
000000000000000000000111010111101100111010000000000000
000000000000000001000000010111111010101100010000000000
000000001101000111100011111011011000101100100000000000
000000000000101001000000000000000000000000000100000000
000000000001010001000000000101000000000010000000100000
000000100000000001000000000000000000000000000100000000
000101100000001111100000000011000000000010000000000000
000000000000001000000111001000000000000000000100000000
000000000000000111000000000011000000000010000000000000
.logic_tile 14 21
000000000001011111100111000001000001000010100000000000
000000000000000001100011011001001110000010010000000000
111000001000001111000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
010010101000000000000010000000000000000000000000000000
110001000000000000000010000000000000000000000000000000
000011100000000111000000001011011001110100000000000000
000000100000000000100000000001001001110000000000000010
000010100000001111100011101001001111101000000000000000
000001000000000101000000000101101110011000000000100000
000000000000000001100000011011100000000010100000000000
000000000000000000000011001111101101000010010000000000
000000000000010000000010000011101010010100000000000100
000001000000000001000000000001011111011000000000000000
000000000001000111000000010000000000000000000100000000
000000000000100000000011110011000000000010000000000000
.logic_tile 15 21
000000100000000101000011100111001000101000000000000000
000001000000001001110010111011011010011000000000000000
111000000000001111100111011101111001111000000000000100
000000000000001101100110001001111000111100000000000000
110000000000000111000010001001011010111011110000000100
110010000000001011000100001011111110110011110000000000
000001000001000000000110110001011100110110000000000100
000000000000100000000111101011001100110101000000000000
001000000000000111100110101111101010010111000000000000
000000000000001111000011100001001001000011000010000000
000000000000000111100011111011001010110110000000000000
000000000000000001000011110011011100110101000000000100
000000000000010111100010001001001010101100000000000000
000000001100001001000000000111001010111100000000000000
000000000000001101100000001000000000000000000100000000
000000000000000011100000001011000000000010000000000100
.logic_tile 16 21
000000100000000000000000000111101101010100000000000000
000000000000000000000000000101101101100100000000000100
001000000000000000000000001000000000000000000100000000
000000000110000011010011111101000000000010000000000000
010010100000001001100010001000000000000000000100000001
100000000000001101000100000001000000000010000000000000
000001000000010000000000001000000000000000000100000000
000010100000000000000010010011000000000010000000000000
000000000000010111000000000000000000000000000100000100
000000000110000000000000001101000000000010000000000000
000000000000000111000011101000000000000000000100000010
000000000000000000000010001011000000000010000000000000
000010000000000000000000001000000000000000000100000000
000001000000000000000000001001000000000010000000000010
000000000000000000000000010000000000000000000100100000
000000000010000000000010100101000000000010000000000000
.logic_tile 17 21
000101000000000111100111101001101101000110000000000000
000010000000000000100000000011001001000101000000000000
001001000000000001100011111000000000000000000110000000
000000100000000000000111011111000000000010000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000000000010
000000000000000011000010001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000010011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000010001011000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000001000000000000000000000000000000000100000010
000000000000100000000010011001000000000010000000000000
.logic_tile 18 21
000000000000001011100000010001000000000010100000000000
000000001010000001100011101101001101000010010000000000
111100001100001111100111000001011101101100010000000000
010100000000000001000100000011001000101100100000000010
010010101000000111100111100011101111000000110000000100
010001001000000000100100000011111000000001110000000000
000001000000100000000011000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000111000110101011011001010100000000000000
000000000010001111000111101011101100011000000000000000
000000000000000111000110111101111111110011110000000010
000000000001000001000111101001101000110111110000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000011100101000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000010
.logic_tile 19 21
000000000000001111100110001101011001001001000000000000
000000000000000111100010000111111010000101000000000000
111010100000000011100011110000000000000000000000000000
000001000100000000000010000000000000000000000000000000
110000000000001000000000000011111011101000000001000000
010000000000000001000010101111001011011000000000000000
000000000000001011100011101001011011011100100000000000
000000000000001011100010101011111010011100010000000000
000100000000000000000000000101011001101011000000000000
000000000000000000000010000111001001111111000000000001
000000000001010001000110100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000010000000000101100011000101101001110110000000000000
000000000000000000000100000001111010110101000000000000
001000000000000001000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
.logic_tile 20 21
000000000000000000000011010011011000101000000000000000
000000000000000000000111110101111100100100000001000000
111000000000000111000010000111101101101000000000000000
000110000000000000000111001111101110011000000000000000
010000000000000001000000001011011110001001000000000000
010000000000000000000000000111001100000101000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000111000111010011101001010100000010000000
000000000000000111100010001011011100011000000000000000
000001000000001011100000001000000000000000000100000010
000110100000001011100000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011011001000000000010000000000010
000000000000000011000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000001000000000000000000110000000
000010100000000000000010000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
.logic_tile 22 21
000000000000000101000110110001011101000110000001000000
000010100000000000100011000011001100000101000000000000
111000001110000000000000001000000000000000000100000001
000000000001010000000000001011000000000010000000000000
010100000000000000000000001000000000000000000101000000
000100000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001001000111000000000000000000000000000000
000000000000001101000110100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 23 21
000100000000100001000000000111000000000010100000000000
000000000000001111100011100001101001000010010000000000
001000000000001000000000000000000000000000000100000000
000000000000000011000000001011000000000010000001000000
010000000000000000010000001000000000000000000100000100
100000001010000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000010011101000000000010000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000100100000000000000000000000000000000100000000
000100000001000000000000000001000000000010000000000010
000000000000001011000000001000000000000000000100000000
000000000000000101100011010001000000000010000000100000
000000000001000101100000000000000000000000000100000010
000000000000000000000000000111000000000010000000000000
.logic_tile 24 21
000000000000000000000000010000000000000000000100000000
000000000000000000000011100101000000000010000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
010000000000000011000000001000000000000000000100000100
000000000000000011100000001011000000000010000000000000
000010000000000000000010100000000000000000000100000000
000000000000001101000110110111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000001000000000000011100101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001101000000000010000000100000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000000000000
.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000001000000
110000000000000000000000001000000000000000000101000000
010000000000000000000000001111000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 21
001000000000000001100111010001000001000000010000000000
000000000000001011000011110011001010000000000001000110
111010100000000001100000000111100000000001000000100000
000011000000000000000011111101100000000000000000000000
010000000000000000000010011101101110000000000000100000
110000000000001011000011111001101000100000000000000010
000000000000000001100000001001000000000000000010000000
000000000000000000000010111011100000000001000000000010
000010000000000000000000000011100000000010000000000000
000000000000000101000010101001100000000000000000000010
000000000001010000000110100001100000000000000000000001
000000000010100000000000000101100000000001000000000010
000000000001000000000110000001100000000000010001000010
000000000000000101000000001011001111000000000000000000
000000000000000000000110100000000000000000000100100000
000000000000000000010000001001000000000010000000000000
.logic_tile 28 21
000000000000001001000010000101001101110000000000000000
000000000000001011000011101111111011010000000000000001
111000000000000011100010010111011000111000000000000000
000000000000001001000110001001111011110000000000000000
110000000000000101000000001101101101011111110000000100
010000000000000000100011100101011000111111110000000000
000010000000001011100010001011100001000011000000000000
000000000000000001100011011111001000000010000000000000
000000001110000001100110010001101110000100000000000000
000000000000001101100010000101111000000000000000000000
000000000000000011000000001011000001000010000000000001
000000000000000101000000001111001000000011000000000000
000000000000000001100011010001001100000011000000000000
000000000000000000000011110001001001000011010000000000
000000000000000000000000001101001111001111110100000000
000000000000000000000010110011001011101111110000000000
.logic_tile 29 21
000000000001010011100111011001100001000000110000000000
000000000000101101100110101001101100000000100000000000
111000000000001101100010100111001011000010000000000000
000000000000000001000010111001111010000011000000000100
010000000001010001100010111011001011001111110001000000
010000000000000011000011110111101100000110100000000000
000000000000001000000010000011011101000011110000000000
000000000000000011000010101111101000000011100000000010
000000000000001011100010110001111100001001000000000000
000000000000001111100110110111001000001010000000000000
000000000100000001000110110101101101010000000110000000
000100000000001001100111010111101101000000000001000000
000000000000011001100010101001001100101111110100100011
000000000000000001100110001011001010111111110000000011
000000000000000011000000000001100001000011110110000011
000000000000000000000000001101001011000011100000000000
.logic_tile 30 21
000000000000000001100000000000001000111100000000000000
000000000000000000000000000000000000111100000000010000
001010000001000101000000001011000000000000000000000010
000000001100001101100010111111001010000000010000000001
110010000001010001100110000001101111111001010100000000
010001000000100001000010110101011111110000000000000000
000000000000001001100010100101101011111001010100000000
000000000000000001000100000001111101110000000000000000
000000000000000000000000010101011011111001010100000000
000000000000001001000010100101101111110000000010000000
000000000000000000000011010001111011111001010100100000
000000000000000000000011110001101101110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011010001111101111001010100000000
000010100000000000000010110001011101110000000001000000
.logic_tile 31 21
000000000000100000000000001001101010000100000000000000
000000000000010000000000001101011011000000000000100000
111000000000000101100000010000000000000010000000000000
000000000000000000000010001101000000000000000000000000
010100000000000000000110110111000000000001000000000000
000100000000000000000010100011000000000000000010100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000000000000001011010010100000010
000000000000001011010000000000001001100101100001000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000111100000000000000000000000000000
000000000000000011000011010000000000000000000000000000
010000000000000000000110101000000000000010000000000000
110000000000000000000100001001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000001000000000000000000000000010000000000000
000000000000000111000000000011000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000011111000001000000000100000000
000000000000000000000010110001101101000000010000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.io_tile 33 21
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000010010000000000
.io_tile 0 22
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000000000000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000111000000000011000000000010000000000000
000000000000000001000000000000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000000000000000000011000000000000000000000100000001
000000000000000011000010011111000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000001011000000001111000000000010000000000000
.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010001000000000000000000100000000
000001000110000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 22
000000000000001000000000000000000000000000000100000000
000001000000001111000000000001000000000010000000000010
111000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000011100000000000000000000000000000000000
000000000110001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.logic_tile 4 22
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
111010100000001000000000000000000000000000000000000000
000000000000000011010000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111100000001000000000000000000100000000
000010100000000000100000000011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.logic_tile 5 22
000000000000000101010000001101111000101100010000000000
000100000000000001100010011011101100101100100000000001
111000000000000011100010100101001000000110110001000000
000000000001010000000000000001111110001010110000000000
010101101000100111000111100000000000000000000000000000
000000000001000000010100000000000000000000000000000000
000000000000010000000000011000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000000000000100000000000000000000000000000000100100000
000000000000001111000000000001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000101000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
.logic_tile 6 22
000000000000000000000000011101101011101000000000000000
000000000000000000000010001101111110100100000000000010
001000000001010111100000011001011110101000000000000000
000000000100000000100010100101101010011000000010000000
010000000000001000000110101000000000000000000100000000
100000000000001111000011011001000000000010000000000000
000000100000001000000110010000000000000000000100000100
000001000001000001000010001011000000000010000000000000
000100000000000000000011000000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000001000000000011000000001000000000000000000100000000
000010100000000000100000000001000000000010000000000000
000010100000000000000111100000000000000000000100000000
000011000000000000000100001101000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 7 22
000000000000000000000010100101001011011100100000000100
000000000000000000000111011101101010011100010000000000
001011000000000111100000001000000000000000000100000000
000000000000001011100000000001000000000010000000000000
010010000000001000000111111000000000000000000100000000
100001000000000011000010000001000000000010000000000000
001000000000000011000000001000000000000000000100000000
000000000000000001100010110101000000000010000001000000
000100000000000000000000001000000000000000000110000000
000100000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000001010000000000010011101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000010000000000000001001000000000010000000100000
.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 22
000000000000000111100010001000000000000000000100000000
000000000000000000100000001001000000000010000000000100
111010000000000000000000010000000000000000000100000100
000000000000000000000011011101000000000010000000000000
010000000000000000000000001000000000000000000100000001
000000001100000011000011000101000000000010000000000000
000000000000000101000000000000000000000000000100000000
000000000000100000000000000101000000000010000010000000
000010100000000000000000000000000000000000000100100000
000001000000000011000011010011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000110000000000000010000001001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000100000001010000000000001011000000000010000000000100
000000001010000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 10 22
000010100000000000000000001000000000000000000110000000
000011001010001111000000000111000000000010000000000000
111000000001000000000000001000000000000000000100000000
000000000000100000000000001011000000000010000000000000
010010100000100000000000000000000000000000000100100000
000001000000010000000000000111000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000100000000011100000000000000000000000000100000010
000000000000000000100000000001000000000010000000000000
000000000000100111000011001000000000000000000100100000
000000000001000000000000000011000000000010000000000000
000000000001010011000011000000000000000000000100000100
000000000000100000100100001111000000000010000000000000
000000000000001011000000000000000000000000000100000100
000000000000001001100000000011000000000010000000000000
.logic_tile 11 22
000000000000000000000011101000000000000000000100000000
000000000000000000000000001101000000000010000000000000
111010000000000000000000000000000000000000000100000010
000000000100000000000000000101000000000010000000000000
010000000000000001000000000000000000000000000000000000
000010000000011011110000000000000000000000000000000000
000000100000000011100010101000000000000000000100000000
000001000000001001000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000000011100000000000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000010000000101000000000010000000000000
000010000000100000000000001000000000000000000100000000
000000000001000000000000000101000000000010000001000000
.logic_tile 12 22
000010000000111001100010101001001010001001000000000000
000000000111011111000000000001001000000101000001000000
001000000000001000000011001000000000000000000100000000
010000000000000001000111011101000000000010000000000000
010000001100000000000000001000000000000000000100000000
100000000000000001000000001001000000000010000000000001
000000001110000011100000010000000000000000000000000000
000000000000000000010010100000000000000000000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000010000000000011000000000000000000100000000
000000000000100000000011011001000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 13 22
000101001010100001000011110011001000011100000000000000
000000100000010000000011010011011010001100000000000010
111010100001100000000000000011101010010100110000100000
000001000000110000000000001011011000000000110000000000
110000000000000111100011100000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000111101101101001001001000000000000
000000000000000000000000000111111100000101000000000000
000010100000001011000110010000000000000000000000000000
000000000000011111000011110000000000000000000000000000
000010000000001111000010010000000000000000000000000000
000001000000001101100011100000000000000000000000000000
000011000000000000000000001000000000000000000100100000
000010000000000000000000001011000000000010000000000000
000000000001010000000000001000000000000000000100100000
000000000000001001000000001011000000000010000000000000
.logic_tile 14 22
000000000100010000000010000011111000001001000001000000
000011000000100111000111000001001100000101000000000000
001000000000001111100000010011001000010100000000000000
000000000001010111000010001011111110011000000010000000
010010000000010111100000001111111000101100010000000010
100000000000000000100000001001001100101100100000000000
001001000000001000000000000000000000000000000100000000
000010000000001111000000001001000000000010000010000000
000010100000011000000010011000000000000000000100000001
000100001100101111000111010001000000000010000000000000
000000001010000111000011101000000000000000000100000000
000000000000000000000100000101000000000010000001000000
000000000000001000000000000000000000000000000100000000
000000000000001111000000000101000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000111000000001011000000000010000000100000
.logic_tile 15 22
000001001010000111100110000011111001011100100000000000
000010100000000111100010111111001010011100010000000010
001010100001001011100000010001011011101000000000000000
000000000110101011000011000001101000100100000000000000
010001000000010000000000001101001111001001000000000000
100000000000100000000011011011101001000101000000000000
000000100000000011000000011011011011101000000000000000
000001001000000000000011011101101000100100000000000000
000000000000000001000000000001001111110010100000000000
000000000000000000100011110001101000110000000000000010
000010000000000001100000000000000000000000000100000000
000000000000001011000011010011000000000010000000000000
000010100110000000000011101000000000000000000100000000
000001000000001111000000000011000000000010000000000001
000000000001010000000000011000000000000000000100000010
000000000000000000000011101111000000000010000000000000
.logic_tile 16 22
000010000000011001100011011001000001000000100000000000
000000000000000011000111000001101100000000000000000000
111000000000000111100000001011011110000011000000000000
000000000000000011000011010101001101000001000000000000
110000000000001000000110000000000000000000000000000000
010000000110000001000100000000000000000000000000000000
000011000000001000000000000001101000110011110000000001
000001000110000001000000000101111000010010100000000000
000001001100000000000110110001100001000011000000000000
000000000000000011000011101101001100000010000000000000
000000000000000111100011101000000000000000000100000000
000000000001000001100000001011000000000010000000000100
000000000000010000000000000000000000000000000100000100
000000000100000000000000000001000000000010000000000000
000000100000000111100000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 17 22
000000000001011001000000000000000000000000000000000000
000000000110101111100000000000000000000000000000000000
111000000001001111000111000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
110000000000000000000111000101100000000010100001000000
010000000000000000000000000001101011000010010000000000
000010000100000000000000001011111000101000000000000000
000001000000000000000010011001101100100100000000000000
000000000000000111000000000111001101001010000000000010
000000000000000000110011101111001000000110000000000000
000100000001010000000000000000000000000000000100000000
000100000000100000000010010001000000000010000010000000
000001000000001000000011000000000000000000000000000000
000010100000000101000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000001010000000000000001000000000010000010000000
.logic_tile 18 22
000000000000001001100000010001100001000010100000000000
000000001100101011000010001011101001000001100000000000
111000000000001111000011100001011100000001110000000000
000000000000001111010111011101101010000011110000000000
110000000000000011000110001011111101101000000000000000
110000000000001101000011011101101000011000000000000000
000000001010001000000111010011111111101000000000000000
000000000000001111000110111011101010011000000000000000
000010100001010001000111110001011010110011110000000010
000000000000100000000110110001011010010010100000000000
000000000000000111100111100101011100000001110001000000
000000000000001001000111111101101100000011110000000000
000000000001000000000010000000000000000000000000000000
000010000000100000000100000000000000000000000000000000
000000000010010111100000001000000000000000000100000010
000000000001100000000000000001000000000010000000000000
.logic_tile 19 22
000010000000000111000000001000000000000000000100000000
000001001100000000000000000001000000000010000000000001
111100000000001000000000001000000000000000000100000000
000100000000001011000000000011000000000010000000100000
010000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000000000001000011000010101000000000000000000100000010
000001000000000000000000000111000000000010000000000000
000001000000000000000000011000000000000000000100000000
000010100000000000000010111101000000000010000000000010
000001100000000111000000000000000000000000000110000000
000110000100000000000000001111000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000100000000011110101000000000010000000000010
000100000000000000000000000000000000000000000100000001
000000000100001101000000000001000000000010000000000000
.logic_tile 20 22
000000000000001000000111100111001001001001000000000000
000000000000010001000111111101111100001010000000000000
111000000000001000000000000001001001101100000001000000
000000000000001011000000000101011110111100000000000000
110000000000000000000111100000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000110000000000000000001000000000010000000000000
000000000000100000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000111111000000000000000000100000000
000000000000000000000011011011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 21 22
001001000000000111000010001111101011101000000000000000
000010000000000000000100000001011101100100000000000100
001000000000000000000000000000000000000000000100000010
000000000110001101000011100011000000000010000000000000
010000000000000000000000001000000000000000000110000000
100000001110000000010011100011000000000010000000000000
000011000000000000000000000000000000000000000110000000
000010101110000000000000001001000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000011110000000000000010000001000000
000010000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000100000000
000000000100000101000000000001000000000010000000000010
.logic_tile 22 22
000000000000000000000110011011101110101100010000000000
000000000000000001010010111001001001101100100000000000
001000000000101001000011111001100000000010100000000000
000000000001000101100011011111001110000010010000000000
010010100000001111000111100001001010111001000000000010
100001000000000001000100001101101001111010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010101101000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000001000000000000000000001000000000010000000000000
000000000000100111000000001000000000000000000100000000
000000001111000000000000001001000000000010000000100000
000001000000001000000000000000000000000000000100000000
000000100000001101000000000101000000000010000000000001
001000000000000000000000001000000000000000000100000000
000000000001010000000011010001000000000010000000000010
.logic_tile 23 22
000010100000000101000010001001101010101000000001000000
000001000000000000100000000101001100011000000000000000
111010001100001001000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
011000001100001000000111000000000000000000000000000000
110000000000000011000100000000000000000000000000000000
000101000000000101000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000000000000000111001100000011000000100000
000100000100000000000000000001001001000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000010000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000010001111000000000010000000000000
.logic_tile 24 22
000000000000001111100000000000000000000000000000000000
000000000000001011100010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000010000000010001000000000000000000100000001
110000000000100000000000001001000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 22
000000000000000000000000011000000000000000000110000000
000000000000000000000011001101000000000010000000000000
111000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 27 22
000000000000010000000000001011100000000000100000100001
000000000000100000000000000101001101000000000010000010
000000000000000000000110010001100000000001000011000100
000000000100000000000110000101100000000000000000000010
000000000000001000000000001011111000010000000010000000
000000000000001111000000000101011100000000000000000010
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000000000000000000000001001100000000000000000000010
000000001110000000000000000111100000000001000000000010
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 22
000000000000000000000000011011111011000010000000000000
000000000000000000000010100001111110000000000000000110
111000000000001001100111010101100000000001000000000100
000000000000000001100010001101000000000000000000000000
110000000000000101100000011011011011000100000000000000
110000000000000000000010101101101001000000000000100000
000000000000001001100110011001000000000000000000000100
000000000000000001100010000001100000000001000000000010
000000001100000000000010000001111101101111110100000000
000000000000000000000000000101101111001111110000000000
000000000000000001000110000000000000000000000100000000
000000001010000000000000000000000000000010000000000010
000000000000000000000110100000000000000000000100000000
000000000000000000000100000000000000000010000000000000
000000000000000001100010000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 29 22
000000000000001001000000001011100001000000110000000000
000000000000000101110000000101101000000000000000000000
000100000000001000000000000000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000010001000001000000110001000000
000000000000000000000011110111001100000000000000000000
000000000000001101000010100001100000000000000000000100
000000000000000001000010101101100000000001000000000000
000000000000000000000000000101100001000000010000000000
000000000000001111000010010001101011000000000001100100
000000000000000001000110001011000001000000100000100000
000000000000001001000110001111101100000000000000000010
000000000000000001000111000101100001000000010000000000
000000000000000000000100000011001010000000110000000000
000000000000000000000000001011101110000100000001000001
000000000000000000000010000011111000000000000000000000
.logic_tile 30 22
000000000000000000000010100011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000001000001000000000000000000000001000000001000000000
000000000000000101010000000000001101000000000000000000
000000000001000000000000000000001001001100111000000000
000000000000100000000010100000001000110011000000000000
000000000000000101000010100000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000010001000000000000001001001100111000000000
000000001100000000100000000000001011110011000000000000
000000100000000000000110100000001000001100111000000000
000001000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000001010000000000010000001000001100111000000000
000000000000000000000010100000001001110011000000000000
.logic_tile 31 22
000000000000001001100110101001011000100000000000000000
000000000000001011000010100101001010000000000000000100
001000000000000101000110011101111001000010000000000000
000000000000000000100010001011111110000000000000000000
010000000000001101000000001000000000000010000000000000
010000000000001011100000001001000000000000000000000000
000000000000000011100110010000000000000010000000000000
000000000110000000000010001011000000000000000000000000
000000000000000001100110000000000000000010000000000000
000000000000000000100111011011000000000000000000000000
000000000000000000000010001000000000000010000000000000
000000000000000000000100001001000000000000000000000000
000000000000000001100000000001011010111001010100000000
000000000000000000100000000111111000110000000000000000
000010000000001000000000000011011010111000010100000000
000000000000001001000000000101111100010100010000000000
.logic_tile 32 22
000000000000000000000110100101100000000000001000000000
000000000000000000010010100000000000000000000000001000
000000000000000101100000000000000001000000001000000000
000000000000000101000000000000001000000000000000000000
000000000001000000000010110000000001000000001000000000
000000000000100000000010100000001000000000000000000000
000000000000001011100000000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000001100000000000000000000000001000000000
000100000000000000100000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
010000001011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010100000000011100000001000000000000000000101000000
000001000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000100000
.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 23
000000000000000000000000010000000000000000000100000000
000000000000001001000011011001000000000010000000000010
111000000000011000000000001000000000000000000100000000
000000000000001011000000000101000000000010000000000000
010000000000000111100000000000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010110000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000101100000001000000000000000000101000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001101000000000010000000000000
.logic_tile 4 23
000000000000000011100110001001001111011100100001000000
000000000000000000000000001111101011011100010000000000
001000000000010000000000000000000000000000000100000000
000100000000000000000000001101000000000010000000100000
010000000001011101100000011000000000000000000101000000
100000000000000011000010101011000000000010000000000000
000100000000000000000111000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000011000101000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
000001100000000000000000000000000000000000000100000000
000010100000001001000000001011000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 5 23
000000000000000000000000000000000000000000000100000001
000000000000000111000000000111000000000010000000000000
001010000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000000000000000000010010000000000000000000100000100
100000000000000000000110110001000000000010000000000000
000100000000000000000000000000000000000000000100000000
000000000010100000000000000111000000000010000000000100
000000000000100000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000001111000000000000000000000000000100000000
000010100000001111000011001101000000000010000000000100
000010100000000000000000000000000000000000000100000001
000000000000000000000000001111000000000010000000000000
.logic_tile 6 23
000000000000000000000000001000000000000010000000000001
000000000000000111000010011011000000000000000000000000
111000000000001001000010000000000000000010000000000100
000000000000000011100100001011000000000000000000000000
010000000000000000000000001001111100101000000000000000
010000000000000000000000000001101000011000000000000000
000000000000100000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011100010001000000000000010000010000000
000000000000000000000000001101000000000000000000000000
000000000000001001000000001011100000000000110001000000
000000000000001101100010000001001100000000010000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011001111000000000010000000000000
.logic_tile 7 23
000000000000000001100011110001101011111001000000000000
000000000000000000000010101101001110111010000000100000
111000000001010111100000001101101101001001000000000000
000000000000000000100000000111011100000101000000000000
010000000000000000000011000001001000000011010000100000
000000000000001101000100001001011110000011110000000000
000000000000000101000110100000000000000000000100000000
000000000110000000100000001011000000000010000000000000
000000000000001000000011100000000000000000000100000000
000000000000000111000011100011000000000010000000000010
000010100000000011100011101000000000000000000100000001
000001000000000000100000001011000000000010000000000000
000100000000001111100000001000000000000000000100000000
000000000000001011000000001101000000000010000000000000
000000000000001011100000000000000000000000000100100000
000000000000001111100000000111000000000010000000000000
.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 23
000001000000001101000000001001111100101000000000100000
000010000000000111100000000001001100011000000000000000
111000000000000001000000000000000000000000000101000000
000000000000001001100000000101000000000010000000000000
010100000000000000000000001000000000000000000100000000
000000000000000011000000001011000000000010000000100000
000000000000000000000000001000000000000000000110000000
000000000000000000000010111101000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000110000111000000000001000000000010000000000000
000000000000001011100000000000000000000000000000000000
000000000000001011100011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
.logic_tile 10 23
000000000000100000000110001111011100010100000010000000
000001000100010000000011101101101001100100000000000000
001010000000001001100111001001101001011100100000000100
000000000000000001000100001001011100011100010000000000
010000000000001101000010100101101001110110000000100000
100000000000001011000000000111011101110101000000000000
000000000000000000000110001011101001011100100000000000
000000000000000011000000000001011100011100010000000000
000000000000000000000000000000000000000000000100000000
000000001100000000000000001101000000000010000000000000
000000001010100001000110101000000000000000000100000000
000000000000011011100110011011000000000010000000000000
000000000001000111100000010000000000000000000100000000
000000000000100000010011100101000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 11 23
000000000001000011000000001101100001000001010000000100
000000000000100000000010010001001100000001100000000000
001000000001000011100000010001101101101000000001000000
000000000000001011100010000011101100100100000000000000
010000000000000000000010101001011101101000000000000001
100000000000000000000000000101001100011000000000000000
000000000000001001100000000000000000000000000110000000
000000000100000001000000001011000000000010000000000000
000000000000000111000011100000000000000000000100000000
000000000000001111000000001001000000000010000000000000
000000000000000011100000001000000000000000000100000000
000000000000000111100000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000001101000000000010000000000000
000000000000000000000000011000000000000000000100000100
000000000000000000000011110001000000000010000000000000
.logic_tile 12 23
000100000000101000000011101011111110001001000000000000
000100000000000001000000001111111011000101000000000000
001000000000000011000110111001000001000010000000000001
000000000000000000100111011001001100000000000000000000
010000000000000000010011101101001001001010000000000010
100000000000001101000000001011011110000110000000000000
000000001100000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000011111011000000000010000000000000
000000000000000111100110000000000000000000000100000000
000000000100000000000011011111000000000010000000000010
000000000000001000000000011000000000000000000110000000
000000000000001001000011001001000000000010000000000000
000000000000000111100110100000000000000000000100000000
000010000000000000000010010111000000000010000000000000
.logic_tile 13 23
000000001010000000000011000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
001100000000001000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000000000000
000000000001000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000101110000000000000000101000000000010000001000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 14 23
000000000001000111100111110000000000000000000000000000
000000000000001011100110000000000000000000000000000000
111001000000001001100111010001111000000001110000000100
000010000000000111000111101001011000000011110000000000
110000000000001001000000010101001001101000000000000000
010000000000001111100010100101111100100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100100001000000000000000001101011001100000000000010
000000000000100000000011110001001110101101010000000000
000000000000000011100000001001001111000011010000000000
000000000000001001100000000011111001000011110000000000
000000000000000000010111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 15 23
000000000000000000000010101101111101000110000000100000
000000000000000000000110111101001100001010000000000000
001000000000000101000000000101011111011100100000000000
000000000000001101100000001101101111011100010000000010
010000000000000000000110011000000000000000000100000000
100001000000101101000010110001000000000010000000000000
000000000000001000000110000000000000000000000100000000
000000000000010001000000000101000000000010000000000000
000000001010010000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000110000000001011100000001000000000000000000100000000
000100000000001011100000000001000000000010000000100000
000000000000000000000111000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000000000000011100000000000000000000000000100000000
000000000000000000100011111001000000000010000000000000
.logic_tile 16 23
000000000000001111000011100101101001010100000000000000
000000000000000001000010000111011111100100000000000000
111000000000000011000111000101101110101000000000100000
000000000000001001100000001101011000011000000000000000
110100000001011111100000010101100001000001010000000000
010100001000001011000010000101101111000001100000000000
000100000000011001000000010001000000000000100000000000
000000000000101111000011010101101101000000000001000000
000000001100000011100111100011101100110100000000000000
000000000100000000010111110001001111110000000001000000
000000000000001011000000001001111111000011010000000010
000000000000000011000000000001001111000011110000000000
000000000000000111000111101000000000000000000100000000
000000000000000000000100000011000000000010000000100000
000000000000000011100010001000000000000000000100000000
000000001100000000010110011001000000000010000000000000
.logic_tile 17 23
000000001100000000000000001000000000000000000100100000
000000000000000001000000000101000000000010000000000000
001100000000000000000000010000000000000000000100000001
000100000000000000000011101011000000000010000000000000
010000100010010000000000001000000000000000000110000000
100001000000000111000000001001000000000010000000000000
000000001010000011000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000010000001000111000010001000000000000000000100000000
000000000000000000000100000011000000000010000000000100
000000000000001101100000000000000000000000000101000000
000000000000001011100000000101000000000010000000000000
000001000000000000000000000000000000000000000100000000
000100100000000000000000000001000000000010000000100000
000010100000000000000000000000000000000000000101000000
000001000000000000000000000011000000000010000000000000
.logic_tile 18 23
000000000000000000000000000011001011001001000000000000
000000000110000001000000001011111100000101000000000000
111000000000011000000011101000000000000000000100000000
000100000001111101000000001001000000000010000001000000
110000000000000000000000000000000000000000000100000010
110000000000000000000011100001000000000010000000000000
000000000000001011100000001000000000000000000100000001
000000001100001111100000000101000000000010000000000000
000000000000000111000011111000000000000000000100000000
000000000000000000000011110001000000000010000000000000
000000000000000000000011101000000000000000000100100000
000000000000001001000100001011000000000010000000000000
000000000001000000000010001000000000000000000110000000
000000000000100000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000010100000000000010000000011000000000010000000000100
.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
111000000000001111100000000001011100001001000000000000
000000000000000111000000000101001100000101000010000000
110000000000001001000000000000000000000000000100000000
010000001010000111000000000101000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000111000000011000000000000000000100000000
000100000000000000100011101011000000000010000001000000
000000000000001000000110101000000000000000000100000001
000000000000001011000110001011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000001000000000000000000001000000000000000000100000000
000010100000000000000000000001000000000010000000000000
.logic_tile 20 23
000001000001000000000111100111111110101000000000000000
000000101110000111000100000111101000100100000000000000
111100000001010000000010100000000000000000000101000000
000100000100100000000111011101000000000010000000000000
010000000000000000000000010000000000000000000000000000
000000001000000000000010100000000000000000000000000000
000001000000000000000110100000000000000000000101000000
000010000000000000000010101001000000000010000000000000
000000000000000000010000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000000000000000101100000001000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000100000000001000000000001000000000000000000100000000
000100000000000111000010111001000000000010000000000100
.logic_tile 21 23
000001000000000000000111100000000000000000000100000000
000010001100000000000000000111000000000010000001000000
001000000000000000000000000000000000000000000100000000
010000000000000000000000000111000000000010000000000000
010010000000000000000010100000000000000000000110000000
100001001100001101000100001111000000000010000000000000
000000000000000101000000000000000000000000000100000001
000000001010001001100000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000010000000101000000000010000000000000
000000000000100000000000000000000000000000000101000000
000000000101000000000000000101000000000010000000000000
000000000000001101100110100000000000000000000100000000
000000000000000101000000001101000000000010000000000001
000000000010000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000000
.logic_tile 22 23
000000000000000000000000010000000000000000000100000000
000000000001010000000010110101000000000010000000000000
111000000010000111100000001000000000000000000100000000
000101101000001001100000000101000000000010000000000000
010001000000000111100000001000000000000000000100100000
000010100000001101000000000001000000000010000000000000
000000000001010000000110001000000000000000000100000000
000000000000001101000100000001000000000010000000000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000011000000000000000000000100000000
000010000000000000000000000101000000000010000000100000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 23 23
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
001000000000001000000000000101011101000110000000000000
000000000000000001000011100011101100000101000000000000
010000000000000000000110001011111100001001000000000001
100000000000000000000000000001101101001010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001101000000000000000000000010000000000000
000000000000000101100000000000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000001000000000011100010000000000000000000000100000000
000000100000000001100000000001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000010000000000000000000001000000000000000000100000010
000001000000000000000000000101000000000010000000000000
.logic_tile 24 23
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001010100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000000000000011101000000000000000000100000000
100000000000000000000100000101000000000010000000000100
000000100000000001000000000000000000000000000000000000
000001001110000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000001
000000000000000000000000000000000000000000000100100000
000000000000001011000000001101000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 23
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 26 23
000001000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000100
111001000000000111100000001000000000000000000101000000
000010100000000000000000000101000000000010000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000001010000001000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 27 23
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
111000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
000000000110000000000000000011000000000010000001000000
000000100000000000000000001000000000000000000100000000
000001000000000000000000001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 23
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000011100000000000000000000100
000000000000000000000000001001000000000001000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000011100011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 23
000000000000000000000000000001100000000000000110000000
000000000000000001000010000001001100000000010000000000
001000000000000101000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000110001001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000001010001110000000101100001000000000100000000
000000000000000000000000000101001100000000010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 23
000000000000000000000010100000001001001100111000000000
000000000000001101010110110000001011110011000000010000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001010110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000001010110011000000100000
000000000000000000000010100000001001001100111000000000
000000000000001101000100000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001001110011000000000000
.logic_tile 31 23
000000000000000000000111001000000000000010000000000000
000000000000000000000100001111000000000000000000000000
001000000001000000000000000111101110000010000000000000
000000000000100000000000001111011110000000000000000000
110000000000000000000110100000000000000010000000000000
010000000000000000000000000011000000000000000000000000
000000000000000000000110011000000000000010000000000000
000000000000000000000011010011000000000000000000000000
000000000000000111000000011000000000000010000000000000
000000000000001101010011010011000000000000000000000000
000000000000000101000010101101111101010000000000000000
000000000000001101100100001101101101000000000000000000
000000000000000000000010101000000000000010000000000000
000000000000001101000110111101000000000000000000000010
000000000000000101000010100101011010111001010100000000
000000000000000000100100001001111100110000000000000000
.logic_tile 32 23
000000000000001000000110110011100000000000001000000000
000000000000000101000010100000101000000000000000010000
000000000000000011100000000111100001000000001000000000
000000000000001101100000000000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000010110000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000110110000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001011000000000000000000
.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000001000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001110001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000100000000010000000000000000000000000000000
000000010001000000000111010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000011100000000000000000000101000000
000010100000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000000100000
.logic_tile 2 24
000000001110000111000000011000000000000000000100000000
000000000000000000000011000111000000000010000000000000
111000000000000111100000001000000000000000000100000000
000000000100000000100000001011000000000010000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000001010000000000100000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 3 24
000100000000001000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000001000000000000000000100000000
000000000000001101000000001011000000000010000000000010
000000000000010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000010000010000000000000000000000000000000100000000
000000010000100000000000000111000000000010000001000000
000000010000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 4 24
000000000000000111100000000101000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000000011000000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000010000000000000111000011000000000000001000000000
000000010000000000000100000000101010000000000000000000
000000010000000001010011100000000000000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000010000000000000000000000001101000000000000000000
.logic_tile 5 24
000000000000000001000010000011000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000001011000000000000011000000000000001000000000
000000000000101001000000000000001000000000000000000000
000000000000011001100000000001000000000000001000000000
000000000000001001100010000000101010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000010000010000000011000001000001000000001000000000
000010010000101001000000000000101111000000000000000000
000000010000000000000011000000000000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000000000000110100000000000000000001000000000
000000010000000000000100000000001011000000000000000000
.logic_tile 6 24
000000000000000101000110001101000001000001010000000000
000000000000001101100000001101101010000001100000100000
001000000000001000000000000001111010011100100001000000
000000000000000001000000001001001010011100010000000000
010000000000100000000000010000000000000000000100000000
100000000001001001000010000001000000000010000000000000
000000000000000011100110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000011100000000000000000000000000000000000100000000
000000010000000000000000001111000000000010000000000000
001000110010000000000010100000000000000000000100000000
000100000000000000000100001111000000000010000000000000
000001000001000000000111101000000000000000000100000000
000010000000100000000110110111000000000010000000000100
000000000000000011000000001000000000000000000100000000
000000010000000000000000001011000000000010000000000000
.logic_tile 7 24
000000000001000000000000001101101010101100010000000000
000000000000000001000000000101001100101100100000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000100000
010000000000001000000010000000000000000000000100000000
100000000000001111000100001101000000000010000000000010
000000100100001101100000000000000000000000000100000010
000001000000000001000000001011000000000010000000000000
000000110000101000000010100000000000000000000100000000
000000011010010011000100001111000000000010000000000000
000000010000100000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000100000001000000000011100000000000000000000110000000
000000000000100000000011000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
.ramt_tile 8 24
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 24
000010100100000111100000000000000000000000000000000000
000011100000000111100000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000100000001
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000011000000000010011110000000000000000000000000000
000100010000000000000010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000010000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000100000000000000000000000000000000000000000100000000
000100010000000000000000000001000000000010000000000001
.logic_tile 10 24
000000000001011001000000000000000000000000000000000000
000000000100001111000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110010000000100000000010000000000000000000000000000000
110000000100000000000100000000000000000000000000000000
000100000000000000000000011001001010001010000000000100
000000000000000000000010111101011000000110000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010001000000000000000000100000000
000001000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 11 24
000000000100000000000000001011111000000110000000000100
000000000000000000000011101001001100001010000000000000
001000001010000111100000011011101101101000000001000000
000000000000000000100011100111101000011000000000000000
010000001010000111100000000000000000000000000100000000
100000000000000000100010110101000000000010000000000010
000000000000000000000000000000000000000000000101000000
000100000000000000000000001101000000000010000000000000
000000010000001111000011100000000000000000000101000000
000000010000000011100010101001000000000010000000000000
000000010000000111010000010000000000000000000100000010
000000000000000000000010001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000100000000000001011000000000010000000000000
000001000000001000000000000000000000000000000100000100
000000110000000111000000000011000000000010000000000000
.logic_tile 12 24
000000000000000111100000000011100000000010100000000000
000000000000000001100000000111001000000001100000000000
111000000000000000000011100000000000000000000100000000
000000000000000000000111100011000000000010000000000000
010000000000000000010011101000000000000000000101000000
110000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000001010110001111000111000000000000000000000100000010
000000110000001011000100000011000000000010000000000000
000000010000000111100000010000000000000000000100000000
000000000000000000000011010001000000000010000000000000
000010100000000011000000001000000000000000000100000000
000000000000000000100000001011000000000010000000000001
000000000000000000000000001000000000000000000100000010
000000010000000000000000001001000000000010000000000000
.logic_tile 13 24
000000000000000111100111110001100001000010100000100000
000000000000000111000111100001001101000001100000000000
001000000000001001110110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000100000000000001001101000011100100000100000
100000000000000000000000000001111100011100010000000000
000000000000000000000000000000000000000000000100000000
000000000000011001000000000001000000000010000001000000
000000010000000000000000000000000000000000000100000000
000100010000000111000000001001000000000010000000000000
000000011000000000000000011000000000000000000100000000
000000000000000000000011000101000000000010000000000000
000000000000001111000000000000000000000000000100100000
000000000000001011100000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000010000000111000000000010000000000000
.logic_tile 14 24
000000000001011001000010010011011011000110000000000000
000000000110100001000011111011001001000101000000000000
111000000000001001000111100111100000000010000000000100
000000000000000111100010011011001001000000000000000000
011000000100001111000010011001000000000011000000000000
010000000000001011100110001111001011000010000000000000
000000001110000000000000000011111000101000000000000000
000000000000001001000000001111011010011000000000000000
000000000000110011100110010001100000000001000000000000
000000010100110000100011000101001011000011000001000000
000000010000000000000111001111000000000001010000000000
000000000000000111000000001001101010000001100000000010
000000000001010000000111000101001011000011000000000000
000000000000100000000110010001101000000010000000000001
000000100000000111000011001000000000000000000100000000
000001010000000000000100001011000000000010000000000000
.logic_tile 15 24
000000000000000000000010000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
111010100001010000000110001000000000000000000100000000
000001000000001101000100001001000000000010000001000000
010000000000000000000011001000000000000000000100000000
000000000000000000000100000001000000000010000000000000
001000000000000000000110100000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000010000010000000011101000000000000000000100000000
000000010000000000000000001111000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000001100000000000000001000000000000000000100000000
000000001110001001000000001101000000000010000001000000
001000000000100000000110000000000000000000000100000000
000000010001010000000100001011000000000010000000100000
.logic_tile 16 24
000000000000000000000000001001101100000001110000000100
000000000000001111000000000011001000000011110000000000
111000100001000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010010000000000101100000010000000000000000000100000000
000001000000000000100011000101000000000010000000000001
001000000000000000000000011000000000000000000100000000
000000000000000000000011101101000000000010000000000010
000010010000000011100000000000000000000000000100000000
000001010110000000100000001111000000000010000000100000
000000010000000000000011110000000000000000000100000000
000000001010001001000010101101000000000010000000000001
000101000000000000000110101000000000000000000100000100
000010000110000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000010000000000000000001011000000000010000000000000
.logic_tile 17 24
000000000000001101100010110000000000000000000000000000
000000000000000011100011010000000000000000000000000000
111000001000101000000000001001100001000010000001000000
000000000000011111000011101111001110000011000000000000
010010000000010111100000000001011010010100000000000000
010000000000100000100000000101101111100100000001000000
000000000000001000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
000001010000000111100000000000000000000000000100000000
000010110000000000100000000001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000110000001011010011000001000000000010000000000000
.logic_tile 18 24
000000000000001011100010001011101001000110000000000000
000000000100000001000000001111011011000101000000000000
001000000000001001000111001001001100111000000000000000
000000000000000001100100000001011000111100000000000010
010000000000000000000000001101100001000010100000100000
100000000000000000000000000001101011000010010000000000
000000000000000000000111000000000000000000000110000000
000000000110000000000010111011000000000010000000000000
000000000000010000000011110000000000000000000100000000
000010110000100000000110110111000000000010000000000000
000000010000000001100111001000000000000000000100000000
000001000000000000000100001001000000000010000000000000
000000000001010111000000001000000000000000000100000000
000000001110000000000000000111000000000010000000100000
000000100000000011000110001000000000000000000100000000
000000011010000000100000001011000000000010000000000000
.logic_tile 19 24
000010000000001001000110000001000001000001010000000000
000000000000001111000000001111101110000010010000000000
001000000000010000000000001000000000000000000100000100
000000000000100000000000000111000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000010000000000000100000000000000000000010000000000000
000000110000000001000000000000000000000000000100000000
000010110000000000000000000001000000000010000000100000
000000010000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000010101000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000011000000000000000000000000000100000000
000000011100001011100000000011000000000010000000000000
.logic_tile 20 24
000000100000001011000111101001011001000000110000000000
000001000000000111100110010011011000000001110000000000
111001000000000011110010000111001101000011010000100000
000100100000001001000100001101101001000011110000000000
010000000000000000000110010101001111101000000000000000
010100000000000001000010001011011010100100000000000000
000000000010010011100010011011111011101000000000000000
000000000000000000000110111011111000100100000000000000
000001010000001011100000010011001110111000000000000010
000000100000000001100011101101001000111100000000000000
000000000000000000000010001000000000000000000100000000
000100000000000001000011111101000000000010000001000000
000000000000000000000010100000000000000000000000000000
000000000000001101010110010000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000010000000000000000001001000000000010000000000000
.logic_tile 21 24
000010000000000000000111110000000000000000000100000000
000000000001010111000011010001000000000010000000000000
111000000010000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000011000000000000000000000000000101000000
000000000100000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010010000000000000000001000000000000000000100000000
000000010000000000000000001111000000000010000001000000
000100010000000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000101000000000000000110100000000000000000000000000000
000010010000000000000000000000000000000000000000000000
.logic_tile 22 24
000000000000000000000111001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
111000000001010000000000001000000000000000000100100000
000000000000000000000000001111000000000010000000000000
110000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000100000000
000000010000000111000011000011000000000010000000000000
000000010000001011100000000000000000000000000100000000
000000000000001011100000001001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000001000000000000000000100000000
000000010000000000000010000011000000000010000000000000
.logic_tile 23 24
000000000000000000000111101000000000000000000100000000
000000000000000000000100000011000000000010000010000000
111000000000000000010011000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000001000000000010100000000000000000000100000000
000000000000000000000100001101000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010001010000000000001000000000000000000100000000
000000010000101111000000000101000000000010000000000000
000100010000001000000000001000000000000000000100000010
000000000000001011000000001001000000000010000000000000
000000000000011000000000000000000000000000000100000000
000000000000000101000000000011000000000010000000100000
000000001110000000000000000000000000000000000110000000
000000010000000000000000000111000000000010000000000000
.logic_tile 24 24
000000000000000000000000000000000000000000000100000000
000000000000000001000011100001000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000010000000000000000000011000000000010000000000000
.ramt_tile 25 24
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000011000000000010000010000000
.logic_tile 27 24
000000000000000000000000000011000000000000001000000000
000000000000000000000011100000000000000000000000001000
111000000000000000000000000101000001000000001000000000
000000000000000000000011000000101011000000000000000000
010000000000000000000010000000000000000000001000000000
010000000000000000000100000000001101000000000000000000
000000000000010000000000010000000000000000001000000000
000000000000100000000010000000001110000000000000000000
000000010000000101100000010000001000111100000000000000
000000000000000000000010100000000000111100000000000000
000010000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000000101000000001001000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000000011000000000010000010000000
.logic_tile 28 24
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
111100000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
110000000000000000000000001000000000000010000000000000
110000000000000000000000001111000000000000000000000000
000000000000000000000000001011111111000100000000000100
000000000000000000000000001111001101000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110110000000000000000000100000000
000000000000000101000010100011000000000010000000100000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000010000000101000010100000000000000000000000000000
.logic_tile 29 24
000000000000000000000010100000000000000000000000000000
000000000000001001000110000000000000000000000000000000
111000000000001001100110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000000000111000000010000000001011010010000000000
010000000000000000000010000000001000100101100000000000
000000000000000001100110001101111001010000000000000100
000000000000100000000010010001101111000000000000100000
000000010000000000000111101101001100001001000100000000
000000010000000000000100000001111000001010000000000000
000000000000000000000000000001111011000101000100100000
000100000000000000000000001011001011001100000000000000
000000000000000000000111101001001100001001000100000000
000000000000000000000100001001111000001010000000000000
000000000000000000000000011101001111001001000100000000
000000010000000000000010001001011011001010000000000000
.logic_tile 30 24
000010100000000101000000001101101010111001010100000000
000001000000000101000010010111101100110000000000000000
001000000000000000000000001101001110111001010100000000
000000000000000000000000000011001110110000000000000010
010000000000001011100010011101101010111001010101000000
010000000000000001100110000111011100110000000000000000
000010100000000101000010101101101110111001010101000000
000000000000000101000010100011111110110000000000000000
000000000000000000000000001001011110111001010100000000
000000010000000011000000000111001100110000000000000000
000000000000000011000000001101101010111001010100000001
000010000000000000000000000011011110110000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001011000110001001011110111001010100000000
000000000000000001000000000011011110110000000000000000
.logic_tile 31 24
000000000000001000000000000011100000000000000000100000
000000000000001011000011100001101100000000010000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000001011010010000000000
010000000000000000000000000000001011100101100000000000
000000000000000000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000001000000000010000000000000000000000000000
000000010000000101000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000001000000000001011011011111001010100000010
000000010000000011000000001011111110110000000000000010
.logic_tile 32 24
000000000000000000000000000000001000111100000000000000
000000000000001011000011010000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000010000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.io_tile 33 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 25
000000001010000000000000000000000000000000000101000000
000000000000000000000011100011000000000010000000000000
111000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000011000000000000000000000000000000000000
010000001000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
.logic_tile 3 25
000000000000000000000000000000000000000000000100000000
000000000000010000000011101001000000000010000000000000
111000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000110000000
000001000000000000000000000011000000000010000000000000
000000010000000000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000100001010001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 4 25
000000000100100000000010100000001000111100000010000000
000000000000010000000100000000000000111100000000010000
111000001110000000000111100000000000000000000100000100
000000001000000011000000000111000000000010000000000000
010000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
001100010000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000010000000000000001001000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 5 25
000000000010000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000010010
111000000000000000000010101000000000000000000100000000
000000000000000000000100001001000000000010000000000010
010000000000000000000010101000000000000000000100000000
000000000000000000000110110011000000000010000000000000
000000100000000000000000000000000000000000000100000100
000000000000000000000010111101000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000000000000000000000000001000000000000000000101000000
000000000000001101000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000001
000000001010000000000010111000000000000000000100000000
000000010000000000000111111111000000000010000000000000
.logic_tile 6 25
000000000000000111000011000000000000000000000100000000
000000000000001101100000000111000000000010000000000000
111000000000001000000010101000000000000000000100000000
000000000000000111000100000011000000000010000000000000
010000000000000101000000000000000000000000000100000000
000000000000000000100000000001000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000110000000000000000001000000000000000000101000000
000001010000000000000000000001000000000010000000000000
000000110000000011100000000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000001
000000000000000000000000000000000000000000000100000010
000000010000000000000000000001000000000010000000000000
.logic_tile 7 25
000000000010000000000000001011100000000010100000000100
000000000000000000000011101101101001000010010000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000110000000
100000000000100000000010110111000000000010000000000000
000000000000000101100110000000000000000000000110000000
000000000000000000000011001101000000000010000000000000
000000010001000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000100000000101000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
.ramb_tile 8 25
000001000110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000100001100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000010000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 25
000100000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
111000000000000111100000001000000000000000000100000100
000000000000010000000000000001000000000010000000000000
010000000000000000000010100000000000000000000100000000
000000000000000000000100001011000000000010000000000100
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000011001000000000000000000100000000
000000010000000000000110011101000000000010000000100000
000000010000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000001010000000000001111000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
111000000100000000000000001001101001110110000000000100
000000000000001101000000001111011100110101000000000000
110000000001010000000000000000000000000000000000000000
110000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000010000000111000000010000000000000000000100000010
000000010000000111100011100011000000000010000000000000
000000010000000001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000001000000000001000000000000000000101000000
000000010000000111000010100111000000000010000000000000
.logic_tile 11 25
000000000000000000000110011000000000000000000100000000
000000000000000000000111000001000000000010000000000000
111000000001001000000000011000000000000000000100000000
000000000000100011000010101011000000000010000000000010
010000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001011000000011000000000000000000000100000000
000000011000001111000100000011000000000010000000000000
000000010000000000010111000000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000001011000000000010000000000010
.logic_tile 12 25
000100000000000101100000000000000000000000000101000000
000100000000000000100000000111000000000010000000000000
111000000000000000000000001000000000000000000100100000
000000001000000000000000001101000000000010000000000000
011000000000000101000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000101000010101000000000000000000100000001
000000000000000000000110111111000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000000010111000000000000000000000100000000
000000000000000000000100000001000000000010000000000010
000100000000000011100000001000000000000000000110000000
000001000000000000000000000101000000000010000000000000
000000001000000000000000001000000000000000000100100000
000000010000000000000011011011000000000010000000000000
.logic_tile 13 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000001101000111001011011001001001000000000100
000000000000001011100111100001011001000101000000000000
010000000001000000000000000000000000000000000000000000
100000000110000000010000000000000000000000000000000000
000000000000000000000000001001100001000001010001000000
000000000010000000000011100011001011000001100000000000
001000010000001111100000000000000000000000000000000000
000100010000001111100000000000000000000000000000000000
000000010000000001100010000000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000100000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000010000000000000000001011000000000010000000000000
.logic_tile 14 25
000000000000000000000000000000000000000000000100000000
000000100000000000000010001001000000000010000000000010
001000000000000000000000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000000000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000110001000011000011101000000000000000000100000000
000000010000100000100000000001000000000010000000000010
000000010000000111000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000010100000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000000011000000000010000000100000
.logic_tile 15 25
000000000000000001100010100001011001010100000000000100
000000000000000000000111011101001000011000000000000000
111000000000001011100111010111000001000010100000000000
000000000000001011000111011001001001000010010000000000
110000000000000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000001000000000001001011001010100000000000000
000000000000001011000000000011111010011000000000000010
000010010000000000000000001000000000000000000100000000
000011010000000000000011101111000000000010000000000000
000000010000000011000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000010000000000000100001011000000000010000000000000
.logic_tile 16 25
000000000110001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000010000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000100000000
000000000000001001000000000111000000000010000010000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000001000000000000000000000000000000000100000100
000000000000000011000000000001000000000010000000000000
000000000100000000000000001000000000000000000100000000
000000010000000000000000000101000000000010000000000000
.logic_tile 17 25
000100000100010000000000000000000000000000000100000010
000000000000000000000000001111000000000010000000000000
111001000000000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000011000000000000000000100000001
000000000100000000000011110101000000000010000000000000
000001000000000011000000001000000000000000000100000000
000010000000000000100010001101000000000010000000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000000000000000000000011000000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000100000000010000000000001000000000000000000100000000
000100010000000000000000001001000000000010000000000000
.logic_tile 18 25
000010000000010000000000000101111101001001000000000100
000001000000000000000010010101111100000101000000000000
001000001100001000000000010000000000000000000100000000
000000000000000111000011111111000000000010000000000000
010010000000000001100000001000000000000000000110000000
100000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000001000010110101000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001001000000000010000010000000
000000010000000000000011100000000000000000000100000001
000000000000000001000000000111000000000010000000000000
000000000000001000000000011000000000000000000100000000
000000000100000011000011100001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 19 25
000000000000000001000010001001011010000011010000000000
000010000000000111000011100001111010000011110000000000
111000000000001011100011110000000000000000000000000000
000000000000000001100011110000000000000000000000000000
010000000000000011100011101011011000001001000000000000
010000001000000000000010110011111000000101000000000001
000000000000000000000010111001101011001001000000000000
000000000000000000000011010001111011001010000000000000
000010010000000000000010001101011000001001000000000000
000001010000000000000100001101111000000101000000000000
000000010000001000000000000000000000000000000100000000
000000000000000101000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 20 25
000000000000000000000000000001111000001001000000000000
000000000000010000000000000101101100001010000000000010
001000000000100111100110011000000000000000000100000000
000000001000000000000011001101000000000010000000000000
010000000110000001100000000000000000000000000100000000
100000000100000000000010010111000000000010000000000001
000000000000000000000000010000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000010000000111000000001001000000000010000000000000
000000010000000000000011001000000000000000000100000010
000000000000010000010100001011000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000000000000000010000000000000
.logic_tile 21 25
000000000000000001000110010001001011000110000000000000
000000000000000000100010001001111001001010000000000100
001001000000000000000000011000000000000000000100100000
000000100000000000000011011101000000000010000000000000
010000000000000000000000000000000000000000000100000000
100000000000100001000011100011000000000010000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000110000011000000000010000000000000
000000010000001011100000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000010001010000000000000101000000000010000001000000
.logic_tile 22 25
000000000000001000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
111000000000000000000000010000000000000000000000000000
000000000000001001000011110000000000000000000000000000
010001000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000010000000000001000000000000000000100000010
000000010000100000000000001001000000000010000000000000
000000010000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
.logic_tile 23 25
000000000000000000000011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000000111000000001101100000000011000000000100
000000000000000000100000001101001001000010000000000000
010000000000100000000010000000000000000000000100100000
110000000001010000000000000001000000000010000000000000
000000001100000011100000010000000000000000000100000000
000010100000000000100011100011000000000010000000000000
000000010000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 24 25
000000000000000000000000001000000000000000000100000010
000000000000000000000011001101000000000010000000000000
111000000000000000000000000000000000000000000110000000
000000000000100000000000000101000000000010000000000000
010000000000000001000111110000000000000000000100000000
000000000000000011100011100101000000000010000000000010
000000000000000000000010000000000000000000000100000000
000000000000000000000100001101000000000010000001000000
000000010000000000000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111000000000000000000111001000000000000000000100000000
000000000000000000010100001001000000000010000001000000
110000000000000000000000000000000000000000000101000000
110000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000100000100
000000000000001011000000000011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 27 25
000000000000000000000000000000000000000000000100000000
000000000000000000000011100011000000000010000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000000000000000011000000000010000001000000
.logic_tile 28 25
000100000000000000000000000101100000000000001000000000
000100000000000000000000000000000000000000000000001000
111000000000000000010110010101100000000000001000000000
000000000000000000000110010000001100000000000000000000
010000000000000000000111000001100000000000001000000000
110000000000000000000000000000101110000000000000000000
000000000000001001100000000001100000000000001000000000
000000000000001001100000000000100000000000000000000000
000000000000000101000000000000001000111100000001000000
000000000000000000100000000000000000111100000000000010
000000000000000000000000000000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 29 25
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001011110011000000000000
000000000001000000000010100000001001001100110000000000
000000000000100101000010100000001011110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 30 25
000000000000001111000000000011000000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011000000001100000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000101100110100001100001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 31 25
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000001000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001000000000000010000000000000
000000000000000101000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 32 25
000000000000000011100110001000000000000010000000000000
000000000000000000100011011001000000000000000001000000
111000100000000000000110000000000000000000000000000000
000001000000000001000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000010000001000000
100000000000000000000000001001000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000001000000100000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000001001000000000010000000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000100000000
000100000000000000000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000001000000000000000010000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 3 26
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
111000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 26
000001000000000000000000000000000000000000000000000000
000010100000000111000010010000000000000000000000000000
111010000001010000000000010000000000000000000101000000
000000000000000000000011000011000000000010000000000000
010000000000000000000000001000000000000000000100000001
010000000000000000000000001001000000000010000000000000
000100000000000000000010001000000000000000000100000000
000100000000000000000000000111000000000010000000000000
000000000000000111100011000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000001000000001011000000000010000000000000
.logic_tile 5 26
001000000000000111000000001000000000000000000100000010
000010000000000111000000001011000000000010000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000010000000000000000000000100000000
110000001100000000000000000011000000000010000000000000
001100000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000001000000000000000000100100000
000000000000001101000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 6 26
000010000000000011100000010000000000000000000100000000
000001000000000000100011000111000000000010000000000000
111000100000000111100000000000000000000000000100000000
000001001110000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 7 26
000000000000001000000000001000000000000000000100000000
000000000000000111000000000101000000000010000010000000
111000000000001001000000000000000000000000000100000000
000000000000001101100000000011000000000010000000000010
011000000000000011000000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000100000000001000010000000000000000000000100100000
000001000000000000100100000101000000000010000000000000
001000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000001000000000000000000100000010
000000000000000011000000000111000000000010000000000000
.ramt_tile 8 26
000010100000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 26
000000000000001000000000000000000000000000000101000000
000100000010001111000011100001000000000010000000000000
111010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010010000000001011000010000000000000000000000000000000
000010000000010000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001100000000000000001101000000000010000000000000
.logic_tile 10 26
000000001010000000000000001000000000000000000100000000
000000000000001001000000000101000000000010000000000001
001000000000010000000010001000000000000000000110000000
000000000000000000000100001001000000000010000000000000
010100000000000000000000001000000000000000000110000000
100000000000000000000000001011000000000010000000000000
000000000000000001100011001000000000000000000100000000
000000000000000000100100000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000000001000000000010000000000000
001100000000000111100000010000000000000000000100000000
000100001000000000000010011111000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000011011101000000000010000010000000
000000000000000000000000001000000000000000000100000010
000000000000001011000000000011000000000010000000000000
.logic_tile 11 26
000000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
001010000000000000000000001000000000000000000100000000
000000000000000000000011110101000000000010000010000000
010000000000000000000011001000000000000000000100100000
100000000000010101000100001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000010100101000000000010000000000010
000000100000000000000000000000000000000000000100000010
000011000000000000000011001101000000000010000000000000
000000000000100000000011001000000000000000000100000000
000000000001000000000100001101000000000010000000000000
000001000000000000000000001000000000000000000100000000
000010100000000000000000000111000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
.logic_tile 12 26
000001000000001101100010000001001100001001000000100000
000000000000001111100011101101011000000101000000000000
111000100000001000010000000101111000101000000000000100
000000000000001111000010011001101101011000000000000000
010000000000011111000010100000000000000000000000000000
010000000000101011000100000000000000000000000000000000
000000000000000000000111001001111000101000000001000000
000000000000000000000000000111101101011000000000000000
000000000000100111000010000000000000000000000100000000
000000000001000000100000000101000000000010000000000100
000000000000000000000000010000000000000000000110000000
000000000000000000000011100101000000000010000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000000001011000000000010000000000000
000000000000011000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
.logic_tile 13 26
000000000000000001100111001001001000010100110000000000
000000001100000000000111100001011001000000110000000010
001000000000001000000111011001111110010100000000000000
000000000000001011000010001001101010011000000000000000
010010000000100000000111001111001001001001000000000001
100001000001010111000100001101011110000101000000000000
000000000000001000000110001011101011001001000010000000
000000000000000001000000000101111100000101000000000000
000000000001010011000011000000000000000000000100000000
000000001100000000000000000111000000000010000000000000
000000000000001111000000010000000000000000000100000000
000000000000001001100011101011000000000010000000000000
000010100000001011100000001000000000000000000100000000
000000000000001111000000000011000000000010000000000000
000000000010000111000000000000000000000000000100000000
000000000000000000100000000011000000000010000000000000
.logic_tile 14 26
000000000000010001000011100001001110001001000000100000
000000000000001001100010110101001011001010000000000000
001100000000000011100110001101101010101000000000000010
000000000000001101110000001001111110100100000000000000
010000000001001111000010001001101010000110000000000000
100000001000001111100011011111001100001010000000000010
000000000000000000000011000001111100111001000000000100
000000000000000000000100001001001110111010000000000000
000000000000001011000000000101000000000000100000000000
000000001110001111100000001001101011000000000000100000
000100000000000000000000000000000000000000000100000000
000100000000000011000000000011000000000010000000100000
000000000000001000000000000000000000000000000100000001
000000000000001111000000000001000000000010000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000010010011111000000000010000000000000
.logic_tile 15 26
000000001010000001100011010001011010001001000000000000
000000000000000000000010001001011011001010000000000010
001110000001000000000000000000000000000000000100000000
010100000100000000000000001001000000000010000000000000
010000000000000001000111001000000000000000000100000000
100000000000000000100000001101000000000010000000000000
000000000000001000000110011000000000000000000100000000
000000000000001001000111001111000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000110000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000000000000000000100000010
000000000000000000000011001011000000000010000000000000
.logic_tile 16 26
000010000000001011100011111111101111101000000000000000
000000000000000001000110001001111000100100000000000000
111100000000001011100011010001001010101100000000100000
000001000010000111100010100001001110111100000000000000
010001000000001011100010000011101111001001000000000000
110010100000000111100000001011101000000101000000000000
001100000001011101100000001101101101000110000000000000
000100000000100111000000001001001010001010000000000001
000010100000011000000011001101001000111000000010000000
000000000000001111000011100011011001111100000000000000
000000000000000000000110101000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000000011000000000000000000000000000000000000000
000000001000101111000010000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101011000000000010000000000000
.logic_tile 17 26
000000001010000101100111000101000000000001010000000000
000000000000000000100110001111101011000001100000100000
001000000000001000000000000001101110101000000000000100
000000000000000001000000000101001001011000000000000000
010000000001000000000111001000000000000000000100000000
100000000100100001000110111101000000000010000001000000
000000000001000000000010100000000000000000000100000000
000000000110100000000000001011000000000010000000000000
000000000000000011100010001000000000000000000100000000
000000000000000000100100000011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000110000101000000000011000000000010000000000000
001000000001010111000110000000000000000000000101000000
000000001010100000100000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 18 26
000000100000000111000010001111001111000110110000000000
000000000000000000100010110001101100001010110000100000
001000000001001000000000000000000000000000000100000000
000000000000100001000011010001000000000010000001000000
010000000000000000000000000000000000000000000100000000
100000001010000000000000001011000000000010000000000100
000000000000000000000000001000000000000000000100100000
000000000000000111000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010011001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000000001001000000000010000000100000
000000000000001000000000001000000000000000000100000000
000000000000000101000010101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 19 26
000010101000000000000111101001101100101100010000000000
000001001100001001000000001101001010101100100000000000
001000000000000001100000010000000000000000000110000000
010100001010000000000011111001000000000010000000000000
010000000000000011100000000000000000000000000100000000
100000000000001111000000000001000000000010000000000000
000100000000010000000110000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000111000000001000000000000000000100000010
000000000000000000100000000011000000000010000000000000
000100000000001000000010001000000000000000000100000000
000000000000000011000000001011000000000010000000000000
000000000000001000000000001000000000000000000100100000
000000000000001011000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
.logic_tile 20 26
000000000000000000000000000001100000000000000001000000
000000001000000000000000000101000000000001000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000001000000000000000000100000000
010000000000000000000000000011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 26
000000000000000000000111110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
111000000000000000000000001101011010101000000000000001
000000000000000000000000001011011100100100000000000000
010000000000000101000000000000000000000000000100000000
000000000000000000100000001001000000000010000000100000
000100000000000000000111000000000000000000000100000001
000000000000000000000010001001000000000010000000000000
000000001100001111000000000000000000000000000101000000
000000001110000111100000000011000000000010000000000000
000000000000000000000011001000000000000000000100000000
000000000100000000000000001111000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010111101000000000010000000000000
.logic_tile 22 26
000000000000000101000010010111011110101000000000000000
000000000000000000100111111101101001011000000001000000
001000001100001001100000011001111100101000000000100000
000000000000000001000010110001001011011000000000000000
010000000000000111100110011000000000000000000100000000
100000000000000000100011110101000000000010000000000000
000000000000000101100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000110000000000101000000001000000000000000000100000000
000100000000000000000000001001000000000010000000000000
000100000000001000000000000000000000000000000100000000
000100000100000111000000000011000000000010000000000000
000000000000000000000000010000000000000000000100100000
000000000000000000000010000101000000000010000000000000
000000000000101000000000000000000000000000000100000010
000000000001010111000000001001000000000010000000000000
.logic_tile 23 26
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 24 26
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
010000000000001000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000000000000010000000000000000000000000000000101000000
000000000010100000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 26
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
.logic_tile 26 26
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
110000000000000000000010000001100000000010000001000000
010000000000000000000100001101000000000000000000000100
000010000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000100001010000000000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 27 26
000000001100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000010000001000000
000000000000000000000000000000000000000000000000000010
010000000000000000000000000000000000000000000100000000
010000000000000000000000000111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 26
000000000000000000000000011000000000000000000101000000
000000000000000000010011000101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000100000010
010000000000000000000000001111000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 26
000100000000000111000000000000000000000010000000000000
000000000000000000000000000011000000000000000010000000
111000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 30 26
000000000000000101100000000011000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011000000000000000001000000001000000000
000000000010000000100000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000111100010100000000000000000001000000000
000000000000100000000110110000001110000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000000101100000000011000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 31 26
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000010000000
000000000000000000000000001011000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000101000000000011000000000000000000000000
.logic_tile 32 26
000000000000010000000110010011100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000001001001100010110000000001000000001000000000
000000000000000001000010000000001001000000000000000000
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000011100110000000001001001100111100000000
000000000000000000100000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 27
000000000000000000000000000000000000000000000100000000
000000000000000000000011101001000000000010000000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 3 27
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
111000000000001000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011010001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 4 27
000100000000000000000000010000000000000000000000000000
000100000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010111000000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
.logic_tile 5 27
001000000000000000000111100000000000000000000100000000
000000000000000000000100001011000000000010000000100000
111000000000000000000000001000000000000000000100000000
000000000000000011000000001111000000000010000010000000
010000000000000000000011101000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000011011111000000000010000000000000
000000000001000000000000001000000000000000000101000000
000000001010100000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000111000000000000000000000101000000
000000000000000000000010111001000000000010000000000000
.logic_tile 6 27
000000000000000000000010100000000000000000000100000000
000000000000000000000111001001000000000010000000000000
111000000001000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010100000000000000000000001000000000000000000101000000
000100000000000000000000001001000000000010000000000000
000000000000000000000010100000000000000000000101000000
000000000000001101000111011001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000001000000000011101000000000000000000100000000
000000000000100000010000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 7 27
000100000000000000000000001000000000000000000101000000
000100000000000000000011000101000000000010000000000000
001000000000000000000000011000000000000000000100000010
000000000000000000000010100011000000000010000000000000
010000001100001000000000001000000000000000000100000000
100000000000000101000000001001000000000010000000000010
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
.logic_tile 9 27
000000000000000000000000001101111100101000000000000010
000100000000000000000010000101001100011000000000000000
001000000000000011000000001000000000000000000100000001
000000000000000000100000000001000000000010000000000000
010000000000000000000000000000000000000000000100000010
100000000000000011000011001111000000000010000000000000
000000000000000001100000000000000000000000000100000010
000000000000000011000000001101000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000001110000111000000001001000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000001011000101000111000000000000000000000101000000
000000000000100000000100000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 27
000001000000011000000010101001111100101100010000000000
000000001000001111000010000001001000101100100000000000
111010000000001001100011100011101100111001000010000000
000000000000000101100000001001101010111010000000000000
010000000001101111000000001000000000000000000101000000
010001000000101111000000000101000000000010000000000000
000000000000000011100000001000000000000000000100000100
000000000000000001000000001001000000000010000000000000
000000000001001111100000010000000000000000000100000010
000000000000100001100011011011000000000010000000000000
000100000000000001000000010000000000000000000100000010
000100000000000000100011010011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000000101000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000010
.logic_tile 11 27
000100000000001001000000000000000000000000000100000000
000000000000001111000000000001000000000010000000000010
111000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000001011000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000001
000000000000000000100000000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000000001000000000010000000000010
.logic_tile 12 27
000000000110000001000000001000000000000000000100000100
000000000000001101000010001001000000000010000000000000
001000000000000101000000001000000000000000000100000001
000000000000000000100010111101000000000010000000000000
010010000000000000000000001000000000000000000110000000
100100001010000000000000001101000000000010000000000000
000000100000000000000011101000000000000000000100000000
000000000000000000000010010001000000000010000000000000
000000000000000000000011100000000000000000000100000010
000010000000000000000000001001000000000010000000000000
000010100000000000000000000000000000000000000100000010
000001000000000000000000000001000000000010000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
.logic_tile 13 27
000000001010000111000111000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000100000001
000000000010100000000000000001000000000010000000000000
010010000000000000000010100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000100000000010101000000000000000000100000100
000000000000000000000100000011000000000010000000000000
000000000100000000000000000000000000000000000100000010
000010101100000000000000001101000000000010000000000000
000000100000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 14 27
000000100000000000010111100001100001000010100000000000
000010000000000000010110011001101000000010010000100000
001100001000000000000110001011011001001001000000000000
000101000110000111000000001101101101000101000000100000
010001000001010000000010000011111011001001000000000000
100000100000101001000010011101001100000101000000000000
000000000000000000000000010000000000000000000100000001
000000000000000111000010001101000000000010000000000000
000000000000000000000000010000000000000000000100000000
000001000000000000000010100111000000000010000000000000
000000000000000101100010000000000000000000000100000000
000000000000001001000100001001000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000100000000101000000000010000000000000
.logic_tile 15 27
000000000000010101000000000011101101000110000000000000
000000000000000000100000001101101111000101000001000000
001000000000001101100110101001100001000010100000000000
000000000000000001000100000001001100000010010000000010
010010100000000000000110001000000000000000000100000000
100001000000000000000000001101000000000010000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000100000000100000001111000000000010000000000000
000000000000100011100010000000000000000000000100000000
000000000001000000100100000001000000000010000000000000
000000000100000000000110101000000000000000000100000000
000000000000000000000000000111000000000010000000000001
000000000000001101100111001000000000000000000100000000
000000000000000101000100001001000000000010000000000001
.logic_tile 16 27
000010100000000000000111101011101110000110000000000100
000001000000000000000111101101111001001010000000000000
111001000000000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
010001000000000000000000000000000000000000000110000000
000010000000000000000000001011000000000010000000000000
000000000000000101000010100000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000010101110000000000011110101000000000010000000000000
000000100000000001000110101000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 17 27
000000000000000000000111101000000000000000000100000000
000000001100000000000100000001000000000010000000000010
001000000000000101100000000000000000000000000101000000
000000001000011101110000001001000000000010000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000000000
000000000001010000000110101000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000000000110101000000000000000000100000010
000000001110000000000000001101000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000001011000000000010000000000000
.logic_tile 18 27
000001000000000000000000000000000000000000000100100000
000000000000000000000011011001000000000010000000000000
111000000110000000000000000000000000000000000100000000
000000000000000000000011001101000000000010000000000100
010000000000000000000000001000000000000000000100000000
000100000000000000000010010111000000000010000000000000
000000000000000001000000000000000000000000000100000000
000001000000000000100000001111000000000010000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000011000101000000000010000000000010
000000000000000101100000001000000000000000000100000000
000000000000000011100000000111000000000010000000100000
.logic_tile 19 27
000000000000000000000000001101100001000010100000000100
000000001010000111000000001001101100000010010000000000
001000000000000101100110001101001101101000000000000000
000000000000000000100011001001101110011000000000000010
010000000000000000000110000000000000000000000100000000
100000000000000000000010010111000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000011010001000000000010000010000000
000001000000001000000000000000000000000000000100000000
000000100000001011000000001101000000000010000000000010
000010000000000001000000000000000000000000000100000000
000001000000000000100000001011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000001011000011101111000000000010000000000000
.logic_tile 20 27
000000000000100011100011000001111010010100000000000001
000000000000010111100011111101001000011000000000000000
111000000000000111100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
110000000000000000000111100001001110001001000000000000
010000000000000000000000001001111000000101000000100000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001011100000010111101111101100010000000010
000000000000000101100011100011011011101100100000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000011100000000000000010000000000000000000000100000000
000001100000000000000010011111000000000010000000000000
000000000000001000000000000000000000000000000100100000
000000000000000101000000000011000000000010000000000000
.logic_tile 21 27
000000000000001000000000000000000000000000000100000000
000000000000100111000000001111000000000010000000000000
001000000000000101000011100000000000000000000100000000
000100000000000000100010111101000000000010000000000000
010000000000000101000000000000000000000000000101000000
100000000000000000100010010101000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000000000000000000000110101000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 27
000000000000000001000111100000000000000000000100000001
000000100000000000100000001011000000000010000000000000
111010000000001011100000001000000000000000000100000000
000100000100001011100000000111000000000010000000000000
010000000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000001010000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000100
000010000000000000000010100001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000000011101001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000010000000000000000000000000100000000
000000000000000101000000000001000000000010000000000100
.logic_tile 23 27
000000000000000001000010000000000000000000000100000000
000010000000000000000011001111000000000010000001000000
111000000000000000000010110000000000000000000100000000
000000000000000000000110110001000000000010000000000000
010000000000000000000000001000000000000000000100000000
000000000010000000000000001001000000000010000000000100
000000000001010000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000
.logic_tile 24 27
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010
111010000001000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000100000000000000000001000000000010000000000010
000000000000000000000000010000000000000000000100100000
000000000000001111000011000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 27
000010000000000000000000001000000000000000000100000000
000001000000000000000000001011000000000010000010000000
111000000000000000000010100000000000000000000000000000
000100000000001011000000000000000000000000000000000000
010001000000000000000000001000000000000000000100000000
000010000000000111000000000001000000000010000000100000
000000000000000000000000000000000000000000000101000000
000000000000000011000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100100000
000000000001010000000010100101000000000010000000000000
000001001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000100000000000001000000000000000000100100000
000000000001000000000000001001000000000010000000000000
.logic_tile 27 27
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000001000000000010000000000000000000000000000
000001000000001111000011100000000000000000000000000000
110000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000110000000000000000001000000000010000000000000
000000000001010000000111101000000000000000000100000000
000000001100000000000011100001000000000010000010000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100100000
000000000000000000000011100011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000110000011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000010000000000000
000000000010000000000000000101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 27
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000110100000000000000000001000000000
000000000000000101000010100000001100000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000101000000010000000001000000001000000000
000000000000000000000010100000001101000000000000000000
.logic_tile 31 27
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000010110000000000000010000000000000
000000000000000000000010101011000000000000000000000000
000000000000000000000010100000000000000010000000000000
000000000000000101000000000111000000000000000000000000
000000000000001000000110101000000000000010000000000000
000000000000000101000000000111000000000000000000000000
000000000000000101000000001000000000000010000000000000
000000000000000000000010101011000000000000000000000000
.logic_tile 32 27
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000001000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000001000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001110000011000000000011000000000010000000000010
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 28
001000001110000000000000001000000000000000000100000100
000000000000000000000010000001000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000100000000
110100000000000000000000000111000000000010000000000010
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100000000000001000000000101000000000010000000000001
000000000000000001000111001000000000000000000100000010
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 28
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000010000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000011101011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 28
000001000000000000000000011000000000000000000100100000
000010100000000000000011101001000000000010000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010100000110000000000010001000000000000000000100100000
110000000000000000000000001101000000000010000000000000
000100000000000000000110110000000000000000000100000000
000000000000000000000111000011000000000010000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000100000000001000000001000000000000000000100000000
000001000000000000000000001101000000000010000000000000
.logic_tile 7 28
001000000000000000000000000000000000000000000100000100
000000000000000000000011101111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000110000000
010100000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000010
000000000000000001000010001000000000000000000100000000
000000000000000000000000001111000000000010000000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000100100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 28
000000000000000000000000010000000000000000000100000000
000000000000001111000011110001000000000010000000000010
111000000000000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000100
000010000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 28
000000000110000000000011101000000000000000000110000000
000000000000000000000011100001000000000010000000000000
111000000000000000000111001000000000000000000100000000
000100000000000111000000001001000000000010000000000000
010010100000010101100000001000000000000000000100000010
000001001110101011000000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000100000000000000001001000000000010000000000010
000000000000000000000000000000000000000000000100000001
000000000101010000000000001001000000000010000000000000
000010100001000000000000000000000000000000000100000000
000001000000100000000000000101000000000010000010000000
000000000000001000000000000000000000000000000100000000
000000001110000101000000000101000000000010000000000010
000000000000000011000000000000000000000000000100000010
000000000000000000100000000111000000000010000000000000
.logic_tile 11 28
000000000000000000000000000000000000000000000100000000
000000001000000001000000000001000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000100000000
110000000000000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000001111000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000010
000000000000100000000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 28
000000000000000000000011011000000000000000000100000000
000000000000000000000010100111000000000010000000000000
111010000000000000000000000000000000000000000100000001
000000000000000000000000001001000000000010000000000000
011001000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000011010000000000000000000110000000
000000000000000000000111000111000000000010000000000000
000000000000000101100000001000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000000011000000000010000000000000
000000000000101000000000001000000000000000000100000000
000000000110000101000000000011000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000100000001101000000000010000000000010
.logic_tile 13 28
000000000000000111000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
111001000000000000000000000000000000000000000100000000
000000100000001011000000000001000000000010000000000000
110010100000000001000000001000000000000000000100000000
110000000101000000100000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000000000
000100000000001001000111001000000000000000000100000100
000100000000000111100100000011000000000010000000000000
000000000000000000000011100000000000000000000100000010
000000000000000011000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001100000000000000000111000000000010000000000000
.logic_tile 14 28
000000001000000001000111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111001000000000000000000000000000000000000000100000000
000000000010000000000000001101000000000010000000000000
010000100000000000000000010000000000000000000100000000
000001001010000000000010100111000000000010000001000000
000000000001000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
001000000000000000000111100000000000000000000100000000
000000000000000000000010101011000000000010000000100000
000000000000000000000000000000000000000000000100000010
000010000000000000000000001011000000000010000000000000
000100001110000101000000001000000000000000000100000000
000100001100000000000000001111000000000010000000000010
001010000000000000000010000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 15 28
000000000000100000000000000000000000000000000100000000
000100000001000000010010011001000000000010000000000010
111000000000000101000000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
010000100000000000000010101000000000000000000100000000
000100000000000000000100001101000000000010000000000100
000000100000000011000010100000000000000000000100100000
000101000000001001100110111011000000000010000000000000
000000000001000000000011100000000000000000000100000010
000000001100100000000100001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000100000000000000000000000101000000000010000010000000
000000000000010000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 16 28
000000000000000111000000001001011001001001000000000001
000000000000000000000000000001011100001010000000000000
001010000000001111100111001101011011000110000000000100
000000000000000001000000001101111001001010000000000000
010000000000000000000110000000000000000000000100000100
100000100000010000000000000011000000000010000000000000
000000000001010000000010010000000000000000000100000000
000000000000000000000110001111000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000001111000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000000001000000000010000000000100
000000000001010001000110110000000000000000000100000000
000000000000000000100010100111000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010101111000000000010000000000000
.logic_tile 17 28
000000000000000111010011101101111101010100000000000000
000000000000000000100000000001111100011000000000000010
111000000001000000000000000000000000000000000000000000
000000000000001101010000000000000000000000000000000000
010000000010000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000001000000000000000010000000000000000000000100000000
000000100000000000000110110001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000101000000000011000000000010000000000000
000100000000001000000111000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
000010000000000101100000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 18 28
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000001010000000000000000000000000000000100000000
000000001000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010000000000111000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 19 28
000000000000000000000110100000000000000000000100000001
000000000000000000000100001101000000000010000000000000
111001000000000000000110100000000000000000000000000000
000010000000000000010000000000000000000000000000000000
010010000000010000000011000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000010000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001011000000001011000000000010000000100000
000000000000000011100000001000000000000000000100000000
000000000010000000100011001001000000000010000000000010
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 20 28
000000000000000011000111000000000000000000000100000010
000000000000000011000000000111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010010000000000000000000000000000000000000000110000000
000001000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000010000000000000001001000000000010000000000000
000000000000100011000000001000000000000000000100000000
000000000000000000100000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 28
000001000000001000000110100000000000000000000000000000
000010100000001111000111100000000000000000000000000000
111000000110000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000101000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011011111000000000010000000000010
.logic_tile 22 28
000010000000000000000000010000000000000000000100000100
000000000010000000000011000011000000000010000000000000
111000000000000000000000000000000000000000000101000000
000100000000000000000000001111000000000010000000000000
010010000000000000000000000000000000000000000100000100
010000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100100000
000000000000000011000000000011000000000010000000000000
000000000000001011100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
.logic_tile 23 28
000010100001011111100000000001000000000001000000000001
000000000000000011100011010001000000000000000000000001
111000000000000000000000000000000000000000000100000000
000000000000000000000011100101000000000010000000000010
010000000100000000000000001000000000000000000100000000
010000000000001011000000001001000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
000010000000000001000010001000000000000000000100000000
000001000000000000100100000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 24 28
000000000000000000000000000000000000000000000100000000
000000000000000000000011101001000000000010000001000000
111000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000001000000000000000000101000000
010000000000000000000000000001000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000001010000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000010010111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000111100000000000000000000001
000000000000000000000000000011000000000001000000000010
110000000000000000000000000000000000000000000101000000
110000000000000000000000000111000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000010
000000000000000000100000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000101000000000000000100000000
000000000000000000000010110011100000000001000000100000
110000000000000000000010100000000000000000000000000000
010000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000101000000000000000100000000
000000000000000000000000000111100000000001000000000010
000000000000000000000000000001100000000000000100000001
000000000000000000000000000011100000000001000000000000
.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 28
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001111000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010101000000000000001110000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000001000000010100000000001000000001000000000
000000000000000101000000000000001110000000000000000000
.logic_tile 31 28
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000000101000000001111000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 28
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 29
000000000000000000000000000000000000000000000100000100
000000000000000000000000001101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000111000000000010000000000000
.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000000000000010001000000000000000000100000100
000000000000001101000100001001000000000010000000000000
010010100000000000000000001000000000000000000100000000
000001000001010000000000000001000000000010000000000010
000000000000000000000000001000000000000000000110000000
000000000000000000000010111101000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000100000000101100000000001000000000010000010000000
000010100000000000000000000000000000000000000100000010
000001000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000001001000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000001010000000000000001000000000000000000110000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001010001000000000001000000000010000010000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000111000000000010000000000000
.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000101000000000000000000000000000000000000
000100100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000010001000000000000000000100100000
000000000000001111000000001011000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 29
000000001011010000000000000000000000000000000100000000
000000000000100000000010111001000000000010000001000000
001000000000000000000000000000000000000000000000000000
000000100000000000000011000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001000000000000000000100000010
000001001110000000000000001001000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000010
000001000100000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000000000011000000000010000000100000
.logic_tile 11 29
000000000000100101000000000000000000000000000000000000
000010100000010000100000000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000001010000000000001101000000000010000001000000
010000000000000000000010100000000000000000000100000010
000000000000000000000100001101000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000001011000011010101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000000001000000001000000000000000000100000000
000000001110000000100000000011000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
.logic_tile 12 29
000000000000000011000110100000000000000000000100000000
000000000000000000100100001101000000000010000000000010
111000000000000000000000000000000000000000000101000000
000100000000000000000000001001000000000010000000000000
010000001010000111100010100000000000000000000000000000
000100000000000111000110110000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000001001110000000000000000000000000000000000100000000
000000000000001101000000000101000000000010000000000010
000000000000000000000000000000000000000000000100100000
000001000000000000000000000101000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000010000000011000000000010000000000010
000010100000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 13 29
000000000000000000000000000000000000000000000100000000
000000000000000000000010010101000000000010000000000010
001000000000000111100110101000000000000000000101000000
000000000000000111000000000011000000000010000000000000
010000000000000011100011000000000000000000000100000000
100000000000000001100100001001000000000010000000000010
000000000000000000000000001000000000000000000100000100
000000000100000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000101000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000000001000000000010000010000000
000000000000000000010000001000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 14 29
000010100000100101000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000101011101001001000000000100
000000000000001101000000001001001101000101000000000000
011000000110000011000010100000000000000000000100000100
100000000000000000100100001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000010000000000000000000000100100000
000000000000000111000000001111000000000010000000000000
000000000000000001000000000000000000000000000100000010
000000000000000000100011010111000000000010000000000000
000000000000000000000000011000000000000000000100000001
000000000000000000000010111111000000000010000000000000
.logic_tile 15 29
000000000000000111100000001000000000000000000101000000
000000000000000000100011100001000000000010000000000000
111000000000001000000000001000000000000000000100000000
000001000000000111000010010011000000000010000000000000
010000000000000000000000000000000000000000000100000000
010000000000001001000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000111111000000000000000000110000000
000000000001010000000111111111000000000010000000000000
000000000000000001000000000000000000000000000100000000
000010000010000000000000001011000000000010000000000000
000000000000010000000000001000000000000000000100000000
000000000010100000000000001001000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
.logic_tile 16 29
000000000000000000000000011000000000000000000100000100
000000000000000111000011000001000000000010000000000000
111001100000001000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000000000001000000000010000000000010
000000000000000000000000001000000000000000000100000010
000000000000000011000000000111000000000010000000000000
.logic_tile 17 29
000000000000000001000000000101001100010100000000000010
000000001010000111100010001101101000011000000000000000
001000000001000000000000000000000000000000000100000000
000000000000100000000011100001000000000010000000000010
010000000000100000000110010000000000000000000100000000
100000000001011011000010001001000000000010000000000000
000000100000000000000000001000000000000000000100000000
000001000000000000000000001011000000000010000000000000
000010101000000011100000001000000000000000000100000000
000101000000001001000000001001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
.logic_tile 18 29
000000000000001000000000001000000000000000000100000000
000000000000001111000000000001000000000010000000000000
111000001100001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000001000010000000000000000000000100000000
110000000000000000100000000101000000000010000000000010
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000110000111000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 29
000000000001000000000000000000000000000000000100000001
000000000000100000000000001111000000000010000000000000
111000000000000001000000001000000000000000000100000010
000000000010000000100000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000000000000000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000100000000110101000000000000000000100100000
000000000000010000000000001111000000000010000000000000
000000000000000111000010001000000000000000000100000010
000000000000000000000100000001000000000010000000000000
.logic_tile 20 29
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000011110000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 29
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110100000001001001100111000000000
000000001000000000000000000000001110110011000000000000
000000000000001101100110100000001001001100111000000000
000000000000000101000000000000001111110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000101000010110000001001001100111000000000
000000000000000000100110100000001101110011000000000000
.logic_tile 22 29
000000000000001000000110100000000001011010010000000000
000000000000001001000011100000001110100101100000000000
001000000000000001100110101011001011000010000000000000
000000000000000000000011110001111010000000000000000100
010000000000001111100110011001101010010100010100000000
010000000000000001100010001001011000111000010000000000
000000000000001101100110000001001011101101010100000000
000000000000000001000011111001011011001100000000000000
000000000000000111100000010011011011101101010100000000
000000000000000000000010000101001001001100000000000000
000000000000000000000000000001011111101101010100000000
000100000000000000000000000101001011001100000000000000
000000001100000000000000001011011111101101010100000010
000000000000000000000000000101011001001100000000000000
000000000000000001100000011001011011101101010100000000
000000000000000000000010001001011011001100000000100000
.logic_tile 23 29
000000000000000000000000011000000000000010000000000000
000000000000000000000010100101000000000000000000000000
111000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
110000000000000000010110100000000000000010000000000000
110000000000000000000010011001000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001010000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000010000000000100001011000000000010000000000010
000000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
.logic_tile 24 29
000000000000000111000000010000000000000000000000000000
000000000110000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000110000000000000000000000000000000000100000000
010000000000000000000010011001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000001110000000000011100111000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000001000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000010000000000000000000000001000000000010000000000000
.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000010101000000000000100101000001
000000000000000000000010111101001111000001000000000000
010000000000000001100000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000000000110000000
000000000000000000000000001001000000000001000010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100000000000000100000000
000000000000000000000011011001100000000001000010000000
000000000000001000000000000000000000000000000000000000
000000001100000101000000000000000000000000000000000000
.logic_tile 28 29
000000001110000101100111100011100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000001000000111000000000000000000001000000000
000000000000000101000010100000001000000000000000000000
000000000000000000000000000000001001001100111000000000
000000001100000000000000000000001001110011000000000000
000000000000000000000010110000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000100000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000111000000001000001100111000000000
000000000000000000000100000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000001110000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
.logic_tile 29 29
000000000000000001100110011011011011000010000000000000
000000000000001101000011111001001101000000000000000000
111000000000000000000110000011000000000000010001000100
000000000110000000000011000101101001000000000001000000
010000000000000000000000011001101111000100000000000000
010000000000001101000010001111101100000000000000000000
000000000001001101100000000111011001010000000000000000
000000000000000111000000000011011111000000000000000000
000001000000001001000000010000000000000010000010000000
000010100000000001100010000111000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000000000000001001100000000101000000000000010000000100
000000000000000111100000000001101100000000000000000000
000000000000000000000110010101100000000000000110000000
000000000000000000000110010001000000000001000000000000
.logic_tile 30 29
000000000000000011100111110000001000111100000000000001
000000001100000011000111100000000000111100000000010000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000011001101000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000010000000000001
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000100000
.logic_tile 31 29
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000001000000000000010000000000000
000000000000000101000000000111000000000000000000000000
.logic_tile 32 29
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000100000000000001000010000000001000110011000001000000
010000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000000000000000000
000000000000100001
010000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 30
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 30
000000000000001000000000000000000000000000000100000000
000000000000000111000010000001000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 5 30
000000001000001000000000001000000000000000000100000100
000000000000000101000000000001000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 30
000001000000001000000000000000000000000000000000000000
000000100000000011000000000000000000000000000000000000
111000000000000000000011100000000000000000000100000000
000000000000000000000100000011000000000010000000000010
110000000000000011100000001000000000000000000101000000
110000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000000000000111001000000000000000000100100000
000000000000000000000011111001000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 30
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011001000000000000000000100000100
110000000000000000000100000011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 30
000010100000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 30
000000001000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000010
000100000000000000000011111011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
.logic_tile 10 30
000000001110000000000011000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
111000100000000000000000000000000000000000000100000000
000100000000001011000000001001000000000010000000000000
010000000000000000000000001000000000000000000100000000
000100000000010000000000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000001000000000000000000110000000
000000000000000000100000000001000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.logic_tile 11 30
000000000000001000000000001000000000000000000100000000
000000000000001111000000001011000000000010000000000000
111000000000000111100000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000000011100001000000000010000010000000
000000000000000000000000001000000000000000000100000001
000000000000000000000010000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
.logic_tile 12 30
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000011000000000011001000000000000000000100000000
110000000000000000000100000011000000000010000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000010
000000000000000000100000000111000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 30
000000000000000001000000000000000000000000000100000000
000000000000010000000000000011000000000010000000000000
111100000000000000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
110000000000000000000000001000000000000000000110000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000100000
.logic_tile 14 30
000000000000000011000000000000000000000000000100000010
000000101100000000000000000101000000000010000000000000
111000000000000101100111100000000000000000000100000000
000101000000000000000100000001000000000010000000000001
010000000000001011000000001000000000000000000100000001
000000000000000101100000001101000000000010000000000000
000000000000000101100010001000000000000000000100000000
000000000000100000100100000001000000000010000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000100000000101000000000010000000000010
.logic_tile 15 30
000000000000000011000000011101011100001001000000000000
000000000000000000100011001001111001000101000001000000
001000000000001000000000011101100001000001010000000100
000100000000001011000010000101101101000001100000000000
010000000000000000000000011000000000000000000100000000
100000000000000111000010000001000000000010000000000000
000000000000001001000110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000011100000000000000000000100000001
000000000000000000000100000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001100000000000000000111000000000010000000000000
000000001010000101000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
.logic_tile 16 30
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000100000000
010000001010000000000000000101000000000010000010000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 30
000000000001010001000000010000000000000000000100000100
000000000000100111000011100001000000000010000000000000
111000000000000111100000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000100000100
010000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000101100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000100000000000111000000000000000000000110000000
000000000010000000000100000011000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000100000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 18 30
000001000000000000000000000000000000000000000100000000
000000001110000000000000000111000000000010000000100000
111000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010101000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000000000000000000000000100000000
000000000000000000000000001111000000000010000000100000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000010
001000000000000101000011100000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
.logic_tile 19 30
000000000000000000000010000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000000000000011000000000000000000100000010
000000000000000000000011101001000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001111000000000010000000000000
.logic_tile 20 30
000000000000000111100000011000000000000010000001000000
000000000000000000000011110101000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000001111100110011001001010101101010100000001
010010000000001011000010000011011100001100000000000000
000000000001001001100110010101001010101101010100000001
000000000000001001000010010111011010001100000000000000
000000000000100000000000001001011110101101010100000000
000000000001001011000000000111001100001100000000000000
000000000000001000000000001101011010101101010100000000
000000000000000101000000000101001010001100000010000000
000000000000001000000000001001011110101101010100000000
000000000000000101000000001111011100001100000000000000
000000000000001101100110111101011010101101010101000000
000000000000000001000010001101011010001100000000000000
.logic_tile 21 30
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001011110011000000010000
000000000001000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001100110011000010000000
000000000000001000000000010000001001001100111000000000
000000000000000101000010100000001101110011000000000000
000000000010000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001101100110110000001001001100111000000000
000000000000000101000010100000001010110011000000000000
000000001000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001011110011000000000000
.logic_tile 22 30
000010000000000101100110100101011000010000000000000000
000001000000000000000010001011111111000000000000000000
001000000000000000000010110000000000000010000000000000
000000000000000000000010101011000000000000000000000000
010001000000000111100111000000000000000010000000000000
010010000000000000100011001101000000000000000000000010
000000000000001001100110010000000000000010000000000000
000000000000000001000010001101000000000000000000000000
000000000000001111100011010011011010101101010100000001
000000000000000111000011100101001100001100000000000000
000000000000000000000000000111011010101101010100000000
000000000000000000000000000001001110001100000000000000
000000000001001111100011001011011010101101010100000000
000000000000000111000000001001011100001100000000000000
000000000000000000000000000111011010101101010100000000
000000000000000000000000001001011110001100000000000010
.logic_tile 23 30
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000100000000000101000110100000000000000000001000000000
000100000000000101000010100000001010000000000000000000
000000000000000001000011000000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000001100000000000000000101100000000000001000000000
000000001010000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000000000010000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000000000000000000011100000000000000000000100000100
000000000000000000000100001001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
.logic_tile 26 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 30
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000001000000000000000000000000
.logic_tile 28 30
000000000000000101000010100000001000001100111000000000
000000000000001101100110110000001001110011000000010000
000000000000000000000010100000001001001100111000000000
000000000000001101000100000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101000000000000001000001100111000000001
000000000000000000100010110000001000110011000000000000
000001000000000000000000000000001000001100111000000000
000000100000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000010100000000000000000000000001001001100111000000000
000001000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001001110011000000000000
.logic_tile 29 30
000000000000000000000111100101000000000001000000000000
000000000000000000010100001101100000000000000000000000
000000000000000000000111000000000000000010000000000000
000000000000000000000000001001000000000000000001000000
000000000000000000000110011111011110000010000000000000
000000000000000000000010001111111100000000000000000000
000000000000000000000000001111001111000010000000000000
000000000000000000000000000011011110000000000000000000
000000000000000000000000001000000000000010000000100000
000000000000001101000000001011000000000000000000000000
000000000000000101000000000000000000000010000000100000
000000000000000000100010000111000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000111100110110000000000000000000000000000
000000000000000000000010101000000000000010000001000000
000000000000001101000110111001000000000000000000000000
.logic_tile 30 30
000000000000000101100000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000011000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000111000111000000000000001000000000
000000000000000000000010100000101011000000000000000000
000000000000001101100110100000000001000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000011110000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001000000000000000000000
.logic_tile 31 30
000000000110000111000000000101100000000000001000000000
000000000000000000100011000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000001011000011010000001100000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000000000
000000000000000000000110000000000001000000001000000000
000010000000000000000100000000001011000000000000000000
.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000100011100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001101000000000010000000000000
.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
.ramb_tile 8 31
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 31
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000000001000000001000000000000000000100100000
000000000000000000100000000011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
.logic_tile 10 31
000000000001010111000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000001000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000001100000011000010101000000000000000000100000000
000000000000000000100100001001000000000010000000000010
000000000000000000000000000000000000000000000100100000
000000000000000000000011010011000000000010000000000000
000000000000000101100000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000010000001101000000000010000000000010
.logic_tile 12 31
000000000000000111100111000000000000000000000100000001
000000001000000000100000000011000000000010000000000000
111000000000000000000000001000000000000000000100000000
000000100000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000100000010
000000000000010000000011010001000000000010000000000000
.logic_tile 13 31
000000000000100000010010101000000000000000000100100000
000000000000010000000100000011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000000010111001000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000001101000000001101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 31
000000000000000011000011101000000000000000000100000001
000000100000000000100100000011000000000010000000000000
111000000000000000000000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000100
000000001010000000000000000011000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000000000000000011000000000000000000100000010
000000000000000000000010101111000000000010000000000000
.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000100000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000011111011000000000010000000000000
000100000000000001000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111011001000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
010100000000000000000010000000000000000000000100000000
110100000000000000000100000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000100000000010001000000000000000000100000000
110000001110010000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100100000
000000000000000000100010000011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011011111000000000010000000100000
.logic_tile 18 31
000010000000000101000000000000000000000000000100000010
000001000000000000100000000101000000000010000000000000
111000001010000011100000001000000000000000000100100000
000000001000000000100000000001000000000010000000000000
010000000000000111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010100000000000000000000100000100
000000000000000000000100000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 31
000000000100001000000000001000000000000000000100100000
000000001100001111000011101111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000000111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011001000000000000000000100000000
000000000000000001000000000011000000000010000000000010
.logic_tile 20 31
000000000000000011100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000001100001000000000000000000000000000000000000000
000000101110000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 31
000000000000101000000000000000000000000010000001000000
000000000000011011000000000001000000000000000000000000
111000000000000000000000011000000000000010000001000000
000100000000000000000010010111000000000000000000000000
110000001110000000000000001000000000000010000001000000
010000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000111111111000010000000000000
000000000000000000000011000001011001000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000001000000
000000000000001000000011010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
.logic_tile 22 31
000000000000000111100000000000000000000010000000000000
000000000000000101100000000101000000000000000000000000
111000000000001000000010000101111011000010000000000000
000000000000000101000100000001011010000000000000000000
110000000000000111100000011000000000000010000000000000
110000000000000000100011010011000000000000000000000000
000000000000000101000010101000000000000010000000000000
000000000000010101000010101101000000000000000000000000
000000000000000001100000000101001101100000000000000000
000000000000000000000000000001101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010001000000000000010000000000000
000000000000000000000000000101000000000000000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
.logic_tile 23 31
000000000000001111000000010000000000000000001000000000
000000000000000101100010100000001000000000000000010000
000000000000000011110000000000000001000000001000000000
000000000110000011100000000000001000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000100000000000000000000001000000001000000000
000000001111010000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 31
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001011010010000000000
000000000000000000000011010000001011100101100000000000
000000000000000000000000000001100000000000000100000010
000000000000000000000000001111100000000001000010000010
.logic_tile 28 31
000000000000000101000000000101100000000000000100000000
000000000000000000000010100101000000000001000000000000
111000000000000000000000000011000000000000000100000000
000000000100000000000000001011100000000001000000000000
010001000000000001000011100101000000000000000100000000
110011100000000101000100000101000000000001000000000000
000000000000000101000010100101100000000000000100000000
000000000000000101000010101011100000000001000000000000
000000000000000000000111100101100000000000000100000000
000000000000000000000110000101100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000100000000000000001011100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000101000000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000001011000000000001000000000000
.logic_tile 29 31
000000000000000101100000000000000000000010000001000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000010000000000000010000010000000
000000000000000000000010101101000000000000000000000000
000000000000001000000110111000000000000010000001000000
000000000000000101000010100101000000000000000000000000
000000000000001101100110100000000000000010000001000000
000000000000000101000000000001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000010000000
000000000000000000000000000000000000000010000000100000
000010000000000000000000000101000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000000000101000000000000000000000000
.logic_tile 30 31
000000000000000000000110110000000000000000001000000000
000000000000000000000010100000001010000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000010000000001101100000000000000000000000001000000000
000001000000000101000000000000001001000000000000000000
000000000000001101100110110000000000000000001000000000
000000000000000101000010100000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000010100000000000000000000000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 31 31
000000000000000000000000000000000000000000001000000000
000000000000001011000011000000001101000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000011010000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000011000011010000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000011000000000000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000000000000000000000000010000000000000000000100000000
000000000000000000000011110011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 32
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 32
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000001100000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011110001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001011000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 32
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000100000000
000000000000000000000011101111000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
.logic_tile 13 32
000000000000000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000010
010000000000001001000000000111000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 32
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 32
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000000000000000000000110010000000000000000000100000000
000000000000000000000110011011000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 32
001000000000000000000000011000000000000000000100000000
000000000000000000000011000011000000000010000000000000
111000000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
010000000000000000000000001000000000000000000100000001
010000000000000000000000000101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000111000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 18 32
000000000000000011100000011000000000000000000100100000
000000000000000000000011000011000000000010000000000000
111000000000000011100000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000111000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 22 32
000000000000000000000000011000000000000000000100100000
000000000000000000000011110011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 32
000000000000000000000000000000001000111100000000000000
000000000000001001000000000000000000111100000000010000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000001101000000000000000000100000
000000000000000001000000000011000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 32
000000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000110000000010
000000000000000000000000000001001100000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000001010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 33
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 5 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000000000000000
000100000000000000
000000110000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000010000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000001110000000000
000100001000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 29 33
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.sym 1 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 2 frame_en$2
.sym 3 $abc$706167$n1295$2
.sym 4 $abc$706167$n1337$2
.sym 5 RHD_init_inst.rhd_sck$2
.sym 6 $abc$706167$n1313$2
.sym 7 CLK_16mhz$2$2
.sym 8 $abc$706167$n1323$2
.sym 51 RHD_init_inst.rhd_data[2]
.sym 181 RHD_init_inst.rhd_data[4]
.sym 296 RHD_init_inst.rhd_data[3]
.sym 407 frame[670]
.sym 412 frame[659]
.sym 525 frame[989]
.sym 526 frame[982]
.sym 639 spi_frame[989]
.sym 753 frame[829]
.sym 865 frame[976]
.sym 867 frame[990]
.sym 868 frame[986]
.sym 975 frame[233]
.sym 976 frame[234]
.sym 979 frame[235]
.sym 982 frame[226]
.sym 1089 spi_frame[982]
.sym 1090 spi_frame[990]
.sym 1091 spi_frame[644]
.sym 1092 spi_frame[845]
.sym 1094 spi_frame[670]
.sym 1095 spi_frame[659]
.sym 1206 frame[640]
.sym 1209 frame[646]
.sym 1210 frame[644]
.sym 1318 frame[845]
.sym 1319 frame[843]
.sym 1323 frame[841]
.sym 1432 frame[139]
.sym 1434 frame[129]
.sym 1546 frame[977]
.sym 1658 frame[564]
.sym 1665 frame[566]
.sym 1742 CLK_16mhz$2
.sym 1776 frame[411]
.sym 1777 frame[415]
.sym 1778 frame[403]
.sym 1856 $abc$706167$n1337
.sym 1888 frame[503]
.sym 1893 frame[510]
.sym 2004 frame[384]
.sym 2115 frame[861]
.sym 2118 frame[849]
.sym 2119 frame[854]
.sym 2199 ESP32_EN$2
.sym 2228 frame[863]
.sym 2232 frame[855]
.sym 2343 frame[634]
.sym 2345 frame[635]
.sym 2346 frame[639]
.sym 2347 frame[626]
.sym 2348 frame[628]
.sym 2349 frame[631]
.sym 2461 frame[991]
.sym 2463 frame[983]
.sym 2570 spi.tx_buf[825]
.sym 2573 spi.tx_buf[158]
.sym 2576 spi.tx_buf[394]
.sym 2577 spi.tx_buf[983]
.sym 2687 frame[171]
.sym 2800 spi_frame[223]
.sym 2803 spi_frame[158]
.sym 2805 spi_frame[394]
.sym 2918 frame[158]
.sym 3030 frame[394]
.sym 3113 RHD_init_inst.rhd_mosi
.sym 3118 RHD_init_inst.rhd_sck
.sym 3339 CLK_16mhz$2
.sym 4033 RHD_init_inst.rhd_data[1]
.sym 4034 $false
.sym 4035 $false
.sym 4036 $false
.sym 4055 $abc$706167$n1313$2
.sym 4056 RHD_init_inst.rhd_sck$2
.sym 4057 $false
.sym 4168 RHD_init_inst.rhd_data[3]
.sym 4169 $false
.sym 4170 $false
.sym 4171 $false
.sym 4190 $abc$706167$n1313$2
.sym 4191 RHD_init_inst.rhd_sck$2
.sym 4192 $false
.sym 4197 frame[823]
.sym 4309 RHD_init_inst.rhd_data[2]
.sym 4310 $false
.sym 4311 $false
.sym 4312 $false
.sym 4325 $abc$706167$n1313$2
.sym 4326 RHD_init_inst.rhd_sck$2
.sym 4327 $false
.sym 4329 frame[792]
.sym 4426 RHD_init_inst.rhd_data[14]
.sym 4427 $false
.sym 4428 $false
.sym 4429 $false
.sym 4456 RHD_init_inst.rhd_data[3]
.sym 4457 $false
.sym 4458 $false
.sym 4459 $false
.sym 4460 $abc$706167$n1203
.sym 4461 CLK_16mhz$2$2
.sym 4462 $false
.sym 4464 frame[342]
.sym 4585 RHD_init_inst.rhd_data[13]
.sym 4586 $false
.sym 4587 $false
.sym 4588 $false
.sym 4591 RHD_init_inst.rhd_data[6]
.sym 4592 $false
.sym 4593 $false
.sym 4594 $false
.sym 4595 $abc$706167$n1263
.sym 4596 CLK_16mhz$2$2
.sym 4597 $false
.sym 4598 frame[594]
.sym 4599 frame[592]
.sym 4603 frame[603]
.sym 4605 frame[600]
.sym 4720 frame[989]
.sym 4721 $false
.sym 4722 $false
.sym 4723 $false
.sym 4730 frame_en$2
.sym 4731 CLK_16mhz$2$2
.sym 4732 $false
.sym 4735 frame[211]
.sym 4738 frame[222]
.sym 4739 frame[208]
.sym 4740 frame[218]
.sym 4855 RHD_init_inst.rhd_data[13]
.sym 4856 $false
.sym 4857 $false
.sym 4858 $false
.sym 4865 $abc$706167$n1233
.sym 4866 CLK_16mhz$2$2
.sym 4867 $false
.sym 4873 frame[355]
.sym 4978 RHD_init_inst.rhd_data[0]
.sym 4979 $false
.sym 4980 $false
.sym 4981 $false
.sym 4990 RHD_init_inst.rhd_data[14]
.sym 4991 $false
.sym 4992 $false
.sym 4993 $false
.sym 4996 RHD_init_inst.rhd_data[10]
.sym 4997 $false
.sym 4998 $false
.sym 4999 $false
.sym 5000 $abc$706167$n1263
.sym 5001 CLK_16mhz$2$2
.sym 5002 $false
.sym 5003 spi_frame[354]
.sym 5004 spi_frame[885]
.sym 5006 spi_frame[234]
.sym 5009 spi_frame[218]
.sym 5010 spi_frame[233]
.sym 5089 RHD_init_inst.rhd_data[9]
.sym 5090 $false
.sym 5091 $false
.sym 5092 $false
.sym 5095 RHD_init_inst.rhd_data[10]
.sym 5096 $false
.sym 5097 $false
.sym 5098 $false
.sym 5113 RHD_init_inst.rhd_data[11]
.sym 5114 $false
.sym 5115 $false
.sym 5116 $false
.sym 5131 RHD_init_inst.rhd_data[2]
.sym 5132 $false
.sym 5133 $false
.sym 5134 $false
.sym 5135 $abc$706167$n1122
.sym 5136 CLK_16mhz$2$2
.sym 5137 $false
.sym 5138 frame[353]
.sym 5139 frame[354]
.sym 5141 frame[360]
.sym 5144 frame[363]
.sym 5224 frame[982]
.sym 5225 $false
.sym 5226 $false
.sym 5227 $false
.sym 5230 frame[990]
.sym 5231 $false
.sym 5232 $false
.sym 5233 $false
.sym 5236 frame[644]
.sym 5237 $false
.sym 5238 $false
.sym 5239 $false
.sym 5242 frame[845]
.sym 5243 $false
.sym 5244 $false
.sym 5245 $false
.sym 5254 frame[670]
.sym 5255 $false
.sym 5256 $false
.sym 5257 $false
.sym 5260 frame[659]
.sym 5261 $false
.sym 5262 $false
.sym 5263 $false
.sym 5270 frame_en$2
.sym 5271 CLK_16mhz$2$2
.sym 5272 $false
.sym 5273 spi_frame[221]
.sym 5274 spi_frame[843]
.sym 5275 spi_frame[360]
.sym 5276 spi_frame[646]
.sym 5277 spi_frame[363]
.sym 5279 spi_frame[640]
.sym 5377 RHD_init_inst.rhd_data[0]
.sym 5378 $false
.sym 5379 $false
.sym 5380 $false
.sym 5395 RHD_init_inst.rhd_data[6]
.sym 5396 $false
.sym 5397 $false
.sym 5398 $false
.sym 5401 RHD_init_inst.rhd_data[4]
.sym 5402 $false
.sym 5403 $false
.sym 5404 $false
.sym 5405 $abc$706167$n1200
.sym 5406 CLK_16mhz$2$2
.sym 5407 $false
.sym 5410 frame[213]
.sym 5411 frame[221]
.sym 5415 frame[209]
.sym 5500 RHD_init_inst.rhd_data[13]
.sym 5501 $false
.sym 5502 $false
.sym 5503 $false
.sym 5506 RHD_init_inst.rhd_data[11]
.sym 5507 $false
.sym 5508 $false
.sym 5509 $false
.sym 5530 RHD_init_inst.rhd_data[9]
.sym 5531 $false
.sym 5532 $false
.sym 5533 $false
.sym 5540 $abc$706167$n1236
.sym 5541 CLK_16mhz$2$2
.sym 5542 $false
.sym 5545 spi_frame[888]
.sym 5546 spi_frame[841]
.sym 5547 spi_frame[262]
.sym 5548 spi_frame[353]
.sym 5550 spi_frame[592]
.sym 5635 RHD_init_inst.rhd_data[11]
.sym 5636 $false
.sym 5637 $false
.sym 5638 $false
.sym 5647 RHD_init_inst.rhd_data[1]
.sym 5648 $false
.sym 5649 $false
.sym 5650 $false
.sym 5675 $abc$706167$n1104
.sym 5676 CLK_16mhz$2$2
.sym 5677 $false
.sym 5682 frame[888]
.sym 5683 frame[885]
.sym 5770 RHD_init_inst.rhd_data[1]
.sym 5771 $false
.sym 5772 $false
.sym 5773 $false
.sym 5810 $abc$706167$n1263
.sym 5811 CLK_16mhz$2$2
.sym 5812 $false
.sym 5813 frame[262]
.sym 5819 frame[264]
.sym 5820 frame[265]
.sym 5899 RHD_init_inst.rhd_data[4]
.sym 5900 $false
.sym 5901 $false
.sym 5902 $false
.sym 5941 RHD_init_inst.rhd_data[6]
.sym 5942 $false
.sym 5943 $false
.sym 5944 $false
.sym 5945 $abc$706167$n1185
.sym 5946 CLK_16mhz$2$2
.sym 5947 $false
.sym 5950 spi_frame[634]
.sym 5951 spi_frame[105]
.sym 5952 spi_frame[957]
.sym 5954 spi_frame[213]
.sym 5955 spi_frame[510]
.sym 6058 RHD_init_inst.rhd_data[11]
.sym 6059 $false
.sym 6060 $false
.sym 6061 $false
.sym 6064 RHD_init_inst.rhd_data[15]
.sym 6065 $false
.sym 6066 $false
.sym 6067 $false
.sym 6070 RHD_init_inst.rhd_data[3]
.sym 6071 $false
.sym 6072 $false
.sym 6073 $false
.sym 6080 $abc$706167$n1155
.sym 6081 CLK_16mhz$2$2
.sym 6082 $false
.sym 6083 frame[102]
.sym 6084 frame[107]
.sym 6085 frame[105]
.sym 6181 RHD_init_inst.rhd_data[7]
.sym 6182 $false
.sym 6183 $false
.sym 6184 $false
.sym 6211 RHD_init_inst.rhd_data[14]
.sym 6212 $false
.sym 6213 $false
.sym 6214 $false
.sym 6215 $abc$706167$n1173
.sym 6216 CLK_16mhz$2$2
.sym 6217 $false
.sym 6218 frame[957]
.sym 6220 frame[953]
.sym 6221 frame[958]
.sym 6223 frame[947]
.sym 6224 frame[952]
.sym 6225 frame[944]
.sym 6328 RHD_init_inst.rhd_data[0]
.sym 6329 $false
.sym 6330 $false
.sym 6331 $false
.sym 6350 $abc$706167$n1152
.sym 6351 CLK_16mhz$2$2
.sym 6352 $false
.sym 6353 frame[834]
.sym 6356 frame[847]
.sym 6445 RHD_init_inst.rhd_data[13]
.sym 6446 $false
.sym 6447 $false
.sym 6448 $false
.sym 6463 RHD_init_inst.rhd_data[1]
.sym 6464 $false
.sym 6465 $false
.sym 6466 $false
.sym 6469 RHD_init_inst.rhd_data[6]
.sym 6470 $false
.sym 6471 $false
.sym 6472 $false
.sym 6485 $abc$706167$n1239
.sym 6486 CLK_16mhz$2$2
.sym 6487 $false
.sym 6488 spi_frame[320]
.sym 6489 spi_frame[834]
.sym 6490 spi_frame[384]
.sym 6491 spi_frame[952]
.sym 6492 spi_frame[953]
.sym 6493 spi_frame[789]
.sym 6494 spi_frame[855]
.sym 6495 spi_frame[608]
.sym 6574 RHD_init_inst.rhd_data[15]
.sym 6575 $false
.sym 6576 $false
.sym 6577 $false
.sym 6598 RHD_init_inst.rhd_data[7]
.sym 6599 $false
.sym 6600 $false
.sym 6601 $false
.sym 6620 $abc$706167$n1239
.sym 6621 CLK_16mhz$2$2
.sym 6622 $false
.sym 6626 frame[616]
.sym 6628 frame[608]
.sym 6715 RHD_init_inst.rhd_data[10]
.sym 6716 $false
.sym 6717 $false
.sym 6718 $false
.sym 6727 RHD_init_inst.rhd_data[11]
.sym 6728 $false
.sym 6729 $false
.sym 6730 $false
.sym 6733 RHD_init_inst.rhd_data[15]
.sym 6734 $false
.sym 6735 $false
.sym 6736 $false
.sym 6739 RHD_init_inst.rhd_data[2]
.sym 6740 $false
.sym 6741 $false
.sym 6742 $false
.sym 6745 RHD_init_inst.rhd_data[4]
.sym 6746 $false
.sym 6747 $false
.sym 6748 $false
.sym 6751 RHD_init_inst.rhd_data[7]
.sym 6752 $false
.sym 6753 $false
.sym 6754 $false
.sym 6755 $abc$706167$n1197
.sym 6756 CLK_16mhz$2$2
.sym 6757 $false
.sym 6762 frame[789]
.sym 6874 RHD_init_inst.rhd_data[15]
.sym 6875 $false
.sym 6876 $false
.sym 6877 $false
.sym 6886 RHD_init_inst.rhd_data[7]
.sym 6887 $false
.sym 6888 $false
.sym 6889 $false
.sym 6890 $abc$706167$n1263
.sym 6891 CLK_16mhz$2$2
.sym 6892 $false
.sym 6893 frame[324]
.sym 6894 frame[320]
.sym 6896 frame[327]
.sym 6898 frame[330]
.sym 6979 spi_frame[825]
.sym 6980 $false
.sym 6981 $false
.sym 6982 $false
.sym 6997 spi_frame[158]
.sym 6998 $false
.sym 6999 $false
.sym 7000 $false
.sym 7015 spi_frame[394]
.sym 7016 $false
.sym 7017 $false
.sym 7018 $false
.sym 7021 spi_frame[983]
.sym 7022 $false
.sym 7023 $false
.sym 7024 $false
.sym 7025 $abc$706167$n1337$2
.sym 7026 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 7027 $false
.sym 7028 frame[52]
.sym 7034 frame[55]
.sym 7132 RHD_init_inst.rhd_data[11]
.sym 7133 $false
.sym 7134 $false
.sym 7135 $false
.sym 7160 $abc$706167$n1110
.sym 7161 CLK_16mhz$2$2
.sym 7162 $false
.sym 7165 frame[223]
.sym 7168 frame[215]
.sym 7261 frame[223]
.sym 7262 $false
.sym 7263 $false
.sym 7264 $false
.sym 7279 frame[158]
.sym 7280 $false
.sym 7281 $false
.sym 7282 $false
.sym 7291 frame[394]
.sym 7292 $false
.sym 7293 $false
.sym 7294 $false
.sym 7295 frame_en$2
.sym 7296 CLK_16mhz$2$2
.sym 7297 $false
.sym 7298 frame[819]
.sym 7420 RHD_init_inst.rhd_data[14]
.sym 7421 $false
.sym 7422 $false
.sym 7423 $false
.sym 7430 $abc$706167$n1107
.sym 7431 CLK_16mhz$2$2
.sym 7432 $false
.sym 7433 frame[881]
.sym 7543 RHD_init_inst.rhd_data[10]
.sym 7544 $false
.sym 7545 $false
.sym 7546 $false
.sym 7565 $abc$706167$n1152
.sym 7566 CLK_16mhz$2$2
.sym 7567 $false
.sym 7571 frame[212]
.sym 8225 RHD_init_inst.rhd_data[11]
.sym 8350 frame[984]
.sym 8509 frame[883]
.sym 8510 frame[887]
.sym 8634 spi_frame[955]
.sym 8636 spi_frame[950]
.sym 8637 spi_frame[887]
.sym 8638 spi_frame[823]
.sym 8729 RHD_init_inst.rhd_data[7]
.sym 8730 $false
.sym 8731 $false
.sym 8732 $false
.sym 8751 $abc$706167$n1233
.sym 8752 CLK_16mhz$2$2
.sym 8753 $false
.sym 8758 frame[949]
.sym 8759 frame[951]
.sym 8834 RHD_init_inst.rhd_data[8]
.sym 8835 $false
.sym 8836 $false
.sym 8837 $false
.sym 8874 $abc$706167$n1227
.sym 8875 CLK_16mhz$2$2
.sym 8876 $false
.sym 8878 frame[697]
.sym 8882 frame[696]
.sym 8957 RHD_init_inst.rhd_data[6]
.sym 8958 $false
.sym 8959 $false
.sym 8960 $false
.sym 8997 $abc$706167$n1143
.sym 8998 CLK_16mhz$2$2
.sym 8999 $false
.sym 9000 spi_frame[873]
.sym 9002 spi_frame[949]
.sym 9003 spi_frame[792]
.sym 9005 spi_frame[627]
.sym 9006 spi_frame[603]
.sym 9074 RHD_init_inst.rhd_data[2]
.sym 9075 $false
.sym 9076 $false
.sym 9077 $false
.sym 9080 RHD_init_inst.rhd_data[0]
.sym 9081 $false
.sym 9082 $false
.sym 9083 $false
.sym 9104 RHD_init_inst.rhd_data[11]
.sym 9105 $false
.sym 9106 $false
.sym 9107 $false
.sym 9116 RHD_init_inst.rhd_data[8]
.sym 9117 $false
.sym 9118 $false
.sym 9119 $false
.sym 9120 $abc$706167$n1191
.sym 9121 CLK_16mhz$2$2
.sym 9122 $false
.sym 9123 frame[870]
.sym 9124 frame[878]
.sym 9126 frame[868]
.sym 9129 frame[873]
.sym 9130 frame[879]
.sym 9209 RHD_init_inst.rhd_data[3]
.sym 9210 $false
.sym 9211 $false
.sym 9212 $false
.sym 9227 RHD_init_inst.rhd_data[14]
.sym 9228 $false
.sym 9229 $false
.sym 9230 $false
.sym 9233 RHD_init_inst.rhd_data[0]
.sym 9234 $false
.sym 9235 $false
.sym 9236 $false
.sym 9239 RHD_init_inst.rhd_data[10]
.sym 9240 $false
.sym 9241 $false
.sym 9242 $false
.sym 9243 $abc$706167$n1119
.sym 9244 CLK_16mhz$2$2
.sym 9245 $false
.sym 9246 frame[638]
.sym 9251 frame[627]
.sym 9253 frame[625]
.sym 9350 RHD_init_inst.rhd_data[3]
.sym 9351 $false
.sym 9352 $false
.sym 9353 $false
.sym 9366 $abc$706167$n1146
.sym 9367 CLK_16mhz$2$2
.sym 9368 $false
.sym 9369 spi_frame[986]
.sym 9370 spi_frame[208]
.sym 9371 spi_frame[856]
.sym 9372 spi_frame[868]
.sym 9374 spi_frame[222]
.sym 9375 spi_frame[226]
.sym 9443 frame[354]
.sym 9444 $false
.sym 9445 $false
.sym 9446 $false
.sym 9449 frame[885]
.sym 9450 $false
.sym 9451 $false
.sym 9452 $false
.sym 9461 frame[234]
.sym 9462 $false
.sym 9463 $false
.sym 9464 $false
.sym 9479 frame[218]
.sym 9480 $false
.sym 9481 $false
.sym 9482 $false
.sym 9485 frame[233]
.sym 9486 $false
.sym 9487 $false
.sym 9488 $false
.sym 9489 frame_en$2
.sym 9490 CLK_16mhz$2$2
.sym 9491 $false
.sym 9492 $abc$706167$n2431
.sym 9494 spi.tx_buf[659]
.sym 9495 spi.tx_buf[218]
.sym 9496 spi.tx_buf[26]
.sym 9497 spi.tx_buf[986]
.sym 9498 spi.tx_buf[670]
.sym 9499 spi.tx_buf[477]
.sym 9566 RHD_init_inst.rhd_data[1]
.sym 9567 $false
.sym 9568 $false
.sym 9569 $false
.sym 9572 RHD_init_inst.rhd_data[2]
.sym 9573 $false
.sym 9574 $false
.sym 9575 $false
.sym 9584 RHD_init_inst.rhd_data[8]
.sym 9585 $false
.sym 9586 $false
.sym 9587 $false
.sym 9602 RHD_init_inst.rhd_data[11]
.sym 9603 $false
.sym 9604 $false
.sym 9605 $false
.sym 9612 $abc$706167$n1146
.sym 9613 CLK_16mhz$2$2
.sym 9614 $false
.sym 9615 spi.tx_buf[858]
.sym 9616 spi.tx_buf[363]
.sym 9617 spi.tx_buf[990]
.sym 9618 spi.tx_buf[853]
.sym 9620 spi.tx_buf[221]
.sym 9622 spi.tx_buf[640]
.sym 9689 frame[221]
.sym 9690 $false
.sym 9691 $false
.sym 9692 $false
.sym 9695 frame[843]
.sym 9696 $false
.sym 9697 $false
.sym 9698 $false
.sym 9701 frame[360]
.sym 9702 $false
.sym 9703 $false
.sym 9704 $false
.sym 9707 frame[646]
.sym 9708 $false
.sym 9709 $false
.sym 9710 $false
.sym 9713 frame[363]
.sym 9714 $false
.sym 9715 $false
.sym 9716 $false
.sym 9725 frame[640]
.sym 9726 $false
.sym 9727 $false
.sym 9728 $false
.sym 9735 frame_en$2
.sym 9736 CLK_16mhz$2$2
.sym 9737 $false
.sym 9738 spi.tx_buf[21]
.sym 9739 spi.tx_buf[982]
.sym 9741 spi.tx_buf[847]
.sym 9743 spi.tx_buf[262]
.sym 9744 spi.tx_buf[30]
.sym 9745 spi.tx_buf[841]
.sym 9824 RHD_init_inst.rhd_data[5]
.sym 9825 $false
.sym 9826 $false
.sym 9827 $false
.sym 9830 RHD_init_inst.rhd_data[13]
.sym 9831 $false
.sym 9832 $false
.sym 9833 $false
.sym 9854 RHD_init_inst.rhd_data[1]
.sym 9855 $false
.sym 9856 $false
.sym 9857 $false
.sym 9858 $abc$706167$n1119
.sym 9859 CLK_16mhz$2$2
.sym 9860 $false
.sym 9861 spi_frame[878]
.sym 9862 spi_frame[848]
.sym 9863 spi_frame[30]
.sym 9864 spi_frame[21]
.sym 9865 spi_frame[853]
.sym 9866 spi_frame[26]
.sym 9868 spi_frame[129]
.sym 9947 frame[888]
.sym 9948 $false
.sym 9949 $false
.sym 9950 $false
.sym 9953 frame[841]
.sym 9954 $false
.sym 9955 $false
.sym 9956 $false
.sym 9959 frame[262]
.sym 9960 $false
.sym 9961 $false
.sym 9962 $false
.sym 9965 frame[353]
.sym 9966 $false
.sym 9967 $false
.sym 9968 $false
.sym 9977 frame[592]
.sym 9978 $false
.sym 9979 $false
.sym 9980 $false
.sym 9981 frame_en$2
.sym 9982 CLK_16mhz$2$2
.sym 9983 $false
.sym 9984 $abc$706167$n2582
.sym 9985 frame[21]
.sym 9986 frame[30]
.sym 9987 frame[23]
.sym 9989 frame[26]
.sym 10082 RHD_init_inst.rhd_data[8]
.sym 10083 $false
.sym 10084 $false
.sym 10085 $false
.sym 10088 RHD_init_inst.rhd_data[5]
.sym 10089 $false
.sym 10090 $false
.sym 10091 $false
.sym 10104 $abc$706167$n1245
.sym 10105 CLK_16mhz$2$2
.sym 10106 $false
.sym 10107 spi_frame[566]
.sym 10108 spi_frame[862]
.sym 10111 spi_frame[265]
.sym 10112 spi_frame[829]
.sym 10113 spi_frame[858]
.sym 10114 spi_frame[102]
.sym 10181 RHD_init_inst.rhd_data[6]
.sym 10182 $false
.sym 10183 $false
.sym 10184 $false
.sym 10217 RHD_init_inst.rhd_data[8]
.sym 10218 $false
.sym 10219 $false
.sym 10220 $false
.sym 10223 RHD_init_inst.rhd_data[9]
.sym 10224 $false
.sym 10225 $false
.sym 10226 $false
.sym 10227 $abc$706167$n1128
.sym 10228 CLK_16mhz$2$2
.sym 10229 $false
.sym 10230 spi.tx_buf[861]
.sym 10231 spi.tx_buf[55]
.sym 10232 spi.tx_buf[957]
.sym 10233 spi.tx_buf[233]
.sym 10235 spi.tx_buf[947]
.sym 10236 spi.tx_buf[510]
.sym 10237 spi.tx_buf[789]
.sym 10316 frame[634]
.sym 10317 $false
.sym 10318 $false
.sym 10319 $false
.sym 10322 frame[105]
.sym 10323 $false
.sym 10324 $false
.sym 10325 $false
.sym 10328 frame[957]
.sym 10329 $false
.sym 10330 $false
.sym 10331 $false
.sym 10340 frame[213]
.sym 10341 $false
.sym 10342 $false
.sym 10343 $false
.sym 10346 frame[510]
.sym 10347 $false
.sym 10348 $false
.sym 10349 $false
.sym 10350 frame_en$2
.sym 10351 CLK_16mhz$2$2
.sym 10352 $false
.sym 10354 frame[853]
.sym 10355 frame[851]
.sym 10356 frame[856]
.sym 10357 frame[848]
.sym 10358 frame[858]
.sym 10360 frame[862]
.sym 10427 RHD_init_inst.rhd_data[6]
.sym 10428 $false
.sym 10429 $false
.sym 10430 $false
.sym 10433 RHD_init_inst.rhd_data[11]
.sym 10434 $false
.sym 10435 $false
.sym 10436 $false
.sym 10439 RHD_init_inst.rhd_data[9]
.sym 10440 $false
.sym 10441 $false
.sym 10442 $false
.sym 10473 $abc$706167$n1098
.sym 10474 CLK_16mhz$2$2
.sym 10475 $false
.sym 10476 spi_frame[861]
.sym 10477 spi_frame[415]
.sym 10478 spi_frame[247]
.sym 10479 spi_frame[107]
.sym 10480 spi_frame[847]
.sym 10481 spi_frame[947]
.sym 10482 spi_frame[763]
.sym 10483 spi_frame[245]
.sym 10550 RHD_init_inst.rhd_data[13]
.sym 10551 $false
.sym 10552 $false
.sym 10553 $false
.sym 10562 RHD_init_inst.rhd_data[9]
.sym 10563 $false
.sym 10564 $false
.sym 10565 $false
.sym 10568 RHD_init_inst.rhd_data[14]
.sym 10569 $false
.sym 10570 $false
.sym 10571 $false
.sym 10580 RHD_init_inst.rhd_data[3]
.sym 10581 $false
.sym 10582 $false
.sym 10583 $false
.sym 10586 RHD_init_inst.rhd_data[8]
.sym 10587 $false
.sym 10588 $false
.sym 10589 $false
.sym 10592 RHD_init_inst.rhd_data[0]
.sym 10593 $false
.sym 10594 $false
.sym 10595 $false
.sym 10596 $abc$706167$n1257
.sym 10597 CLK_16mhz$2$2
.sym 10598 $false
.sym 10599 $abc$706167$n2386
.sym 10600 spi.tx_buf[105]
.sym 10603 spi.tx_buf[212]
.sym 10604 spi.tx_buf[854]
.sym 10605 spi.tx_buf[384]
.sym 10606 spi.tx_buf[763]
.sym 10673 RHD_init_inst.rhd_data[2]
.sym 10674 $false
.sym 10675 $false
.sym 10676 $false
.sym 10691 RHD_init_inst.rhd_data[15]
.sym 10692 $false
.sym 10693 $false
.sym 10694 $false
.sym 10719 $abc$706167$n1236
.sym 10720 CLK_16mhz$2$2
.sym 10721 $false
.sym 10722 $abc$706167$n2063
.sym 10723 $abc$706167$n2410
.sym 10725 spi.tx_buf[834]
.sym 10726 spi.tx_buf[343]
.sym 10727 spi.tx_buf[855]
.sym 10728 spi.tx_buf[320]
.sym 10729 spi.tx_buf[953]
.sym 10796 frame[320]
.sym 10797 $false
.sym 10798 $false
.sym 10799 $false
.sym 10802 frame[834]
.sym 10803 $false
.sym 10804 $false
.sym 10805 $false
.sym 10808 frame[384]
.sym 10809 $false
.sym 10810 $false
.sym 10811 $false
.sym 10814 frame[952]
.sym 10815 $false
.sym 10816 $false
.sym 10817 $false
.sym 10820 frame[953]
.sym 10821 $false
.sym 10822 $false
.sym 10823 $false
.sym 10826 frame[789]
.sym 10827 $false
.sym 10828 $false
.sym 10829 $false
.sym 10832 frame[855]
.sym 10833 $false
.sym 10834 $false
.sym 10835 $false
.sym 10838 frame[608]
.sym 10839 $false
.sym 10840 $false
.sym 10841 $false
.sym 10842 frame_en$2
.sym 10843 CLK_16mhz$2$2
.sym 10844 $false
.sym 10845 frame[247]
.sym 10849 frame[245]
.sym 10852 frame[255]
.sym 10937 RHD_init_inst.rhd_data[8]
.sym 10938 $false
.sym 10939 $false
.sym 10940 $false
.sym 10949 RHD_init_inst.rhd_data[0]
.sym 10950 $false
.sym 10951 $false
.sym 10952 $false
.sym 10965 $abc$706167$n1194
.sym 10966 CLK_16mhz$2$2
.sym 10967 $false
.sym 10968 spi_frame[958]
.sym 10969 spi_frame[192]
.sym 10970 spi_frame[635]
.sym 10972 spi_frame[825]
.sym 10973 spi_frame[209]
.sym 10974 spi_frame[564]
.sym 10975 spi_frame[991]
.sym 11066 RHD_init_inst.rhd_data[5]
.sym 11067 $false
.sym 11068 $false
.sym 11069 $false
.sym 11088 $abc$706167$n1227
.sym 11089 CLK_16mhz$2$2
.sym 11090 $false
.sym 11093 spi_frame[55]
.sym 11094 spi_frame[714]
.sym 11095 spi_frame[983]
.sym 11097 spi_frame[324]
.sym 11165 RHD_init_inst.rhd_data[4]
.sym 11166 $false
.sym 11167 $false
.sym 11168 $false
.sym 11171 RHD_init_inst.rhd_data[0]
.sym 11172 $false
.sym 11173 $false
.sym 11174 $false
.sym 11183 RHD_init_inst.rhd_data[7]
.sym 11184 $false
.sym 11185 $false
.sym 11186 $false
.sym 11195 RHD_init_inst.rhd_data[10]
.sym 11196 $false
.sym 11197 $false
.sym 11198 $false
.sym 11211 $abc$706167$n1140
.sym 11212 CLK_16mhz$2$2
.sym 11213 $false
.sym 11214 frame[714]
.sym 11217 frame[713]
.sym 11220 frame[712]
.sym 11288 RHD_init_inst.rhd_data[4]
.sym 11289 $false
.sym 11290 $false
.sym 11291 $false
.sym 11324 RHD_init_inst.rhd_data[7]
.sym 11325 $false
.sym 11326 $false
.sym 11327 $false
.sym 11334 $abc$706167$n1089
.sym 11335 CLK_16mhz$2$2
.sym 11336 $false
.sym 11337 spi_frame[343]
.sym 11423 RHD_init_inst.rhd_data[15]
.sym 11424 $false
.sym 11425 $false
.sym 11426 $false
.sym 11441 RHD_init_inst.rhd_data[7]
.sym 11442 $false
.sym 11443 $false
.sym 11444 $false
.sym 11457 $abc$706167$n1119
.sym 11458 CLK_16mhz$2$2
.sym 11459 $false
.sym 11460 frame[788]
.sym 11464 frame[795]
.sym 11534 RHD_init_inst.rhd_data[3]
.sym 11535 $false
.sym 11536 $false
.sym 11537 $false
.sym 11580 $abc$706167$n1233
.sym 11581 CLK_16mhz$2$2
.sym 11582 $false
.sym 11585 frame[349]
.sym 11587 frame[345]
.sym 11588 frame[339]
.sym 11589 frame[343]
.sym 11657 RHD_init_inst.rhd_data[1]
.sym 11658 $false
.sym 11659 $false
.sym 11660 $false
.sym 11703 $abc$706167$n1245
.sym 11704 CLK_16mhz$2$2
.sym 11705 $false
.sym 11706 spi_frame[212]
.sym 11798 RHD_init_inst.rhd_data[4]
.sym 11799 $false
.sym 11800 $false
.sym 11801 $false
.sym 11826 $abc$706167$n1119
.sym 11827 CLK_16mhz$2$2
.sym 11828 $false
.sym 12276 rhd_cs$2
.sym 12397 RHD_init_inst.rhd_data[10]
.sym 12398 $false
.sym 12399 $false
.sym 12400 $false
.sym 12419 $abc$706167$n1313$2
.sym 12420 RHD_init_inst.rhd_sck$2
.sym 12421 $false
.sym 12426 frame[49]
.sym 12431 frame[57]
.sym 12432 frame[62]
.sym 12542 RHD_init_inst.rhd_data[8]
.sym 12543 $false
.sym 12544 $false
.sym 12545 $false
.sym 12582 $abc$706167$n1263
.sym 12583 CLK_16mhz$2$2
.sym 12584 $false
.sym 12585 RHD_init_inst.rhd_data[12]
.sym 12589 RHD_init_inst.rhd_data[13]
.sym 12665 RHD_init_inst.rhd_data[3]
.sym 12666 $false
.sym 12667 $false
.sym 12668 $false
.sym 12671 RHD_init_inst.rhd_data[7]
.sym 12672 $false
.sym 12673 $false
.sym 12674 $false
.sym 12705 $abc$706167$n1245
.sym 12706 CLK_16mhz$2$2
.sym 12707 $false
.sym 12710 frame[950]
.sym 12711 frame[948]
.sym 12712 frame[946]
.sym 12714 frame[959]
.sym 12715 frame[955]
.sym 12800 frame[955]
.sym 12801 $false
.sym 12802 $false
.sym 12803 $false
.sym 12812 frame[950]
.sym 12813 $false
.sym 12814 $false
.sym 12815 $false
.sym 12818 frame[887]
.sym 12819 $false
.sym 12820 $false
.sym 12821 $false
.sym 12824 frame[823]
.sym 12825 $false
.sym 12826 $false
.sym 12827 $false
.sym 12828 frame_en$2
.sym 12829 CLK_16mhz$2$2
.sym 12830 $false
.sym 12831 frame[424]
.sym 12832 frame[427]
.sym 12833 frame[430]
.sym 12834 frame[419]
.sym 12835 frame[429]
.sym 12837 frame[421]
.sym 12838 frame[418]
.sym 12929 RHD_init_inst.rhd_data[5]
.sym 12930 $false
.sym 12931 $false
.sym 12932 $false
.sym 12935 RHD_init_inst.rhd_data[7]
.sym 12936 $false
.sym 12937 $false
.sym 12938 $false
.sym 12951 $abc$706167$n1257
.sym 12952 CLK_16mhz$2$2
.sym 12953 $false
.sym 12954 spi_frame[951]
.sym 12955 spi_frame[342]
.sym 12957 spi_frame[946]
.sym 12958 spi_frame[429]
.sym 12959 spi_frame[984]
.sym 12960 spi_frame[418]
.sym 13034 RHD_init_inst.rhd_data[9]
.sym 13035 $false
.sym 13036 $false
.sym 13037 $false
.sym 13058 RHD_init_inst.rhd_data[8]
.sym 13059 $false
.sym 13060 $false
.sym 13061 $false
.sym 13074 $abc$706167$n1208
.sym 13075 CLK_16mhz$2$2
.sym 13076 $false
.sym 13077 spi.tx_buf[870]
.sym 13078 spi.tx_buf[984]
.sym 13081 spi.tx_buf[946]
.sym 13082 spi.tx_buf[792]
.sym 13083 spi.tx_buf[950]
.sym 13084 spi.tx_buf[418]
.sym 13151 frame[873]
.sym 13152 $false
.sym 13153 $false
.sym 13154 $false
.sym 13163 frame[949]
.sym 13164 $false
.sym 13165 $false
.sym 13166 $false
.sym 13169 frame[792]
.sym 13170 $false
.sym 13171 $false
.sym 13172 $false
.sym 13181 frame[627]
.sym 13182 $false
.sym 13183 $false
.sym 13184 $false
.sym 13187 frame[603]
.sym 13188 $false
.sym 13189 $false
.sym 13190 $false
.sym 13197 frame_en$2
.sym 13198 CLK_16mhz$2$2
.sym 13199 $false
.sym 13200 $abc$706167$n2821_1
.sym 13201 spi.tx_buf[429]
.sym 13203 spi.tx_buf[949]
.sym 13204 spi.tx_buf[989]
.sym 13207 spi.tx_buf[856]
.sym 13274 RHD_init_inst.rhd_data[6]
.sym 13275 $false
.sym 13276 $false
.sym 13277 $false
.sym 13280 RHD_init_inst.rhd_data[14]
.sym 13281 $false
.sym 13282 $false
.sym 13283 $false
.sym 13292 RHD_init_inst.rhd_data[4]
.sym 13293 $false
.sym 13294 $false
.sym 13295 $false
.sym 13310 RHD_init_inst.rhd_data[9]
.sym 13311 $false
.sym 13312 $false
.sym 13313 $false
.sym 13316 RHD_init_inst.rhd_data[15]
.sym 13317 $false
.sym 13318 $false
.sym 13319 $false
.sym 13320 $abc$706167$n1242
.sym 13321 CLK_16mhz$2$2
.sym 13322 $false
.sym 13323 spi_frame[696]
.sym 13324 spi_frame[427]
.sym 13325 spi_frame[959]
.sym 13326 spi_frame[879]
.sym 13327 spi_frame[976]
.sym 13329 spi_frame[355]
.sym 13330 spi_frame[424]
.sym 13397 RHD_init_inst.rhd_data[14]
.sym 13398 $false
.sym 13399 $false
.sym 13400 $false
.sym 13427 RHD_init_inst.rhd_data[3]
.sym 13428 $false
.sym 13429 $false
.sym 13430 $false
.sym 13439 RHD_init_inst.rhd_data[1]
.sym 13440 $false
.sym 13441 $false
.sym 13442 $false
.sym 13443 $abc$706167$n1197
.sym 13444 CLK_16mhz$2$2
.sym 13445 $false
.sym 13448 $abc$706167$n2556
.sym 13449 frame[410]
.sym 13452 frame[402]
.sym 13520 frame[986]
.sym 13521 $false
.sym 13522 $false
.sym 13523 $false
.sym 13526 frame[208]
.sym 13527 $false
.sym 13528 $false
.sym 13529 $false
.sym 13532 frame[856]
.sym 13533 $false
.sym 13534 $false
.sym 13535 $false
.sym 13538 frame[868]
.sym 13539 $false
.sym 13540 $false
.sym 13541 $false
.sym 13550 frame[222]
.sym 13551 $false
.sym 13552 $false
.sym 13553 $false
.sym 13556 frame[226]
.sym 13557 $false
.sym 13558 $false
.sym 13559 $false
.sym 13566 frame_en$2
.sym 13567 CLK_16mhz$2$2
.sym 13568 $false
.sym 13569 $abc$706167$n2435
.sym 13570 spi_frame[93]
.sym 13571 spi_frame[973]
.sym 13572 spi_frame[146]
.sym 13573 spi_frame[83]
.sym 13574 spi_frame[235]
.sym 13575 spi_frame[402]
.sym 13576 spi_frame[477]
.sym 13643 spi.tx_buf[986]
.sym 13644 spi.tx_buf[858]
.sym 13645 $abc$706167$n3926
.sym 13646 $false
.sym 13655 spi_frame[659]
.sym 13656 $false
.sym 13657 $false
.sym 13658 $false
.sym 13661 spi_frame[218]
.sym 13662 $false
.sym 13663 $false
.sym 13664 $false
.sym 13667 spi_frame[26]
.sym 13668 $false
.sym 13669 $false
.sym 13670 $false
.sym 13673 spi_frame[986]
.sym 13674 $false
.sym 13675 $false
.sym 13676 $false
.sym 13679 spi_frame[670]
.sym 13680 $false
.sym 13681 $false
.sym 13682 $false
.sym 13685 spi_frame[477]
.sym 13686 $false
.sym 13687 $false
.sym 13688 $false
.sym 13689 $abc$706167$n1337$2
.sym 13690 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 13691 $false
.sym 13692 $abc$706167$n3399_1
.sym 13693 $abc$706167$n3544_1
.sym 13694 $abc$706167$n3546_1
.sym 13697 $abc$706167$n3545_1
.sym 13698 frame[149]
.sym 13699 frame[146]
.sym 13766 spi_frame[858]
.sym 13767 $false
.sym 13768 $false
.sym 13769 $false
.sym 13772 spi_frame[363]
.sym 13773 $false
.sym 13774 $false
.sym 13775 $false
.sym 13778 spi_frame[990]
.sym 13779 $false
.sym 13780 $false
.sym 13781 $false
.sym 13784 spi_frame[853]
.sym 13785 $false
.sym 13786 $false
.sym 13787 $false
.sym 13796 spi_frame[221]
.sym 13797 $false
.sym 13798 $false
.sym 13799 $false
.sym 13808 spi_frame[640]
.sym 13809 $false
.sym 13810 $false
.sym 13811 $false
.sym 13812 $abc$706167$n1337$2
.sym 13813 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 13814 $false
.sym 13815 $abc$706167$n3398_1
.sym 13817 $abc$706167$n2142
.sym 13818 spi.tx_buf[427]
.sym 13819 spi.tx_buf[90]
.sym 13820 spi.tx_buf[491]
.sym 13821 spi.tx_buf[822]
.sym 13822 spi.tx_buf[976]
.sym 13889 spi_frame[21]
.sym 13890 $false
.sym 13891 $false
.sym 13892 $false
.sym 13895 spi_frame[982]
.sym 13896 $false
.sym 13897 $false
.sym 13898 $false
.sym 13907 spi_frame[847]
.sym 13908 $false
.sym 13909 $false
.sym 13910 $false
.sym 13919 spi_frame[262]
.sym 13920 $false
.sym 13921 $false
.sym 13922 $false
.sym 13925 spi_frame[30]
.sym 13926 $false
.sym 13927 $false
.sym 13928 $false
.sym 13931 spi_frame[841]
.sym 13932 $false
.sym 13933 $false
.sym 13934 $false
.sym 13935 $abc$706167$n1337$2
.sym 13936 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 13937 $false
.sym 13938 spi_frame[977]
.sym 13939 spi_frame[23]
.sym 13940 spi_frame[94]
.sym 13941 spi_frame[491]
.sym 13942 spi_frame[139]
.sym 13943 spi_frame[90]
.sym 14012 frame[878]
.sym 14013 $false
.sym 14014 $false
.sym 14015 $false
.sym 14018 frame[848]
.sym 14019 $false
.sym 14020 $false
.sym 14021 $false
.sym 14024 frame[30]
.sym 14025 $false
.sym 14026 $false
.sym 14027 $false
.sym 14030 frame[21]
.sym 14031 $false
.sym 14032 $false
.sym 14033 $false
.sym 14036 frame[853]
.sym 14037 $false
.sym 14038 $false
.sym 14039 $false
.sym 14042 frame[26]
.sym 14043 $false
.sym 14044 $false
.sym 14045 $false
.sym 14054 frame[129]
.sym 14055 $false
.sym 14056 $false
.sym 14057 $false
.sym 14058 frame_en$2
.sym 14059 CLK_16mhz$2$2
.sym 14060 $false
.sym 14061 $abc$706167$n2644_1
.sym 14062 $abc$706167$n2864_1
.sym 14063 spi.tx_buf[862]
.sym 14064 spi.tx_buf[349]
.sym 14065 spi.tx_buf[129]
.sym 14066 spi.tx_buf[23]
.sym 14067 spi.tx_buf[848]
.sym 14135 spi.tx_buf[982]
.sym 14136 spi.tx_buf[854]
.sym 14137 $abc$706167$n3926
.sym 14138 $false
.sym 14141 RHD_init_inst.rhd_data[5]
.sym 14142 $false
.sym 14143 $false
.sym 14144 $false
.sym 14147 RHD_init_inst.rhd_data[14]
.sym 14148 $false
.sym 14149 $false
.sym 14150 $false
.sym 14153 RHD_init_inst.rhd_data[7]
.sym 14154 $false
.sym 14155 $false
.sym 14156 $false
.sym 14165 RHD_init_inst.rhd_data[10]
.sym 14166 $false
.sym 14167 $false
.sym 14168 $false
.sym 14181 $abc$706167$n1083
.sym 14182 CLK_16mhz$2$2
.sym 14183 $false
.sym 14184 $abc$706167$n2622
.sym 14185 spi.tx_buf[1006]
.sym 14186 spi.tx_buf[878]
.sym 14187 spi.tx_buf[977]
.sym 14188 spi.tx_buf[605]
.sym 14189 spi.tx_buf[795]
.sym 14190 spi.tx_buf[265]
.sym 14191 spi.tx_buf[829]
.sym 14258 frame[566]
.sym 14259 $false
.sym 14260 $false
.sym 14261 $false
.sym 14264 frame[862]
.sym 14265 $false
.sym 14266 $false
.sym 14267 $false
.sym 14282 frame[265]
.sym 14283 $false
.sym 14284 $false
.sym 14285 $false
.sym 14288 frame[829]
.sym 14289 $false
.sym 14290 $false
.sym 14291 $false
.sym 14294 frame[858]
.sym 14295 $false
.sym 14296 $false
.sym 14297 $false
.sym 14300 frame[102]
.sym 14301 $false
.sym 14302 $false
.sym 14303 $false
.sym 14304 frame_en$2
.sym 14305 CLK_16mhz$2$2
.sym 14306 $false
.sym 14307 $abc$706167$n2892_1
.sym 14308 $abc$706167$n2316
.sym 14309 spi_frame[817]
.sym 14310 spi_frame[403]
.sym 14311 spi_frame[822]
.sym 14312 spi_frame[631]
.sym 14313 spi_frame[264]
.sym 14314 spi_frame[411]
.sym 14381 spi_frame[861]
.sym 14382 $false
.sym 14383 $false
.sym 14384 $false
.sym 14387 spi_frame[55]
.sym 14388 $false
.sym 14389 $false
.sym 14390 $false
.sym 14393 spi_frame[957]
.sym 14394 $false
.sym 14395 $false
.sym 14396 $false
.sym 14399 spi_frame[233]
.sym 14400 $false
.sym 14401 $false
.sym 14402 $false
.sym 14411 spi_frame[947]
.sym 14412 $false
.sym 14413 $false
.sym 14414 $false
.sym 14417 spi_frame[510]
.sym 14418 $false
.sym 14419 $false
.sym 14420 $false
.sym 14423 spi_frame[789]
.sym 14424 $false
.sym 14425 $false
.sym 14426 $false
.sym 14427 $abc$706167$n1337$2
.sym 14428 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 14429 $false
.sym 14430 frame[828]
.sym 14432 frame[817]
.sym 14433 frame[825]
.sym 14434 frame[830]
.sym 14436 frame[820]
.sym 14437 frame[822]
.sym 14510 RHD_init_inst.rhd_data[5]
.sym 14511 $false
.sym 14512 $false
.sym 14513 $false
.sym 14516 RHD_init_inst.rhd_data[3]
.sym 14517 $false
.sym 14518 $false
.sym 14519 $false
.sym 14522 RHD_init_inst.rhd_data[8]
.sym 14523 $false
.sym 14524 $false
.sym 14525 $false
.sym 14528 RHD_init_inst.rhd_data[0]
.sym 14529 $false
.sym 14530 $false
.sym 14531 $false
.sym 14534 RHD_init_inst.rhd_data[10]
.sym 14535 $false
.sym 14536 $false
.sym 14537 $false
.sym 14546 RHD_init_inst.rhd_data[14]
.sym 14547 $false
.sym 14548 $false
.sym 14549 $false
.sym 14550 $abc$706167$n1239
.sym 14551 CLK_16mhz$2$2
.sym 14552 $false
.sym 14556 frame[758]
.sym 14560 frame[763]
.sym 14627 frame[861]
.sym 14628 $false
.sym 14629 $false
.sym 14630 $false
.sym 14633 frame[415]
.sym 14634 $false
.sym 14635 $false
.sym 14636 $false
.sym 14639 frame[247]
.sym 14640 $false
.sym 14641 $false
.sym 14642 $false
.sym 14645 frame[107]
.sym 14646 $false
.sym 14647 $false
.sym 14648 $false
.sym 14651 frame[847]
.sym 14652 $false
.sym 14653 $false
.sym 14654 $false
.sym 14657 frame[947]
.sym 14658 $false
.sym 14659 $false
.sym 14660 $false
.sym 14663 frame[763]
.sym 14664 $false
.sym 14665 $false
.sym 14666 $false
.sym 14669 frame[245]
.sym 14670 $false
.sym 14671 $false
.sym 14672 $false
.sym 14673 frame_en$2
.sym 14674 CLK_16mhz$2$2
.sym 14675 $false
.sym 14676 $abc$706167$n3382_1
.sym 14678 $abc$706167$n2637
.sym 14679 spi_frame[854]
.sym 14680 spi_frame[849]
.sym 14681 spi_frame[1003]
.sym 14682 spi_frame[628]
.sym 14683 spi_frame[820]
.sym 14750 spi.tx_buf[233]
.sym 14751 spi.tx_buf[105]
.sym 14752 $abc$706167$n2741
.sym 14753 $abc$706167$n3926
.sym 14756 spi_frame[105]
.sym 14757 $false
.sym 14758 $false
.sym 14759 $false
.sym 14774 spi_frame[212]
.sym 14775 $false
.sym 14776 $false
.sym 14777 $false
.sym 14780 spi_frame[854]
.sym 14781 $false
.sym 14782 $false
.sym 14783 $false
.sym 14786 spi_frame[384]
.sym 14787 $false
.sym 14788 $false
.sym 14789 $false
.sym 14792 spi_frame[763]
.sym 14793 $false
.sym 14794 $false
.sym 14795 $false
.sym 14796 $abc$706167$n1337$2
.sym 14797 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 14798 $false
.sym 14799 $abc$706167$n2064
.sym 14802 $abc$706167$n2062
.sym 14803 spi_frame[830]
.sym 14804 spi_frame[795]
.sym 14805 spi_frame[863]
.sym 14806 spi_frame[945]
.sym 14873 spi.tx_buf[983]
.sym 14874 spi.tx_buf[855]
.sym 14875 $abc$706167$n3926
.sym 14876 $false
.sym 14879 spi.tx_buf[953]
.sym 14880 spi.tx_buf[825]
.sym 14881 $abc$706167$n3926
.sym 14882 $abc$706167$n2741
.sym 14891 spi_frame[834]
.sym 14892 $false
.sym 14893 $false
.sym 14894 $false
.sym 14897 spi_frame[343]
.sym 14898 $false
.sym 14899 $false
.sym 14900 $false
.sym 14903 spi_frame[855]
.sym 14904 $false
.sym 14905 $false
.sym 14906 $false
.sym 14909 spi_frame[320]
.sym 14910 $false
.sym 14911 $false
.sym 14912 $false
.sym 14915 spi_frame[953]
.sym 14916 $false
.sym 14917 $false
.sym 14918 $false
.sym 14919 $abc$706167$n1337$2
.sym 14920 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 14921 $false
.sym 14922 frame[201]
.sym 14926 frame[192]
.sym 14929 frame[194]
.sym 14996 RHD_init_inst.rhd_data[7]
.sym 14997 $false
.sym 14998 $false
.sym 14999 $false
.sym 15020 RHD_init_inst.rhd_data[5]
.sym 15021 $false
.sym 15022 $false
.sym 15023 $false
.sym 15038 RHD_init_inst.rhd_data[15]
.sym 15039 $false
.sym 15040 $false
.sym 15041 $false
.sym 15042 $abc$706167$n1125
.sym 15043 CLK_16mhz$2$2
.sym 15044 $false
.sym 15045 $abc$706167$n3458_1
.sym 15046 spi.tx_buf[635]
.sym 15047 spi.tx_buf[324]
.sym 15048 spi.tx_buf[958]
.sym 15049 spi.tx_buf[192]
.sym 15051 spi.tx_buf[832]
.sym 15052 spi.tx_buf[830]
.sym 15119 frame[958]
.sym 15120 $false
.sym 15121 $false
.sym 15122 $false
.sym 15125 frame[192]
.sym 15126 $false
.sym 15127 $false
.sym 15128 $false
.sym 15131 frame[635]
.sym 15132 $false
.sym 15133 $false
.sym 15134 $false
.sym 15143 frame[825]
.sym 15144 $false
.sym 15145 $false
.sym 15146 $false
.sym 15149 frame[209]
.sym 15150 $false
.sym 15151 $false
.sym 15152 $false
.sym 15155 frame[564]
.sym 15156 $false
.sym 15157 $false
.sym 15158 $false
.sym 15161 frame[991]
.sym 15162 $false
.sym 15163 $false
.sym 15164 $false
.sym 15165 frame_en$2
.sym 15166 CLK_16mhz$2$2
.sym 15167 $false
.sym 15254 frame[55]
.sym 15255 $false
.sym 15256 $false
.sym 15257 $false
.sym 15260 frame[714]
.sym 15261 $false
.sym 15262 $false
.sym 15263 $false
.sym 15266 frame[983]
.sym 15267 $false
.sym 15268 $false
.sym 15269 $false
.sym 15278 frame[324]
.sym 15279 $false
.sym 15280 $false
.sym 15281 $false
.sym 15288 frame_en$2
.sym 15289 CLK_16mhz$2$2
.sym 15290 $false
.sym 15291 $abc$706167$n4097
.sym 15292 spi_frame[349]
.sym 15293 spi_frame[52]
.sym 15294 spi_frame[832]
.sym 15296 spi_frame[819]
.sym 15365 RHD_init_inst.rhd_data[10]
.sym 15366 $false
.sym 15367 $false
.sym 15368 $false
.sym 15383 RHD_init_inst.rhd_data[9]
.sym 15384 $false
.sym 15385 $false
.sym 15386 $false
.sym 15401 RHD_init_inst.rhd_data[8]
.sym 15402 $false
.sym 15403 $false
.sym 15404 $false
.sym 15411 $abc$706167$n1212
.sym 15412 CLK_16mhz$2$2
.sym 15413 $false
.sym 15415 frame[840]
.sym 15416 frame[838]
.sym 15417 frame[832]
.sym 15418 frame[836]
.sym 15420 frame[835]
.sym 15421 frame[844]
.sym 15488 frame[343]
.sym 15489 $false
.sym 15490 $false
.sym 15491 $false
.sym 15534 frame_en$2
.sym 15535 CLK_16mhz$2$2
.sym 15536 $false
.sym 15542 frame[595]
.sym 15544 frame[599]
.sym 15611 RHD_init_inst.rhd_data[4]
.sym 15612 $false
.sym 15613 $false
.sym 15614 $false
.sym 15635 RHD_init_inst.rhd_data[11]
.sym 15636 $false
.sym 15637 $false
.sym 15638 $false
.sym 15657 $abc$706167$n1227
.sym 15658 CLK_16mhz$2$2
.sym 15659 $false
.sym 15666 frame[166]
.sym 15746 RHD_init_inst.rhd_data[13]
.sym 15747 $false
.sym 15748 $false
.sym 15749 $false
.sym 15758 RHD_init_inst.rhd_data[9]
.sym 15759 $false
.sym 15760 $false
.sym 15761 $false
.sym 15764 RHD_init_inst.rhd_data[3]
.sym 15765 $false
.sym 15766 $false
.sym 15767 $false
.sym 15770 RHD_init_inst.rhd_data[7]
.sym 15771 $false
.sym 15772 $false
.sym 15773 $false
.sym 15780 $abc$706167$n1143
.sym 15781 CLK_16mhz$2$2
.sym 15782 $false
.sym 15786 frame[719]
.sym 15790 frame[705]
.sym 15857 frame[212]
.sym 15858 $false
.sym 15859 $false
.sym 15860 $false
.sym 15903 frame_en$2
.sym 15904 CLK_16mhz$2$2
.sym 15905 $false
.sym 15906 frame[422]
.sym 16152 frame[164]
.sym 16377 RHD_init_inst.rhd_data[5]
.sym 16509 frame[562]
.sym 16613 RHD_init_inst.rhd_data[1]
.sym 16614 $false
.sym 16615 $false
.sym 16616 $false
.sym 16643 RHD_init_inst.rhd_data[9]
.sym 16644 $false
.sym 16645 $false
.sym 16646 $false
.sym 16649 RHD_init_inst.rhd_data[14]
.sym 16650 $false
.sym 16651 $false
.sym 16652 $false
.sym 16659 $abc$706167$n1089
.sym 16660 CLK_16mhz$2$2
.sym 16661 $false
.sym 16663 spi_frame[57]
.sym 16664 spi_frame[883]
.sym 16666 spi_frame[162]
.sym 16667 spi_frame[948]
.sym 16668 spi_frame[49]
.sym 16736 RHD_init_inst.rhd_data[11]
.sym 16737 $false
.sym 16738 $false
.sym 16739 $false
.sym 16760 RHD_init_inst.rhd_data[12]
.sym 16761 $false
.sym 16762 $false
.sym 16763 $false
.sym 16782 $abc$706167$n1313$2
.sym 16783 RHD_init_inst.rhd_sck$2
.sym 16784 $false
.sym 16787 frame[162]
.sym 16788 frame[161]
.sym 16790 frame[172]
.sym 16871 RHD_init_inst.rhd_data[6]
.sym 16872 $false
.sym 16873 $false
.sym 16874 $false
.sym 16877 RHD_init_inst.rhd_data[4]
.sym 16878 $false
.sym 16879 $false
.sym 16880 $false
.sym 16883 RHD_init_inst.rhd_data[2]
.sym 16884 $false
.sym 16885 $false
.sym 16886 $false
.sym 16895 RHD_init_inst.rhd_data[15]
.sym 16896 $false
.sym 16897 $false
.sym 16898 $false
.sym 16901 RHD_init_inst.rhd_data[11]
.sym 16902 $false
.sym 16903 $false
.sym 16904 $false
.sym 16905 $abc$706167$n1257
.sym 16906 CLK_16mhz$2$2
.sym 16907 $false
.sym 16910 frame[575]
.sym 16911 frame[571]
.sym 16914 frame[574]
.sym 16982 RHD_init_inst.rhd_data[8]
.sym 16983 $false
.sym 16984 $false
.sym 16985 $false
.sym 16988 RHD_init_inst.rhd_data[11]
.sym 16989 $false
.sym 16990 $false
.sym 16991 $false
.sym 16994 RHD_init_inst.rhd_data[14]
.sym 16995 $false
.sym 16996 $false
.sym 16997 $false
.sym 17000 RHD_init_inst.rhd_data[3]
.sym 17001 $false
.sym 17002 $false
.sym 17003 $false
.sym 17006 RHD_init_inst.rhd_data[13]
.sym 17007 $false
.sym 17008 $false
.sym 17009 $false
.sym 17018 RHD_init_inst.rhd_data[5]
.sym 17019 $false
.sym 17020 $false
.sym 17021 $false
.sym 17024 RHD_init_inst.rhd_data[2]
.sym 17025 $false
.sym 17026 $false
.sym 17027 $false
.sym 17028 $abc$706167$n1158
.sym 17029 CLK_16mhz$2$2
.sym 17030 $false
.sym 17031 $abc$706167$n2038
.sym 17032 spi.tx_buf[274]
.sym 17033 spi.tx_buf[823]
.sym 17034 spi.tx_buf[939]
.sym 17035 spi.tx_buf[887]
.sym 17036 spi.tx_buf[49]
.sym 17038 spi.tx_buf[951]
.sym 17105 frame[951]
.sym 17106 $false
.sym 17107 $false
.sym 17108 $false
.sym 17111 frame[342]
.sym 17112 $false
.sym 17113 $false
.sym 17114 $false
.sym 17123 frame[946]
.sym 17124 $false
.sym 17125 $false
.sym 17126 $false
.sym 17129 frame[429]
.sym 17130 $false
.sym 17131 $false
.sym 17132 $false
.sym 17135 frame[984]
.sym 17136 $false
.sym 17137 $false
.sym 17138 $false
.sym 17141 frame[418]
.sym 17142 $false
.sym 17143 $false
.sym 17144 $false
.sym 17151 frame_en$2
.sym 17152 CLK_16mhz$2$2
.sym 17153 $false
.sym 17155 frame[283]
.sym 17158 frame[274]
.sym 17161 frame[280]
.sym 17228 spi_frame[870]
.sym 17229 $false
.sym 17230 $false
.sym 17231 $false
.sym 17234 spi_frame[984]
.sym 17235 $false
.sym 17236 $false
.sym 17237 $false
.sym 17252 spi_frame[946]
.sym 17253 $false
.sym 17254 $false
.sym 17255 $false
.sym 17258 spi_frame[792]
.sym 17259 $false
.sym 17260 $false
.sym 17261 $false
.sym 17264 spi_frame[950]
.sym 17265 $false
.sym 17266 $false
.sym 17267 $false
.sym 17270 spi_frame[418]
.sym 17271 $false
.sym 17272 $false
.sym 17273 $false
.sym 17274 $abc$706167$n1337$2
.sym 17275 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 17276 $false
.sym 17277 spi_frame[870]
.sym 17279 spi_frame[274]
.sym 17284 spi_frame[419]
.sym 17351 spi.tx_buf[984]
.sym 17352 spi.tx_buf[856]
.sym 17353 $abc$706167$n3926
.sym 17354 $false
.sym 17357 spi_frame[429]
.sym 17358 $false
.sym 17359 $false
.sym 17360 $false
.sym 17369 spi_frame[949]
.sym 17370 $false
.sym 17371 $false
.sym 17372 $false
.sym 17375 spi_frame[989]
.sym 17376 $false
.sym 17377 $false
.sym 17378 $false
.sym 17393 spi_frame[856]
.sym 17394 $false
.sym 17395 $false
.sym 17396 $false
.sym 17397 $abc$706167$n1337$2
.sym 17398 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 17399 $false
.sym 17401 spi_frame[821]
.sym 17403 spi_frame[574]
.sym 17404 spi_frame[625]
.sym 17405 spi_frame[280]
.sym 17406 spi_frame[283]
.sym 17407 spi_frame[211]
.sym 17474 frame[696]
.sym 17475 $false
.sym 17476 $false
.sym 17477 $false
.sym 17480 frame[427]
.sym 17481 $false
.sym 17482 $false
.sym 17483 $false
.sym 17486 frame[959]
.sym 17487 $false
.sym 17488 $false
.sym 17489 $false
.sym 17492 frame[879]
.sym 17493 $false
.sym 17494 $false
.sym 17495 $false
.sym 17498 frame[976]
.sym 17499 $false
.sym 17500 $false
.sym 17501 $false
.sym 17510 frame[355]
.sym 17511 $false
.sym 17512 $false
.sym 17513 $false
.sym 17516 frame[424]
.sym 17517 $false
.sym 17518 $false
.sym 17519 $false
.sym 17520 frame_en$2
.sym 17521 CLK_16mhz$2$2
.sym 17522 $false
.sym 17527 frame[195]
.sym 17528 frame[204]
.sym 17609 spi.tx_buf[950]
.sym 17610 spi.tx_buf[822]
.sym 17611 $abc$706167$n3926
.sym 17612 $false
.sym 17615 RHD_init_inst.rhd_data[10]
.sym 17616 $false
.sym 17617 $false
.sym 17618 $false
.sym 17633 RHD_init_inst.rhd_data[2]
.sym 17634 $false
.sym 17635 $false
.sym 17636 $false
.sym 17643 $abc$706167$n1155
.sym 17644 CLK_16mhz$2$2
.sym 17645 $false
.sym 17646 spi.tx_buf[146]
.sym 17647 spi.tx_buf[83]
.sym 17648 spi.tx_buf[211]
.sym 17649 spi.tx_buf[471]
.sym 17650 spi.tx_buf[128]
.sym 17651 spi.tx_buf[402]
.sym 17652 spi.tx_buf[845]
.sym 17653 spi.tx_buf[973]
.sym 17720 spi.tx_buf[218]
.sym 17721 spi.tx_buf[90]
.sym 17722 $abc$706167$n3926
.sym 17723 $false
.sym 17726 frame[93]
.sym 17727 $false
.sym 17728 $false
.sym 17729 $false
.sym 17732 frame[973]
.sym 17733 $false
.sym 17734 $false
.sym 17735 $false
.sym 17738 frame[146]
.sym 17739 $false
.sym 17740 $false
.sym 17741 $false
.sym 17744 frame[83]
.sym 17745 $false
.sym 17746 $false
.sym 17747 $false
.sym 17750 frame[235]
.sym 17751 $false
.sym 17752 $false
.sym 17753 $false
.sym 17756 frame[402]
.sym 17757 $false
.sym 17758 $false
.sym 17759 $false
.sym 17762 frame[477]
.sym 17763 $false
.sym 17764 $false
.sym 17765 $false
.sym 17766 frame_en$2
.sym 17767 CLK_16mhz$2$2
.sym 17768 $false
.sym 17770 $abc$706167$n2000
.sym 17771 $abc$706167$n2893_1
.sym 17772 spi.tx_buf[283]
.sym 17773 spi.tx_buf[93]
.sym 17774 spi.tx_buf[360]
.sym 17775 spi.tx_buf[646]
.sym 17776 spi.tx_buf[888]
.sym 17843 spi.tx_buf[93]
.sym 17844 spi.tx_buf[221]
.sym 17845 $abc$706167$n2741
.sym 17846 $abc$706167$n3398_1
.sym 17849 spi.tx_buf[861]
.sym 17850 spi.tx_buf[989]
.sym 17851 $abc$706167$n2741
.sym 17852 $abc$706167$n3926
.sym 17855 $abc$706167$n3399_1
.sym 17856 $abc$706167$n3545_1
.sym 17857 spi.tx_cnt[5]
.sym 17858 $abc$706167$n1873
.sym 17873 spi.tx_buf[477]
.sym 17874 spi.tx_buf[349]
.sym 17875 $abc$706167$n2741
.sym 17876 $abc$706167$n3544_1
.sym 17879 RHD_init_inst.rhd_data[5]
.sym 17880 $false
.sym 17881 $false
.sym 17882 $false
.sym 17885 RHD_init_inst.rhd_data[2]
.sym 17886 $false
.sym 17887 $false
.sym 17888 $false
.sym 17889 $abc$706167$n1107
.sym 17890 CLK_16mhz$2$2
.sym 17891 $false
.sym 17892 $abc$706167$n2665_1
.sym 17893 spi.tx_buf[94]
.sym 17894 spi.tx_buf[478]
.sym 17895 spi.tx_buf[149]
.sym 17897 spi.tx_buf[996]
.sym 17898 spi.tx_buf[235]
.sym 17899 spi.tx_buf[868]
.sym 17966 spi.tx_buf[605]
.sym 17967 spi.tx_buf[733]
.sym 17968 $abc$706167$n2741
.sym 17969 $abc$706167$n3926
.sym 17978 spi.tx_buf[491]
.sym 17979 spi.tx_buf[363]
.sym 17980 $abc$706167$n2741
.sym 17981 $abc$706167$n3926
.sym 17984 spi_frame[427]
.sym 17985 $false
.sym 17986 $false
.sym 17987 $false
.sym 17990 spi_frame[90]
.sym 17991 $false
.sym 17992 $false
.sym 17993 $false
.sym 17996 spi_frame[491]
.sym 17997 $false
.sym 17998 $false
.sym 17999 $false
.sym 18002 spi_frame[822]
.sym 18003 $false
.sym 18004 $false
.sym 18005 $false
.sym 18008 spi_frame[976]
.sym 18009 $false
.sym 18010 $false
.sym 18011 $false
.sym 18012 $abc$706167$n1337$2
.sym 18013 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 18014 $false
.sym 18015 $abc$706167$n2891_1
.sym 18016 $abc$706167$n2178
.sym 18017 frame[95]
.sym 18018 frame[83]
.sym 18019 frame[94]
.sym 18020 frame[90]
.sym 18021 frame[87]
.sym 18022 frame[93]
.sym 18089 frame[977]
.sym 18090 $false
.sym 18091 $false
.sym 18092 $false
.sym 18095 frame[23]
.sym 18096 $false
.sym 18097 $false
.sym 18098 $false
.sym 18101 frame[94]
.sym 18102 $false
.sym 18103 $false
.sym 18104 $false
.sym 18107 frame[491]
.sym 18108 $false
.sym 18109 $false
.sym 18110 $false
.sym 18113 frame[139]
.sym 18114 $false
.sym 18115 $false
.sym 18116 $false
.sym 18119 frame[90]
.sym 18120 $false
.sym 18121 $false
.sym 18122 $false
.sym 18135 frame_en$2
.sym 18136 CLK_16mhz$2$2
.sym 18137 $false
.sym 18138 $abc$706167$n54
.sym 18139 $abc$706167$n2642_1
.sym 18141 $abc$706167$n2643_1
.sym 18142 frame[821]
.sym 18212 spi.tx_buf[990]
.sym 18213 spi.tx_buf[862]
.sym 18214 $abc$706167$n3926
.sym 18215 $abc$706167$n2741
.sym 18218 spi.tx_buf[976]
.sym 18219 spi.tx_buf[848]
.sym 18220 $abc$706167$n3926
.sym 18221 $false
.sym 18224 spi_frame[862]
.sym 18225 $false
.sym 18226 $false
.sym 18227 $false
.sym 18230 spi_frame[349]
.sym 18231 $false
.sym 18232 $false
.sym 18233 $false
.sym 18236 spi_frame[129]
.sym 18237 $false
.sym 18238 $false
.sym 18239 $false
.sym 18242 spi_frame[23]
.sym 18243 $false
.sym 18244 $false
.sym 18245 $false
.sym 18248 spi_frame[848]
.sym 18249 $false
.sym 18250 $false
.sym 18251 $false
.sym 18258 $abc$706167$n1337$2
.sym 18259 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 18260 $false
.sym 18261 spi_frame[1006]
.sym 18263 spi_frame[410]
.sym 18264 spi_frame[95]
.sym 18266 spi_frame[575]
.sym 18267 spi_frame[87]
.sym 18335 spi.tx_buf[1006]
.sym 18336 spi.tx_buf[878]
.sym 18337 $abc$706167$n3926
.sym 18338 $abc$706167$n2741
.sym 18341 spi_frame[1006]
.sym 18342 $false
.sym 18343 $false
.sym 18344 $false
.sym 18347 spi_frame[878]
.sym 18348 $false
.sym 18349 $false
.sym 18350 $false
.sym 18353 spi_frame[977]
.sym 18354 $false
.sym 18355 $false
.sym 18356 $false
.sym 18359 spi_frame[605]
.sym 18360 $false
.sym 18361 $false
.sym 18362 $false
.sym 18365 spi_frame[795]
.sym 18366 $false
.sym 18367 $false
.sym 18368 $false
.sym 18371 spi_frame[265]
.sym 18372 $false
.sym 18373 $false
.sym 18374 $false
.sym 18377 spi_frame[829]
.sym 18378 $false
.sym 18379 $false
.sym 18380 $false
.sym 18381 $abc$706167$n1337$2
.sym 18382 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 18383 $false
.sym 18384 $abc$706167$n2180
.sym 18385 $abc$706167$n2253
.sym 18386 spi.tx_buf[851]
.sym 18387 spi.tx_buf[817]
.sym 18388 spi.tx_buf[411]
.sym 18389 spi.tx_buf[923]
.sym 18390 spi.tx_buf[896]
.sym 18391 spi.tx_buf[631]
.sym 18458 spi.tx_buf[384]
.sym 18459 spi.tx_buf[896]
.sym 18460 $abc$706167$n2741
.sym 18461 $abc$706167$n1873
.sym 18464 spi.tx_buf[957]
.sym 18465 spi.tx_buf[829]
.sym 18466 $abc$706167$n3926
.sym 18467 $abc$706167$n2741
.sym 18470 frame[817]
.sym 18471 $false
.sym 18472 $false
.sym 18473 $false
.sym 18476 frame[403]
.sym 18477 $false
.sym 18478 $false
.sym 18479 $false
.sym 18482 frame[822]
.sym 18483 $false
.sym 18484 $false
.sym 18485 $false
.sym 18488 frame[631]
.sym 18489 $false
.sym 18490 $false
.sym 18491 $false
.sym 18494 frame[264]
.sym 18495 $false
.sym 18496 $false
.sym 18497 $false
.sym 18500 frame[411]
.sym 18501 $false
.sym 18502 $false
.sym 18503 $false
.sym 18504 frame_en$2
.sym 18505 CLK_16mhz$2$2
.sym 18506 $false
.sym 18508 spi_frame[896]
.sym 18509 spi_frame[923]
.sym 18510 spi_frame[851]
.sym 18513 spi_frame[639]
.sym 18514 spi_frame[996]
.sym 18581 RHD_init_inst.rhd_data[12]
.sym 18582 $false
.sym 18583 $false
.sym 18584 $false
.sym 18593 RHD_init_inst.rhd_data[1]
.sym 18594 $false
.sym 18595 $false
.sym 18596 $false
.sym 18599 RHD_init_inst.rhd_data[9]
.sym 18600 $false
.sym 18601 $false
.sym 18602 $false
.sym 18605 RHD_init_inst.rhd_data[14]
.sym 18606 $false
.sym 18607 $false
.sym 18608 $false
.sym 18617 RHD_init_inst.rhd_data[4]
.sym 18618 $false
.sym 18619 $false
.sym 18620 $false
.sym 18623 RHD_init_inst.rhd_data[6]
.sym 18624 $false
.sym 18625 $false
.sym 18626 $false
.sym 18627 $abc$706167$n1233
.sym 18628 CLK_16mhz$2$2
.sym 18629 $false
.sym 18630 $abc$706167$n4136
.sym 18631 frame[1006]
.sym 18632 frame[995]
.sym 18633 frame[996]
.sym 18634 frame[1003]
.sym 18636 frame[992]
.sym 18722 RHD_init_inst.rhd_data[6]
.sym 18723 $false
.sym 18724 $false
.sym 18725 $false
.sym 18746 RHD_init_inst.rhd_data[11]
.sym 18747 $false
.sym 18748 $false
.sym 18749 $false
.sym 18750 $abc$706167$n1221
.sym 18751 CLK_16mhz$2$2
.sym 18752 $false
.sym 18753 $abc$706167$n2097
.sym 18754 $abc$706167$n2266
.sym 18755 spi.tx_buf[415]
.sym 18756 spi.tx_buf[1003]
.sym 18757 spi.tx_buf[849]
.sym 18759 spi.tx_buf[350]
.sym 18760 spi.tx_buf[945]
.sym 18827 spi.tx_buf[635]
.sym 18828 spi.tx_buf[763]
.sym 18829 $abc$706167$n2741
.sym 18830 $abc$706167$n3926
.sym 18839 spi.tx_buf[158]
.sym 18840 spi.tx_buf[670]
.sym 18841 $abc$706167$n1873
.sym 18842 $abc$706167$n2741
.sym 18845 frame[854]
.sym 18846 $false
.sym 18847 $false
.sym 18848 $false
.sym 18851 frame[849]
.sym 18852 $false
.sym 18853 $false
.sym 18854 $false
.sym 18857 frame[1003]
.sym 18858 $false
.sym 18859 $false
.sym 18860 $false
.sym 18863 frame[628]
.sym 18864 $false
.sym 18865 $false
.sym 18866 $false
.sym 18869 frame[820]
.sym 18870 $false
.sym 18871 $false
.sym 18872 $false
.sym 18873 frame_en$2
.sym 18874 CLK_16mhz$2$2
.sym 18875 $false
.sym 18876 $abc$706167$n58
.sym 18877 frame[923]
.sym 18878 frame[917]
.sym 18880 frame[922]
.sym 18883 frame[926]
.sym 18950 spi.tx_buf[471]
.sym 18951 spi.tx_buf[343]
.sym 18952 $abc$706167$n3926
.sym 18953 $false
.sym 18968 $abc$706167$n2064
.sym 18969 $abc$706167$n2063
.sym 18970 $abc$706167$n2741
.sym 18971 $abc$706167$n1873
.sym 18974 frame[830]
.sym 18975 $false
.sym 18976 $false
.sym 18977 $false
.sym 18980 frame[795]
.sym 18981 $false
.sym 18982 $false
.sym 18983 $false
.sym 18986 frame[863]
.sym 18987 $false
.sym 18988 $false
.sym 18989 $false
.sym 18992 frame[945]
.sym 18993 $false
.sym 18994 $false
.sym 18995 $false
.sym 18996 frame_en$2
.sym 18997 CLK_16mhz$2$2
.sym 18998 $false
.sym 18999 $abc$706167$n3582_1
.sym 19000 $abc$706167$n3583_1
.sym 19002 spi_frame[926]
.sym 19003 spi_frame[917]
.sym 19005 spi_frame[828]
.sym 19006 spi_frame[956]
.sym 19073 RHD_init_inst.rhd_data[9]
.sym 19074 $false
.sym 19075 $false
.sym 19076 $false
.sym 19097 RHD_init_inst.rhd_data[0]
.sym 19098 $false
.sym 19099 $false
.sym 19100 $false
.sym 19115 RHD_init_inst.rhd_data[2]
.sym 19116 $false
.sym 19117 $false
.sym 19118 $false
.sym 19119 $abc$706167$n1116
.sym 19120 CLK_16mhz$2$2
.sym 19121 $false
.sym 19122 spi.tx_buf[223]
.sym 19123 spi.tx_buf[448]
.sym 19124 spi.tx_buf[927]
.sym 19125 spi.tx_buf[788]
.sym 19126 spi.tx_buf[564]
.sym 19128 spi.tx_buf[598]
.sym 19129 spi.tx_buf[606]
.sym 19196 spi.tx_buf[830]
.sym 19197 spi.tx_buf[958]
.sym 19198 $abc$706167$n2741
.sym 19199 $abc$706167$n3926
.sym 19202 spi_frame[635]
.sym 19203 $false
.sym 19204 $false
.sym 19205 $false
.sym 19208 spi_frame[324]
.sym 19209 $false
.sym 19210 $false
.sym 19211 $false
.sym 19214 spi_frame[958]
.sym 19215 $false
.sym 19216 $false
.sym 19217 $false
.sym 19220 spi_frame[192]
.sym 19221 $false
.sym 19222 $false
.sym 19223 $false
.sym 19232 spi_frame[832]
.sym 19233 $false
.sym 19234 $false
.sym 19235 $false
.sym 19238 spi_frame[830]
.sym 19239 $false
.sym 19240 $false
.sym 19241 $false
.sym 19242 $abc$706167$n1337$2
.sym 19243 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 19244 $false
.sym 19281 $true
.sym 19318 $abc$706167$n58$3
.sym 19319 $false
.sym 19320 $abc$706167$n58
.sym 19321 $false
.sym 19322 $false
.sym 19324 $auto$alumacc.cc:474:replace_alu$531481.C[2]
.sym 19326 $false
.sym 19327 $abc$706167$n318
.sym 19330 $auto$alumacc.cc:474:replace_alu$531481.C[3]
.sym 19332 $false
.sym 19333 $abc$706167$n316
.sym 19336 $auto$alumacc.cc:474:replace_alu$531481.C[4]
.sym 19338 $false
.sym 19339 $abc$706167$n54
.sym 19342 $auto$alumacc.cc:474:replace_alu$531481.C[5]
.sym 19344 $true$2
.sym 19345 $abc$706167$n4136
.sym 19348 $auto$alumacc.cc:474:replace_alu$531481.C[6]
.sym 19350 $false
.sym 19351 $abc$706167$n313
.sym 19354 $auto$alumacc.cc:474:replace_alu$531481.C[7]
.sym 19356 $false
.sym 19357 $abc$706167$n311
.sym 19360 $abc$706167$n4097$2
.sym 19362 $false
.sym 19363 $abc$706167$n310
.sym 19368 $abc$706167$n4075
.sym 19369 spi_frame[598]
.sym 19370 spi_frame[836]
.sym 19371 spi_frame[606]
.sym 19372 spi_frame[604]
.sym 19373 spi_frame[605]
.sym 19374 spi_frame[844]
.sym 19375 spi_frame[713]
.sym 19445 $abc$706167$n4097$2
.sym 19448 frame[349]
.sym 19449 $false
.sym 19450 $false
.sym 19451 $false
.sym 19454 frame[52]
.sym 19455 $false
.sym 19456 $false
.sym 19457 $false
.sym 19460 frame[832]
.sym 19461 $false
.sym 19462 $false
.sym 19463 $false
.sym 19472 frame[819]
.sym 19473 $false
.sym 19474 $false
.sym 19475 $false
.sym 19488 frame_en$2
.sym 19489 CLK_16mhz$2$2
.sym 19490 $false
.sym 19491 frame[593]
.sym 19493 frame[606]
.sym 19494 frame[604]
.sym 19495 frame[597]
.sym 19497 frame[605]
.sym 19498 frame[598]
.sym 19571 RHD_init_inst.rhd_data[8]
.sym 19572 $false
.sym 19573 $false
.sym 19574 $false
.sym 19577 RHD_init_inst.rhd_data[6]
.sym 19578 $false
.sym 19579 $false
.sym 19580 $false
.sym 19583 RHD_init_inst.rhd_data[0]
.sym 19584 $false
.sym 19585 $false
.sym 19586 $false
.sym 19589 RHD_init_inst.rhd_data[4]
.sym 19590 $false
.sym 19591 $false
.sym 19592 $false
.sym 19601 RHD_init_inst.rhd_data[3]
.sym 19602 $false
.sym 19603 $false
.sym 19604 $false
.sym 19607 RHD_init_inst.rhd_data[12]
.sym 19608 $false
.sym 19609 $false
.sym 19610 $false
.sym 19611 $abc$706167$n1236
.sym 19612 CLK_16mhz$2$2
.sym 19613 $false
.sym 19614 spi_frame[927]
.sym 19615 spi_frame[166]
.sym 19616 spi_frame[788]
.sym 19618 spi_frame[719]
.sym 19619 spi_frame[156]
.sym 19620 spi_frame[345]
.sym 19621 spi_frame[339]
.sym 19718 RHD_init_inst.rhd_data[3]
.sym 19719 $false
.sym 19720 $false
.sym 19721 $false
.sym 19730 RHD_init_inst.rhd_data[7]
.sym 19731 $false
.sym 19732 $false
.sym 19733 $false
.sym 19734 $abc$706167$n1191
.sym 19735 CLK_16mhz$2$2
.sym 19736 $false
.sym 19738 frame[147]
.sym 19740 frame[150]
.sym 19741 frame[156]
.sym 19847 RHD_init_inst.rhd_data[6]
.sym 19848 $false
.sym 19849 $false
.sym 19850 $false
.sym 19857 $abc$706167$n1110
.sym 19858 CLK_16mhz$2$2
.sym 19859 $false
.sym 19867 frame[927]
.sym 19952 RHD_init_inst.rhd_data[15]
.sym 19953 $false
.sym 19954 $false
.sym 19955 $false
.sym 19976 RHD_init_inst.rhd_data[1]
.sym 19977 $false
.sym 19978 $false
.sym 19979 $false
.sym 19980 $abc$706167$n1212
.sym 19981 CLK_16mhz$2$2
.sym 19982 $false
.sym 19983 spi_frame[350]
.sym 19985 spi_frame[422]
.sym 20057 RHD_init_inst.rhd_data[6]
.sym 20058 $false
.sym 20059 $false
.sym 20060 $false
.sym 20103 $abc$706167$n1158
.sym 20104 CLK_16mhz$2$2
.sym 20105 $false
.sym 20110 frame[350]
.sym 20235 spi_frame[164]
.sym 20303 RHD_init_inst.rhd_data[4]
.sym 20304 $false
.sym 20305 $false
.sym 20306 $false
.sym 20349 $abc$706167$n1110
.sym 20350 CLK_16mhz$2$2
.sym 20351 $false
.sym 20454 frame[361]
.sym 20539 RHD_init_inst.rhd_data[4]
.sym 20540 $false
.sym 20541 $false
.sym 20542 $false
.sym 20573 $abc$706167$n1313$2
.sym 20574 RHD_init_inst.rhd_sck$2
.sym 20575 $false
.sym 20583 frame[939]
.sym 20586 frame[940]
.sym 20726 RHD_init_inst.rhd_data[2]
.sym 20727 $false
.sym 20728 $false
.sym 20729 $false
.sym 20736 $abc$706167$n1185
.sym 20737 CLK_16mhz$2$2
.sym 20738 $false
.sym 20745 frame[794]
.sym 20819 frame[57]
.sym 20820 $false
.sym 20821 $false
.sym 20822 $false
.sym 20825 frame[883]
.sym 20826 $false
.sym 20827 $false
.sym 20828 $false
.sym 20837 frame[162]
.sym 20838 $false
.sym 20839 $false
.sym 20840 $false
.sym 20843 frame[948]
.sym 20844 $false
.sym 20845 $false
.sym 20846 $false
.sym 20849 frame[49]
.sym 20850 $false
.sym 20851 $false
.sym 20852 $false
.sym 20859 frame_en$2
.sym 20860 CLK_16mhz$2$2
.sym 20861 $false
.sym 20862 frame[471]
.sym 20864 frame[478]
.sym 20865 frame[469]
.sym 20866 frame[472]
.sym 20869 frame[479]
.sym 20948 RHD_init_inst.rhd_data[2]
.sym 20949 $false
.sym 20950 $false
.sym 20951 $false
.sym 20954 RHD_init_inst.rhd_data[1]
.sym 20955 $false
.sym 20956 $false
.sym 20957 $false
.sym 20966 RHD_init_inst.rhd_data[12]
.sym 20967 $false
.sym 20968 $false
.sym 20969 $false
.sym 20982 $abc$706167$n1110
.sym 20983 CLK_16mhz$2$2
.sym 20984 $false
.sym 20986 frame[148]
.sym 20990 frame[154]
.sym 21071 RHD_init_inst.rhd_data[15]
.sym 21072 $false
.sym 21073 $false
.sym 21074 $false
.sym 21077 RHD_init_inst.rhd_data[11]
.sym 21078 $false
.sym 21079 $false
.sym 21080 $false
.sym 21095 RHD_init_inst.rhd_data[14]
.sym 21096 $false
.sym 21097 $false
.sym 21098 $false
.sym 21105 $abc$706167$n1185
.sym 21106 CLK_16mhz$2$2
.sym 21107 $false
.sym 21109 spi_frame[939]
.sym 21110 spi_frame[472]
.sym 21111 spi_frame[697]
.sym 21112 spi_frame[571]
.sym 21115 spi_frame[469]
.sym 21182 spi.tx_buf[951]
.sym 21183 spi.tx_buf[823]
.sym 21184 $abc$706167$n3926
.sym 21185 $abc$706167$n2741
.sym 21188 spi_frame[274]
.sym 21189 $false
.sym 21190 $false
.sym 21191 $false
.sym 21194 spi_frame[823]
.sym 21195 $false
.sym 21196 $false
.sym 21197 $false
.sym 21200 spi_frame[939]
.sym 21201 $false
.sym 21202 $false
.sym 21203 $false
.sym 21206 spi_frame[887]
.sym 21207 $false
.sym 21208 $false
.sym 21209 $false
.sym 21212 spi_frame[49]
.sym 21213 $false
.sym 21214 $false
.sym 21215 $false
.sym 21224 spi_frame[951]
.sym 21225 $false
.sym 21226 $false
.sym 21227 $false
.sym 21228 $abc$706167$n1337$2
.sym 21229 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 21230 $false
.sym 21232 spi_frame[594]
.sym 21236 spi_frame[430]
.sym 21237 spi_frame[600]
.sym 21238 spi_frame[471]
.sym 21311 RHD_init_inst.rhd_data[11]
.sym 21312 $false
.sym 21313 $false
.sym 21314 $false
.sym 21329 RHD_init_inst.rhd_data[2]
.sym 21330 $false
.sym 21331 $false
.sym 21332 $false
.sym 21347 RHD_init_inst.rhd_data[8]
.sym 21348 $false
.sym 21349 $false
.sym 21350 $false
.sym 21351 $abc$706167$n1131
.sym 21352 CLK_16mhz$2$2
.sym 21353 $false
.sym 21354 $abc$706167$n2237
.sym 21355 spi_frame[172]
.sym 21357 spi_frame[128]
.sym 21358 spi_frame[664]
.sym 21359 spi_frame[794]
.sym 21361 spi_frame[669]
.sym 21428 frame[870]
.sym 21429 $false
.sym 21430 $false
.sym 21431 $false
.sym 21440 frame[274]
.sym 21441 $false
.sym 21442 $false
.sym 21443 $false
.sym 21470 frame[419]
.sym 21471 $false
.sym 21472 $false
.sym 21473 $false
.sym 21474 frame_en$2
.sym 21475 CLK_16mhz$2$2
.sym 21476 $false
.sym 21477 $abc$706167$n2814_1
.sym 21478 spi.tx_buf[885]
.sym 21479 spi.tx_buf[879]
.sym 21481 spi.tx_buf[821]
.sym 21482 spi.tx_buf[280]
.sym 21483 spi.tx_buf[571]
.sym 21557 frame[821]
.sym 21558 $false
.sym 21559 $false
.sym 21560 $false
.sym 21569 frame[574]
.sym 21570 $false
.sym 21571 $false
.sym 21572 $false
.sym 21575 frame[625]
.sym 21576 $false
.sym 21577 $false
.sym 21578 $false
.sym 21581 frame[280]
.sym 21582 $false
.sym 21583 $false
.sym 21584 $false
.sym 21587 frame[283]
.sym 21588 $false
.sym 21589 $false
.sym 21590 $false
.sym 21593 frame[211]
.sym 21594 $false
.sym 21595 $false
.sym 21596 $false
.sym 21597 frame_en$2
.sym 21598 CLK_16mhz$2$2
.sym 21599 $false
.sym 21601 $abc$706167$n2827_1
.sym 21602 spi.tx_buf[226]
.sym 21604 spi.tx_buf[568]
.sym 21605 spi.tx_buf[696]
.sym 21606 spi.tx_buf[794]
.sym 21698 RHD_init_inst.rhd_data[3]
.sym 21699 $false
.sym 21700 $false
.sym 21701 $false
.sym 21704 RHD_init_inst.rhd_data[12]
.sym 21705 $false
.sym 21706 $false
.sym 21707 $false
.sym 21720 $abc$706167$n1116
.sym 21721 CLK_16mhz$2$2
.sym 21722 $false
.sym 21723 frame[669]
.sym 21726 frame[657]
.sym 21727 frame[664]
.sym 21729 frame[661]
.sym 21797 spi_frame[146]
.sym 21798 $false
.sym 21799 $false
.sym 21800 $false
.sym 21803 spi_frame[83]
.sym 21804 $false
.sym 21805 $false
.sym 21806 $false
.sym 21809 spi_frame[211]
.sym 21810 $false
.sym 21811 $false
.sym 21812 $false
.sym 21815 spi_frame[471]
.sym 21816 $false
.sym 21817 $false
.sym 21818 $false
.sym 21821 spi_frame[128]
.sym 21822 $false
.sym 21823 $false
.sym 21824 $false
.sym 21827 spi_frame[402]
.sym 21828 $false
.sym 21829 $false
.sym 21830 $false
.sym 21833 spi_frame[845]
.sym 21834 $false
.sym 21835 $false
.sym 21836 $false
.sym 21839 spi_frame[973]
.sym 21840 $false
.sym 21841 $false
.sym 21842 $false
.sym 21843 $abc$706167$n1337$2
.sym 21844 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 21845 $false
.sym 21848 $abc$706167$n1491
.sym 21849 $abc$706167$n1494
.sym 21850 $abc$706167$n1497
.sym 21851 $abc$706167$n1500
.sym 21852 $abc$706167$n1503
.sym 21853 $abc$706167$n1506
.sym 21926 spi.tx_buf[211]
.sym 21927 spi.tx_buf[83]
.sym 21928 $abc$706167$n2741
.sym 21929 $abc$706167$n3926
.sym 21932 spi.tx_buf[128]
.sym 21933 spi.tx_buf[640]
.sym 21934 $abc$706167$n1873
.sym 21935 $abc$706167$n2741
.sym 21938 spi_frame[283]
.sym 21939 $false
.sym 21940 $false
.sym 21941 $false
.sym 21944 spi_frame[93]
.sym 21945 $false
.sym 21946 $false
.sym 21947 $false
.sym 21950 spi_frame[360]
.sym 21951 $false
.sym 21952 $false
.sym 21953 $false
.sym 21956 spi_frame[646]
.sym 21957 $false
.sym 21958 $false
.sym 21959 $false
.sym 21962 spi_frame[888]
.sym 21963 $false
.sym 21964 $false
.sym 21965 $false
.sym 21966 $abc$706167$n1337$2
.sym 21967 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 21968 $false
.sym 21969 spi_frame[478]
.sym 21970 spi_frame[92]
.sym 21971 spi_frame[91]
.sym 21972 spi_frame[661]
.sym 21973 spi_frame[657]
.sym 21974 spi_frame[638]
.sym 21976 spi_frame[149]
.sym 22043 spi.tx_buf[996]
.sym 22044 spi.tx_buf[868]
.sym 22045 $abc$706167$n3926
.sym 22046 $abc$706167$n2741
.sym 22049 spi_frame[94]
.sym 22050 $false
.sym 22051 $false
.sym 22052 $false
.sym 22055 spi_frame[478]
.sym 22056 $false
.sym 22057 $false
.sym 22058 $false
.sym 22061 spi_frame[149]
.sym 22062 $false
.sym 22063 $false
.sym 22064 $false
.sym 22073 spi_frame[996]
.sym 22074 $false
.sym 22075 $false
.sym 22076 $false
.sym 22079 spi_frame[235]
.sym 22080 $false
.sym 22081 $false
.sym 22082 $false
.sym 22085 spi_frame[868]
.sym 22086 $false
.sym 22087 $false
.sym 22088 $false
.sym 22089 $abc$706167$n1337$2
.sym 22090 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 22091 $false
.sym 22092 $abc$706167$n2641
.sym 22095 frame[92]
.sym 22096 frame[91]
.sym 22097 frame[82]
.sym 22099 frame[84]
.sym 22166 $abc$706167$n2892_1
.sym 22167 $abc$706167$n2893_1
.sym 22168 $abc$706167$n3926
.sym 22169 $abc$706167$n1955
.sym 22172 spi.tx_buf[283]
.sym 22173 spi.tx_buf[795]
.sym 22174 $abc$706167$n2741
.sym 22175 $abc$706167$n1873
.sym 22178 RHD_init_inst.rhd_data[15]
.sym 22179 $false
.sym 22180 $false
.sym 22181 $false
.sym 22184 RHD_init_inst.rhd_data[3]
.sym 22185 $false
.sym 22186 $false
.sym 22187 $false
.sym 22190 RHD_init_inst.rhd_data[14]
.sym 22191 $false
.sym 22192 $false
.sym 22193 $false
.sym 22196 RHD_init_inst.rhd_data[10]
.sym 22197 $false
.sym 22198 $false
.sym 22199 $false
.sym 22202 RHD_init_inst.rhd_data[7]
.sym 22203 $false
.sym 22204 $false
.sym 22205 $false
.sym 22208 RHD_init_inst.rhd_data[13]
.sym 22209 $false
.sym 22210 $false
.sym 22211 $false
.sym 22212 $abc$706167$n1095
.sym 22213 CLK_16mhz$2$2
.sym 22214 $false
.sym 22215 $abc$706167$n2631
.sym 22216 $abc$706167$n2427
.sym 22217 $abc$706167$n2632
.sym 22219 $abc$706167$n2639
.sym 22220 $abc$706167$n2640
.sym 22221 $abc$706167$n2633
.sym 22222 frame[859]
.sym 22289 RHD_init_inst.cnt_ack_bit[3]
.sym 22290 $false
.sym 22291 $false
.sym 22292 $false
.sym 22295 $abc$706167$n2643_1
.sym 22296 $abc$706167$n2644_1
.sym 22297 $abc$706167$n1873
.sym 22298 $abc$706167$n1955
.sym 22307 spi.tx_buf[478]
.sym 22308 spi.tx_buf[350]
.sym 22309 $abc$706167$n2741
.sym 22310 $abc$706167$n3926
.sym 22313 RHD_init_inst.rhd_data[5]
.sym 22314 $false
.sym 22315 $false
.sym 22316 $false
.sym 22335 $abc$706167$n1233
.sym 22336 CLK_16mhz$2$2
.sym 22337 $false
.sym 22338 spi.tx_buf[844]
.sym 22339 spi.tx_buf[604]
.sym 22340 spi.tx_buf[95]
.sym 22341 spi.tx_buf[503]
.sym 22342 spi.tx_buf[87]
.sym 22343 spi.tx_buf[1054]
.sym 22344 spi.tx_buf[410]
.sym 22345 spi.tx_buf[102]
.sym 22412 frame[1006]
.sym 22413 $false
.sym 22414 $false
.sym 22415 $false
.sym 22424 frame[410]
.sym 22425 $false
.sym 22426 $false
.sym 22427 $false
.sym 22430 frame[95]
.sym 22431 $false
.sym 22432 $false
.sym 22433 $false
.sym 22442 frame[575]
.sym 22443 $false
.sym 22444 $false
.sym 22445 $false
.sym 22448 frame[87]
.sym 22449 $false
.sym 22450 $false
.sym 22451 $false
.sym 22458 frame_en$2
.sym 22459 CLK_16mhz$2$2
.sym 22460 $false
.sym 22461 $abc$706167$n1989
.sym 22462 spi.tx_buf[692]
.sym 22463 spi.tx_buf[922]
.sym 22464 spi.tx_buf[634]
.sym 22465 spi.tx_buf[995]
.sym 22466 spi.tx_buf[403]
.sym 22467 spi.tx_buf[979]
.sym 22468 spi.tx_buf[494]
.sym 22535 spi.tx_buf[411]
.sym 22536 spi.tx_buf[923]
.sym 22537 $abc$706167$n2741
.sym 22538 $abc$706167$n1873
.sym 22541 spi.tx_buf[945]
.sym 22542 spi.tx_buf[817]
.sym 22543 $abc$706167$n3926
.sym 22544 $abc$706167$n2741
.sym 22547 spi_frame[851]
.sym 22548 $false
.sym 22549 $false
.sym 22550 $false
.sym 22553 spi_frame[817]
.sym 22554 $false
.sym 22555 $false
.sym 22556 $false
.sym 22559 spi_frame[411]
.sym 22560 $false
.sym 22561 $false
.sym 22562 $false
.sym 22565 spi_frame[923]
.sym 22566 $false
.sym 22567 $false
.sym 22568 $false
.sym 22571 spi_frame[896]
.sym 22572 $false
.sym 22573 $false
.sym 22574 $false
.sym 22577 spi_frame[631]
.sym 22578 $false
.sym 22579 $false
.sym 22580 $false
.sym 22581 $abc$706167$n1337$2
.sym 22582 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 22583 $false
.sym 22584 spi_frame[255]
.sym 22585 spi_frame[979]
.sym 22586 spi_frame[995]
.sym 22587 spi_frame[922]
.sym 22588 spi_frame[692]
.sym 22589 spi_frame[503]
.sym 22590 spi_frame[194]
.sym 22664 frame[896]
.sym 22665 $false
.sym 22666 $false
.sym 22667 $false
.sym 22670 frame[923]
.sym 22671 $false
.sym 22672 $false
.sym 22673 $false
.sym 22676 frame[851]
.sym 22677 $false
.sym 22678 $false
.sym 22679 $false
.sym 22694 frame[639]
.sym 22695 $false
.sym 22696 $false
.sym 22697 $false
.sym 22700 frame[996]
.sym 22701 $false
.sym 22702 $false
.sym 22703 $false
.sym 22704 frame_en$2
.sym 22705 CLK_16mhz$2$2
.sym 22706 $false
.sym 22707 $abc$706167$n2634
.sym 22709 $abc$706167$n318
.sym 22710 $abc$706167$n310
.sym 22713 $abc$706167$n1765
.sym 22714 frame[692]
.sym 22781 RHD_init_inst.cnt_ack_bit[4]
.sym 22782 $false
.sym 22783 $false
.sym 22784 $false
.sym 22787 RHD_init_inst.rhd_data[14]
.sym 22788 $false
.sym 22789 $false
.sym 22790 $false
.sym 22793 RHD_init_inst.rhd_data[3]
.sym 22794 $false
.sym 22795 $false
.sym 22796 $false
.sym 22799 RHD_init_inst.rhd_data[4]
.sym 22800 $false
.sym 22801 $false
.sym 22802 $false
.sym 22805 RHD_init_inst.rhd_data[11]
.sym 22806 $false
.sym 22807 $false
.sym 22808 $false
.sym 22817 RHD_init_inst.rhd_data[0]
.sym 22818 $false
.sym 22819 $false
.sym 22820 $false
.sym 22827 $abc$706167$n1266
.sym 22828 CLK_16mhz$2$2
.sym 22829 $false
.sym 22830 $abc$706167$n2683_1
.sym 22831 $abc$706167$n2636
.sym 22832 spi.tx_buf[820]
.sym 22833 spi.tx_buf[959]
.sym 22834 spi.tx_buf[819]
.sym 22835 spi.tx_buf[213]
.sym 22836 spi.tx_buf[948]
.sym 22837 spi.tx_buf[147]
.sym 22904 spi.tx_buf[415]
.sym 22905 spi.tx_buf[927]
.sym 22906 $abc$706167$n2741
.sym 22907 $abc$706167$n1873
.sym 22910 spi.tx_buf[977]
.sym 22911 spi.tx_buf[849]
.sym 22912 $abc$706167$n3926
.sym 22913 $false
.sym 22916 spi_frame[415]
.sym 22917 $false
.sym 22918 $false
.sym 22919 $false
.sym 22922 spi_frame[1003]
.sym 22923 $false
.sym 22924 $false
.sym 22925 $false
.sym 22928 spi_frame[849]
.sym 22929 $false
.sym 22930 $false
.sym 22931 $false
.sym 22940 spi_frame[350]
.sym 22941 $false
.sym 22942 $false
.sym 22943 $false
.sym 22946 spi_frame[945]
.sym 22947 $false
.sym 22948 $false
.sym 22949 $false
.sym 22950 $abc$706167$n1337$2
.sym 22951 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 22952 $false
.sym 22953 $abc$706167$n2067
.sym 22954 $abc$706167$n3469_1
.sym 22956 $abc$706167$n3470_1
.sym 22958 frame[956]
.sym 22959 frame[945]
.sym 23027 RHD_init_inst.cnt_ack_bit[0]
.sym 23028 $false
.sym 23029 $false
.sym 23030 $false
.sym 23033 RHD_init_inst.rhd_data[11]
.sym 23034 $false
.sym 23035 $false
.sym 23036 $false
.sym 23039 RHD_init_inst.rhd_data[5]
.sym 23040 $false
.sym 23041 $false
.sym 23042 $false
.sym 23051 RHD_init_inst.rhd_data[10]
.sym 23052 $false
.sym 23053 $false
.sym 23054 $false
.sym 23069 RHD_init_inst.rhd_data[14]
.sym 23070 $false
.sym 23071 $false
.sym 23072 $false
.sym 23073 $abc$706167$n1251
.sym 23074 CLK_16mhz$2$2
.sym 23075 $false
.sym 23076 $abc$706167$n2638
.sym 23077 $abc$706167$n2727
.sym 23078 spi.tx_buf[828]
.sym 23079 spi.tx_buf[542]
.sym 23080 spi.tx_buf[956]
.sym 23081 spi.tx_buf[52]
.sym 23082 spi.tx_buf[926]
.sym 23083 spi.tx_buf[414]
.sym 23150 spi.tx_buf[832]
.sym 23151 spi.tx_buf[960]
.sym 23152 $abc$706167$n2741
.sym 23153 $abc$706167$n3926
.sym 23156 spi.tx_buf[448]
.sym 23157 spi.tx_buf[320]
.sym 23158 $abc$706167$n2741
.sym 23159 $abc$706167$n3582_1
.sym 23168 frame[926]
.sym 23169 $false
.sym 23170 $false
.sym 23171 $false
.sym 23174 frame[917]
.sym 23175 $false
.sym 23176 $false
.sym 23177 $false
.sym 23186 frame[828]
.sym 23187 $false
.sym 23188 $false
.sym 23189 $false
.sym 23192 frame[956]
.sym 23193 $false
.sym 23194 $false
.sym 23195 $false
.sym 23196 frame_en$2
.sym 23197 CLK_16mhz$2$2
.sym 23198 $false
.sym 23199 $abc$706167$n313
.sym 23200 $abc$706167$n316
.sym 23201 $abc$706167$n2135
.sym 23203 $abc$706167$n311
.sym 23204 $abc$706167$n1764_1
.sym 23206 frame[97]
.sym 23273 spi_frame[223]
.sym 23274 $false
.sym 23275 $false
.sym 23276 $false
.sym 23279 spi_frame[448]
.sym 23280 $false
.sym 23281 $false
.sym 23282 $false
.sym 23285 spi_frame[927]
.sym 23286 $false
.sym 23287 $false
.sym 23288 $false
.sym 23291 spi_frame[788]
.sym 23292 $false
.sym 23293 $false
.sym 23294 $false
.sym 23297 spi_frame[564]
.sym 23298 $false
.sym 23299 $false
.sym 23300 $false
.sym 23309 spi_frame[598]
.sym 23310 $false
.sym 23311 $false
.sym 23312 $false
.sym 23315 spi_frame[606]
.sym 23316 $false
.sym 23317 $false
.sym 23318 $false
.sym 23319 $abc$706167$n1337$2
.sym 23320 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 23321 $false
.sym 23322 $abc$706167$n2380
.sym 23323 $abc$706167$n3423_1
.sym 23324 spi.tx_buf[585]
.sym 23325 spi.tx_buf[586]
.sym 23326 spi.tx_buf[714]
.sym 23327 spi.tx_buf[836]
.sym 23328 spi.tx_buf[333]
.sym 23329 spi.tx_buf[713]
.sym 23358 $true
.sym 23395 $abc$706167$n58$2
.sym 23396 $false
.sym 23397 $abc$706167$n58
.sym 23398 $false
.sym 23399 $false
.sym 23401 $auto$alumacc.cc:474:replace_alu$531417.C[2]
.sym 23403 $true$2
.sym 23404 $abc$706167$n318
.sym 23407 $auto$alumacc.cc:474:replace_alu$531417.C[3]
.sym 23409 $true$2
.sym 23410 $abc$706167$n316
.sym 23413 $auto$alumacc.cc:474:replace_alu$531417.C[4]
.sym 23415 $false
.sym 23416 $abc$706167$n54
.sym 23419 $auto$alumacc.cc:474:replace_alu$531417.C[5]
.sym 23421 $true$2
.sym 23422 $abc$706167$n4136
.sym 23425 $auto$alumacc.cc:474:replace_alu$531417.C[6]
.sym 23427 $false
.sym 23428 $abc$706167$n313
.sym 23431 $auto$alumacc.cc:474:replace_alu$531417.C[7]
.sym 23433 $false
.sym 23434 $abc$706167$n311
.sym 23437 $abc$706167$n4075$2
.sym 23439 $false
.sym 23440 $abc$706167$n310
.sym 23445 spi_frame[585]
.sym 23446 spi_frame[586]
.sym 23447 spi_frame[560]
.sym 23448 spi_frame[573]
.sym 23449 spi_frame[835]
.sym 23450 spi_frame[712]
.sym 23451 spi_frame[568]
.sym 23452 spi_frame[414]
.sym 23522 $abc$706167$n4075$2
.sym 23525 frame[598]
.sym 23526 $false
.sym 23527 $false
.sym 23528 $false
.sym 23531 frame[836]
.sym 23532 $false
.sym 23533 $false
.sym 23534 $false
.sym 23537 frame[606]
.sym 23538 $false
.sym 23539 $false
.sym 23540 $false
.sym 23543 frame[604]
.sym 23544 $false
.sym 23545 $false
.sym 23546 $false
.sym 23549 frame[605]
.sym 23550 $false
.sym 23551 $false
.sym 23552 $false
.sym 23555 frame[844]
.sym 23556 $false
.sym 23557 $false
.sym 23558 $false
.sym 23561 frame[713]
.sym 23562 $false
.sym 23563 $false
.sym 23564 $false
.sym 23565 frame_en$2
.sym 23566 CLK_16mhz$2$2
.sym 23567 $false
.sym 23568 frame[560]
.sym 23569 frame[568]
.sym 23573 frame[563]
.sym 23575 frame[573]
.sym 23642 RHD_init_inst.rhd_data[1]
.sym 23643 $false
.sym 23644 $false
.sym 23645 $false
.sym 23654 RHD_init_inst.rhd_data[14]
.sym 23655 $false
.sym 23656 $false
.sym 23657 $false
.sym 23660 RHD_init_inst.rhd_data[12]
.sym 23661 $false
.sym 23662 $false
.sym 23663 $false
.sym 23666 RHD_init_inst.rhd_data[5]
.sym 23667 $false
.sym 23668 $false
.sym 23669 $false
.sym 23678 RHD_init_inst.rhd_data[13]
.sym 23679 $false
.sym 23680 $false
.sym 23681 $false
.sym 23684 RHD_init_inst.rhd_data[6]
.sym 23685 $false
.sym 23686 $false
.sym 23687 $false
.sym 23688 $abc$706167$n1191
.sym 23689 CLK_16mhz$2$2
.sym 23690 $false
.sym 23691 spi_frame[599]
.sym 23693 spi_frame[590]
.sym 23694 spi_frame[578]
.sym 23695 spi_frame[542]
.sym 23696 spi_frame[591]
.sym 23697 spi_frame[581]
.sym 23698 spi_frame[595]
.sym 23765 frame[927]
.sym 23766 $false
.sym 23767 $false
.sym 23768 $false
.sym 23771 frame[166]
.sym 23772 $false
.sym 23773 $false
.sym 23774 $false
.sym 23777 frame[788]
.sym 23778 $false
.sym 23779 $false
.sym 23780 $false
.sym 23789 frame[719]
.sym 23790 $false
.sym 23791 $false
.sym 23792 $false
.sym 23795 frame[156]
.sym 23796 $false
.sym 23797 $false
.sym 23798 $false
.sym 23801 frame[345]
.sym 23802 $false
.sym 23803 $false
.sym 23804 $false
.sym 23807 frame[339]
.sym 23808 $false
.sym 23809 $false
.sym 23810 $false
.sym 23811 frame_en$2
.sym 23812 CLK_16mhz$2$2
.sym 23813 $false
.sym 23814 frame[586]
.sym 23816 frame[585]
.sym 23817 frame[578]
.sym 23818 frame[591]
.sym 23820 frame[590]
.sym 23821 frame[581]
.sym 23894 RHD_init_inst.rhd_data[3]
.sym 23895 $false
.sym 23896 $false
.sym 23897 $false
.sym 23906 RHD_init_inst.rhd_data[6]
.sym 23907 $false
.sym 23908 $false
.sym 23909 $false
.sym 23912 RHD_init_inst.rhd_data[12]
.sym 23913 $false
.sym 23914 $false
.sym 23915 $false
.sym 23934 $abc$706167$n1107
.sym 23935 CLK_16mhz$2$2
.sym 23936 $false
.sym 23938 spi_frame[333]
.sym 23939 spi_frame[536]
.sym 23940 spi_frame[530]
.sym 23941 spi_frame[321]
.sym 23942 spi_frame[147]
.sym 23943 spi_frame[312]
.sym 24053 RHD_init_inst.rhd_data[15]
.sym 24054 $false
.sym 24055 $false
.sym 24056 $false
.sym 24057 $abc$706167$n1251
.sym 24058 CLK_16mhz$2$2
.sym 24059 $false
.sym 24061 frame[533]
.sym 24062 frame[537]
.sym 24063 frame[542]
.sym 24064 frame[536]
.sym 24065 frame[535]
.sym 24066 frame[530]
.sym 24134 frame[350]
.sym 24135 $false
.sym 24136 $false
.sym 24137 $false
.sym 24146 frame[422]
.sym 24147 $false
.sym 24148 $false
.sym 24149 $false
.sym 24180 frame_en$2
.sym 24181 CLK_16mhz$2$2
.sym 24182 $false
.sym 24186 frame[333]
.sym 24188 frame[321]
.sym 24190 frame[334]
.sym 24281 RHD_init_inst.rhd_data[14]
.sym 24282 $false
.sym 24283 $false
.sym 24284 $false
.sym 24303 $abc$706167$n1143
.sym 24304 CLK_16mhz$2$2
.sym 24305 $false
.sym 24312 spi.tx_buf[164]
.sym 24416 frame[164]
.sym 24417 $false
.sym 24418 $false
.sym 24419 $false
.sym 24426 frame_en$2
.sym 24427 CLK_16mhz$2$2
.sym 24428 $false
.sym 24477 LED$2
.sym 24530 frame[495]
.sym 24532 frame[489]
.sym 24616 RHD_init_inst.rhd_data[9]
.sym 24617 $false
.sym 24618 $false
.sym 24619 $false
.sym 24650 $abc$706167$n1146
.sym 24651 CLK_16mhz$2$2
.sym 24652 $false
.sym 24658 frame[729]
.sym 24659 frame[730]
.sym 24785 RHD_init_inst.rhd_data[11]
.sym 24786 $false
.sym 24787 $false
.sym 24788 $false
.sym 24803 RHD_init_inst.rhd_data[12]
.sym 24804 $false
.sym 24805 $false
.sym 24806 $false
.sym 24813 $abc$706167$n1254
.sym 24814 CLK_16mhz$2$2
.sym 24815 $false
.sym 24819 frame[892]
.sym 24820 frame[889]
.sym 24821 frame[886]
.sym 24823 frame[880]
.sym 24926 RHD_init_inst.rhd_data[10]
.sym 24927 $false
.sym 24928 $false
.sym 24929 $false
.sym 24936 $abc$706167$n1227
.sym 24937 CLK_16mhz$2$2
.sym 24938 $false
.sym 24939 spi_frame[161]
.sym 24941 spi_frame[62]
.sym 24943 spi_frame[880]
.sym 24944 spi_frame[562]
.sym 24946 spi_frame[730]
.sym 25013 RHD_init_inst.rhd_data[7]
.sym 25014 $false
.sym 25015 $false
.sym 25016 $false
.sym 25025 RHD_init_inst.rhd_data[14]
.sym 25026 $false
.sym 25027 $false
.sym 25028 $false
.sym 25031 RHD_init_inst.rhd_data[5]
.sym 25032 $false
.sym 25033 $false
.sym 25034 $false
.sym 25037 RHD_init_inst.rhd_data[8]
.sym 25038 $false
.sym 25039 $false
.sym 25040 $false
.sym 25055 RHD_init_inst.rhd_data[15]
.sym 25056 $false
.sym 25057 $false
.sym 25058 $false
.sym 25059 $abc$706167$n1167
.sym 25060 CLK_16mhz$2$2
.sym 25061 $false
.sym 25063 spi_frame[489]
.sym 25064 spi_frame[421]
.sym 25066 spi_frame[148]
.sym 25067 spi_frame[361]
.sym 25068 spi_frame[892]
.sym 25069 spi_frame[154]
.sym 25142 RHD_init_inst.rhd_data[4]
.sym 25143 $false
.sym 25144 $false
.sym 25145 $false
.sym 25166 RHD_init_inst.rhd_data[10]
.sym 25167 $false
.sym 25168 $false
.sym 25169 $false
.sym 25182 $abc$706167$n1107
.sym 25183 CLK_16mhz$2$2
.sym 25184 $false
.sym 25185 $abc$706167$n3430_1
.sym 25186 $abc$706167$n2583
.sym 25187 $abc$706167$n2057
.sym 25188 spi.tx_buf[470]
.sym 25189 spi.tx_buf[955]
.sym 25190 spi.tx_buf[154]
.sym 25191 spi.tx_buf[892]
.sym 25192 spi.tx_buf[342]
.sym 25265 frame[939]
.sym 25266 $false
.sym 25267 $false
.sym 25268 $false
.sym 25271 frame[472]
.sym 25272 $false
.sym 25273 $false
.sym 25274 $false
.sym 25277 frame[697]
.sym 25278 $false
.sym 25279 $false
.sym 25280 $false
.sym 25283 frame[571]
.sym 25284 $false
.sym 25285 $false
.sym 25286 $false
.sym 25301 frame[469]
.sym 25302 $false
.sym 25303 $false
.sym 25304 $false
.sym 25305 frame_en$2
.sym 25306 CLK_16mhz$2$2
.sym 25307 $false
.sym 25310 frame[128]
.sym 25314 frame[134]
.sym 25388 frame[594]
.sym 25389 $false
.sym 25390 $false
.sym 25391 $false
.sym 25412 frame[430]
.sym 25413 $false
.sym 25414 $false
.sym 25415 $false
.sym 25418 frame[600]
.sym 25419 $false
.sym 25420 $false
.sym 25421 $false
.sym 25424 frame[471]
.sym 25425 $false
.sym 25426 $false
.sym 25427 $false
.sym 25428 frame_en$2
.sym 25429 CLK_16mhz$2$2
.sym 25430 $false
.sym 25432 spi_frame[972]
.sym 25435 spi_frame[120]
.sym 25436 spi_frame[96]
.sym 25437 spi_frame[98]
.sym 25438 spi_frame[134]
.sym 25505 spi.tx_buf[949]
.sym 25506 spi.tx_buf[821]
.sym 25507 $abc$706167$n3926
.sym 25508 $abc$706167$n2741
.sym 25511 frame[172]
.sym 25512 $false
.sym 25513 $false
.sym 25514 $false
.sym 25523 frame[128]
.sym 25524 $false
.sym 25525 $false
.sym 25526 $false
.sym 25529 frame[664]
.sym 25530 $false
.sym 25531 $false
.sym 25532 $false
.sym 25535 frame[794]
.sym 25536 $false
.sym 25537 $false
.sym 25538 $false
.sym 25547 frame[669]
.sym 25548 $false
.sym 25549 $false
.sym 25550 $false
.sym 25551 frame_en$2
.sym 25552 CLK_16mhz$2$2
.sym 25553 $false
.sym 25555 spi.tx_buf[972]
.sym 25557 spi.tx_buf[98]
.sym 25558 spi.tx_buf[96]
.sym 25559 spi.tx_buf[603]
.sym 25560 spi.tx_buf[574]
.sym 25561 spi.tx_buf[134]
.sym 25628 spi.tx_buf[280]
.sym 25629 spi.tx_buf[792]
.sym 25630 $abc$706167$n2741
.sym 25631 $abc$706167$n1873
.sym 25634 spi_frame[885]
.sym 25635 $false
.sym 25636 $false
.sym 25637 $false
.sym 25640 spi_frame[879]
.sym 25641 $false
.sym 25642 $false
.sym 25643 $false
.sym 25652 spi_frame[821]
.sym 25653 $false
.sym 25654 $false
.sym 25655 $false
.sym 25658 spi_frame[280]
.sym 25659 $false
.sym 25660 $false
.sym 25661 $false
.sym 25664 spi_frame[571]
.sym 25665 $false
.sym 25666 $false
.sym 25667 $false
.sym 25674 $abc$706167$n1337$2
.sym 25675 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 25676 $false
.sym 25680 $abc$706167$n2530
.sym 25683 frame[114]
.sym 25684 frame[119]
.sym 25757 spi.tx_buf[696]
.sym 25758 spi.tx_buf[568]
.sym 25759 $abc$706167$n3926
.sym 25760 $abc$706167$n2741
.sym 25763 spi_frame[226]
.sym 25764 $false
.sym 25765 $false
.sym 25766 $false
.sym 25775 spi_frame[568]
.sym 25776 $false
.sym 25777 $false
.sym 25778 $false
.sym 25781 spi_frame[696]
.sym 25782 $false
.sym 25783 $false
.sym 25784 $false
.sym 25787 spi_frame[794]
.sym 25788 $false
.sym 25789 $false
.sym 25790 $false
.sym 25797 $abc$706167$n1337$2
.sym 25798 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 25799 $false
.sym 25800 frame[972]
.sym 25804 frame[973]
.sym 25805 frame[975]
.sym 25874 RHD_init_inst.rhd_data[13]
.sym 25875 $false
.sym 25876 $false
.sym 25877 $false
.sym 25892 RHD_init_inst.rhd_data[1]
.sym 25893 $false
.sym 25894 $false
.sym 25895 $false
.sym 25898 RHD_init_inst.rhd_data[8]
.sym 25899 $false
.sym 25900 $false
.sym 25901 $false
.sym 25910 RHD_init_inst.rhd_data[5]
.sym 25911 $false
.sym 25912 $false
.sym 25913 $false
.sym 25920 $abc$706167$n1203
.sym 25921 CLK_16mhz$2$2
.sym 25922 $false
.sym 25923 $abc$706167$n1485
.sym 25924 RHD_init_inst.cnt_ack_bit[5]
.sym 25925 RHD_init_inst.cnt_ack_bit[6]
.sym 25926 RHD_init_inst.cnt_ack_bit[4]
.sym 25927 RHD_init_inst.cnt_ack_bit[2]
.sym 25928 RHD_init_inst.cnt_ack_bit[7]
.sym 25929 RHD_init_inst.cnt_ack_bit[0]
.sym 25930 RHD_init_inst.cnt_ack_bit[3]
.sym 25959 $true
.sym 25996 RHD_init_inst.cnt_ack_bit[0]$2
.sym 25997 $false
.sym 25998 RHD_init_inst.cnt_ack_bit[0]
.sym 25999 $false
.sym 26000 $false
.sym 26002 $auto$alumacc.cc:474:replace_alu$531525.C[2]
.sym 26004 $false
.sym 26005 RHD_init_inst.cnt_ack_bit[1]
.sym 26008 $auto$alumacc.cc:474:replace_alu$531525.C[3]
.sym 26009 $false
.sym 26010 $false
.sym 26011 RHD_init_inst.cnt_ack_bit[2]
.sym 26012 $auto$alumacc.cc:474:replace_alu$531525.C[2]
.sym 26014 $auto$alumacc.cc:474:replace_alu$531525.C[4]
.sym 26015 $false
.sym 26016 $false
.sym 26017 RHD_init_inst.cnt_ack_bit[3]
.sym 26018 $auto$alumacc.cc:474:replace_alu$531525.C[3]
.sym 26020 $auto$alumacc.cc:474:replace_alu$531525.C[5]
.sym 26021 $false
.sym 26022 $false
.sym 26023 RHD_init_inst.cnt_ack_bit[4]
.sym 26024 $auto$alumacc.cc:474:replace_alu$531525.C[4]
.sym 26026 $auto$alumacc.cc:474:replace_alu$531525.C[6]
.sym 26027 $false
.sym 26028 $false
.sym 26029 RHD_init_inst.cnt_ack_bit[5]
.sym 26030 $auto$alumacc.cc:474:replace_alu$531525.C[5]
.sym 26032 $auto$alumacc.cc:474:replace_alu$531525.C[7]
.sym 26033 $false
.sym 26034 $false
.sym 26035 RHD_init_inst.cnt_ack_bit[6]
.sym 26036 $auto$alumacc.cc:474:replace_alu$531525.C[6]
.sym 26039 $false
.sym 26040 $false
.sym 26041 RHD_init_inst.cnt_ack_bit[7]
.sym 26042 $auto$alumacc.cc:474:replace_alu$531525.C[7]
.sym 26046 $abc$706167$n2077
.sym 26047 spi_frame[975]
.sym 26048 spi_frame[330]
.sym 26050 spi_frame[119]
.sym 26051 spi_frame[82]
.sym 26052 spi_frame[195]
.sym 26053 spi_frame[859]
.sym 26120 frame[478]
.sym 26121 $false
.sym 26122 $false
.sym 26123 $false
.sym 26126 frame[92]
.sym 26127 $false
.sym 26128 $false
.sym 26129 $false
.sym 26132 frame[91]
.sym 26133 $false
.sym 26134 $false
.sym 26135 $false
.sym 26138 frame[661]
.sym 26139 $false
.sym 26140 $false
.sym 26141 $false
.sym 26144 frame[657]
.sym 26145 $false
.sym 26146 $false
.sym 26147 $false
.sym 26150 frame[638]
.sym 26151 $false
.sym 26152 $false
.sym 26153 $false
.sym 26162 frame[149]
.sym 26163 $false
.sym 26164 $false
.sym 26165 $false
.sym 26166 frame_en$2
.sym 26167 CLK_16mhz$2$2
.sym 26168 $false
.sym 26169 $abc$706167$n2203
.sym 26170 spi.tx_buf[424]
.sym 26171 spi.tx_buf[754]
.sym 26172 spi.tx_buf[222]
.sym 26173 spi.tx_buf[1045]
.sym 26174 spi.tx_buf[661]
.sym 26175 spi.tx_buf[247]
.sym 26176 spi.tx_buf[975]
.sym 26243 spi.tx_buf[222]
.sym 26244 spi.tx_buf[94]
.sym 26245 $abc$706167$n2741
.sym 26246 $abc$706167$n3926
.sym 26261 RHD_init_inst.rhd_data[12]
.sym 26262 $false
.sym 26263 $false
.sym 26264 $false
.sym 26267 RHD_init_inst.rhd_data[11]
.sym 26268 $false
.sym 26269 $false
.sym 26270 $false
.sym 26273 RHD_init_inst.rhd_data[2]
.sym 26274 $false
.sym 26275 $false
.sym 26276 $false
.sym 26285 RHD_init_inst.rhd_data[4]
.sym 26286 $false
.sym 26287 $false
.sym 26288 $false
.sym 26289 $abc$706167$n1095
.sym 26290 CLK_16mhz$2$2
.sym 26291 $false
.sym 26292 $abc$706167$n3388_1
.sym 26293 $abc$706167$n1766
.sym 26294 $abc$706167$n1768
.sym 26296 $abc$706167$n1767_1
.sym 26298 frame[256]
.sym 26366 $abc$706167$n2639
.sym 26367 $abc$706167$n2642_1
.sym 26368 $abc$706167$n2632
.sym 26369 $abc$706167$n2636
.sym 26372 spi.tx_buf[410]
.sym 26373 spi.tx_buf[922]
.sym 26374 $abc$706167$n2741
.sym 26375 $abc$706167$n1873
.sym 26378 $abc$706167$n2633
.sym 26379 $abc$706167$n2634
.sym 26380 $abc$706167$n2635
.sym 26381 $abc$706167$n3926
.sym 26390 $abc$706167$n2640
.sym 26391 $abc$706167$n2641
.sym 26392 $abc$706167$n1873
.sym 26393 $false
.sym 26396 spi.tx_buf[734]
.sym 26397 spi.tx_buf[606]
.sym 26398 $abc$706167$n3926
.sym 26399 $abc$706167$n2741
.sym 26402 spi.tx_buf[30]
.sym 26403 spi.tx_buf[1054]
.sym 26404 $abc$706167$n2741
.sym 26405 $abc$706167$n2645
.sym 26408 RHD_init_inst.rhd_data[11]
.sym 26409 $false
.sym 26410 $false
.sym 26411 $false
.sym 26412 $abc$706167$n1239
.sym 26413 CLK_16mhz$2$2
.sym 26414 $false
.sym 26416 $abc$706167$n2130
.sym 26417 $abc$706167$n2202
.sym 26418 $abc$706167$n2137
.sym 26419 $abc$706167$n2088
.sym 26420 $abc$706167$n3389_1
.sym 26421 $abc$706167$n2621
.sym 26422 frame[596]
.sym 26489 spi_frame[844]
.sym 26490 $false
.sym 26491 $false
.sym 26492 $false
.sym 26495 spi_frame[604]
.sym 26496 $false
.sym 26497 $false
.sym 26498 $false
.sym 26501 spi_frame[95]
.sym 26502 $false
.sym 26503 $false
.sym 26504 $false
.sym 26507 spi_frame[503]
.sym 26508 $false
.sym 26509 $false
.sym 26510 $false
.sym 26513 spi_frame[87]
.sym 26514 $false
.sym 26515 $false
.sym 26516 $false
.sym 26519 $false
.sym 26520 $false
.sym 26521 $false
.sym 26522 $false
.sym 26525 spi_frame[410]
.sym 26526 $false
.sym 26527 $false
.sym 26528 $false
.sym 26531 spi_frame[102]
.sym 26532 $false
.sym 26533 $false
.sym 26534 $false
.sym 26535 $abc$706167$n1337$2
.sym 26536 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 26537 $false
.sym 26540 $abc$706167$n2373
.sym 26541 $abc$706167$n2623
.sym 26542 $abc$706167$n3353_1
.sym 26543 $abc$706167$n2031
.sym 26544 RHD_init_inst.cnt_ack_bit[1]
.sym 26612 spi.tx_buf[947]
.sym 26613 spi.tx_buf[819]
.sym 26614 $abc$706167$n3926
.sym 26615 $abc$706167$n2741
.sym 26618 spi_frame[692]
.sym 26619 $false
.sym 26620 $false
.sym 26621 $false
.sym 26624 spi_frame[922]
.sym 26625 $false
.sym 26626 $false
.sym 26627 $false
.sym 26630 spi_frame[634]
.sym 26631 $false
.sym 26632 $false
.sym 26633 $false
.sym 26636 spi_frame[995]
.sym 26637 $false
.sym 26638 $false
.sym 26639 $false
.sym 26642 spi_frame[403]
.sym 26643 $false
.sym 26644 $false
.sym 26645 $false
.sym 26648 spi_frame[979]
.sym 26649 $false
.sym 26650 $false
.sym 26651 $false
.sym 26654 spi_frame[494]
.sym 26655 $false
.sym 26656 $false
.sym 26657 $false
.sym 26658 $abc$706167$n1337$2
.sym 26659 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 26660 $false
.sym 26662 spi_frame[44]
.sym 26663 spi_frame[944]
.sym 26664 spi_frame[547]
.sym 26665 spi_frame[84]
.sym 26668 spi_frame[559]
.sym 26735 frame[255]
.sym 26736 $false
.sym 26737 $false
.sym 26738 $false
.sym 26741 frame[979]
.sym 26742 $false
.sym 26743 $false
.sym 26744 $false
.sym 26747 frame[995]
.sym 26748 $false
.sym 26749 $false
.sym 26750 $false
.sym 26753 frame[922]
.sym 26754 $false
.sym 26755 $false
.sym 26756 $false
.sym 26759 frame[692]
.sym 26760 $false
.sym 26761 $false
.sym 26762 $false
.sym 26765 frame[503]
.sym 26766 $false
.sym 26767 $false
.sym 26768 $false
.sym 26771 frame[194]
.sym 26772 $false
.sym 26773 $false
.sym 26774 $false
.sym 26781 frame_en$2
.sym 26782 CLK_16mhz$2$2
.sym 26783 $false
.sym 26785 $abc$706167$n2490
.sym 26786 frame[547]
.sym 26787 frame[552]
.sym 26789 frame[559]
.sym 26790 frame[546]
.sym 26858 spi.tx_buf[542]
.sym 26859 $abc$706167$n2741
.sym 26860 $abc$706167$n1873
.sym 26861 $false
.sym 26870 RHD_init_inst.cnt_ack_bit[1]
.sym 26871 $false
.sym 26872 $false
.sym 26873 $false
.sym 26876 RHD_init_inst.cnt_ack_bit[7]
.sym 26877 $false
.sym 26878 $false
.sym 26879 $false
.sym 26894 RHD_init_inst.cnt_ack_bit[1]
.sym 26895 RHD_init_inst.cnt_ack_bit[0]
.sym 26896 RHD_init_inst.cnt_ack_bit[2]
.sym 26897 $abc$706167$n1766
.sym 26900 RHD_init_inst.rhd_data[4]
.sym 26901 $false
.sym 26902 $false
.sym 26903 $false
.sym 26904 $abc$706167$n1208
.sym 26905 CLK_16mhz$2$2
.sym 26906 $false
.sym 26907 $abc$706167$n2141
.sym 26908 frame[368]
.sym 26910 frame[372]
.sym 26911 frame[382]
.sym 26912 frame[374]
.sym 26913 frame[383]
.sym 26981 spi.tx_buf[948]
.sym 26982 spi.tx_buf[820]
.sym 26983 $abc$706167$n3926
.sym 26984 $false
.sym 26987 $abc$706167$n2637
.sym 26988 $abc$706167$n2638
.sym 26989 $abc$706167$n3926
.sym 26990 $abc$706167$n1955
.sym 26993 spi_frame[820]
.sym 26994 $false
.sym 26995 $false
.sym 26996 $false
.sym 26999 spi_frame[959]
.sym 27000 $false
.sym 27001 $false
.sym 27002 $false
.sym 27005 spi_frame[819]
.sym 27006 $false
.sym 27007 $false
.sym 27008 $false
.sym 27011 spi_frame[213]
.sym 27012 $false
.sym 27013 $false
.sym 27014 $false
.sym 27017 spi_frame[948]
.sym 27018 $false
.sym 27019 $false
.sym 27020 $false
.sym 27023 spi_frame[147]
.sym 27024 $false
.sym 27025 $false
.sym 27026 $false
.sym 27027 $abc$706167$n1337$2
.sym 27028 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 27029 $false
.sym 27030 $abc$706167$n2065
.sym 27031 $abc$706167$n2383
.sym 27032 spi.tx_buf[608]
.sym 27033 spi.tx_buf[559]
.sym 27034 spi.tx_buf[952]
.sym 27035 spi.tx_buf[863]
.sym 27036 spi.tx_buf[838]
.sym 27037 spi.tx_buf[991]
.sym 27104 spi.tx_buf[215]
.sym 27105 spi.tx_buf[87]
.sym 27106 $abc$706167$n3926
.sym 27107 $false
.sym 27110 spi.tx_buf[564]
.sym 27111 spi.tx_buf[692]
.sym 27112 $abc$706167$n2741
.sym 27113 $abc$706167$n3926
.sym 27122 spi.tx_buf[52]
.sym 27123 spi.tx_buf[180]
.sym 27124 $abc$706167$n2741
.sym 27125 $abc$706167$n3469_1
.sym 27134 RHD_init_inst.rhd_data[12]
.sym 27135 $false
.sym 27136 $false
.sym 27137 $false
.sym 27140 RHD_init_inst.rhd_data[1]
.sym 27141 $false
.sym 27142 $false
.sym 27143 $false
.sym 27150 $abc$706167$n1257
.sym 27151 CLK_16mhz$2$2
.sym 27152 $false
.sym 27153 $abc$706167$n3387_1
.sym 27154 spi.tx_buf[215]
.sym 27155 spi.tx_buf[917]
.sym 27156 spi.tx_buf[960]
.sym 27157 spi.tx_buf[201]
.sym 27158 spi.tx_buf[97]
.sym 27159 spi.tx_buf[18]
.sym 27160 spi.tx_buf[533]
.sym 27227 spi.tx_buf[414]
.sym 27228 spi.tx_buf[926]
.sym 27229 $abc$706167$n2741
.sym 27230 $abc$706167$n1873
.sym 27233 spi.tx_buf[956]
.sym 27234 spi.tx_buf[828]
.sym 27235 $abc$706167$n3926
.sym 27236 $abc$706167$n2741
.sym 27239 spi_frame[828]
.sym 27240 $false
.sym 27241 $false
.sym 27242 $false
.sym 27245 spi_frame[542]
.sym 27246 $false
.sym 27247 $false
.sym 27248 $false
.sym 27251 spi_frame[956]
.sym 27252 $false
.sym 27253 $false
.sym 27254 $false
.sym 27257 spi_frame[52]
.sym 27258 $false
.sym 27259 $false
.sym 27260 $false
.sym 27263 spi_frame[926]
.sym 27264 $false
.sym 27265 $false
.sym 27266 $false
.sym 27269 spi_frame[414]
.sym 27270 $false
.sym 27271 $false
.sym 27272 $false
.sym 27273 $abc$706167$n1337$2
.sym 27274 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 27275 $false
.sym 27276 $abc$706167$n3576_1
.sym 27277 $abc$706167$n2136
.sym 27278 $abc$706167$n2131
.sym 27279 spi_frame[533]
.sym 27280 spi_frame[838]
.sym 27281 spi_frame[201]
.sym 27282 spi_frame[97]
.sym 27283 spi_frame[748]
.sym 27350 RHD_init_inst.cnt_ack_bit[5]
.sym 27351 $false
.sym 27352 $false
.sym 27353 $false
.sym 27356 RHD_init_inst.cnt_ack_bit[2]
.sym 27357 $false
.sym 27358 $false
.sym 27359 $false
.sym 27362 spi.tx_buf[939]
.sym 27363 spi.tx_buf[811]
.sym 27364 $abc$706167$n3926
.sym 27365 $abc$706167$n2741
.sym 27374 RHD_init_inst.cnt_ack_bit[6]
.sym 27375 $false
.sym 27376 $false
.sym 27377 $false
.sym 27380 $abc$706167$n4097
.sym 27381 $abc$706167$n1765
.sym 27382 $abc$706167$n4075
.sym 27383 $false
.sym 27392 RHD_init_inst.rhd_data[1]
.sym 27393 $false
.sym 27394 $false
.sym 27395 $false
.sym 27396 $abc$706167$n1098
.sym 27397 CLK_16mhz$2$2
.sym 27398 $false
.sym 27399 $abc$706167$n3575_1
.sym 27400 spi.tx_buf[811]
.sym 27401 spi.tx_buf[777]
.sym 27402 spi.tx_buf[573]
.sym 27403 spi.tx_buf[964]
.sym 27404 spi.tx_buf[299]
.sym 27405 spi.tx_buf[1049]
.sym 27473 spi.tx_buf[713]
.sym 27474 spi.tx_buf[585]
.sym 27475 $abc$706167$n3926
.sym 27476 $false
.sym 27479 spi.tx_buf[586]
.sym 27480 spi.tx_buf[714]
.sym 27481 $abc$706167$n2741
.sym 27482 $abc$706167$n3926
.sym 27485 spi_frame[585]
.sym 27486 $false
.sym 27487 $false
.sym 27488 $false
.sym 27491 spi_frame[586]
.sym 27492 $false
.sym 27493 $false
.sym 27494 $false
.sym 27497 spi_frame[714]
.sym 27498 $false
.sym 27499 $false
.sym 27500 $false
.sym 27503 spi_frame[836]
.sym 27504 $false
.sym 27505 $false
.sym 27506 $false
.sym 27509 spi_frame[333]
.sym 27510 $false
.sym 27511 $false
.sym 27512 $false
.sym 27515 spi_frame[713]
.sym 27516 $false
.sym 27517 $false
.sym 27518 $false
.sym 27519 $abc$706167$n1337$2
.sym 27520 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 27521 $false
.sym 27522 $abc$706167$n2066
.sym 27524 spi.tx_buf[316]
.sym 27525 spi.tx_buf[617]
.sym 27528 spi.tx_buf[712]
.sym 27529 spi.tx_buf[727]
.sym 27596 frame[585]
.sym 27597 $false
.sym 27598 $false
.sym 27599 $false
.sym 27602 frame[586]
.sym 27603 $false
.sym 27604 $false
.sym 27605 $false
.sym 27608 frame[560]
.sym 27609 $false
.sym 27610 $false
.sym 27611 $false
.sym 27614 frame[573]
.sym 27615 $false
.sym 27616 $false
.sym 27617 $false
.sym 27620 frame[835]
.sym 27621 $false
.sym 27622 $false
.sym 27623 $false
.sym 27626 frame[712]
.sym 27627 $false
.sym 27628 $false
.sym 27629 $false
.sym 27632 frame[568]
.sym 27633 $false
.sym 27634 $false
.sym 27635 $false
.sym 27638 frame[414]
.sym 27639 $false
.sym 27640 $false
.sym 27641 $false
.sym 27642 frame_en$2
.sym 27643 CLK_16mhz$2$2
.sym 27644 $false
.sym 27645 spi_frame[563]
.sym 27646 spi_frame[777]
.sym 27647 spi_frame[617]
.sym 27648 spi_frame[150]
.sym 27649 spi_frame[840]
.sym 27650 spi_frame[811]
.sym 27651 spi_frame[494]
.sym 27652 spi_frame[316]
.sym 27719 RHD_init_inst.rhd_data[0]
.sym 27720 $false
.sym 27721 $false
.sym 27722 $false
.sym 27725 RHD_init_inst.rhd_data[8]
.sym 27726 $false
.sym 27727 $false
.sym 27728 $false
.sym 27749 RHD_init_inst.rhd_data[3]
.sym 27750 $false
.sym 27751 $false
.sym 27752 $false
.sym 27761 RHD_init_inst.rhd_data[13]
.sym 27762 $false
.sym 27763 $false
.sym 27764 $false
.sym 27765 $abc$706167$n1185
.sym 27766 CLK_16mhz$2$2
.sym 27767 $false
.sym 27768 spi.tx_buf[591]
.sym 27769 spi.tx_buf[536]
.sym 27770 spi.tx_buf[581]
.sym 27772 spi.tx_buf[339]
.sym 27774 spi.tx_buf[595]
.sym 27775 spi.tx_buf[599]
.sym 27842 frame[599]
.sym 27843 $false
.sym 27844 $false
.sym 27845 $false
.sym 27854 frame[590]
.sym 27855 $false
.sym 27856 $false
.sym 27857 $false
.sym 27860 frame[578]
.sym 27861 $false
.sym 27862 $false
.sym 27863 $false
.sym 27866 frame[542]
.sym 27867 $false
.sym 27868 $false
.sym 27869 $false
.sym 27872 frame[591]
.sym 27873 $false
.sym 27874 $false
.sym 27875 $false
.sym 27878 frame[581]
.sym 27879 $false
.sym 27880 $false
.sym 27881 $false
.sym 27884 frame[595]
.sym 27885 $false
.sym 27886 $false
.sym 27887 $false
.sym 27888 frame_en$2
.sym 27889 CLK_16mhz$2$2
.sym 27890 $false
.sym 27891 frame[807]
.sym 27893 frame[805]
.sym 27896 frame[811]
.sym 27897 frame[804]
.sym 27965 RHD_init_inst.rhd_data[10]
.sym 27966 $false
.sym 27967 $false
.sym 27968 $false
.sym 27977 RHD_init_inst.rhd_data[9]
.sym 27978 $false
.sym 27979 $false
.sym 27980 $false
.sym 27983 RHD_init_inst.rhd_data[2]
.sym 27984 $false
.sym 27985 $false
.sym 27986 $false
.sym 27989 RHD_init_inst.rhd_data[15]
.sym 27990 $false
.sym 27991 $false
.sym 27992 $false
.sym 28001 RHD_init_inst.rhd_data[14]
.sym 28002 $false
.sym 28003 $false
.sym 28004 $false
.sym 28007 RHD_init_inst.rhd_data[5]
.sym 28008 $false
.sym 28009 $false
.sym 28010 $false
.sym 28011 $abc$706167$n1188
.sym 28012 CLK_16mhz$2$2
.sym 28013 $false
.sym 28016 frame[399]
.sym 28020 frame[397]
.sym 28021 frame[386]
.sym 28094 frame[333]
.sym 28095 $false
.sym 28096 $false
.sym 28097 $false
.sym 28100 frame[536]
.sym 28101 $false
.sym 28102 $false
.sym 28103 $false
.sym 28106 frame[530]
.sym 28107 $false
.sym 28108 $false
.sym 28109 $false
.sym 28112 frame[321]
.sym 28113 $false
.sym 28114 $false
.sym 28115 $false
.sym 28118 frame[147]
.sym 28119 $false
.sym 28120 $false
.sym 28121 $false
.sym 28124 frame[312]
.sym 28125 $false
.sym 28126 $false
.sym 28127 $false
.sym 28134 frame_en$2
.sym 28135 CLK_16mhz$2$2
.sym 28136 $false
.sym 28137 frame[312]
.sym 28139 frame[316]
.sym 28217 RHD_init_inst.rhd_data[5]
.sym 28218 $false
.sym 28219 $false
.sym 28220 $false
.sym 28223 RHD_init_inst.rhd_data[9]
.sym 28224 $false
.sym 28225 $false
.sym 28226 $false
.sym 28229 RHD_init_inst.rhd_data[14]
.sym 28230 $false
.sym 28231 $false
.sym 28232 $false
.sym 28235 RHD_init_inst.rhd_data[8]
.sym 28236 $false
.sym 28237 $false
.sym 28238 $false
.sym 28241 RHD_init_inst.rhd_data[7]
.sym 28242 $false
.sym 28243 $false
.sym 28244 $false
.sym 28247 RHD_init_inst.rhd_data[2]
.sym 28248 $false
.sym 28249 $false
.sym 28250 $false
.sym 28257 $abc$706167$n1179
.sym 28258 CLK_16mhz$2$2
.sym 28259 $false
.sym 28267 frame[203]
.sym 28352 RHD_init_inst.rhd_data[13]
.sym 28353 $false
.sym 28354 $false
.sym 28355 $false
.sym 28364 RHD_init_inst.rhd_data[1]
.sym 28365 $false
.sym 28366 $false
.sym 28367 $false
.sym 28376 RHD_init_inst.rhd_data[14]
.sym 28377 $false
.sym 28378 $false
.sym 28379 $false
.sym 28380 $abc$706167$n1140
.sym 28381 CLK_16mhz$2$2
.sym 28382 $false
.sym 28387 frame[777]
.sym 28493 spi_frame[164]
.sym 28494 $false
.sym 28495 $false
.sym 28496 $false
.sym 28503 $abc$706167$n1337$2
.sym 28504 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 28505 $false
.sym 28687 RHD_init_inst.rhd_data[15]
.sym 28688 $false
.sym 28689 $false
.sym 28690 $false
.sym 28699 RHD_init_inst.rhd_data[9]
.sym 28700 $false
.sym 28701 $false
.sym 28702 $false
.sym 28727 $abc$706167$n1170
.sym 28728 CLK_16mhz$2$2
.sym 28729 $false
.sym 28850 RHD_init_inst.rhd_data[9]
.sym 28851 $false
.sym 28852 $false
.sym 28853 $false
.sym 28856 RHD_init_inst.rhd_data[10]
.sym 28857 $false
.sym 28858 $false
.sym 28859 $false
.sym 28890 $abc$706167$n1215
.sym 28891 CLK_16mhz$2$2
.sym 28892 $false
.sym 28985 RHD_init_inst.rhd_data[12]
.sym 28986 $false
.sym 28987 $false
.sym 28988 $false
.sym 28991 RHD_init_inst.rhd_data[9]
.sym 28992 $false
.sym 28993 $false
.sym 28994 $false
.sym 28997 RHD_init_inst.rhd_data[6]
.sym 28998 $false
.sym 28999 $false
.sym 29000 $false
.sym 29009 RHD_init_inst.rhd_data[0]
.sym 29010 $false
.sym 29011 $false
.sym 29012 $false
.sym 29013 $abc$706167$n1245
.sym 29014 CLK_16mhz$2$2
.sym 29015 $false
.sym 29090 frame[161]
.sym 29091 $false
.sym 29092 $false
.sym 29093 $false
.sym 29102 frame[62]
.sym 29103 $false
.sym 29104 $false
.sym 29105 $false
.sym 29114 frame[880]
.sym 29115 $false
.sym 29116 $false
.sym 29117 $false
.sym 29120 frame[562]
.sym 29121 $false
.sym 29122 $false
.sym 29123 $false
.sym 29132 frame[730]
.sym 29133 $false
.sym 29134 $false
.sym 29135 $false
.sym 29136 frame_en$2
.sym 29137 CLK_16mhz$2$2
.sym 29138 $false
.sym 29219 frame[489]
.sym 29220 $false
.sym 29221 $false
.sym 29222 $false
.sym 29225 frame[421]
.sym 29226 $false
.sym 29227 $false
.sym 29228 $false
.sym 29237 frame[148]
.sym 29238 $false
.sym 29239 $false
.sym 29240 $false
.sym 29243 frame[361]
.sym 29244 $false
.sym 29245 $false
.sym 29246 $false
.sym 29249 frame[892]
.sym 29250 $false
.sym 29251 $false
.sym 29252 $false
.sym 29255 frame[154]
.sym 29256 $false
.sym 29257 $false
.sym 29258 $false
.sym 29259 frame_en$2
.sym 29260 CLK_16mhz$2$2
.sym 29261 $false
.sym 29336 spi.tx_buf[274]
.sym 29337 spi.tx_buf[786]
.sym 29338 $abc$706167$n1873
.sym 29339 $abc$706167$n2741
.sym 29342 spi.tx_buf[470]
.sym 29343 spi.tx_buf[342]
.sym 29344 $abc$706167$n3926
.sym 29345 $false
.sym 29348 spi.tx_buf[1015]
.sym 29349 spi.tx_buf[887]
.sym 29350 $abc$706167$n3926
.sym 29351 $abc$706167$n2741
.sym 29354 spi_frame[470]
.sym 29355 $false
.sym 29356 $false
.sym 29357 $false
.sym 29360 spi_frame[955]
.sym 29361 $false
.sym 29362 $false
.sym 29363 $false
.sym 29366 spi_frame[154]
.sym 29367 $false
.sym 29368 $false
.sym 29369 $false
.sym 29372 spi_frame[892]
.sym 29373 $false
.sym 29374 $false
.sym 29375 $false
.sym 29378 spi_frame[342]
.sym 29379 $false
.sym 29380 $false
.sym 29381 $false
.sym 29382 $abc$706167$n1337$2
.sym 29383 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 29384 $false
.sym 29471 RHD_init_inst.rhd_data[0]
.sym 29472 $false
.sym 29473 $false
.sym 29474 $false
.sym 29495 RHD_init_inst.rhd_data[6]
.sym 29496 $false
.sym 29497 $false
.sym 29498 $false
.sym 29505 $abc$706167$n1104
.sym 29506 CLK_16mhz$2$2
.sym 29507 $false
.sym 29588 frame[972]
.sym 29589 $false
.sym 29590 $false
.sym 29591 $false
.sym 29606 frame[120]
.sym 29607 $false
.sym 29608 $false
.sym 29609 $false
.sym 29612 frame[96]
.sym 29613 $false
.sym 29614 $false
.sym 29615 $false
.sym 29618 frame[98]
.sym 29619 $false
.sym 29620 $false
.sym 29621 $false
.sym 29624 frame[134]
.sym 29625 $false
.sym 29626 $false
.sym 29627 $false
.sym 29628 frame_en$2
.sym 29629 CLK_16mhz$2$2
.sym 29630 $false
.sym 29711 spi_frame[972]
.sym 29712 $false
.sym 29713 $false
.sym 29714 $false
.sym 29723 spi_frame[98]
.sym 29724 $false
.sym 29725 $false
.sym 29726 $false
.sym 29729 spi_frame[96]
.sym 29730 $false
.sym 29731 $false
.sym 29732 $false
.sym 29735 spi_frame[603]
.sym 29736 $false
.sym 29737 $false
.sym 29738 $false
.sym 29741 spi_frame[574]
.sym 29742 $false
.sym 29743 $false
.sym 29744 $false
.sym 29747 spi_frame[134]
.sym 29748 $false
.sym 29749 $false
.sym 29750 $false
.sym 29751 $abc$706167$n1337$2
.sym 29752 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 29753 $false
.sym 29846 spi.tx_buf[226]
.sym 29847 spi.tx_buf[98]
.sym 29848 $abc$706167$n3926
.sym 29849 $false
.sym 29864 RHD_init_inst.rhd_data[2]
.sym 29865 $false
.sym 29866 $false
.sym 29867 $false
.sym 29870 RHD_init_inst.rhd_data[7]
.sym 29871 $false
.sym 29872 $false
.sym 29873 $false
.sym 29874 $abc$706167$n1101
.sym 29875 CLK_16mhz$2$2
.sym 29876 $false
.sym 29951 RHD_init_inst.rhd_data[12]
.sym 29952 $false
.sym 29953 $false
.sym 29954 $false
.sym 29975 RHD_init_inst.rhd_data[13]
.sym 29976 $false
.sym 29977 $false
.sym 29978 $false
.sym 29981 RHD_init_inst.rhd_data[15]
.sym 29982 $false
.sym 29983 $false
.sym 29984 $false
.sym 29997 $abc$706167$n1260
.sym 29998 CLK_16mhz$2$2
.sym 29999 $false
.sym 30074 $false
.sym 30075 $false
.sym 30076 RHD_init_inst.cnt_ack_bit[0]
.sym 30077 $false
.sym 30080 $abc$706167$n1768
.sym 30081 $abc$706167$n1500
.sym 30082 $false
.sym 30083 $false
.sym 30086 $abc$706167$n1768
.sym 30087 $abc$706167$n1503
.sym 30088 $false
.sym 30089 $false
.sym 30092 $abc$706167$n1768
.sym 30093 $abc$706167$n1497
.sym 30094 $false
.sym 30095 $false
.sym 30098 $abc$706167$n1768
.sym 30099 $abc$706167$n1491
.sym 30100 $false
.sym 30101 $false
.sym 30104 $abc$706167$n1768
.sym 30105 $abc$706167$n1506
.sym 30106 $false
.sym 30107 $false
.sym 30110 $abc$706167$n1768
.sym 30111 $abc$706167$n1485
.sym 30112 $false
.sym 30113 $false
.sym 30116 $abc$706167$n1768
.sym 30117 $abc$706167$n1494
.sym 30118 $false
.sym 30119 $false
.sym 30120 $abc$706167$n4280
.sym 30121 CLK_16mhz$2$2
.sym 30122 $false
.sym 30197 spi.tx_buf[975]
.sym 30198 spi.tx_buf[847]
.sym 30199 $abc$706167$n3926
.sym 30200 $abc$706167$n2741
.sym 30203 frame[975]
.sym 30204 $false
.sym 30205 $false
.sym 30206 $false
.sym 30209 frame[330]
.sym 30210 $false
.sym 30211 $false
.sym 30212 $false
.sym 30221 frame[119]
.sym 30222 $false
.sym 30223 $false
.sym 30224 $false
.sym 30227 frame[82]
.sym 30228 $false
.sym 30229 $false
.sym 30230 $false
.sym 30233 frame[195]
.sym 30234 $false
.sym 30235 $false
.sym 30236 $false
.sym 30239 frame[859]
.sym 30240 $false
.sym 30241 $false
.sym 30242 $false
.sym 30243 frame_en$2
.sym 30244 CLK_16mhz$2$2
.sym 30245 $false
.sym 30320 spi.tx_buf[21]
.sym 30321 spi.tx_buf[1045]
.sym 30322 $abc$706167$n2645
.sym 30323 $false
.sym 30326 spi_frame[424]
.sym 30327 $false
.sym 30328 $false
.sym 30329 $false
.sym 30332 spi_frame[754]
.sym 30333 $false
.sym 30334 $false
.sym 30335 $false
.sym 30338 spi_frame[222]
.sym 30339 $false
.sym 30340 $false
.sym 30341 $false
.sym 30344 $false
.sym 30345 $false
.sym 30346 $false
.sym 30347 $false
.sym 30350 spi_frame[661]
.sym 30351 $false
.sym 30352 $false
.sym 30353 $false
.sym 30356 spi_frame[247]
.sym 30357 $false
.sym 30358 $false
.sym 30359 $false
.sym 30362 spi_frame[975]
.sym 30363 $false
.sym 30364 $false
.sym 30365 $false
.sym 30366 $abc$706167$n1337$2
.sym 30367 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 30368 $false
.sym 30443 spi.tx_buf[149]
.sym 30444 spi.tx_buf[661]
.sym 30445 $abc$706167$n1873
.sym 30446 $abc$706167$n3387_1
.sym 30449 RHD_init_inst.cnt_ack_bit[3]
.sym 30450 $abc$706167$n1767_1
.sym 30451 RHD_init_inst.cnt_ack_bit[4]
.sym 30452 $false
.sym 30455 RHD_init_inst.cnt_ack_bit[0]
.sym 30456 RHD_init_inst.cnt_ack_bit[1]
.sym 30457 $abc$706167$n1766
.sym 30458 RHD_init_inst.cnt_ack_bit[2]
.sym 30467 RHD_init_inst.cnt_ack_bit[5]
.sym 30468 RHD_init_inst.cnt_ack_bit[6]
.sym 30469 RHD_init_inst.cnt_ack_bit[7]
.sym 30470 $false
.sym 30479 RHD_init_inst.rhd_data[0]
.sym 30480 $false
.sym 30481 $false
.sym 30482 $false
.sym 30489 $abc$706167$n1128
.sym 30490 CLK_16mhz$2$2
.sym 30491 $false
.sym 30572 $abc$706167$n2137
.sym 30573 $abc$706167$n2131
.sym 30574 $abc$706167$n1955
.sym 30575 spi.tx_cnt[5]
.sym 30578 spi.tx_buf[533]
.sym 30579 $abc$706167$n2203
.sym 30580 $abc$706167$n1873
.sym 30581 $abc$706167$n2741
.sym 30584 $abc$706167$n2141
.sym 30585 $abc$706167$n2142
.sym 30586 $abc$706167$n1873
.sym 30587 $abc$706167$n2138
.sym 30590 spi.tx_buf[223]
.sym 30591 spi.tx_buf[95]
.sym 30592 $abc$706167$n2741
.sym 30593 $abc$706167$n3926
.sym 30596 $abc$706167$n2202
.sym 30597 $abc$706167$n2204
.sym 30598 $abc$706167$n3388_1
.sym 30599 $abc$706167$n3926
.sym 30602 $abc$706167$n2622
.sym 30603 $abc$706167$n2623
.sym 30604 $abc$706167$n1873
.sym 30605 $false
.sym 30608 RHD_init_inst.rhd_data[4]
.sym 30609 $false
.sym 30610 $false
.sym 30611 $false
.sym 30612 $abc$706167$n1191
.sym 30613 CLK_16mhz$2$2
.sym 30614 $false
.sym 30701 spi.tx_buf[265]
.sym 30702 spi.tx_buf[777]
.sym 30703 $abc$706167$n2741
.sym 30704 $abc$706167$n1873
.sym 30707 spi.tx_buf[494]
.sym 30708 spi.tx_buf[366]
.sym 30709 $abc$706167$n2741
.sym 30710 $abc$706167$n3926
.sym 30713 spi.tx_buf[851]
.sym 30714 spi.tx_buf[979]
.sym 30715 $abc$706167$n1873
.sym 30716 $abc$706167$n3926
.sym 30719 spi.tx_buf[23]
.sym 30720 spi.tx_buf[1047]
.sym 30721 $abc$706167$n2741
.sym 30722 $abc$706167$n2645
.sym 30725 RHD_init_inst.cnt_ack_bit[2]
.sym 30726 $abc$706167$n1766
.sym 30727 RHD_init_inst.cnt_ack_bit[0]
.sym 30728 RHD_init_inst.cnt_ack_bit[1]
.sym 30735 $abc$706167$n4280
.sym 30736 CLK_16mhz$2$2
.sym 30737 $false
.sym 30818 frame[44]
.sym 30819 $false
.sym 30820 $false
.sym 30821 $false
.sym 30824 frame[944]
.sym 30825 $false
.sym 30826 $false
.sym 30827 $false
.sym 30830 frame[547]
.sym 30831 $false
.sym 30832 $false
.sym 30833 $false
.sym 30836 frame[84]
.sym 30837 $false
.sym 30838 $false
.sym 30839 $false
.sym 30854 frame[559]
.sym 30855 $false
.sym 30856 $false
.sym 30857 $false
.sym 30858 frame_en$2
.sym 30859 CLK_16mhz$2$2
.sym 30860 $false
.sym 30941 spi.tx_buf[18]
.sym 30942 spi.tx_buf[1042]
.sym 30943 $abc$706167$n2741
.sym 30944 $abc$706167$n2645
.sym 30947 RHD_init_inst.rhd_data[3]
.sym 30948 $false
.sym 30949 $false
.sym 30950 $false
.sym 30953 RHD_init_inst.rhd_data[8]
.sym 30954 $false
.sym 30955 $false
.sym 30956 $false
.sym 30965 RHD_init_inst.rhd_data[15]
.sym 30966 $false
.sym 30967 $false
.sym 30968 $false
.sym 30971 RHD_init_inst.rhd_data[2]
.sym 30972 $false
.sym 30973 $false
.sym 30974 $false
.sym 30981 $abc$706167$n1182
.sym 30982 CLK_16mhz$2$2
.sym 30983 $false
.sym 31058 spi.tx_buf[1003]
.sym 31059 spi.tx_buf[875]
.sym 31060 $abc$706167$n3926
.sym 31061 $abc$706167$n2741
.sym 31064 RHD_init_inst.rhd_data[0]
.sym 31065 $false
.sym 31066 $false
.sym 31067 $false
.sym 31076 RHD_init_inst.rhd_data[4]
.sym 31077 $false
.sym 31078 $false
.sym 31079 $false
.sym 31082 RHD_init_inst.rhd_data[14]
.sym 31083 $false
.sym 31084 $false
.sym 31085 $false
.sym 31088 RHD_init_inst.rhd_data[6]
.sym 31089 $false
.sym 31090 $false
.sym 31091 $false
.sym 31094 RHD_init_inst.rhd_data[15]
.sym 31095 $false
.sym 31096 $false
.sym 31097 $false
.sym 31104 $abc$706167$n1149
.sym 31105 CLK_16mhz$2$2
.sym 31106 $false
.sym 31181 $abc$706167$n2067
.sym 31182 $abc$706167$n2066
.sym 31183 $abc$706167$n1873
.sym 31184 $abc$706167$n2741
.sym 31187 spi.tx_buf[969]
.sym 31188 spi.tx_buf[841]
.sym 31189 $abc$706167$n3926
.sym 31190 $abc$706167$n2741
.sym 31193 spi_frame[608]
.sym 31194 $false
.sym 31195 $false
.sym 31196 $false
.sym 31199 spi_frame[559]
.sym 31200 $false
.sym 31201 $false
.sym 31202 $false
.sym 31205 spi_frame[952]
.sym 31206 $false
.sym 31207 $false
.sym 31208 $false
.sym 31211 spi_frame[863]
.sym 31212 $false
.sym 31213 $false
.sym 31214 $false
.sym 31217 spi_frame[838]
.sym 31218 $false
.sym 31219 $false
.sym 31220 $false
.sym 31223 spi_frame[991]
.sym 31224 $false
.sym 31225 $false
.sym 31226 $false
.sym 31227 $abc$706167$n1337$2
.sym 31228 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 31229 $false
.sym 31304 spi.tx_buf[405]
.sym 31305 spi.tx_buf[917]
.sym 31306 $abc$706167$n1873
.sym 31307 $abc$706167$n2741
.sym 31310 spi_frame[215]
.sym 31311 $false
.sym 31312 $false
.sym 31313 $false
.sym 31316 spi_frame[917]
.sym 31317 $false
.sym 31318 $false
.sym 31319 $false
.sym 31322 spi_frame[960]
.sym 31323 $false
.sym 31324 $false
.sym 31325 $false
.sym 31328 spi_frame[201]
.sym 31329 $false
.sym 31330 $false
.sym 31331 $false
.sym 31334 spi_frame[97]
.sym 31335 $false
.sym 31336 $false
.sym 31337 $false
.sym 31340 spi_frame[18]
.sym 31341 $false
.sym 31342 $false
.sym 31343 $false
.sym 31346 spi_frame[533]
.sym 31347 $false
.sym 31348 $false
.sym 31349 $false
.sym 31350 $abc$706167$n1337$2
.sym 31351 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 31352 $false
.sym 31427 spi.tx_buf[324]
.sym 31428 spi.tx_buf[452]
.sym 31429 $abc$706167$n2741
.sym 31430 $abc$706167$n3575_1
.sym 31433 spi.tx_buf[427]
.sym 31434 spi.tx_buf[299]
.sym 31435 $abc$706167$n2741
.sym 31436 $abc$706167$n3926
.sym 31439 $abc$706167$n2135
.sym 31440 $abc$706167$n2136
.sym 31441 $abc$706167$n1873
.sym 31442 $abc$706167$n2132
.sym 31445 frame[533]
.sym 31446 $false
.sym 31447 $false
.sym 31448 $false
.sym 31451 frame[838]
.sym 31452 $false
.sym 31453 $false
.sym 31454 $false
.sym 31457 frame[201]
.sym 31458 $false
.sym 31459 $false
.sym 31460 $false
.sym 31463 frame[97]
.sym 31464 $false
.sym 31465 $false
.sym 31466 $false
.sym 31469 frame[748]
.sym 31470 $false
.sym 31471 $false
.sym 31472 $false
.sym 31473 frame_en$2
.sym 31474 CLK_16mhz$2$2
.sym 31475 $false
.sym 31550 spi.tx_buf[836]
.sym 31551 spi.tx_buf[964]
.sym 31552 $abc$706167$n2741
.sym 31553 $abc$706167$n3926
.sym 31556 spi_frame[811]
.sym 31557 $false
.sym 31558 $false
.sym 31559 $false
.sym 31562 spi_frame[777]
.sym 31563 $false
.sym 31564 $false
.sym 31565 $false
.sym 31568 spi_frame[573]
.sym 31569 $false
.sym 31570 $false
.sym 31571 $false
.sym 31574 spi_frame[964]
.sym 31575 $false
.sym 31576 $false
.sym 31577 $false
.sym 31580 spi_frame[299]
.sym 31581 $false
.sym 31582 $false
.sym 31583 $false
.sym 31586 $true$2
.sym 31587 $false
.sym 31588 $false
.sym 31589 $false
.sym 31596 $abc$706167$n1337$2
.sym 31597 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 31598 $false
.sym 31673 spi.tx_buf[727]
.sym 31674 spi.tx_buf[599]
.sym 31675 $abc$706167$n3926
.sym 31676 $false
.sym 31685 spi_frame[316]
.sym 31686 $false
.sym 31687 $false
.sym 31688 $false
.sym 31691 spi_frame[617]
.sym 31692 $false
.sym 31693 $false
.sym 31694 $false
.sym 31709 spi_frame[712]
.sym 31710 $false
.sym 31711 $false
.sym 31712 $false
.sym 31715 spi_frame[727]
.sym 31716 $false
.sym 31717 $false
.sym 31718 $false
.sym 31719 $abc$706167$n1337$2
.sym 31720 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 31721 $false
.sym 31796 frame[563]
.sym 31797 $false
.sym 31798 $false
.sym 31799 $false
.sym 31802 frame[777]
.sym 31803 $false
.sym 31804 $false
.sym 31805 $false
.sym 31808 frame[617]
.sym 31809 $false
.sym 31810 $false
.sym 31811 $false
.sym 31814 frame[150]
.sym 31815 $false
.sym 31816 $false
.sym 31817 $false
.sym 31820 frame[840]
.sym 31821 $false
.sym 31822 $false
.sym 31823 $false
.sym 31826 frame[811]
.sym 31827 $false
.sym 31828 $false
.sym 31829 $false
.sym 31832 frame[494]
.sym 31833 $false
.sym 31834 $false
.sym 31835 $false
.sym 31838 frame[316]
.sym 31839 $false
.sym 31840 $false
.sym 31841 $false
.sym 31842 frame_en$2
.sym 31843 CLK_16mhz$2$2
.sym 31844 $false
.sym 31919 spi_frame[591]
.sym 31920 $false
.sym 31921 $false
.sym 31922 $false
.sym 31925 spi_frame[536]
.sym 31926 $false
.sym 31927 $false
.sym 31928 $false
.sym 31931 spi_frame[581]
.sym 31932 $false
.sym 31933 $false
.sym 31934 $false
.sym 31943 spi_frame[339]
.sym 31944 $false
.sym 31945 $false
.sym 31946 $false
.sym 31955 spi_frame[595]
.sym 31956 $false
.sym 31957 $false
.sym 31958 $false
.sym 31961 spi_frame[599]
.sym 31962 $false
.sym 31963 $false
.sym 31964 $false
.sym 31965 $abc$706167$n1337$2
.sym 31966 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 31967 $false
.sym 32042 RHD_init_inst.rhd_data[7]
.sym 32043 $false
.sym 32044 $false
.sym 32045 $false
.sym 32054 RHD_init_inst.rhd_data[5]
.sym 32055 $false
.sym 32056 $false
.sym 32057 $false
.sym 32072 RHD_init_inst.rhd_data[11]
.sym 32073 $false
.sym 32074 $false
.sym 32075 $false
.sym 32078 RHD_init_inst.rhd_data[4]
.sym 32079 $false
.sym 32080 $false
.sym 32081 $false
.sym 32088 $abc$706167$n1230
.sym 32089 CLK_16mhz$2$2
.sym 32090 $false
.sym 32177 RHD_init_inst.rhd_data[15]
.sym 32178 $false
.sym 32179 $false
.sym 32180 $false
.sym 32201 RHD_init_inst.rhd_data[13]
.sym 32202 $false
.sym 32203 $false
.sym 32204 $false
.sym 32207 RHD_init_inst.rhd_data[2]
.sym 32208 $false
.sym 32209 $false
.sym 32210 $false
.sym 32211 $abc$706167$n1152
.sym 32212 CLK_16mhz$2$2
.sym 32213 $false
.sym 32288 RHD_init_inst.rhd_data[8]
.sym 32289 $false
.sym 32290 $false
.sym 32291 $false
.sym 32300 RHD_init_inst.rhd_data[12]
.sym 32301 $false
.sym 32302 $false
.sym 32303 $false
.sym 32334 $abc$706167$n1137
.sym 32335 CLK_16mhz$2$2
.sym 32336 $false
.sym 32453 RHD_init_inst.rhd_data[11]
.sym 32454 $false
.sym 32455 $false
.sym 32456 $false
.sym 32457 $abc$706167$n1116
.sym 32458 CLK_16mhz$2$2
.sym 32459 $false
.sym 32558 RHD_init_inst.rhd_data[9]
.sym 32559 $false
.sym 32560 $false
.sym 32561 $false
.sym 32580 $abc$706167$n1224
.sym 32581 CLK_16mhz$2$2
.sym 32582 $false
.sym 32759 frame[266]
.sym 32898 spi_frame[1007]
.sym 32899 spi_frame[185]
.sym 32901 spi_frame[940]
.sym 32902 spi_frame[889]
.sym 32903 spi_frame[886]
.sym 32904 spi_frame[266]
.sym 32999 frame[938]
.sym 33001 frame[932]
.sym 33003 frame[935]
.sym 33004 frame[931]
.sym 33101 $abc$706167$n2389
.sym 33103 spi.tx_buf[489]
.sym 33104 spi.tx_buf[1007]
.sym 33105 spi.tx_buf[880]
.sym 33106 spi.tx_buf[562]
.sym 33107 spi.tx_buf[361]
.sym 33108 spi.tx_buf[161]
.sym 33203 $abc$706167$n2426
.sym 33205 frame[98]
.sym 33206 frame[111]
.sym 33209 frame[96]
.sym 33305 frame[306]
.sym 33306 frame[307]
.sym 33307 frame[309]
.sym 33309 frame[310]
.sym 33310 frame[311]
.sym 33311 frame[315]
.sym 33407 spi.tx_buf[120]
.sym 33408 spi.tx_buf[883]
.sym 33409 spi.tx_buf[658]
.sym 33410 spi.tx_buf[873]
.sym 33411 spi.tx_buf[664]
.sym 33412 spi.tx_buf[421]
.sym 33413 spi.tx_buf[669]
.sym 33414 spi.tx_buf[266]
.sym 33509 $abc$706167$n2434
.sym 33510 $abc$706167$n2102
.sym 33511 spi.tx_buf[602]
.sym 33512 spi.tx_buf[734]
.sym 33513 spi.tx_buf[1050]
.sym 33514 spi.tx_buf[730]
.sym 33515 spi.tx_buf[354]
.sym 33516 spi.tx_buf[419]
.sym 33611 $abc$706167$n3579_1
.sym 33612 frame[120]
.sym 33613 frame[115]
.sym 33614 frame[126]
.sym 33615 frame[122]
.sym 33618 frame[127]
.sym 33713 $abc$706167$n3412_1
.sym 33714 $abc$706167$n2337
.sym 33715 $abc$706167$n2424
.sym 33716 $abc$706167$n2425
.sym 33717 $abc$706167$n3411_1
.sym 33718 $abc$706167$n3558_1
.sym 33719 $abc$706167$n3557_1
.sym 33720 frame[602]
.sym 33815 $abc$706167$n3551_1
.sym 33816 spi_frame[914]
.sym 33817 spi_frame[127]
.sym 33818 spi_frame[778]
.sym 33819 spi_frame[754]
.sym 33820 spi_frame[602]
.sym 33821 spi_frame[374]
.sym 33822 spi_frame[126]
.sym 33917 $abc$706167$n2060
.sym 33918 spi.tx_buf[778]
.sym 33919 spi.tx_buf[119]
.sym 33920 spi.tx_buf[92]
.sym 33921 spi.tx_buf[615]
.sym 33922 spi.tx_buf[82]
.sym 33923 spi.tx_buf[638]
.sym 33924 spi.tx_buf[208]
.sym 34020 $abc$706167$n3559_1
.sym 34021 $abc$706167$n2165
.sym 34022 $abc$706167$n2508
.sym 34024 frame[778]
.sym 34025 frame[770]
.sym 34121 $abc$706167$n2861_1
.sym 34122 $abc$706167$n2125
.sym 34123 $abc$706167$n2581
.sym 34125 $abc$706167$n3431_1
.sym 34127 spi.tx_buf[127]
.sym 34128 spi.tx_buf[592]
.sym 34223 $abc$706167$n2138
.sym 34224 $abc$706167$n2140
.sym 34225 $abc$706167$n2204
.sym 34226 frame[914]
.sym 34227 frame[925]
.sym 34325 $abc$706167$n1979
.sym 34326 $abc$706167$n3354_1
.sym 34327 spi.tx_buf[355]
.sym 34328 spi.tx_buf[1047]
.sym 34329 spi.tx_buf[723]
.sym 34330 spi.tx_buf[867]
.sym 34331 spi.tx_buf[264]
.sym 34427 $abc$706167$n2740_1
.sym 34428 $abc$706167$n2030
.sym 34429 spi.tx_buf[345]
.sym 34430 spi.tx_buf[535]
.sym 34431 spi.tx_buf[639]
.sym 34432 spi.tx_buf[172]
.sym 34433 spi.tx_buf[44]
.sym 34434 spi.tx_buf[255]
.sym 34530 spi.tx_buf[1042]
.sym 34531 spi.tx_buf[107]
.sym 34532 spi.tx_buf[162]
.sym 34533 spi.tx_buf[626]
.sym 34535 spi.tx_buf[699]
.sym 34536 spi.tx_buf[804]
.sym 34634 frame[903]
.sym 34635 frame[909]
.sym 34636 frame[896]
.sym 34733 $abc$706167$n2378
.sym 34734 $abc$706167$n2379
.sym 34735 $abc$706167$n2384
.sym 34736 $abc$706167$n2091
.sym 34737 frame[706]
.sym 34738 frame[709]
.sym 34739 frame[708]
.sym 34740 frame[711]
.sym 34835 spi_frame[903]
.sym 34836 spi_frame[626]
.sym 34837 spi_frame[709]
.sym 34838 spi_frame[593]
.sym 34839 spi_frame[597]
.sym 34840 spi_frame[805]
.sym 34841 spi_frame[882]
.sym 34842 spi_frame[18]
.sym 34937 $abc$706167$n2385
.sym 34938 spi_frame[448]
.sym 34939 spi_frame[535]
.sym 34940 spi_frame[701]
.sym 34941 spi_frame[964]
.sym 34943 spi_frame[215]
.sym 34944 spi_frame[699]
.sym 35040 frame[699]
.sym 35041 frame[703]
.sym 35045 frame[701]
.sym 35046 frame[694]
.sym 35141 spi_frame[610]
.sym 35142 spi_frame[804]
.sym 35143 spi_frame[694]
.sym 35145 spi_frame[615]
.sym 35146 spi_frame[727]
.sym 35147 spi_frame[935]
.sym 35243 frame[617]
.sym 35246 frame[610]
.sym 35250 frame[615]
.sym 35345 $abc$706167$n2073
.sym 35346 spi.tx_buf[578]
.sym 35347 spi.tx_buf[530]
.sym 35348 spi.tx_buf[156]
.sym 35349 spi.tx_buf[321]
.sym 35350 spi.tx_buf[719]
.sym 35351 spi.tx_buf[720]
.sym 35447 frame[890]
.sym 35448 frame[891]
.sym 35450 frame[882]
.sym 35451 frame[893]
.sym 35553 frame[271]
.sym 35554 frame[263]
.sym 35655 frame[727]
.sym 35658 frame[720]
.sym 35758 frame[423]
.sym 35760 frame[417]
.sym 36215 frame[642]
.sym 36219 frame[650]
.sym 36325 RHD_init_inst.rhd_data[10]
.sym 36326 $false
.sym 36327 $false
.sym 36328 $false
.sym 36371 $abc$706167$n1128
.sym 36372 CLK_16mhz$2$2
.sym 36373 $false
.sym 36374 $abc$706167$n2417
.sym 36376 spi.tx_buf[185]
.sym 36377 spi.tx_buf[889]
.sym 36378 spi.tx_buf[786]
.sym 36379 spi.tx_buf[57]
.sym 36380 spi.tx_buf[886]
.sym 36381 spi.tx_buf[461]
.sym 36454 frame[1007]
.sym 36455 $false
.sym 36456 $false
.sym 36457 $false
.sym 36460 frame[185]
.sym 36461 $false
.sym 36462 $false
.sym 36463 $false
.sym 36472 frame[940]
.sym 36473 $false
.sym 36474 $false
.sym 36475 $false
.sym 36478 frame[889]
.sym 36479 $false
.sym 36480 $false
.sym 36481 $false
.sym 36484 frame[886]
.sym 36485 $false
.sym 36486 $false
.sym 36487 $false
.sym 36490 frame[266]
.sym 36491 $false
.sym 36492 $false
.sym 36493 $false
.sym 36494 frame_en$2
.sym 36495 CLK_16mhz$2$2
.sym 36496 $false
.sym 36497 frame[185]
.sym 36498 frame[190]
.sym 36571 RHD_init_inst.rhd_data[10]
.sym 36572 $false
.sym 36573 $false
.sym 36574 $false
.sym 36583 RHD_init_inst.rhd_data[4]
.sym 36584 $false
.sym 36585 $false
.sym 36586 $false
.sym 36595 RHD_init_inst.rhd_data[7]
.sym 36596 $false
.sym 36597 $false
.sym 36598 $false
.sym 36601 RHD_init_inst.rhd_data[3]
.sym 36602 $false
.sym 36603 $false
.sym 36604 $false
.sym 36617 $abc$706167$n1254
.sym 36618 CLK_16mhz$2$2
.sym 36619 $false
.sym 36620 spi_frame[309]
.sym 36622 spi_frame[495]
.sym 36624 spi_frame[190]
.sym 36627 spi_frame[479]
.sym 36694 spi.tx_buf[489]
.sym 36695 spi.tx_buf[361]
.sym 36696 $abc$706167$n2741
.sym 36697 $abc$706167$n3926
.sym 36706 spi_frame[489]
.sym 36707 $false
.sym 36708 $false
.sym 36709 $false
.sym 36712 spi_frame[1007]
.sym 36713 $false
.sym 36714 $false
.sym 36715 $false
.sym 36718 spi_frame[880]
.sym 36719 $false
.sym 36720 $false
.sym 36721 $false
.sym 36724 spi_frame[562]
.sym 36725 $false
.sym 36726 $false
.sym 36727 $false
.sym 36730 spi_frame[361]
.sym 36731 $false
.sym 36732 $false
.sym 36733 $false
.sym 36736 spi_frame[161]
.sym 36737 $false
.sym 36738 $false
.sym 36739 $false
.sym 36740 $abc$706167$n1337$2
.sym 36741 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 36742 $false
.sym 36743 $abc$706167$n2090
.sym 36745 $abc$706167$n2608
.sym 36746 spi.tx_buf[190]
.sym 36748 spi.tx_buf[62]
.sym 36749 spi.tx_buf[479]
.sym 36750 spi.tx_buf[472]
.sym 36817 spi.tx_buf[154]
.sym 36818 spi.tx_buf[666]
.sym 36819 $abc$706167$n1873
.sym 36820 $abc$706167$n2741
.sym 36829 RHD_init_inst.rhd_data[2]
.sym 36830 $false
.sym 36831 $false
.sym 36832 $false
.sym 36835 RHD_init_inst.rhd_data[15]
.sym 36836 $false
.sym 36837 $false
.sym 36838 $false
.sym 36853 RHD_init_inst.rhd_data[0]
.sym 36854 $false
.sym 36855 $false
.sym 36856 $false
.sym 36863 $abc$706167$n1098
.sym 36864 CLK_16mhz$2$2
.sym 36865 $false
.sym 36866 $abc$706167$n3451_1
.sym 36867 $abc$706167$n2820_1
.sym 36868 spi.tx_buf[469]
.sym 36870 spi.tx_buf[759]
.sym 36871 spi.tx_buf[998]
.sym 36873 spi.tx_buf[495]
.sym 36940 RHD_init_inst.rhd_data[2]
.sym 36941 $false
.sym 36942 $false
.sym 36943 $false
.sym 36946 RHD_init_inst.rhd_data[3]
.sym 36947 $false
.sym 36948 $false
.sym 36949 $false
.sym 36952 RHD_init_inst.rhd_data[5]
.sym 36953 $false
.sym 36954 $false
.sym 36955 $false
.sym 36964 RHD_init_inst.rhd_data[6]
.sym 36965 $false
.sym 36966 $false
.sym 36967 $false
.sym 36970 RHD_init_inst.rhd_data[7]
.sym 36971 $false
.sym 36972 $false
.sym 36973 $false
.sym 36976 RHD_init_inst.rhd_data[11]
.sym 36977 $false
.sym 36978 $false
.sym 36979 $false
.sym 36986 $abc$706167$n1137
.sym 36987 CLK_16mhz$2$2
.sym 36988 $false
.sym 36989 $abc$706167$n3492_1
.sym 36990 $abc$706167$n2813_1
.sym 36991 spi_frame[114]
.sym 36993 spi_frame[307]
.sym 36994 spi_frame[702]
.sym 36995 spi_frame[315]
.sym 37063 spi_frame[120]
.sym 37064 $false
.sym 37065 $false
.sym 37066 $false
.sym 37069 spi_frame[883]
.sym 37070 $false
.sym 37071 $false
.sym 37072 $false
.sym 37075 spi_frame[658]
.sym 37076 $false
.sym 37077 $false
.sym 37078 $false
.sym 37081 spi_frame[873]
.sym 37082 $false
.sym 37083 $false
.sym 37084 $false
.sym 37087 spi_frame[664]
.sym 37088 $false
.sym 37089 $false
.sym 37090 $false
.sym 37093 spi_frame[421]
.sym 37094 $false
.sym 37095 $false
.sym 37096 $false
.sym 37099 spi_frame[669]
.sym 37100 $false
.sym 37101 $false
.sym 37102 $false
.sym 37105 spi_frame[266]
.sym 37106 $false
.sym 37107 $false
.sym 37108 $false
.sym 37109 $abc$706167$n1337$2
.sym 37110 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 37111 $false
.sym 37112 $abc$706167$n2811_1
.sym 37113 $abc$706167$n2609
.sym 37114 $abc$706167$n2808_1
.sym 37115 spi.tx_buf[702]
.sym 37116 spi.tx_buf[114]
.sym 37117 spi.tx_buf[315]
.sym 37118 spi.tx_buf[644]
.sym 37119 spi.tx_buf[307]
.sym 37186 spi.tx_buf[730]
.sym 37187 spi.tx_buf[602]
.sym 37188 $abc$706167$n3926
.sym 37189 $false
.sym 37192 spi.tx_buf[1007]
.sym 37193 spi.tx_buf[879]
.sym 37194 $abc$706167$n3926
.sym 37195 $abc$706167$n2741
.sym 37198 spi_frame[602]
.sym 37199 $false
.sym 37200 $false
.sym 37201 $false
.sym 37204 spi_frame[734]
.sym 37205 $false
.sym 37206 $false
.sym 37207 $false
.sym 37210 $false
.sym 37211 $false
.sym 37212 $false
.sym 37213 $false
.sym 37216 spi_frame[730]
.sym 37217 $false
.sym 37218 $false
.sym 37219 $false
.sym 37222 spi_frame[354]
.sym 37223 $false
.sym 37224 $false
.sym 37225 $false
.sym 37228 spi_frame[419]
.sym 37229 $false
.sym 37230 $false
.sym 37231 $false
.sym 37232 $abc$706167$n1337$2
.sym 37233 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 37234 $false
.sym 37235 $abc$706167$n2058
.sym 37236 $abc$706167$n2604
.sym 37237 $abc$706167$n2428
.sym 37238 $abc$706167$n2056
.sym 37240 frame[702]
.sym 37241 frame[690]
.sym 37242 frame[691]
.sym 37309 spi.tx_buf[844]
.sym 37310 spi.tx_buf[972]
.sym 37311 $abc$706167$n1873
.sym 37312 $abc$706167$n3926
.sym 37315 RHD_init_inst.rhd_data[8]
.sym 37316 $false
.sym 37317 $false
.sym 37318 $false
.sym 37321 RHD_init_inst.rhd_data[3]
.sym 37322 $false
.sym 37323 $false
.sym 37324 $false
.sym 37327 RHD_init_inst.rhd_data[14]
.sym 37328 $false
.sym 37329 $false
.sym 37330 $false
.sym 37333 RHD_init_inst.rhd_data[10]
.sym 37334 $false
.sym 37335 $false
.sym 37336 $false
.sym 37351 RHD_init_inst.rhd_data[15]
.sym 37352 $false
.sym 37353 $false
.sym 37354 $false
.sym 37355 $abc$706167$n1101
.sym 37356 CLK_16mhz$2$2
.sym 37357 $false
.sym 37358 $abc$706167$n2423
.sym 37359 $abc$706167$n3413_1
.sym 37360 $abc$706167$n2388
.sym 37361 $abc$706167$n2387
.sym 37362 $abc$706167$n2338
.sym 37363 $abc$706167$n2336
.sym 37364 $abc$706167$n2422
.sym 37365 frame[1001]
.sym 37432 $abc$706167$n2435
.sym 37433 $abc$706167$n2434
.sym 37434 $abc$706167$n1873
.sym 37435 $abc$706167$n3411_1
.sym 37438 spi.tx_buf[973]
.sym 37439 spi.tx_buf[845]
.sym 37440 $abc$706167$n3926
.sym 37441 $false
.sym 37444 spi.tx_buf[26]
.sym 37445 spi.tx_buf[1050]
.sym 37446 $abc$706167$n2645
.sym 37447 $false
.sym 37450 $abc$706167$n2426
.sym 37451 $abc$706167$n2427
.sym 37452 $abc$706167$n3926
.sym 37453 $abc$706167$n1955
.sym 37456 $abc$706167$n2432
.sym 37457 $abc$706167$n2431
.sym 37458 $abc$706167$n1873
.sym 37459 $abc$706167$n2741
.sym 37462 spi.tx_buf[146]
.sym 37463 spi.tx_buf[658]
.sym 37464 $abc$706167$n1873
.sym 37465 $abc$706167$n3557_1
.sym 37468 spi.tx_buf[402]
.sym 37469 spi.tx_buf[914]
.sym 37470 $abc$706167$n1873
.sym 37471 $abc$706167$n2741
.sym 37474 RHD_init_inst.rhd_data[10]
.sym 37475 $false
.sym 37476 $false
.sym 37477 $false
.sym 37478 $abc$706167$n1191
.sym 37479 CLK_16mhz$2$2
.sym 37480 $false
.sym 37481 spi_frame[691]
.sym 37482 spi_frame[894]
.sym 37483 spi_frame[1001]
.sym 37484 spi_frame[770]
.sym 37485 spi_frame[931]
.sym 37487 spi_frame[204]
.sym 37488 spi_frame[732]
.sym 37555 spi.tx_buf[266]
.sym 37556 spi.tx_buf[778]
.sym 37557 $abc$706167$n1873
.sym 37558 $abc$706167$n2741
.sym 37561 frame[914]
.sym 37562 $false
.sym 37563 $false
.sym 37564 $false
.sym 37567 frame[127]
.sym 37568 $false
.sym 37569 $false
.sym 37570 $false
.sym 37573 frame[778]
.sym 37574 $false
.sym 37575 $false
.sym 37576 $false
.sym 37579 frame[754]
.sym 37580 $false
.sym 37581 $false
.sym 37582 $false
.sym 37585 frame[602]
.sym 37586 $false
.sym 37587 $false
.sym 37588 $false
.sym 37591 frame[374]
.sym 37592 $false
.sym 37593 $false
.sym 37594 $false
.sym 37597 frame[126]
.sym 37598 $false
.sym 37599 $false
.sym 37600 $false
.sym 37601 frame_en$2
.sym 37602 CLK_16mhz$2$2
.sym 37603 $false
.sym 37604 $abc$706167$n2059
.sym 37605 $abc$706167$n2055
.sym 37606 spi.tx_buf[353]
.sym 37607 spi.tx_buf[195]
.sym 37608 spi.tx_buf[330]
.sym 37609 spi.tx_buf[126]
.sym 37610 spi.tx_buf[326]
.sym 37611 spi.tx_buf[256]
.sym 37678 spi.tx_buf[247]
.sym 37679 spi.tx_buf[119]
.sym 37680 $abc$706167$n2741
.sym 37681 $abc$706167$n3926
.sym 37684 spi_frame[778]
.sym 37685 $false
.sym 37686 $false
.sym 37687 $false
.sym 37690 spi_frame[119]
.sym 37691 $false
.sym 37692 $false
.sym 37693 $false
.sym 37696 spi_frame[92]
.sym 37697 $false
.sym 37698 $false
.sym 37699 $false
.sym 37702 spi_frame[615]
.sym 37703 $false
.sym 37704 $false
.sym 37705 $false
.sym 37708 spi_frame[82]
.sym 37709 $false
.sym 37710 $false
.sym 37711 $false
.sym 37714 spi_frame[638]
.sym 37715 $false
.sym 37716 $false
.sym 37717 $false
.sym 37720 spi_frame[208]
.sym 37721 $false
.sym 37722 $false
.sym 37723 $false
.sym 37724 $abc$706167$n1337$2
.sym 37725 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 37726 $false
.sym 37727 spi_frame[66]
.sym 37728 spi_frame[767]
.sym 37729 spi_frame[326]
.sym 37730 spi_frame[256]
.sym 37732 spi_frame[925]
.sym 37733 spi_frame[711]
.sym 37734 spi_frame[932]
.sym 37807 $abc$706167$n3431_1
.sym 37808 $abc$706167$n3558_1
.sym 37809 $abc$706167$n3926
.sym 37810 $abc$706167$n1955
.sym 37813 spi.tx_buf[699]
.sym 37814 spi.tx_buf[571]
.sym 37815 $abc$706167$n3926
.sym 37816 $abc$706167$n2741
.sym 37819 spi.tx_buf[754]
.sym 37820 spi.tx_buf[626]
.sym 37821 $abc$706167$n3926
.sym 37822 $abc$706167$n2741
.sym 37831 RHD_init_inst.rhd_data[10]
.sym 37832 $false
.sym 37833 $false
.sym 37834 $false
.sym 37837 RHD_init_inst.rhd_data[2]
.sym 37838 $false
.sym 37839 $false
.sym 37840 $false
.sym 37847 $abc$706167$n1224
.sym 37848 CLK_16mhz$2$2
.sym 37849 $false
.sym 37851 spi.tx_buf[430]
.sym 37852 spi.tx_buf[932]
.sym 37854 spi.tx_buf[894]
.sym 37855 spi.tx_buf[657]
.sym 37856 spi.tx_buf[691]
.sym 37857 spi.tx_buf[732]
.sym 37924 spi.tx_buf[720]
.sym 37925 spi.tx_buf[592]
.sym 37926 $abc$706167$n3926
.sym 37927 $false
.sym 37930 spi.tx_buf[255]
.sym 37931 spi.tx_buf[127]
.sym 37932 $abc$706167$n2741
.sym 37933 $abc$706167$n3926
.sym 37936 $abc$706167$n2583
.sym 37937 $abc$706167$n2582
.sym 37938 $abc$706167$n2741
.sym 37939 $abc$706167$n1873
.sym 37948 spi.tx_buf[530]
.sym 37949 $abc$706167$n2490
.sym 37950 $abc$706167$n1873
.sym 37951 $abc$706167$n3430_1
.sym 37960 spi_frame[127]
.sym 37961 $false
.sym 37962 $false
.sym 37963 $false
.sym 37966 spi_frame[592]
.sym 37967 $false
.sym 37968 $false
.sym 37969 $false
.sym 37970 $abc$706167$n1337$2
.sym 37971 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 37972 $false
.sym 37973 $abc$706167$n2758_1
.sym 37975 $abc$706167$n1987
.sym 37976 $abc$706167$n2089
.sym 37977 $abc$706167$n2759_1
.sym 37978 $abc$706167$n2757_1
.sym 37980 frame[326]
.sym 38047 $abc$706167$n2140
.sym 38048 $abc$706167$n2139
.sym 38049 $abc$706167$n1873
.sym 38050 $abc$706167$n2741
.sym 38053 spi.tx_buf[235]
.sym 38054 spi.tx_buf[107]
.sym 38055 $abc$706167$n3926
.sym 38056 $false
.sym 38059 spi.tx_buf[277]
.sym 38060 spi.tx_buf[789]
.sym 38061 $abc$706167$n2741
.sym 38062 $abc$706167$n1873
.sym 38065 RHD_init_inst.rhd_data[2]
.sym 38066 $false
.sym 38067 $false
.sym 38068 $false
.sym 38071 RHD_init_inst.rhd_data[13]
.sym 38072 $false
.sym 38073 $false
.sym 38074 $false
.sym 38093 $abc$706167$n1251
.sym 38094 CLK_16mhz$2$2
.sym 38095 $false
.sym 38096 $abc$706167$n2299
.sym 38097 $abc$706167$n1977
.sym 38098 $abc$706167$n3541_1
.sym 38100 $abc$706167$n1978
.sym 38102 $abc$706167$n3542_1
.sym 38103 frame[979]
.sym 38170 spi.tx_buf[995]
.sym 38171 spi.tx_buf[867]
.sym 38172 $abc$706167$n3926
.sym 38173 $false
.sym 38176 spi.tx_buf[595]
.sym 38177 spi.tx_buf[723]
.sym 38178 $abc$706167$n1873
.sym 38179 $abc$706167$n3353_1
.sym 38182 spi_frame[355]
.sym 38183 $false
.sym 38184 $false
.sym 38185 $false
.sym 38188 $false
.sym 38189 $false
.sym 38190 $false
.sym 38191 $false
.sym 38194 spi_frame[723]
.sym 38195 $false
.sym 38196 $false
.sym 38197 $false
.sym 38200 spi_frame[867]
.sym 38201 $false
.sym 38202 $false
.sym 38203 $false
.sym 38206 spi_frame[264]
.sym 38207 $false
.sym 38208 $false
.sym 38209 $false
.sym 38216 $abc$706167$n1337$2
.sym 38217 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 38218 $false
.sym 38219 $abc$706167$n2124
.sym 38220 $abc$706167$n3442_1
.sym 38221 spi.tx_buf[66]
.sym 38222 spi.tx_buf[481]
.sym 38223 spi.tx_buf[767]
.sym 38224 spi.tx_buf[575]
.sym 38225 spi.tx_buf[194]
.sym 38226 spi.tx_buf[84]
.sym 38293 spi.tx_buf[172]
.sym 38294 spi.tx_buf[44]
.sym 38295 $abc$706167$n2741
.sym 38296 $abc$706167$n3926
.sym 38299 spi.tx_buf[535]
.sym 38300 $abc$706167$n2741
.sym 38301 $abc$706167$n2031
.sym 38302 $abc$706167$n1873
.sym 38305 spi_frame[345]
.sym 38306 $false
.sym 38307 $false
.sym 38308 $false
.sym 38311 spi_frame[535]
.sym 38312 $false
.sym 38313 $false
.sym 38314 $false
.sym 38317 spi_frame[639]
.sym 38318 $false
.sym 38319 $false
.sym 38320 $false
.sym 38323 spi_frame[172]
.sym 38324 $false
.sym 38325 $false
.sym 38326 $false
.sym 38329 spi_frame[44]
.sym 38330 $false
.sym 38331 $false
.sym 38332 $false
.sym 38335 spi_frame[255]
.sym 38336 $false
.sym 38337 $false
.sym 38338 $false
.sym 38339 $abc$706167$n1337$2
.sym 38340 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 38341 $false
.sym 38343 $abc$706167$n2536
.sym 38344 $abc$706167$n2666_1
.sym 38345 spi.tx_buf[383]
.sym 38346 spi.tx_buf[890]
.sym 38347 spi.tx_buf[73]
.sym 38348 spi.tx_buf[843]
.sym 38349 spi.tx_buf[483]
.sym 38422 $false
.sym 38423 $false
.sym 38424 $false
.sym 38425 $false
.sym 38428 spi_frame[107]
.sym 38429 $false
.sym 38430 $false
.sym 38431 $false
.sym 38434 spi_frame[162]
.sym 38435 $false
.sym 38436 $false
.sym 38437 $false
.sym 38440 spi_frame[626]
.sym 38441 $false
.sym 38442 $false
.sym 38443 $false
.sym 38452 spi_frame[699]
.sym 38453 $false
.sym 38454 $false
.sym 38455 $false
.sym 38458 spi_frame[804]
.sym 38459 $false
.sym 38460 $false
.sym 38461 $false
.sym 38462 $abc$706167$n1337$2
.sym 38463 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 38464 $false
.sym 38465 spi_frame[372]
.sym 38466 spi_frame[383]
.sym 38467 spi_frame[45]
.sym 38468 spi_frame[708]
.sym 38469 spi_frame[65]
.sym 38470 spi_frame[756]
.sym 38471 spi_frame[73]
.sym 38472 spi_frame[890]
.sym 38557 RHD_init_inst.rhd_data[7]
.sym 38558 $false
.sym 38559 $false
.sym 38560 $false
.sym 38563 RHD_init_inst.rhd_data[13]
.sym 38564 $false
.sym 38565 $false
.sym 38566 $false
.sym 38569 RHD_init_inst.rhd_data[0]
.sym 38570 $false
.sym 38571 $false
.sym 38572 $false
.sym 38585 $abc$706167$n1248
.sym 38586 CLK_16mhz$2$2
.sym 38587 $false
.sym 38588 $abc$706167$n3463_1
.sym 38589 $abc$706167$n2377
.sym 38590 $abc$706167$n2381
.sym 38591 $abc$706167$n3462_1
.sym 38592 $abc$706167$n2061
.sym 38593 $abc$706167$n3584_1
.sym 38595 frame[756]
.sym 38662 $abc$706167$n2380
.sym 38663 $abc$706167$n2379
.sym 38664 $abc$706167$n1873
.sym 38665 $abc$706167$n2741
.sym 38668 spi.tx_buf[201]
.sym 38669 spi.tx_buf[73]
.sym 38670 $abc$706167$n3926
.sym 38671 $false
.sym 38674 $abc$706167$n2386
.sym 38675 $abc$706167$n2385
.sym 38676 $abc$706167$n1873
.sym 38677 $false
.sym 38680 spi.tx_buf[991]
.sym 38681 spi.tx_buf[863]
.sym 38682 $abc$706167$n3926
.sym 38683 $abc$706167$n2741
.sym 38686 RHD_init_inst.rhd_data[2]
.sym 38687 $false
.sym 38688 $false
.sym 38689 $false
.sym 38692 RHD_init_inst.rhd_data[5]
.sym 38693 $false
.sym 38694 $false
.sym 38695 $false
.sym 38698 RHD_init_inst.rhd_data[4]
.sym 38699 $false
.sym 38700 $false
.sym 38701 $false
.sym 38704 RHD_init_inst.rhd_data[7]
.sym 38705 $false
.sym 38706 $false
.sym 38707 $false
.sym 38708 $abc$706167$n1212
.sym 38709 CLK_16mhz$2$2
.sym 38710 $false
.sym 38711 spi_frame[480]
.sym 38712 spi_frame[745]
.sym 38713 spi_frame[483]
.sym 38714 spi_frame[706]
.sym 38715 spi_frame[576]
.sym 38716 spi_frame[703]
.sym 38717 spi_frame[481]
.sym 38718 spi_frame[327]
.sym 38785 frame[903]
.sym 38786 $false
.sym 38787 $false
.sym 38788 $false
.sym 38791 frame[626]
.sym 38792 $false
.sym 38793 $false
.sym 38794 $false
.sym 38797 frame[709]
.sym 38798 $false
.sym 38799 $false
.sym 38800 $false
.sym 38803 frame[593]
.sym 38804 $false
.sym 38805 $false
.sym 38806 $false
.sym 38809 frame[597]
.sym 38810 $false
.sym 38811 $false
.sym 38812 $false
.sym 38815 frame[805]
.sym 38816 $false
.sym 38817 $false
.sym 38818 $false
.sym 38821 frame[882]
.sym 38822 $false
.sym 38823 $false
.sym 38824 $false
.sym 38827 frame[18]
.sym 38828 $false
.sym 38829 $false
.sym 38830 $false
.sym 38831 frame_en$2
.sym 38832 CLK_16mhz$2$2
.sym 38833 $false
.sym 38834 $abc$706167$n2210
.sym 38835 $abc$706167$n3441_1
.sym 38836 $abc$706167$n3508_1
.sym 38837 $abc$706167$n3507_1
.sym 38838 spi.tx_buf[706]
.sym 38839 spi.tx_buf[576]
.sym 38840 spi.tx_buf[745]
.sym 38841 spi.tx_buf[709]
.sym 38908 spi.tx_buf[745]
.sym 38909 spi.tx_buf[617]
.sym 38910 $abc$706167$n3926
.sym 38911 $abc$706167$n2741
.sym 38914 frame[448]
.sym 38915 $false
.sym 38916 $false
.sym 38917 $false
.sym 38920 frame[535]
.sym 38921 $false
.sym 38922 $false
.sym 38923 $false
.sym 38926 frame[701]
.sym 38927 $false
.sym 38928 $false
.sym 38929 $false
.sym 38932 frame[964]
.sym 38933 $false
.sym 38934 $false
.sym 38935 $false
.sym 38944 frame[215]
.sym 38945 $false
.sym 38946 $false
.sym 38947 $false
.sym 38950 frame[699]
.sym 38951 $false
.sym 38952 $false
.sym 38953 $false
.sym 38954 frame_en$2
.sym 38955 CLK_16mhz$2$2
.sym 38956 $false
.sym 38960 $abc$706167$n2809_1
.sym 38963 frame[414]
.sym 39037 RHD_init_inst.rhd_data[11]
.sym 39038 $false
.sym 39039 $false
.sym 39040 $false
.sym 39043 RHD_init_inst.rhd_data[15]
.sym 39044 $false
.sym 39045 $false
.sym 39046 $false
.sym 39067 RHD_init_inst.rhd_data[13]
.sym 39068 $false
.sym 39069 $false
.sym 39070 $false
.sym 39073 RHD_init_inst.rhd_data[6]
.sym 39074 $false
.sym 39075 $false
.sym 39076 $false
.sym 39077 $abc$706167$n1208
.sym 39078 CLK_16mhz$2$2
.sym 39079 $false
.sym 39081 $abc$706167$n3459_1
.sym 39083 frame[748]
.sym 39084 frame[745]
.sym 39086 frame[741]
.sym 39087 frame[751]
.sym 39154 frame[610]
.sym 39155 $false
.sym 39156 $false
.sym 39157 $false
.sym 39160 frame[804]
.sym 39161 $false
.sym 39162 $false
.sym 39163 $false
.sym 39166 frame[694]
.sym 39167 $false
.sym 39168 $false
.sym 39169 $false
.sym 39178 frame[615]
.sym 39179 $false
.sym 39180 $false
.sym 39181 $false
.sym 39184 frame[727]
.sym 39185 $false
.sym 39186 $false
.sym 39187 $false
.sym 39190 frame[935]
.sym 39191 $false
.sym 39192 $false
.sym 39193 $false
.sym 39200 frame_en$2
.sym 39201 CLK_16mhz$2$2
.sym 39202 $false
.sym 39203 spi.tx_buf[969]
.sym 39204 spi.tx_buf[705]
.sym 39205 spi.tx_buf[935]
.sym 39206 spi.tx_buf[65]
.sym 39207 spi.tx_buf[446]
.sym 39208 spi.tx_buf[34]
.sym 39209 spi.tx_buf[840]
.sym 39210 spi.tx_buf[563]
.sym 39277 RHD_init_inst.rhd_data[9]
.sym 39278 $false
.sym 39279 $false
.sym 39280 $false
.sym 39295 RHD_init_inst.rhd_data[2]
.sym 39296 $false
.sym 39297 $false
.sym 39298 $false
.sym 39319 RHD_init_inst.rhd_data[7]
.sym 39320 $false
.sym 39321 $false
.sym 39322 $false
.sym 39323 $abc$706167$n1194
.sym 39324 CLK_16mhz$2$2
.sym 39325 $false
.sym 39326 $abc$706167$n3394_1
.sym 39327 $abc$706167$n3395_1
.sym 39328 frame[491]
.sym 39329 frame[483]
.sym 39330 frame[481]
.sym 39331 frame[480]
.sym 39332 frame[494]
.sym 39333 frame[492]
.sym 39400 spi.tx_buf[719]
.sym 39401 spi.tx_buf[591]
.sym 39402 $abc$706167$n3926
.sym 39403 $abc$706167$n2741
.sym 39406 spi_frame[578]
.sym 39407 $false
.sym 39408 $false
.sym 39409 $false
.sym 39412 spi_frame[530]
.sym 39413 $false
.sym 39414 $false
.sym 39415 $false
.sym 39418 spi_frame[156]
.sym 39419 $false
.sym 39420 $false
.sym 39421 $false
.sym 39424 spi_frame[321]
.sym 39425 $false
.sym 39426 $false
.sym 39427 $false
.sym 39430 spi_frame[719]
.sym 39431 $false
.sym 39432 $false
.sym 39433 $false
.sym 39436 spi_frame[720]
.sym 39437 $false
.sym 39438 $false
.sym 39439 $false
.sym 39446 $abc$706167$n1337$2
.sym 39447 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 39448 $false
.sym 39449 spi_frame[399]
.sym 39450 spi_frame[720]
.sym 39451 spi_frame[654]
.sym 39452 spi_frame[705]
.sym 39453 spi_frame[397]
.sym 39454 spi_frame[881]
.sym 39455 spi_frame[891]
.sym 39456 spi_frame[34]
.sym 39523 RHD_init_inst.rhd_data[10]
.sym 39524 $false
.sym 39525 $false
.sym 39526 $false
.sym 39529 RHD_init_inst.rhd_data[11]
.sym 39530 $false
.sym 39531 $false
.sym 39532 $false
.sym 39541 RHD_init_inst.rhd_data[2]
.sym 39542 $false
.sym 39543 $false
.sym 39544 $false
.sym 39547 RHD_init_inst.rhd_data[13]
.sym 39548 $false
.sym 39549 $false
.sym 39550 $false
.sym 39569 $abc$706167$n1245
.sym 39570 CLK_16mhz$2$2
.sym 39571 $false
.sym 39572 spi.tx_buf[653]
.sym 39576 spi.tx_buf[704]
.sym 39578 spi.tx_buf[163]
.sym 39579 spi.tx_buf[577]
.sym 39670 RHD_init_inst.rhd_data[15]
.sym 39671 $false
.sym 39672 $false
.sym 39673 $false
.sym 39676 RHD_init_inst.rhd_data[7]
.sym 39677 $false
.sym 39678 $false
.sym 39679 $false
.sym 39692 $abc$706167$n1128
.sym 39693 CLK_16mhz$2$2
.sym 39694 $false
.sym 39696 spi_frame[163]
.sym 39697 spi_frame[653]
.sym 39699 spi_frame[537]
.sym 39701 spi_frame[169]
.sym 39702 spi_frame[174]
.sym 39793 RHD_init_inst.rhd_data[7]
.sym 39794 $false
.sym 39795 $false
.sym 39796 $false
.sym 39811 RHD_init_inst.rhd_data[0]
.sym 39812 $false
.sym 39813 $false
.sym 39814 $false
.sym 39815 $abc$706167$n1215
.sym 39816 CLK_16mhz$2$2
.sym 39817 $false
.sym 39822 frame[653]
.sym 39825 frame[654]
.sym 39922 RHD_init_inst.rhd_data[7]
.sym 39923 $false
.sym 39924 $false
.sym 39925 $false
.sym 39934 RHD_init_inst.rhd_data[1]
.sym 39935 $false
.sym 39936 $false
.sym 39937 $false
.sym 39938 $abc$706167$n1158
.sym 39939 CLK_16mhz$2$2
.sym 39940 $false
.sym 39943 frame[169]
.sym 39945 frame[174]
.sym 40164 frame[488]
.sym 40299 frame[261]
.sym 40402 RHD_init_inst.rhd_data[2]
.sym 40403 $false
.sym 40404 $false
.sym 40405 $false
.sym 40426 RHD_init_inst.rhd_data[10]
.sym 40427 $false
.sym 40428 $false
.sym 40429 $false
.sym 40448 $abc$706167$n1200
.sym 40449 CLK_16mhz$2$2
.sym 40450 $false
.sym 40453 frame[884]
.sym 40458 frame[895]
.sym 40525 spi.tx_buf[185]
.sym 40526 spi.tx_buf[57]
.sym 40527 $abc$706167$n2741
.sym 40528 $abc$706167$n3926
.sym 40537 spi_frame[185]
.sym 40538 $false
.sym 40539 $false
.sym 40540 $false
.sym 40543 spi_frame[889]
.sym 40544 $false
.sym 40545 $false
.sym 40546 $false
.sym 40549 spi_frame[786]
.sym 40550 $false
.sym 40551 $false
.sym 40552 $false
.sym 40555 spi_frame[57]
.sym 40556 $false
.sym 40557 $false
.sym 40558 $false
.sym 40561 spi_frame[886]
.sym 40562 $false
.sym 40563 $false
.sym 40564 $false
.sym 40567 spi_frame[461]
.sym 40568 $false
.sym 40569 $false
.sym 40570 $false
.sym 40571 $abc$706167$n1337$2
.sym 40572 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 40573 $false
.sym 40574 $abc$706167$n3565_1
.sym 40576 $abc$706167$n2117
.sym 40577 spi.tx_buf[895]
.sym 40578 spi.tx_buf[454]
.sym 40579 spi.tx_buf[666]
.sym 40580 spi.tx_buf[1014]
.sym 40648 RHD_init_inst.rhd_data[9]
.sym 40649 $false
.sym 40650 $false
.sym 40651 $false
.sym 40654 RHD_init_inst.rhd_data[14]
.sym 40655 $false
.sym 40656 $false
.sym 40657 $false
.sym 40694 $abc$706167$n1113
.sym 40695 CLK_16mhz$2$2
.sym 40696 $false
.sym 40697 $abc$706167$n2037
.sym 40698 spi.tx_buf[148]
.sym 40699 spi.tx_buf[309]
.sym 40701 spi.tx_buf[1015]
.sym 40702 spi.tx_buf[183]
.sym 40703 spi.tx_buf[375]
.sym 40704 spi.tx_buf[940]
.sym 40771 frame[309]
.sym 40772 $false
.sym 40773 $false
.sym 40774 $false
.sym 40783 frame[495]
.sym 40784 $false
.sym 40785 $false
.sym 40786 $false
.sym 40795 frame[190]
.sym 40796 $false
.sym 40797 $false
.sym 40798 $false
.sym 40813 frame[479]
.sym 40814 $false
.sym 40815 $false
.sym 40816 $false
.sym 40817 frame_en$2
.sym 40818 CLK_16mhz$2$2
.sym 40819 $false
.sym 40820 spi_frame[310]
.sym 40821 spi_frame[470]
.sym 40822 spi_frame[488]
.sym 40823 spi_frame[1022]
.sym 40824 spi_frame[724]
.sym 40825 spi_frame[759]
.sym 40826 spi_frame[474]
.sym 40827 spi_frame[111]
.sym 40894 spi.tx_buf[479]
.sym 40895 spi.tx_buf[351]
.sym 40896 $abc$706167$n2741
.sym 40897 $abc$706167$n3926
.sym 40906 spi.tx_buf[190]
.sym 40907 spi.tx_buf[62]
.sym 40908 $abc$706167$n2741
.sym 40909 $abc$706167$n3926
.sym 40912 spi_frame[190]
.sym 40913 $false
.sym 40914 $false
.sym 40915 $false
.sym 40924 spi_frame[62]
.sym 40925 $false
.sym 40926 $false
.sym 40927 $false
.sym 40930 spi_frame[479]
.sym 40931 $false
.sym 40932 $false
.sym 40933 $false
.sym 40936 spi_frame[472]
.sym 40937 $false
.sym 40938 $false
.sym 40939 $false
.sym 40940 $abc$706167$n1337$2
.sym 40941 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 40942 $false
.sym 40943 spi.tx_buf[344]
.sym 40944 spi.tx_buf[724]
.sym 40945 spi.tx_buf[594]
.sym 40946 spi.tx_buf[600]
.sym 40947 spi.tx_buf[474]
.sym 40948 spi.tx_buf[306]
.sym 40949 spi.tx_buf[488]
.sym 40950 spi.tx_buf[866]
.sym 41017 spi.tx_buf[870]
.sym 41018 spi.tx_buf[998]
.sym 41019 $abc$706167$n2741
.sym 41020 $abc$706167$n3926
.sym 41023 spi.tx_buf[472]
.sym 41024 spi.tx_buf[344]
.sym 41025 $abc$706167$n3926
.sym 41026 $false
.sym 41029 spi_frame[469]
.sym 41030 $false
.sym 41031 $false
.sym 41032 $false
.sym 41041 spi_frame[759]
.sym 41042 $false
.sym 41043 $false
.sym 41044 $false
.sym 41047 spi_frame[998]
.sym 41048 $false
.sym 41049 $false
.sym 41050 $false
.sym 41059 spi_frame[495]
.sym 41060 $false
.sym 41061 $false
.sym 41062 $false
.sym 41063 $abc$706167$n1337$2
.sym 41064 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 41065 $false
.sym 41066 spi_frame[306]
.sym 41067 spi_frame[502]
.sym 41069 spi_frame[998]
.sym 41070 spi_frame[482]
.sym 41072 spi_frame[511]
.sym 41073 spi_frame[866]
.sym 41140 $abc$706167$n2820_1
.sym 41141 $abc$706167$n2821_1
.sym 41142 $abc$706167$n1873
.sym 41143 $abc$706167$n2741
.sym 41146 spi.tx_buf[152]
.sym 41147 spi.tx_buf[664]
.sym 41148 $abc$706167$n1873
.sym 41149 $abc$706167$n2741
.sym 41152 frame[114]
.sym 41153 $false
.sym 41154 $false
.sym 41155 $false
.sym 41164 frame[307]
.sym 41165 $false
.sym 41166 $false
.sym 41167 $false
.sym 41170 frame[702]
.sym 41171 $false
.sym 41172 $false
.sym 41173 $false
.sym 41176 frame[315]
.sym 41177 $false
.sym 41178 $false
.sym 41179 $false
.sym 41186 frame_en$2
.sym 41187 CLK_16mhz$2$2
.sym 41188 $false
.sym 41189 $abc$706167$n2812_1
.sym 41191 $abc$706167$n2183
.sym 41192 frame[482]
.sym 41263 $abc$706167$n2812_1
.sym 41264 $abc$706167$n2813_1
.sym 41265 $abc$706167$n3926
.sym 41266 $abc$706167$n1955
.sym 41269 spi.tx_buf[702]
.sym 41270 spi.tx_buf[574]
.sym 41271 $abc$706167$n3926
.sym 41272 $abc$706167$n2741
.sym 41275 $abc$706167$n3926
.sym 41276 $abc$706167$n2809_1
.sym 41277 $abc$706167$n2814_1
.sym 41278 $abc$706167$n2811_1
.sym 41281 spi_frame[702]
.sym 41282 $false
.sym 41283 $false
.sym 41284 $false
.sym 41287 spi_frame[114]
.sym 41288 $false
.sym 41289 $false
.sym 41290 $false
.sym 41293 spi_frame[315]
.sym 41294 $false
.sym 41295 $false
.sym 41296 $false
.sym 41299 spi_frame[644]
.sym 41300 $false
.sym 41301 $false
.sym 41302 $false
.sym 41305 spi_frame[307]
.sym 41306 $false
.sym 41307 $false
.sym 41308 $false
.sym 41309 $abc$706167$n1337$2
.sym 41310 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 41311 $false
.sym 41312 $abc$706167$n2883_1
.sym 41313 $abc$706167$n2880_1
.sym 41314 frame[866]
.sym 41315 frame[877]
.sym 41386 spi.tx_buf[503]
.sym 41387 spi.tx_buf[375]
.sym 41388 $abc$706167$n2741
.sym 41389 $abc$706167$n3926
.sym 41392 $abc$706167$n2608
.sym 41393 $abc$706167$n2609
.sym 41394 $abc$706167$n3459_1
.sym 41395 $abc$706167$n1873
.sym 41398 spi.tx_buf[282]
.sym 41399 spi.tx_buf[794]
.sym 41400 $abc$706167$n2741
.sym 41401 $abc$706167$n1873
.sym 41404 $abc$706167$n2058
.sym 41405 $abc$706167$n2057
.sym 41406 $abc$706167$n1873
.sym 41407 spi.tx_cnt[5]
.sym 41416 RHD_init_inst.rhd_data[14]
.sym 41417 $false
.sym 41418 $false
.sym 41419 $false
.sym 41422 RHD_init_inst.rhd_data[2]
.sym 41423 $false
.sym 41424 $false
.sym 41425 $false
.sym 41428 RHD_init_inst.rhd_data[3]
.sym 41429 $false
.sym 41430 $false
.sym 41431 $false
.sym 41432 $abc$706167$n1208
.sym 41433 CLK_16mhz$2$2
.sym 41434 $false
.sym 41436 $abc$706167$n2432
.sym 41437 spi.tx_buf[1001]
.sym 41438 spi.tx_buf[925]
.sym 41439 spi.tx_buf[914]
.sym 41441 spi.tx_buf[931]
.sym 41442 spi.tx_buf[111]
.sym 41509 spi.tx_buf[538]
.sym 41510 $abc$706167$n2424
.sym 41511 $abc$706167$n1873
.sym 41512 $abc$706167$n2741
.sym 41515 $abc$706167$n1955
.sym 41516 $abc$706167$n3412_1
.sym 41517 $abc$706167$n2422
.sym 41518 spi.tx_cnt[5]
.sym 41521 spi.tx_buf[1001]
.sym 41522 spi.tx_buf[873]
.sym 41523 $abc$706167$n3926
.sym 41524 $abc$706167$n2741
.sym 41527 $abc$706167$n2389
.sym 41528 $abc$706167$n2388
.sym 41529 $abc$706167$n1873
.sym 41530 spi.tx_cnt[5]
.sym 41533 spi.tx_buf[461]
.sym 41534 spi.tx_buf[333]
.sym 41535 $abc$706167$n3926
.sym 41536 $false
.sym 41539 $abc$706167$n2338
.sym 41540 $abc$706167$n2337
.sym 41541 $abc$706167$n2741
.sym 41542 $abc$706167$n1873
.sym 41545 $abc$706167$n3926
.sym 41546 $abc$706167$n2423
.sym 41547 $abc$706167$n2428
.sym 41548 $abc$706167$n2425
.sym 41551 RHD_init_inst.rhd_data[9]
.sym 41552 $false
.sym 41553 $false
.sym 41554 $false
.sym 41555 $abc$706167$n1266
.sym 41556 CLK_16mhz$2$2
.sym 41557 $false
.sym 41558 $abc$706167$n2786_1
.sym 41559 $abc$706167$n2182
.sym 41560 $abc$706167$n3562_1
.sym 41561 $abc$706167$n3360_1
.sym 41562 $abc$706167$n3352_1
.sym 41563 $abc$706167$n2043
.sym 41564 $abc$706167$n2047
.sym 41565 frame[894]
.sym 41632 frame[691]
.sym 41633 $false
.sym 41634 $false
.sym 41635 $false
.sym 41638 frame[894]
.sym 41639 $false
.sym 41640 $false
.sym 41641 $false
.sym 41644 frame[1001]
.sym 41645 $false
.sym 41646 $false
.sym 41647 $false
.sym 41650 frame[770]
.sym 41651 $false
.sym 41652 $false
.sym 41653 $false
.sym 41656 frame[931]
.sym 41657 $false
.sym 41658 $false
.sym 41659 $false
.sym 41668 frame[204]
.sym 41669 $false
.sym 41670 $false
.sym 41671 $false
.sym 41674 frame[732]
.sym 41675 $false
.sym 41676 $false
.sym 41677 $false
.sym 41678 frame_en$2
.sym 41679 CLK_16mhz$2$2
.sym 41680 $false
.sym 41681 $abc$706167$n2601
.sym 41682 spi.tx_buf[91]
.sym 41683 spi.tx_buf[711]
.sym 41684 spi.tx_buf[327]
.sym 41685 spi.tx_buf[511]
.sym 41686 spi.tx_buf[1022]
.sym 41687 spi.tx_buf[859]
.sym 41688 spi.tx_buf[70]
.sym 41755 spi.tx_buf[759]
.sym 41756 spi.tx_buf[631]
.sym 41757 $abc$706167$n3926
.sym 41758 $abc$706167$n2741
.sym 41761 $abc$706167$n1873
.sym 41762 $abc$706167$n2059
.sym 41763 $abc$706167$n2060
.sym 41764 $abc$706167$n2056
.sym 41767 spi_frame[353]
.sym 41768 $false
.sym 41769 $false
.sym 41770 $false
.sym 41773 spi_frame[195]
.sym 41774 $false
.sym 41775 $false
.sym 41776 $false
.sym 41779 spi_frame[330]
.sym 41780 $false
.sym 41781 $false
.sym 41782 $false
.sym 41785 spi_frame[126]
.sym 41786 $false
.sym 41787 $false
.sym 41788 $false
.sym 41791 spi_frame[326]
.sym 41792 $false
.sym 41793 $false
.sym 41794 $false
.sym 41797 spi_frame[256]
.sym 41798 $false
.sym 41799 $false
.sym 41800 $false
.sym 41801 $abc$706167$n1337$2
.sym 41802 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 41803 $false
.sym 41804 $abc$706167$n3510_1
.sym 41805 $abc$706167$n2599
.sym 41807 $abc$706167$n2528
.sym 41808 $abc$706167$n2860_1
.sym 41810 $abc$706167$n2184
.sym 41811 frame[767]
.sym 41878 frame[66]
.sym 41879 $false
.sym 41880 $false
.sym 41881 $false
.sym 41884 frame[767]
.sym 41885 $false
.sym 41886 $false
.sym 41887 $false
.sym 41890 frame[326]
.sym 41891 $false
.sym 41892 $false
.sym 41893 $false
.sym 41896 frame[256]
.sym 41897 $false
.sym 41898 $false
.sym 41899 $false
.sym 41908 frame[925]
.sym 41909 $false
.sym 41910 $false
.sym 41911 $false
.sym 41914 frame[711]
.sym 41915 $false
.sym 41916 $false
.sym 41917 $false
.sym 41920 frame[932]
.sym 41921 $false
.sym 41922 $false
.sym 41923 $false
.sym 41924 frame_en$2
.sym 41925 CLK_16mhz$2$2
.sym 41926 $false
.sym 41927 $abc$706167$n3374_1
.sym 41928 $abc$706167$n2859_1
.sym 41929 $abc$706167$n2603
.sym 41930 $abc$706167$n3376_1
.sym 41931 $abc$706167$n2118
.sym 41932 $abc$706167$n3460_1
.sym 41933 frame[364]
.sym 42007 spi_frame[430]
.sym 42008 $false
.sym 42009 $false
.sym 42010 $false
.sym 42013 spi_frame[932]
.sym 42014 $false
.sym 42015 $false
.sym 42016 $false
.sym 42025 spi_frame[894]
.sym 42026 $false
.sym 42027 $false
.sym 42028 $false
.sym 42031 spi_frame[657]
.sym 42032 $false
.sym 42033 $false
.sym 42034 $false
.sym 42037 spi_frame[691]
.sym 42038 $false
.sym 42039 $false
.sym 42040 $false
.sym 42043 spi_frame[732]
.sym 42044 $false
.sym 42045 $false
.sym 42046 $false
.sym 42047 $abc$706167$n1337$2
.sym 42048 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 42049 $false
.sym 42051 $abc$706167$n1988
.sym 42052 $abc$706167$n2553
.sym 42053 $abc$706167$n3568_1
.sym 42054 $abc$706167$n1990
.sym 42055 spi.tx_buf[435]
.sym 42056 spi.tx_buf[566]
.sym 42057 spi.tx_buf[596]
.sym 42124 spi.tx_buf[732]
.sym 42125 spi.tx_buf[604]
.sym 42126 $abc$706167$n3926
.sym 42127 $abc$706167$n2741
.sym 42136 spi.tx_buf[691]
.sym 42137 spi.tx_buf[563]
.sym 42138 $abc$706167$n3926
.sym 42139 $abc$706167$n2741
.sym 42142 $abc$706167$n2090
.sym 42143 $abc$706167$n2091
.sym 42144 $abc$706167$n1873
.sym 42145 $abc$706167$n1955
.sym 42148 spi.tx_buf[220]
.sym 42149 spi.tx_buf[92]
.sym 42150 $abc$706167$n2741
.sym 42151 $abc$706167$n3926
.sym 42154 $abc$706167$n1873
.sym 42155 $abc$706167$n2758_1
.sym 42156 $abc$706167$n2759_1
.sym 42157 $abc$706167$n1955
.sym 42166 RHD_init_inst.rhd_data[6]
.sym 42167 $false
.sym 42168 $false
.sym 42169 $false
.sym 42170 $abc$706167$n1140
.sym 42171 CLK_16mhz$2$2
.sym 42172 $false
.sym 42173 $abc$706167$n2614
.sym 42175 $abc$706167$n3461_1
.sym 42176 $abc$706167$n1961
.sym 42177 $abc$706167$n3355_1
.sym 42178 $abc$706167$n2615
.sym 42179 $abc$706167$n2610
.sym 42180 frame[812]
.sym 42247 spi.tx_buf[481]
.sym 42248 spi.tx_buf[353]
.sym 42249 $abc$706167$n2741
.sym 42250 $abc$706167$n3926
.sym 42253 $abc$706167$n1979
.sym 42254 $abc$706167$n1978
.sym 42255 spi.tx_cnt[6]
.sym 42256 $abc$706167$n2741
.sym 42259 spi.tx_buf[403]
.sym 42260 spi.tx_buf[915]
.sym 42261 $abc$706167$n1873
.sym 42262 $abc$706167$n2741
.sym 42271 spi.tx_buf[483]
.sym 42272 spi.tx_buf[355]
.sym 42273 $abc$706167$n3926
.sym 42274 $false
.sym 42283 spi.tx_buf[147]
.sym 42284 spi.tx_buf[659]
.sym 42285 $abc$706167$n1873
.sym 42286 $abc$706167$n3541_1
.sym 42289 RHD_init_inst.rhd_data[3]
.sym 42290 $false
.sym 42291 $false
.sym 42292 $false
.sym 42293 $abc$706167$n1263
.sym 42294 CLK_16mhz$2$2
.sym 42295 $false
.sym 42296 $abc$706167$n3569_1
.sym 42297 spi.tx_buf[944]
.sym 42298 spi.tx_buf[45]
.sym 42299 spi.tx_buf[67]
.sym 42300 spi.tx_buf[366]
.sym 42301 spi.tx_buf[891]
.sym 42302 spi.tx_buf[219]
.sym 42370 spi.tx_buf[767]
.sym 42371 spi.tx_buf[639]
.sym 42372 $abc$706167$n3926
.sym 42373 $abc$706167$n2741
.sym 42376 spi.tx_buf[66]
.sym 42377 spi.tx_buf[194]
.sym 42378 $abc$706167$n2741
.sym 42379 $abc$706167$n3441_1
.sym 42382 spi_frame[66]
.sym 42383 $false
.sym 42384 $false
.sym 42385 $false
.sym 42388 spi_frame[481]
.sym 42389 $false
.sym 42390 $false
.sym 42391 $false
.sym 42394 spi_frame[767]
.sym 42395 $false
.sym 42396 $false
.sym 42397 $false
.sym 42400 spi_frame[575]
.sym 42401 $false
.sym 42402 $false
.sym 42403 $false
.sym 42406 spi_frame[194]
.sym 42407 $false
.sym 42408 $false
.sym 42409 $false
.sym 42412 spi_frame[84]
.sym 42413 $false
.sym 42414 $false
.sym 42415 $false
.sym 42416 $abc$706167$n1337$2
.sym 42417 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 42418 $false
.sym 42419 $abc$706167$n2600
.sym 42421 $abc$706167$n2295
.sym 42423 $abc$706167$n3375_1
.sym 42424 frame[833]
.sym 42499 spi.tx_buf[162]
.sym 42500 spi.tx_buf[34]
.sym 42501 $abc$706167$n2741
.sym 42502 $abc$706167$n3926
.sym 42505 spi.tx_buf[932]
.sym 42506 spi.tx_buf[804]
.sym 42507 $abc$706167$n3926
.sym 42508 $abc$706167$n2741
.sym 42511 spi_frame[383]
.sym 42512 $false
.sym 42513 $false
.sym 42514 $false
.sym 42517 spi_frame[890]
.sym 42518 $false
.sym 42519 $false
.sym 42520 $false
.sym 42523 spi_frame[73]
.sym 42524 $false
.sym 42525 $false
.sym 42526 $false
.sym 42529 spi_frame[843]
.sym 42530 $false
.sym 42531 $false
.sym 42532 $false
.sym 42535 spi_frame[483]
.sym 42536 $false
.sym 42537 $false
.sym 42538 $false
.sym 42539 $abc$706167$n1337$2
.sym 42540 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 42541 $false
.sym 42542 $abc$706167$n2120
.sym 42543 $abc$706167$n2677_1
.sym 42544 spi.tx_buf[33]
.sym 42545 spi.tx_buf[547]
.sym 42546 spi.tx_buf[64]
.sym 42547 spi.tx_buf[628]
.sym 42548 spi.tx_buf[920]
.sym 42549 spi.tx_buf[756]
.sym 42616 frame[372]
.sym 42617 $false
.sym 42618 $false
.sym 42619 $false
.sym 42622 frame[383]
.sym 42623 $false
.sym 42624 $false
.sym 42625 $false
.sym 42628 frame[45]
.sym 42629 $false
.sym 42630 $false
.sym 42631 $false
.sym 42634 frame[708]
.sym 42635 $false
.sym 42636 $false
.sym 42637 $false
.sym 42640 frame[65]
.sym 42641 $false
.sym 42642 $false
.sym 42643 $false
.sym 42646 frame[756]
.sym 42647 $false
.sym 42648 $false
.sym 42649 $false
.sym 42652 frame[73]
.sym 42653 $false
.sym 42654 $false
.sym 42655 $false
.sym 42658 frame[890]
.sym 42659 $false
.sym 42660 $false
.sym 42661 $false
.sym 42662 frame_en$2
.sym 42663 CLK_16mhz$2$2
.sym 42664 $false
.sym 42665 $abc$706167$n1955
.sym 42666 frame[65]
.sym 42667 frame[74]
.sym 42668 frame[64]
.sym 42669 frame[73]
.sym 42670 frame[71]
.sym 42671 frame[67]
.sym 42672 frame[79]
.sym 42739 $abc$706167$n3470_1
.sym 42740 $abc$706167$n3462_1
.sym 42741 $abc$706167$n1873
.sym 42742 spi.tx_cnt[6]
.sym 42745 $abc$706167$n2384
.sym 42746 $abc$706167$n2387
.sym 42747 $abc$706167$n2378
.sym 42748 $abc$706167$n2381
.sym 42751 $abc$706167$n2383
.sym 42752 $abc$706167$n2382
.sym 42753 $abc$706167$n1873
.sym 42754 spi.tx_cnt[5]
.sym 42757 $abc$706167$n2684_1
.sym 42758 $abc$706167$n2683_1
.sym 42759 spi.tx_cnt[6]
.sym 42760 $abc$706167$n2741
.sym 42763 $abc$706167$n2065
.sym 42764 $abc$706167$n2062
.sym 42765 spi.tx_cnt[6]
.sym 42766 spi.tx_cnt[4]
.sym 42769 $abc$706167$n3508_1
.sym 42770 $abc$706167$n3583_1
.sym 42771 $abc$706167$n1955
.sym 42772 $abc$706167$n1873
.sym 42781 RHD_init_inst.rhd_data[4]
.sym 42782 $false
.sym 42783 $false
.sym 42784 $false
.sym 42785 $abc$706167$n1221
.sym 42786 CLK_16mhz$2$2
.sym 42787 $false
.sym 42788 spi_frame[79]
.sym 42789 spi_frame[40]
.sym 42791 spi_frame[909]
.sym 42792 spi_frame[405]
.sym 42793 spi_frame[552]
.sym 42794 spi_frame[364]
.sym 42795 spi_frame[960]
.sym 42862 frame[480]
.sym 42863 $false
.sym 42864 $false
.sym 42865 $false
.sym 42868 frame[745]
.sym 42869 $false
.sym 42870 $false
.sym 42871 $false
.sym 42874 frame[483]
.sym 42875 $false
.sym 42876 $false
.sym 42877 $false
.sym 42880 frame[706]
.sym 42881 $false
.sym 42882 $false
.sym 42883 $false
.sym 42886 frame[576]
.sym 42887 $false
.sym 42888 $false
.sym 42889 $false
.sym 42892 frame[703]
.sym 42893 $false
.sym 42894 $false
.sym 42895 $false
.sym 42898 frame[481]
.sym 42899 $false
.sym 42900 $false
.sym 42901 $false
.sym 42904 frame[327]
.sym 42905 $false
.sym 42906 $false
.sym 42907 $false
.sym 42908 frame_en$2
.sym 42909 CLK_16mhz$2$2
.sym 42910 $false
.sym 42911 $abc$706167$n2529
.sym 42912 $abc$706167$n2327
.sym 42913 $abc$706167$n2318
.sym 42914 spi.tx_buf[915]
.sym 42915 spi.tx_buf[610]
.sym 42916 spi.tx_buf[701]
.sym 42917 spi.tx_buf[909]
.sym 42918 spi.tx_buf[405]
.sym 42985 spi.tx_buf[709]
.sym 42986 spi.tx_buf[581]
.sym 42987 $abc$706167$n3926
.sym 42988 $abc$706167$n2741
.sym 42991 spi.tx_buf[578]
.sym 42992 spi.tx_buf[706]
.sym 42993 $abc$706167$n2741
.sym 42994 $abc$706167$n3926
.sym 42997 spi.tx_buf[64]
.sym 42998 spi.tx_buf[192]
.sym 42999 $abc$706167$n2741
.sym 43000 $abc$706167$n3507_1
.sym 43003 spi.tx_buf[576]
.sym 43004 spi.tx_buf[704]
.sym 43005 $abc$706167$n2741
.sym 43006 $abc$706167$n3926
.sym 43009 spi_frame[706]
.sym 43010 $false
.sym 43011 $false
.sym 43012 $false
.sym 43015 spi_frame[576]
.sym 43016 $false
.sym 43017 $false
.sym 43018 $false
.sym 43021 spi_frame[745]
.sym 43022 $false
.sym 43023 $false
.sym 43024 $false
.sym 43027 spi_frame[709]
.sym 43028 $false
.sym 43029 $false
.sym 43030 $false
.sym 43031 $abc$706167$n1337$2
.sym 43032 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 43033 $false
.sym 43034 $abc$706167$n1997
.sym 43035 $abc$706167$n2805_1
.sym 43036 spi.tx_buf[881]
.sym 43037 spi.tx_buf[741]
.sym 43038 spi.tx_buf[835]
.sym 43039 spi.tx_buf[346]
.sym 43040 spi.tx_buf[584]
.sym 43041 spi.tx_buf[694]
.sym 43126 spi.tx_buf[536]
.sym 43127 $abc$706167$n2810_1
.sym 43128 $abc$706167$n1873
.sym 43129 $abc$706167$n2741
.sym 43144 RHD_init_inst.rhd_data[14]
.sym 43145 $false
.sym 43146 $false
.sym 43147 $false
.sym 43154 $abc$706167$n1155
.sym 43155 CLK_16mhz$2$2
.sym 43156 $false
.sym 43157 spi_frame[546]
.sym 43158 spi_frame[492]
.sym 43159 spi_frame[741]
.sym 43161 spi_frame[171]
.sym 43162 spi_frame[969]
.sym 43163 spi_frame[833]
.sym 43164 spi_frame[33]
.sym 43237 spi.tx_buf[318]
.sym 43238 spi.tx_buf[446]
.sym 43239 $abc$706167$n2741
.sym 43240 $abc$706167$n3458_1
.sym 43249 RHD_init_inst.rhd_data[12]
.sym 43250 $false
.sym 43251 $false
.sym 43252 $false
.sym 43255 RHD_init_inst.rhd_data[9]
.sym 43256 $false
.sym 43257 $false
.sym 43258 $false
.sym 43267 RHD_init_inst.rhd_data[5]
.sym 43268 $false
.sym 43269 $false
.sym 43270 $false
.sym 43273 RHD_init_inst.rhd_data[15]
.sym 43274 $false
.sym 43275 $false
.sym 43276 $false
.sym 43277 $abc$706167$n1218
.sym 43278 CLK_16mhz$2$2
.sym 43279 $false
.sym 43280 spi.tx_buf[40]
.sym 43281 spi.tx_buf[171]
.sym 43282 spi.tx_buf[397]
.sym 43283 spi.tx_buf[546]
.sym 43284 spi.tx_buf[254]
.sym 43285 spi.tx_buf[833]
.sym 43286 spi.tx_buf[318]
.sym 43287 spi.tx_buf[314]
.sym 43354 spi_frame[969]
.sym 43355 $false
.sym 43356 $false
.sym 43357 $false
.sym 43360 spi_frame[705]
.sym 43361 $false
.sym 43362 $false
.sym 43363 $false
.sym 43366 spi_frame[935]
.sym 43367 $false
.sym 43368 $false
.sym 43369 $false
.sym 43372 spi_frame[65]
.sym 43373 $false
.sym 43374 $false
.sym 43375 $false
.sym 43378 spi_frame[446]
.sym 43379 $false
.sym 43380 $false
.sym 43381 $false
.sym 43384 spi_frame[34]
.sym 43385 $false
.sym 43386 $false
.sym 43387 $false
.sym 43390 spi_frame[840]
.sym 43391 $false
.sym 43392 $false
.sym 43393 $false
.sym 43396 spi_frame[563]
.sym 43397 $false
.sym 43398 $false
.sym 43399 $false
.sym 43400 $abc$706167$n1337$2
.sym 43401 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 43402 $false
.sym 43403 frame[497]
.sym 43404 frame[498]
.sym 43408 frame[500]
.sym 43410 frame[508]
.sym 43477 spi.tx_buf[321]
.sym 43478 spi.tx_buf[833]
.sym 43479 $abc$706167$n1873
.sym 43480 $abc$706167$n2741
.sym 43483 spi.tx_buf[65]
.sym 43484 spi.tx_buf[577]
.sym 43485 $abc$706167$n1873
.sym 43486 $abc$706167$n3394_1
.sym 43489 RHD_init_inst.rhd_data[11]
.sym 43490 $false
.sym 43491 $false
.sym 43492 $false
.sym 43495 RHD_init_inst.rhd_data[3]
.sym 43496 $false
.sym 43497 $false
.sym 43498 $false
.sym 43501 RHD_init_inst.rhd_data[1]
.sym 43502 $false
.sym 43503 $false
.sym 43504 $false
.sym 43507 RHD_init_inst.rhd_data[0]
.sym 43508 $false
.sym 43509 $false
.sym 43510 $false
.sym 43513 RHD_init_inst.rhd_data[14]
.sym 43514 $false
.sym 43515 $false
.sym 43516 $false
.sym 43519 RHD_init_inst.rhd_data[12]
.sym 43520 $false
.sym 43521 $false
.sym 43522 $false
.sym 43523 $abc$706167$n1170
.sym 43524 CLK_16mhz$2$2
.sym 43525 $false
.sym 43526 frame[34]
.sym 43528 frame[42]
.sym 43530 frame[45]
.sym 43532 frame[33]
.sym 43600 frame[399]
.sym 43601 $false
.sym 43602 $false
.sym 43603 $false
.sym 43606 frame[720]
.sym 43607 $false
.sym 43608 $false
.sym 43609 $false
.sym 43612 frame[654]
.sym 43613 $false
.sym 43614 $false
.sym 43615 $false
.sym 43618 frame[705]
.sym 43619 $false
.sym 43620 $false
.sym 43621 $false
.sym 43624 frame[397]
.sym 43625 $false
.sym 43626 $false
.sym 43627 $false
.sym 43630 frame[881]
.sym 43631 $false
.sym 43632 $false
.sym 43633 $false
.sym 43636 frame[891]
.sym 43637 $false
.sym 43638 $false
.sym 43639 $false
.sym 43642 frame[34]
.sym 43643 $false
.sym 43644 $false
.sym 43645 $false
.sym 43646 frame_en$2
.sym 43647 CLK_16mhz$2$2
.sym 43648 $false
.sym 43650 spi_frame[263]
.sym 43651 spi_frame[920]
.sym 43652 spi_frame[271]
.sym 43653 spi_frame[318]
.sym 43654 spi_frame[577]
.sym 43656 spi_frame[915]
.sym 43723 spi_frame[653]
.sym 43724 $false
.sym 43725 $false
.sym 43726 $false
.sym 43747 spi_frame[704]
.sym 43748 $false
.sym 43749 $false
.sym 43750 $false
.sym 43759 spi_frame[163]
.sym 43760 $false
.sym 43761 $false
.sym 43762 $false
.sym 43765 spi_frame[577]
.sym 43766 $false
.sym 43767 $false
.sym 43768 $false
.sym 43769 $abc$706167$n1337$2
.sym 43770 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 43771 $false
.sym 43772 frame[916]
.sym 43773 frame[915]
.sym 43775 frame[920]
.sym 43776 frame[919]
.sym 43777 frame[924]
.sym 43852 frame[163]
.sym 43853 $false
.sym 43854 $false
.sym 43855 $false
.sym 43858 frame[653]
.sym 43859 $false
.sym 43860 $false
.sym 43861 $false
.sym 43870 frame[537]
.sym 43871 $false
.sym 43872 $false
.sym 43873 $false
.sym 43882 frame[169]
.sym 43883 $false
.sym 43884 $false
.sym 43885 $false
.sym 43888 frame[174]
.sym 43889 $false
.sym 43890 $false
.sym 43891 $false
.sym 43892 frame_en$2
.sym 43893 CLK_16mhz$2$2
.sym 43894 $false
.sym 43897 spi_frame[203]
.sym 43898 spi_frame[346]
.sym 43899 spi_frame[219]
.sym 43901 spi_frame[314]
.sym 43902 spi_frame[423]
.sym 43993 RHD_init_inst.rhd_data[13]
.sym 43994 $false
.sym 43995 $false
.sym 43996 $false
.sym 44011 RHD_init_inst.rhd_data[14]
.sym 44012 $false
.sym 44013 $false
.sym 44014 $false
.sym 44015 $abc$706167$n1200
.sym 44016 CLK_16mhz$2$2
.sym 44017 $false
.sym 44021 frame[314]
.sym 44022 frame[318]
.sym 44104 RHD_init_inst.rhd_data[9]
.sym 44105 $false
.sym 44106 $false
.sym 44107 $false
.sym 44116 RHD_init_inst.rhd_data[14]
.sym 44117 $false
.sym 44118 $false
.sym 44119 $false
.sym 44138 $abc$706167$n1110
.sym 44139 CLK_16mhz$2$2
.sym 44140 $false
.sym 44242 frame[490]
.sym 44245 frame[486]
.sym 44316 RHD_init_inst.rhd_data[8]
.sym 44317 $false
.sym 44318 $false
.sym 44319 $false
.sym 44362 $abc$706167$n1170
.sym 44363 CLK_16mhz$2$2
.sym 44364 $false
.sym 44370 frame[786]
.sym 44375 frame[791]
.sym 44521 RHD_init_inst.rhd_data[5]
.sym 44522 $false
.sym 44523 $false
.sym 44524 $false
.sym 44525 $abc$706167$n1128
.sym 44526 CLK_16mhz$2$2
.sym 44527 $false
.sym 44529 spi_frame[454]
.sym 44532 spi_frame[786]
.sym 44533 spi_frame[177]
.sym 44534 spi_frame[650]
.sym 44535 spi_frame[895]
.sym 44614 RHD_init_inst.rhd_data[4]
.sym 44615 $false
.sym 44616 $false
.sym 44617 $false
.sym 44644 RHD_init_inst.rhd_data[15]
.sym 44645 $false
.sym 44646 $false
.sym 44647 $false
.sym 44648 $abc$706167$n1245
.sym 44649 CLK_16mhz$2$2
.sym 44650 $false
.sym 44651 $abc$706167$n2409
.sym 44653 frame[1007]
.sym 44654 frame[994]
.sym 44655 frame[999]
.sym 44656 frame[1005]
.sym 44657 frame[1004]
.sym 44725 spi.tx_buf[886]
.sym 44726 spi.tx_buf[1014]
.sym 44727 $abc$706167$n2741
.sym 44728 $abc$706167$n3926
.sym 44737 spi.tx_buf[1023]
.sym 44738 spi.tx_buf[895]
.sym 44739 $abc$706167$n3926
.sym 44740 $abc$706167$n2741
.sym 44743 spi_frame[895]
.sym 44744 $false
.sym 44745 $false
.sym 44746 $false
.sym 44749 spi_frame[454]
.sym 44750 $false
.sym 44751 $false
.sym 44752 $false
.sym 44755 spi_frame[666]
.sym 44756 $false
.sym 44757 $false
.sym 44758 $false
.sym 44761 spi_frame[1014]
.sym 44762 $false
.sym 44763 $false
.sym 44764 $false
.sym 44771 $abc$706167$n1337$2
.sym 44772 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 44773 $false
.sym 44778 spi_frame[183]
.sym 44779 spi_frame[994]
.sym 44848 spi.tx_buf[183]
.sym 44849 spi.tx_buf[55]
.sym 44850 $abc$706167$n2741
.sym 44851 $abc$706167$n3926
.sym 44854 spi_frame[148]
.sym 44855 $false
.sym 44856 $false
.sym 44857 $false
.sym 44860 spi_frame[309]
.sym 44861 $false
.sym 44862 $false
.sym 44863 $false
.sym 44872 spi_frame[1015]
.sym 44873 $false
.sym 44874 $false
.sym 44875 $false
.sym 44878 spi_frame[183]
.sym 44879 $false
.sym 44880 $false
.sym 44881 $false
.sym 44884 spi_frame[375]
.sym 44885 $false
.sym 44886 $false
.sym 44887 $false
.sym 44890 spi_frame[940]
.sym 44891 $false
.sym 44892 $false
.sym 44893 $false
.sym 44894 $abc$706167$n1337$2
.sym 44895 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 44896 $false
.sym 44898 $abc$706167$n2555
.sym 44899 $abc$706167$n2258
.sym 44900 spi.tx_buf[994]
.sym 44901 spi.tx_buf[177]
.sym 44902 spi.tx_buf[310]
.sym 44903 spi.tx_buf[202]
.sym 44904 spi.tx_buf[697]
.sym 44971 frame[310]
.sym 44972 $false
.sym 44973 $false
.sym 44974 $false
.sym 44977 frame[470]
.sym 44978 $false
.sym 44979 $false
.sym 44980 $false
.sym 44983 frame[488]
.sym 44984 $false
.sym 44985 $false
.sym 44986 $false
.sym 44989 frame[1022]
.sym 44990 $false
.sym 44991 $false
.sym 44992 $false
.sym 44995 frame[724]
.sym 44996 $false
.sym 44997 $false
.sym 44998 $false
.sym 45001 frame[759]
.sym 45002 $false
.sym 45003 $false
.sym 45004 $false
.sym 45007 frame[474]
.sym 45008 $false
.sym 45009 $false
.sym 45010 $false
.sym 45013 frame[111]
.sym 45014 $false
.sym 45015 $false
.sym 45016 $false
.sym 45017 frame_en$2
.sym 45018 CLK_16mhz$2$2
.sym 45019 $false
.sym 45020 $abc$706167$n2103
.sym 45021 $abc$706167$n3435_1
.sym 45022 $abc$706167$n3433_1
.sym 45023 $abc$706167$n2818_1
.sym 45024 $abc$706167$n3434_1
.sym 45025 frame[470]
.sym 45026 frame[473]
.sym 45027 frame[474]
.sym 45094 spi_frame[344]
.sym 45095 $false
.sym 45096 $false
.sym 45097 $false
.sym 45100 spi_frame[724]
.sym 45101 $false
.sym 45102 $false
.sym 45103 $false
.sym 45106 spi_frame[594]
.sym 45107 $false
.sym 45108 $false
.sym 45109 $false
.sym 45112 spi_frame[600]
.sym 45113 $false
.sym 45114 $false
.sym 45115 $false
.sym 45118 spi_frame[474]
.sym 45119 $false
.sym 45120 $false
.sym 45121 $false
.sym 45124 spi_frame[306]
.sym 45125 $false
.sym 45126 $false
.sym 45127 $false
.sym 45130 spi_frame[488]
.sym 45131 $false
.sym 45132 $false
.sym 45133 $false
.sym 45136 spi_frame[866]
.sym 45137 $false
.sym 45138 $false
.sym 45139 $false
.sym 45140 $abc$706167$n1337$2
.sym 45141 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 45142 $false
.sym 45143 $abc$706167$n2532
.sym 45145 $abc$706167$n2533
.sym 45147 $abc$706167$n2531
.sym 45148 $abc$706167$n2215
.sym 45149 $abc$706167$n3406_1
.sym 45150 frame[998]
.sym 45217 frame[306]
.sym 45218 $false
.sym 45219 $false
.sym 45220 $false
.sym 45223 frame[502]
.sym 45224 $false
.sym 45225 $false
.sym 45226 $false
.sym 45235 frame[998]
.sym 45236 $false
.sym 45237 $false
.sym 45238 $false
.sym 45241 frame[482]
.sym 45242 $false
.sym 45243 $false
.sym 45244 $false
.sym 45253 frame[511]
.sym 45254 $false
.sym 45255 $false
.sym 45256 $false
.sym 45259 frame[866]
.sym 45260 $false
.sym 45261 $false
.sym 45262 $false
.sym 45263 frame_en$2
.sym 45264 CLK_16mhz$2$2
.sym 45265 $false
.sym 45267 $abc$706167$n2509
.sym 45268 $abc$706167$n3494_1
.sym 45270 $abc$706167$n2223
.sym 45272 $abc$706167$n3493_1
.sym 45273 frame[177]
.sym 45340 spi.tx_buf[408]
.sym 45341 spi.tx_buf[920]
.sym 45342 $abc$706167$n2741
.sym 45343 $abc$706167$n1873
.sym 45352 spi.tx_buf[731]
.sym 45353 spi.tx_buf[603]
.sym 45354 $abc$706167$n3926
.sym 45355 $false
.sym 45358 RHD_init_inst.rhd_data[2]
.sym 45359 $false
.sym 45360 $false
.sym 45361 $false
.sym 45386 $abc$706167$n1170
.sym 45387 CLK_16mhz$2$2
.sym 45388 $false
.sym 45390 $abc$706167$n2551
.sym 45391 $abc$706167$n2554
.sym 45393 $abc$706167$n2550
.sym 45394 $abc$706167$n3368_1
.sym 45395 frame[607]
.sym 45463 spi.tx_buf[256]
.sym 45464 spi.tx_buf[768]
.sym 45465 $abc$706167$n2741
.sym 45466 $abc$706167$n1873
.sym 45469 $abc$706167$n2883_1
.sym 45470 $abc$706167$n2881_1
.sym 45471 $abc$706167$n3926
.sym 45472 $false
.sym 45475 RHD_init_inst.rhd_data[2]
.sym 45476 $false
.sym 45477 $false
.sym 45478 $false
.sym 45481 RHD_init_inst.rhd_data[13]
.sym 45482 $false
.sym 45483 $false
.sym 45484 $false
.sym 45509 $abc$706167$n1242
.sym 45510 CLK_16mhz$2$2
.sym 45511 $false
.sym 45512 $abc$706167$n2213
.sym 45513 $abc$706167$n1975
.sym 45514 $abc$706167$n1974
.sym 45515 $abc$706167$n2001
.sym 45516 $abc$706167$n2214
.sym 45517 $abc$706167$n1976
.sym 45518 $abc$706167$n2110
.sym 45519 frame[970]
.sym 45592 spi.tx_buf[474]
.sym 45593 spi.tx_buf[346]
.sym 45594 $abc$706167$n3926
.sym 45595 $false
.sym 45598 spi_frame[1001]
.sym 45599 $false
.sym 45600 $false
.sym 45601 $false
.sym 45604 spi_frame[925]
.sym 45605 $false
.sym 45606 $false
.sym 45607 $false
.sym 45610 spi_frame[914]
.sym 45611 $false
.sym 45612 $false
.sym 45613 $false
.sym 45622 spi_frame[931]
.sym 45623 $false
.sym 45624 $false
.sym 45625 $false
.sym 45628 spi_frame[111]
.sym 45629 $false
.sym 45630 $false
.sym 45631 $false
.sym 45632 $abc$706167$n1337$2
.sym 45633 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 45634 $false
.sym 45636 $abc$706167$n2563
.sym 45637 spi.tx_buf[374]
.sym 45638 spi.tx_buf[582]
.sym 45639 spi.tx_buf[291]
.sym 45640 spi.tx_buf[294]
.sym 45641 spi.tx_buf[115]
.sym 45642 spi.tx_buf[293]
.sym 45709 spi.tx_buf[488]
.sym 45710 spi.tx_buf[360]
.sym 45711 $abc$706167$n2741
.sym 45712 $abc$706167$n3926
.sym 45715 $abc$706167$n2184
.sym 45716 $abc$706167$n2183
.sym 45717 $abc$706167$n1873
.sym 45718 $abc$706167$n2741
.sym 45721 spi.tx_buf[134]
.sym 45722 spi.tx_buf[646]
.sym 45723 $abc$706167$n1873
.sym 45724 $abc$706167$n3561_1
.sym 45727 $abc$706167$n2043
.sym 45728 $abc$706167$n2047
.sym 45729 $abc$706167$n1873
.sym 45730 spi.tx_cnt[6]
.sym 45733 $abc$706167$n2000
.sym 45734 $abc$706167$n1997
.sym 45735 $abc$706167$n1873
.sym 45736 $abc$706167$n2001
.sym 45739 spi.tx_buf[711]
.sym 45740 spi.tx_buf[583]
.sym 45741 $abc$706167$n3926
.sym 45742 $abc$706167$n2741
.sym 45745 spi.tx_buf[455]
.sym 45746 spi.tx_buf[327]
.sym 45747 $abc$706167$n2741
.sym 45748 $abc$706167$n3926
.sym 45751 RHD_init_inst.rhd_data[14]
.sym 45752 $false
.sym 45753 $false
.sym 45754 $false
.sym 45755 $abc$706167$n1245
.sym 45756 CLK_16mhz$2$2
.sym 45757 $false
.sym 45758 spi_frame[723]
.sym 45759 spi_frame[291]
.sym 45760 spi_frame[582]
.sym 45761 spi_frame[294]
.sym 45763 spi_frame[115]
.sym 45764 spi_frame[317]
.sym 45765 spi_frame[70]
.sym 45832 spi.tx_buf[454]
.sym 45833 spi.tx_buf[326]
.sym 45834 $abc$706167$n3926
.sym 45835 $false
.sym 45838 spi_frame[91]
.sym 45839 $false
.sym 45840 $false
.sym 45841 $false
.sym 45844 spi_frame[711]
.sym 45845 $false
.sym 45846 $false
.sym 45847 $false
.sym 45850 spi_frame[327]
.sym 45851 $false
.sym 45852 $false
.sym 45853 $false
.sym 45856 spi_frame[511]
.sym 45857 $false
.sym 45858 $false
.sym 45859 $false
.sym 45862 spi_frame[1022]
.sym 45863 $false
.sym 45864 $false
.sym 45865 $false
.sym 45868 spi_frame[859]
.sym 45869 $false
.sym 45870 $false
.sym 45871 $false
.sym 45874 spi_frame[70]
.sym 45875 $false
.sym 45876 $false
.sym 45877 $false
.sym 45878 $abc$706167$n1337$2
.sym 45879 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 45880 $false
.sym 45881 $abc$706167$n3439_1
.sym 45882 $abc$706167$n3534_1
.sym 45883 $abc$706167$n2505
.sym 45884 $abc$706167$n2506
.sym 45885 $abc$706167$n3407_1
.sym 45886 $abc$706167$n3408_1
.sym 45887 $abc$706167$n2527
.sym 45888 frame[317]
.sym 45955 $abc$706167$n2880_1
.sym 45956 $abc$706167$n2891_1
.sym 45957 $abc$706167$n3584_1
.sym 45958 spi.tx_cnt[5]
.sym 45961 $abc$706167$n2601
.sym 45962 $abc$706167$n2600
.sym 45963 $abc$706167$n2741
.sym 45964 $abc$706167$n1873
.sym 45973 $abc$706167$n2530
.sym 45974 $abc$706167$n2529
.sym 45975 $abc$706167$n1873
.sym 45976 $abc$706167$n2741
.sym 45979 spi.tx_buf[208]
.sym 45980 spi.tx_buf[80]
.sym 45981 $abc$706167$n3926
.sym 45982 $false
.sym 45991 spi.tx_buf[219]
.sym 45992 spi.tx_buf[91]
.sym 45993 $abc$706167$n3926
.sym 45994 $false
.sym 45997 RHD_init_inst.rhd_data[15]
.sym 45998 $false
.sym 45999 $false
.sym 46000 $false
.sym 46001 $abc$706167$n1221
.sym 46002 CLK_16mhz$2$2
.sym 46003 $false
.sym 46004 $abc$706167$n3363_1
.sym 46005 $abc$706167$n3424_1
.sym 46006 $abc$706167$n3364_1
.sym 46007 spi.tx_buf[277]
.sym 46008 spi.tx_buf[204]
.sym 46009 spi.tx_buf[627]
.sym 46010 spi.tx_buf[317]
.sym 46078 $abc$706167$n2117
.sym 46079 $abc$706167$n2118
.sym 46080 $abc$706167$n2125
.sym 46081 $abc$706167$n1873
.sym 46084 $abc$706167$n2861_1
.sym 46085 $abc$706167$n2860_1
.sym 46086 $abc$706167$n1873
.sym 46087 $abc$706167$n2741
.sym 46090 $abc$706167$n2610
.sym 46091 $abc$706167$n2604
.sym 46092 spi.tx_cnt[4]
.sym 46093 $abc$706167$n1955
.sym 46096 $abc$706167$n1873
.sym 46097 $abc$706167$n3375_1
.sym 46098 $abc$706167$n3374_1
.sym 46099 $abc$706167$n1955
.sym 46102 spi.tx_buf[511]
.sym 46103 spi.tx_buf[383]
.sym 46104 $abc$706167$n2741
.sym 46105 $abc$706167$n3926
.sym 46108 spi.tx_buf[894]
.sym 46109 spi.tx_buf[1022]
.sym 46110 $abc$706167$n2741
.sym 46111 $abc$706167$n3926
.sym 46114 RHD_init_inst.rhd_data[12]
.sym 46115 $false
.sym 46116 $false
.sym 46117 $false
.sym 46124 $abc$706167$n1146
.sym 46125 CLK_16mhz$2$2
.sym 46126 $false
.sym 46128 $abc$706167$n2858_1
.sym 46129 $abc$706167$n2863_1
.sym 46131 $abc$706167$n2862_1
.sym 46132 spi_frame[435]
.sym 46133 spi_frame[596]
.sym 46134 spi_frame[1009]
.sym 46207 $abc$706167$n1989
.sym 46208 $abc$706167$n1990
.sym 46209 $abc$706167$n1955
.sym 46210 $false
.sym 46213 spi.tx_buf[694]
.sym 46214 spi.tx_buf[566]
.sym 46215 $abc$706167$n3926
.sym 46216 $false
.sym 46219 spi.tx_buf[596]
.sym 46220 spi.tx_buf[724]
.sym 46221 $abc$706167$n2741
.sym 46222 $abc$706167$n3926
.sym 46225 spi.tx_buf[435]
.sym 46226 spi.tx_buf[307]
.sym 46227 $abc$706167$n2741
.sym 46228 $abc$706167$n3926
.sym 46231 spi_frame[435]
.sym 46232 $false
.sym 46233 $false
.sym 46234 $false
.sym 46237 spi_frame[566]
.sym 46238 $false
.sym 46239 $false
.sym 46240 $false
.sym 46243 spi_frame[596]
.sym 46244 $false
.sym 46245 $false
.sym 46246 $false
.sym 46247 $abc$706167$n1337$2
.sym 46248 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 46249 $false
.sym 46250 $abc$706167$n1960
.sym 46251 $abc$706167$n1962
.sym 46252 $abc$706167$n2315
.sym 46253 $abc$706167$n1973
.sym 46254 $abc$706167$n2314
.sym 46255 spi_frame[812]
.sym 46256 spi_frame[122]
.sym 46257 spi_frame[867]
.sym 46324 spi.tx_buf[254]
.sym 46325 spi.tx_buf[126]
.sym 46326 $abc$706167$n2741
.sym 46327 $abc$706167$n3926
.sym 46336 spi.tx_buf[382]
.sym 46337 spi.tx_buf[510]
.sym 46338 $abc$706167$n2741
.sym 46339 $abc$706167$n3460_1
.sym 46342 spi.tx_buf[195]
.sym 46343 spi.tx_buf[67]
.sym 46344 $abc$706167$n3926
.sym 46345 $false
.sym 46348 $abc$706167$n2741
.sym 46349 $abc$706167$n3354_1
.sym 46350 $abc$706167$n3352_1
.sym 46351 spi.tx_cnt[4]
.sym 46354 spi.tx_buf[766]
.sym 46355 spi.tx_buf[638]
.sym 46356 $abc$706167$n3926
.sym 46357 $abc$706167$n2741
.sym 46360 $abc$706167$n2614
.sym 46361 $abc$706167$n2615
.sym 46362 $abc$706167$n3461_1
.sym 46363 $abc$706167$n1873
.sym 46366 RHD_init_inst.rhd_data[12]
.sym 46367 $false
.sym 46368 $false
.sym 46369 $false
.sym 46370 $abc$706167$n1230
.sym 46371 CLK_16mhz$2$2
.sym 46372 $false
.sym 46373 $abc$706167$n2281
.sym 46374 $abc$706167$n2520
.sym 46375 $abc$706167$n2744_1
.sym 46376 spi.tx_buf[382]
.sym 46377 spi.tx_buf[812]
.sym 46378 spi.tx_buf[641]
.sym 46379 spi.tx_buf[74]
.sym 46380 spi.tx_buf[1009]
.sym 46447 spi.tx_buf[212]
.sym 46448 spi.tx_buf[84]
.sym 46449 $abc$706167$n2741
.sym 46450 $abc$706167$n3568_1
.sym 46453 spi_frame[944]
.sym 46454 $false
.sym 46455 $false
.sym 46456 $false
.sym 46459 spi_frame[45]
.sym 46460 $false
.sym 46461 $false
.sym 46462 $false
.sym 46465 spi_frame[67]
.sym 46466 $false
.sym 46467 $false
.sym 46468 $false
.sym 46471 spi_frame[366]
.sym 46472 $false
.sym 46473 $false
.sym 46474 $false
.sym 46477 spi_frame[891]
.sym 46478 $false
.sym 46479 $false
.sym 46480 $false
.sym 46483 spi_frame[219]
.sym 46484 $false
.sym 46485 $false
.sym 46486 $false
.sym 46493 $abc$706167$n1337$2
.sym 46494 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 46495 $false
.sym 46496 $abc$706167$n2534
.sym 46497 $abc$706167$n2249
.sym 46498 spi_frame[382]
.sym 46499 spi_frame[992]
.sym 46500 spi_frame[758]
.sym 46501 spi_frame[293]
.sym 46502 spi_frame[35]
.sym 46503 spi_frame[74]
.sym 46570 spi.tx_buf[966]
.sym 46571 spi.tx_buf[838]
.sym 46572 $abc$706167$n3926
.sym 46573 $false
.sym 46582 spi.tx_buf[161]
.sym 46583 spi.tx_buf[33]
.sym 46584 $abc$706167$n2741
.sym 46585 $abc$706167$n3926
.sym 46594 $abc$706167$n2120
.sym 46595 $abc$706167$n2121
.sym 46596 $abc$706167$n2124
.sym 46597 $abc$706167$n1873
.sym 46600 RHD_init_inst.rhd_data[1]
.sym 46601 $false
.sym 46602 $false
.sym 46603 $false
.sym 46616 $abc$706167$n1236
.sym 46617 CLK_16mhz$2$2
.sym 46618 $false
.sym 46619 spi.tx_buf[372]
.sym 46620 spi.tx_buf[966]
.sym 46621 spi.tx_buf[71]
.sym 46622 spi.tx_buf[882]
.sym 46623 spi.tx_buf[340]
.sym 46624 spi.tx_buf[708]
.sym 46625 spi.tx_buf[35]
.sym 46626 spi.tx_buf[538]
.sym 46693 spi.tx_buf[959]
.sym 46694 spi.tx_buf[831]
.sym 46695 $abc$706167$n3926
.sym 46696 $abc$706167$n2741
.sym 46699 spi.tx_buf[756]
.sym 46700 spi.tx_buf[628]
.sym 46701 $abc$706167$n3926
.sym 46702 $false
.sym 46705 spi_frame[33]
.sym 46706 $false
.sym 46707 $false
.sym 46708 $false
.sym 46711 spi_frame[547]
.sym 46712 $false
.sym 46713 $false
.sym 46714 $false
.sym 46717 spi_frame[64]
.sym 46718 $false
.sym 46719 $false
.sym 46720 $false
.sym 46723 spi_frame[628]
.sym 46724 $false
.sym 46725 $false
.sym 46726 $false
.sym 46729 spi_frame[920]
.sym 46730 $false
.sym 46731 $false
.sym 46732 $false
.sym 46735 spi_frame[756]
.sym 46736 $false
.sym 46737 $false
.sym 46738 $false
.sym 46739 $abc$706167$n1337$2
.sym 46740 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 46741 $false
.sym 46742 $abc$706167$n2525
.sym 46743 $abc$706167$n1972
.sym 46744 spi_frame[71]
.sym 46745 spi_frame[962]
.sym 46746 spi_frame[64]
.sym 46747 spi_frame[966]
.sym 46748 spi_frame[616]
.sym 46749 spi_frame[67]
.sym 46816 spi.tx_cnt[6]
.sym 46817 spi.tx_cnt[5]
.sym 46818 $false
.sym 46819 $false
.sym 46822 RHD_init_inst.rhd_data[1]
.sym 46823 $false
.sym 46824 $false
.sym 46825 $false
.sym 46828 RHD_init_inst.rhd_data[10]
.sym 46829 $false
.sym 46830 $false
.sym 46831 $false
.sym 46834 RHD_init_inst.rhd_data[0]
.sym 46835 $false
.sym 46836 $false
.sym 46837 $false
.sym 46840 RHD_init_inst.rhd_data[9]
.sym 46841 $false
.sym 46842 $false
.sym 46843 $false
.sym 46846 RHD_init_inst.rhd_data[7]
.sym 46847 $false
.sym 46848 $false
.sym 46849 $false
.sym 46852 RHD_init_inst.rhd_data[3]
.sym 46853 $false
.sym 46854 $false
.sym 46855 $false
.sym 46858 RHD_init_inst.rhd_data[15]
.sym 46859 $false
.sym 46860 $false
.sym 46861 $false
.sym 46862 $abc$706167$n1092
.sym 46863 CLK_16mhz$2$2
.sym 46864 $false
.sym 46865 $abc$706167$n2747_1
.sym 46866 spi.tx_buf[364]
.sym 46867 spi.tx_buf[703]
.sym 46869 spi.tx_buf[492]
.sym 46870 spi.tx_buf[597]
.sym 46871 spi.tx_buf[758]
.sym 46872 spi.tx_buf[962]
.sym 46939 frame[79]
.sym 46940 $false
.sym 46941 $false
.sym 46942 $false
.sym 46945 frame[40]
.sym 46946 $false
.sym 46947 $false
.sym 46948 $false
.sym 46957 frame[909]
.sym 46958 $false
.sym 46959 $false
.sym 46960 $false
.sym 46963 frame[405]
.sym 46964 $false
.sym 46965 $false
.sym 46966 $false
.sym 46969 frame[552]
.sym 46970 $false
.sym 46971 $false
.sym 46972 $false
.sym 46975 frame[364]
.sym 46976 $false
.sym 46977 $false
.sym 46978 $false
.sym 46981 frame[960]
.sym 46982 $false
.sym 46983 $false
.sym 46984 $false
.sym 46985 frame_en$2
.sym 46986 CLK_16mhz$2$2
.sym 46987 $false
.sym 46988 $abc$706167$n2074
.sym 46989 $abc$706167$n2072
.sym 46990 $abc$706167$n2392
.sym 46991 spi.tx_buf[209]
.sym 46992 spi.tx_buf[422]
.sym 46993 spi.tx_buf[579]
.sym 46994 spi.tx_buf[552]
.sym 46995 spi.tx_buf[79]
.sym 47062 spi.tx_buf[738]
.sym 47063 spi.tx_buf[610]
.sym 47064 $abc$706167$n3926
.sym 47065 $false
.sym 47068 spi.tx_buf[397]
.sym 47069 spi.tx_buf[909]
.sym 47070 $abc$706167$n2741
.sym 47071 $abc$706167$n1873
.sym 47074 spi.tx_buf[701]
.sym 47075 spi.tx_buf[573]
.sym 47076 $abc$706167$n3926
.sym 47077 $abc$706167$n2741
.sym 47080 spi_frame[915]
.sym 47081 $false
.sym 47082 $false
.sym 47083 $false
.sym 47086 spi_frame[610]
.sym 47087 $false
.sym 47088 $false
.sym 47089 $false
.sym 47092 spi_frame[701]
.sym 47093 $false
.sym 47094 $false
.sym 47095 $false
.sym 47098 spi_frame[909]
.sym 47099 $false
.sym 47100 $false
.sym 47101 $false
.sym 47104 spi_frame[405]
.sym 47105 $false
.sym 47106 $false
.sym 47107 $false
.sym 47108 $abc$706167$n1337$2
.sym 47109 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 47110 $false
.sym 47111 $abc$706167$n2393
.sym 47112 frame[961]
.sym 47113 frame[967]
.sym 47114 frame[969]
.sym 47115 frame[960]
.sym 47116 frame[968]
.sym 47117 frame[964]
.sym 47118 frame[966]
.sym 47185 spi.tx_buf[467]
.sym 47186 spi.tx_buf[339]
.sym 47187 $abc$706167$n2741
.sym 47188 $abc$706167$n3926
.sym 47191 spi.tx_buf[712]
.sym 47192 spi.tx_buf[584]
.sym 47193 $abc$706167$n3926
.sym 47194 $abc$706167$n2741
.sym 47197 spi_frame[881]
.sym 47198 $false
.sym 47199 $false
.sym 47200 $false
.sym 47203 spi_frame[741]
.sym 47204 $false
.sym 47205 $false
.sym 47206 $false
.sym 47209 spi_frame[835]
.sym 47210 $false
.sym 47211 $false
.sym 47212 $false
.sym 47215 spi_frame[346]
.sym 47216 $false
.sym 47217 $false
.sym 47218 $false
.sym 47221 spi_frame[584]
.sym 47222 $false
.sym 47223 $false
.sym 47224 $false
.sym 47227 spi_frame[694]
.sym 47228 $false
.sym 47229 $false
.sym 47230 $false
.sym 47231 $abc$706167$n1337$2
.sym 47232 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 47233 $false
.sym 47234 spi_frame[497]
.sym 47235 spi_frame[579]
.sym 47236 spi_frame[584]
.sym 47237 spi_frame[340]
.sym 47238 spi_frame[961]
.sym 47239 spi_frame[641]
.sym 47240 spi_frame[968]
.sym 47241 spi_frame[508]
.sym 47308 frame[546]
.sym 47309 $false
.sym 47310 $false
.sym 47311 $false
.sym 47314 frame[492]
.sym 47315 $false
.sym 47316 $false
.sym 47317 $false
.sym 47320 frame[741]
.sym 47321 $false
.sym 47322 $false
.sym 47323 $false
.sym 47332 frame[171]
.sym 47333 $false
.sym 47334 $false
.sym 47335 $false
.sym 47338 frame[969]
.sym 47339 $false
.sym 47340 $false
.sym 47341 $false
.sym 47344 frame[833]
.sym 47345 $false
.sym 47346 $false
.sym 47347 $false
.sym 47350 frame[33]
.sym 47351 $false
.sym 47352 $false
.sym 47353 $false
.sym 47354 frame_en$2
.sym 47355 CLK_16mhz$2$2
.sym 47356 $false
.sym 47357 $abc$706167$n2121
.sym 47358 $abc$706167$n2535
.sym 47360 $abc$706167$n2015
.sym 47361 frame[577]
.sym 47362 frame[576]
.sym 47363 frame[579]
.sym 47364 frame[584]
.sym 47431 spi_frame[40]
.sym 47432 $false
.sym 47433 $false
.sym 47434 $false
.sym 47437 spi_frame[171]
.sym 47438 $false
.sym 47439 $false
.sym 47440 $false
.sym 47443 spi_frame[397]
.sym 47444 $false
.sym 47445 $false
.sym 47446 $false
.sym 47449 spi_frame[546]
.sym 47450 $false
.sym 47451 $false
.sym 47452 $false
.sym 47455 spi_frame[254]
.sym 47456 $false
.sym 47457 $false
.sym 47458 $false
.sym 47461 spi_frame[833]
.sym 47462 $false
.sym 47463 $false
.sym 47464 $false
.sym 47467 spi_frame[318]
.sym 47468 $false
.sym 47469 $false
.sym 47470 $false
.sym 47473 spi_frame[314]
.sym 47474 $false
.sym 47475 $false
.sym 47476 $false
.sym 47477 $abc$706167$n1337$2
.sym 47478 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 47479 $false
.sym 47480 spi.tx_buf[445]
.sym 47481 spi.tx_buf[807]
.sym 47482 spi.tx_buf[423]
.sym 47483 spi.tx_buf[447]
.sym 47484 spi.tx_buf[498]
.sym 47485 spi.tx_buf[25]
.sym 47486 spi.tx_buf[336]
.sym 47487 spi.tx_buf[537]
.sym 47554 RHD_init_inst.rhd_data[1]
.sym 47555 $false
.sym 47556 $false
.sym 47557 $false
.sym 47560 RHD_init_inst.rhd_data[2]
.sym 47561 $false
.sym 47562 $false
.sym 47563 $false
.sym 47584 RHD_init_inst.rhd_data[4]
.sym 47585 $false
.sym 47586 $false
.sym 47587 $false
.sym 47596 RHD_init_inst.rhd_data[12]
.sym 47597 $false
.sym 47598 $false
.sym 47599 $false
.sym 47600 $abc$706167$n1173
.sym 47601 CLK_16mhz$2$2
.sym 47602 $false
.sym 47603 spi_frame[336]
.sym 47604 spi_frame[807]
.sym 47605 spi_frame[42]
.sym 47606 spi_frame[446]
.sym 47607 spi_frame[893]
.sym 47608 spi_frame[447]
.sym 47609 spi_frame[445]
.sym 47610 spi_frame[498]
.sym 47677 RHD_init_inst.rhd_data[2]
.sym 47678 $false
.sym 47679 $false
.sym 47680 $false
.sym 47689 RHD_init_inst.rhd_data[10]
.sym 47690 $false
.sym 47691 $false
.sym 47692 $false
.sym 47701 RHD_init_inst.rhd_data[13]
.sym 47702 $false
.sym 47703 $false
.sym 47704 $false
.sym 47713 RHD_init_inst.rhd_data[1]
.sym 47714 $false
.sym 47715 $false
.sym 47716 $false
.sym 47723 $abc$706167$n1086
.sym 47724 CLK_16mhz$2$2
.sym 47725 $false
.sym 47726 spi_frame[25]
.sym 47727 spi_frame[299]
.sym 47729 spi_frame[386]
.sym 47730 spi_frame[500]
.sym 47731 spi_frame[704]
.sym 47732 spi_frame[916]
.sym 47733 spi_frame[29]
.sym 47806 frame[263]
.sym 47807 $false
.sym 47808 $false
.sym 47809 $false
.sym 47812 frame[920]
.sym 47813 $false
.sym 47814 $false
.sym 47815 $false
.sym 47818 frame[271]
.sym 47819 $false
.sym 47820 $false
.sym 47821 $false
.sym 47824 frame[318]
.sym 47825 $false
.sym 47826 $false
.sym 47827 $false
.sym 47830 frame[577]
.sym 47831 $false
.sym 47832 $false
.sym 47833 $false
.sym 47842 frame[915]
.sym 47843 $false
.sym 47844 $false
.sym 47845 $false
.sym 47846 frame_en$2
.sym 47847 CLK_16mhz$2$2
.sym 47848 $false
.sym 47851 frame[29]
.sym 47852 frame[25]
.sym 47855 frame[18]
.sym 47923 RHD_init_inst.rhd_data[4]
.sym 47924 $false
.sym 47925 $false
.sym 47926 $false
.sym 47929 RHD_init_inst.rhd_data[3]
.sym 47930 $false
.sym 47931 $false
.sym 47932 $false
.sym 47941 RHD_init_inst.rhd_data[8]
.sym 47942 $false
.sym 47943 $false
.sym 47944 $false
.sym 47947 RHD_init_inst.rhd_data[7]
.sym 47948 $false
.sym 47949 $false
.sym 47950 $false
.sym 47953 RHD_init_inst.rhd_data[12]
.sym 47954 $false
.sym 47955 $false
.sym 47956 $false
.sym 47969 $abc$706167$n1251
.sym 47970 CLK_16mhz$2$2
.sym 47971 $false
.sym 47972 frame[337]
.sym 47973 frame[346]
.sym 47975 frame[338]
.sym 47977 frame[340]
.sym 47979 frame[336]
.sym 48058 frame[203]
.sym 48059 $false
.sym 48060 $false
.sym 48061 $false
.sym 48064 frame[346]
.sym 48065 $false
.sym 48066 $false
.sym 48067 $false
.sym 48070 frame[219]
.sym 48071 $false
.sym 48072 $false
.sym 48073 $false
.sym 48082 frame[314]
.sym 48083 $false
.sym 48084 $false
.sym 48085 $false
.sym 48088 frame[423]
.sym 48089 $false
.sym 48090 $false
.sym 48091 $false
.sym 48092 frame_en$2
.sym 48093 CLK_16mhz$2$2
.sym 48094 $false
.sym 48099 frame[649]
.sym 48100 frame[641]
.sym 48102 frame[647]
.sym 48187 RHD_init_inst.rhd_data[10]
.sym 48188 $false
.sym 48189 $false
.sym 48190 $false
.sym 48193 RHD_init_inst.rhd_data[14]
.sym 48194 $false
.sym 48195 $false
.sym 48196 $false
.sym 48215 $abc$706167$n1137
.sym 48216 CLK_16mhz$2$2
.sym 48217 $false
.sym 48319 frame[672]
.sym 48323 frame[679]
.sym 48399 RHD_init_inst.rhd_data[10]
.sym 48400 $false
.sym 48401 $false
.sym 48402 $false
.sym 48417 RHD_init_inst.rhd_data[6]
.sym 48418 $false
.sym 48419 $false
.sym 48420 $false
.sym 48439 $abc$706167$n1170
.sym 48440 CLK_16mhz$2$2
.sym 48441 $false
.sym 48446 spi_frame[642]
.sym 48447 spi_frame[486]
.sym 48448 spi_frame[370]
.sym 48449 spi_frame[729]
.sym 48450 spi_frame[202]
.sym 48451 spi_frame[679]
.sym 48452 spi_frame[413]
.sym 48453 spi_frame[1015]
.sym 48562 RHD_init_inst.rhd_data[2]
.sym 48563 $false
.sym 48564 $false
.sym 48565 $false
.sym 48592 RHD_init_inst.rhd_data[7]
.sym 48593 $false
.sym 48594 $false
.sym 48595 $false
.sym 48602 $abc$706167$n1227
.sym 48603 CLK_16mhz$2$2
.sym 48604 $false
.sym 48605 spi_frame[666]
.sym 48606 spi_frame[311]
.sym 48607 spi_frame[791]
.sym 48608 spi_frame[569]
.sym 48609 spi_frame[261]
.sym 48610 spi_frame[689]
.sym 48611 spi_frame[461]
.sym 48612 spi_frame[884]
.sym 48685 frame[454]
.sym 48686 $false
.sym 48687 $false
.sym 48688 $false
.sym 48703 frame[786]
.sym 48704 $false
.sym 48705 $false
.sym 48706 $false
.sym 48709 frame[177]
.sym 48710 $false
.sym 48711 $false
.sym 48712 $false
.sym 48715 frame[650]
.sym 48716 $false
.sym 48717 $false
.sym 48718 $false
.sym 48721 frame[895]
.sym 48722 $false
.sym 48723 $false
.sym 48724 $false
.sym 48725 frame_en$2
.sym 48726 CLK_16mhz$2$2
.sym 48727 $false
.sym 48728 $abc$706167$n2680_1
.sym 48729 spi.tx_buf[486]
.sym 48730 spi.tx_buf[569]
.sym 48731 spi.tx_buf[1017]
.sym 48732 spi.tx_buf[884]
.sym 48733 spi.tx_buf[439]
.sym 48734 spi.tx_buf[1012]
.sym 48735 spi.tx_buf[311]
.sym 48802 spi.tx_buf[1017]
.sym 48803 spi.tx_buf[889]
.sym 48804 $abc$706167$n3926
.sym 48805 $abc$706167$n2741
.sym 48814 RHD_init_inst.rhd_data[15]
.sym 48815 $false
.sym 48816 $false
.sym 48817 $false
.sym 48820 RHD_init_inst.rhd_data[2]
.sym 48821 $false
.sym 48822 $false
.sym 48823 $false
.sym 48826 RHD_init_inst.rhd_data[7]
.sym 48827 $false
.sym 48828 $false
.sym 48829 $false
.sym 48832 RHD_init_inst.rhd_data[13]
.sym 48833 $false
.sym 48834 $false
.sym 48835 $false
.sym 48838 RHD_init_inst.rhd_data[12]
.sym 48839 $false
.sym 48840 $false
.sym 48841 $false
.sym 48848 $abc$706167$n1266
.sym 48849 CLK_16mhz$2$2
.sym 48850 $false
.sym 48852 $abc$706167$n2039
.sym 48855 $abc$706167$n2034
.sym 48856 $abc$706167$n2035
.sym 48857 frame[173]
.sym 48858 frame[160]
.sym 48949 frame[183]
.sym 48950 $false
.sym 48951 $false
.sym 48952 $false
.sym 48955 frame[994]
.sym 48956 $false
.sym 48957 $false
.sym 48958 $false
.sym 48971 frame_en$2
.sym 48972 CLK_16mhz$2$2
.sym 48973 $false
.sym 48974 $abc$706167$n2416
.sym 48975 $abc$706167$n2724
.sym 48976 spi.tx_buf[1020]
.sym 48977 spi.tx_buf[370]
.sym 48978 spi.tx_buf[380]
.sym 48980 spi.tx_buf[152]
.sym 48981 spi.tx_buf[791]
.sym 49054 spi.tx_buf[438]
.sym 49055 spi.tx_buf[310]
.sym 49056 $abc$706167$n3926
.sym 49057 $false
.sym 49060 spi.tx_buf[177]
.sym 49061 spi.tx_buf[49]
.sym 49062 $abc$706167$n2741
.sym 49063 $abc$706167$n3926
.sym 49066 spi_frame[994]
.sym 49067 $false
.sym 49068 $false
.sym 49069 $false
.sym 49072 spi_frame[177]
.sym 49073 $false
.sym 49074 $false
.sym 49075 $false
.sym 49078 spi_frame[310]
.sym 49079 $false
.sym 49080 $false
.sym 49081 $false
.sym 49084 spi_frame[202]
.sym 49085 $false
.sym 49086 $false
.sym 49087 $false
.sym 49090 spi_frame[697]
.sym 49091 $false
.sym 49092 $false
.sym 49093 $false
.sym 49094 $abc$706167$n1337$2
.sym 49095 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 49096 $false
.sym 49097 $abc$706167$n3452_1
.sym 49098 spi.tx_buf[157]
.sym 49099 spi.tx_buf[690]
.sym 49100 spi.tx_buf[413]
.sym 49101 spi.tx_buf[434]
.sym 49102 spi.tx_buf[367]
.sym 49103 spi.tx_buf[688]
.sym 49104 spi.tx_buf[178]
.sym 49171 spi.tx_buf[495]
.sym 49172 spi.tx_buf[367]
.sym 49173 $abc$706167$n2741
.sym 49174 $abc$706167$n3926
.sym 49177 spi.tx_buf[562]
.sym 49178 spi.tx_buf[690]
.sym 49179 $abc$706167$n2741
.sym 49180 $abc$706167$n3926
.sym 49183 spi.tx_buf[818]
.sym 49184 spi.tx_buf[946]
.sym 49185 $abc$706167$n2741
.sym 49186 $abc$706167$n3926
.sym 49189 spi.tx_buf[728]
.sym 49190 spi.tx_buf[600]
.sym 49191 $abc$706167$n3926
.sym 49192 $false
.sym 49195 spi.tx_buf[306]
.sym 49196 spi.tx_buf[434]
.sym 49197 $abc$706167$n2741
.sym 49198 $abc$706167$n3433_1
.sym 49201 RHD_init_inst.rhd_data[6]
.sym 49202 $false
.sym 49203 $false
.sym 49204 $false
.sym 49207 RHD_init_inst.rhd_data[9]
.sym 49208 $false
.sym 49209 $false
.sym 49210 $false
.sym 49213 RHD_init_inst.rhd_data[10]
.sym 49214 $false
.sym 49215 $false
.sym 49216 $false
.sym 49217 $abc$706167$n1167
.sym 49218 CLK_16mhz$2$2
.sym 49219 $false
.sym 49220 $abc$706167$n3436_1
.sym 49221 $abc$706167$n2308
.sym 49222 $abc$706167$n1992
.sym 49223 frame[507]
.sym 49224 frame[504]
.sym 49225 frame[502]
.sym 49226 frame[505]
.sym 49227 frame[511]
.sym 49294 spi.tx_buf[994]
.sym 49295 spi.tx_buf[866]
.sym 49296 $abc$706167$n3926
.sym 49297 $abc$706167$n2741
.sym 49306 spi.tx_buf[482]
.sym 49307 spi.tx_buf[354]
.sym 49308 $abc$706167$n2741
.sym 49309 $abc$706167$n3926
.sym 49318 $abc$706167$n2532
.sym 49319 $abc$706167$n2533
.sym 49320 $abc$706167$n1873
.sym 49321 $abc$706167$n1955
.sym 49324 spi.tx_buf[469]
.sym 49325 spi.tx_buf[341]
.sym 49326 $abc$706167$n3926
.sym 49327 $false
.sym 49330 $abc$706167$n3434_1
.sym 49331 $abc$706167$n3436_1
.sym 49332 $abc$706167$n1955
.sym 49333 $abc$706167$n1873
.sym 49336 RHD_init_inst.rhd_data[6]
.sym 49337 $false
.sym 49338 $false
.sym 49339 $false
.sym 49340 $abc$706167$n1266
.sym 49341 CLK_16mhz$2$2
.sym 49342 $false
.sym 49343 $abc$706167$n2412
.sym 49344 spi.tx_buf[473]
.sym 49345 spi.tx_buf[625]
.sym 49346 spi.tx_buf[502]
.sym 49347 spi.tx_buf[1005]
.sym 49348 spi.tx_buf[50]
.sym 49349 spi.tx_buf[726]
.sym 49350 spi.tx_buf[1018]
.sym 49423 spi.tx_buf[242]
.sym 49424 spi.tx_buf[114]
.sym 49425 $abc$706167$n2741
.sym 49426 $abc$706167$n3926
.sym 49429 $abc$706167$n1955
.sym 49430 $abc$706167$n3493_1
.sym 49431 $abc$706167$n2808_1
.sym 49432 spi.tx_cnt[5]
.sym 49441 spi.tx_buf[421]
.sym 49442 spi.tx_buf[293]
.sym 49443 $abc$706167$n2741
.sym 49444 $abc$706167$n3926
.sym 49453 $abc$706167$n2817_1
.sym 49454 $abc$706167$n2818_1
.sym 49455 $abc$706167$n1873
.sym 49456 $abc$706167$n3492_1
.sym 49459 RHD_init_inst.rhd_data[1]
.sym 49460 $false
.sym 49461 $false
.sym 49462 $false
.sym 49463 $abc$706167$n1113
.sym 49464 CLK_16mhz$2$2
.sym 49465 $false
.sym 49466 $abc$706167$n3453_1
.sym 49467 $abc$706167$n2307
.sym 49468 $abc$706167$n3566_1
.sym 49469 $abc$706167$n3450_1
.sym 49470 $abc$706167$n2309
.sym 49471 $abc$706167$n2561
.sym 49472 $abc$706167$n3567_1
.sym 49473 frame[506]
.sym 49546 $abc$706167$n2553
.sym 49547 $abc$706167$n2552
.sym 49548 $abc$706167$n1873
.sym 49549 $abc$706167$n2741
.sym 49552 $abc$706167$n2556
.sym 49553 $abc$706167$n2555
.sym 49554 $abc$706167$n2741
.sym 49555 $abc$706167$n1873
.sym 49564 $abc$706167$n2554
.sym 49565 $abc$706167$n2551
.sym 49566 $abc$706167$n1955
.sym 49567 spi.tx_cnt[4]
.sym 49570 $abc$706167$n2102
.sym 49571 $abc$706167$n2103
.sym 49572 $abc$706167$n2110
.sym 49573 $abc$706167$n1873
.sym 49576 RHD_init_inst.rhd_data[15]
.sym 49577 $false
.sym 49578 $false
.sym 49579 $false
.sym 49586 $abc$706167$n1191
.sym 49587 CLK_16mhz$2$2
.sym 49588 $false
.sym 49589 $abc$706167$n2723_1
.sym 49590 $abc$706167$n2725_1
.sym 49591 $abc$706167$n2476
.sym 49592 $abc$706167$n2477
.sym 49593 frame[723]
.sym 49594 frame[732]
.sym 49663 $abc$706167$n2215
.sym 49664 $abc$706167$n2214
.sym 49665 $abc$706167$n2741
.sym 49666 $abc$706167$n1873
.sym 49669 spi.tx_buf[931]
.sym 49670 spi.tx_buf[803]
.sym 49671 $abc$706167$n3926
.sym 49672 $false
.sym 49675 $abc$706167$n1976
.sym 49676 $abc$706167$n1975
.sym 49677 $abc$706167$n2741
.sym 49678 $abc$706167$n1955
.sym 49681 spi.tx_cnt[5]
.sym 49682 spi.tx_cnt[6]
.sym 49683 $false
.sym 49684 $false
.sym 49687 spi.tx_buf[981]
.sym 49688 spi.tx_buf[853]
.sym 49689 $abc$706167$n3926
.sym 49690 $false
.sym 49693 spi.tx_buf[419]
.sym 49694 spi.tx_buf[291]
.sym 49695 $abc$706167$n3926
.sym 49696 $false
.sym 49699 spi.tx_buf[239]
.sym 49700 spi.tx_buf[111]
.sym 49701 $abc$706167$n2741
.sym 49702 $abc$706167$n3926
.sym 49705 RHD_init_inst.rhd_data[10]
.sym 49706 $false
.sym 49707 $false
.sym 49708 $false
.sym 49709 $abc$706167$n1260
.sym 49710 CLK_16mhz$2$2
.sym 49711 $false
.sym 49712 $abc$706167$n2537
.sym 49713 $abc$706167$n2597
.sym 49714 $abc$706167$n2539
.sym 49715 spi.tx_buf[805]
.sym 49716 spi.tx_buf[239]
.sym 49717 spi.tx_buf[180]
.sym 49718 spi.tx_buf[770]
.sym 49719 spi.tx_buf[508]
.sym 49792 spi.tx_buf[422]
.sym 49793 spi.tx_buf[294]
.sym 49794 $abc$706167$n3926
.sym 49795 $false
.sym 49798 spi_frame[374]
.sym 49799 $false
.sym 49800 $false
.sym 49801 $false
.sym 49804 spi_frame[582]
.sym 49805 $false
.sym 49806 $false
.sym 49807 $false
.sym 49810 spi_frame[291]
.sym 49811 $false
.sym 49812 $false
.sym 49813 $false
.sym 49816 spi_frame[294]
.sym 49817 $false
.sym 49818 $false
.sym 49819 $false
.sym 49822 spi_frame[115]
.sym 49823 $false
.sym 49824 $false
.sym 49825 $false
.sym 49828 spi_frame[293]
.sym 49829 $false
.sym 49830 $false
.sym 49831 $false
.sym 49832 $abc$706167$n1337$2
.sym 49833 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 49834 $false
.sym 49836 $abc$706167$n2598
.sym 49837 $abc$706167$n3563_1
.sym 49838 $abc$706167$n1983
.sym 49839 $abc$706167$n3425_1
.sym 49840 $abc$706167$n2595
.sym 49841 $abc$706167$n2596
.sym 49842 frame[294]
.sym 49909 frame[723]
.sym 49910 $false
.sym 49911 $false
.sym 49912 $false
.sym 49915 frame[291]
.sym 49916 $false
.sym 49917 $false
.sym 49918 $false
.sym 49921 frame[582]
.sym 49922 $false
.sym 49923 $false
.sym 49924 $false
.sym 49927 frame[294]
.sym 49928 $false
.sym 49929 $false
.sym 49930 $false
.sym 49939 frame[115]
.sym 49940 $false
.sym 49941 $false
.sym 49942 $false
.sym 49945 frame[317]
.sym 49946 $false
.sym 49947 $false
.sym 49948 $false
.sym 49951 frame[70]
.sym 49952 $false
.sym 49953 $false
.sym 49954 $false
.sym 49955 frame_en$2
.sym 49956 CLK_16mhz$2$2
.sym 49957 $false
.sym 49958 $abc$706167$n3535_1
.sym 49959 $abc$706167$n3446_1
.sym 49960 $abc$706167$n3556_1
.sym 49961 $abc$706167$n3560_1
.sym 49962 $abc$706167$n3533_1
.sym 49963 $abc$706167$n3564_1
.sym 49964 frame[66]
.sym 49965 frame[70]
.sym 50032 $abc$706167$n3438_1
.sym 50033 $abc$706167$n2520
.sym 50034 spi.tx_cnt[6]
.sym 50035 $false
.sym 50038 $abc$706167$n3439_1
.sym 50039 $abc$706167$n2527
.sym 50040 spi.tx_cnt[5]
.sym 50041 spi.tx_cnt[4]
.sym 50044 spi.tx_buf[1010]
.sym 50045 spi.tx_buf[882]
.sym 50046 $abc$706167$n3926
.sym 50047 $abc$706167$n2741
.sym 50050 spi.tx_buf[498]
.sym 50051 spi.tx_buf[370]
.sym 50052 $abc$706167$n2741
.sym 50053 $abc$706167$n3926
.sym 50056 $abc$706167$n2505
.sym 50057 $abc$706167$n2506
.sym 50058 $abc$706167$n2509
.sym 50059 $abc$706167$n1873
.sym 50062 $abc$706167$n2508
.sym 50063 $abc$706167$n3406_1
.sym 50064 $abc$706167$n3407_1
.sym 50065 $abc$706167$n1955
.sym 50068 $abc$706167$n2534
.sym 50069 $abc$706167$n2537
.sym 50070 $abc$706167$n2528
.sym 50071 $abc$706167$n2531
.sym 50074 RHD_init_inst.rhd_data[13]
.sym 50075 $false
.sym 50076 $false
.sym 50077 $false
.sym 50078 $abc$706167$n1137
.sym 50079 CLK_16mhz$2$2
.sym 50080 $false
.sym 50081 $abc$706167$n2400
.sym 50082 $abc$706167$n3554_1
.sym 50083 $abc$706167$n3359_1
.sym 50084 $abc$706167$n2580
.sym 50085 $abc$706167$n3358_1
.sym 50086 $abc$706167$n2626
.sym 50087 $abc$706167$n3347_1
.sym 50088 $abc$706167$n3555_1
.sym 50155 $abc$706167$n3360_1
.sym 50156 $abc$706167$n1873
.sym 50157 $abc$706167$n2741
.sym 50158 $abc$706167$n3362_1
.sym 50161 spi.tx_buf[74]
.sym 50162 spi.tx_buf[202]
.sym 50163 $abc$706167$n2741
.sym 50164 $abc$706167$n3423_1
.sym 50167 $abc$706167$n2055
.sym 50168 $abc$706167$n2061
.sym 50169 $abc$706167$n3363_1
.sym 50170 $abc$706167$n3367_1
.sym 50173 spi_frame[277]
.sym 50174 $false
.sym 50175 $false
.sym 50176 $false
.sym 50179 spi_frame[204]
.sym 50180 $false
.sym 50181 $false
.sym 50182 $false
.sym 50185 spi_frame[627]
.sym 50186 $false
.sym 50187 $false
.sym 50188 $false
.sym 50191 spi_frame[317]
.sym 50192 $false
.sym 50193 $false
.sym 50194 $false
.sym 50201 $abc$706167$n1337$2
.sym 50202 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 50203 $false
.sym 50204 $abc$706167$n1981
.sym 50205 $abc$706167$n2792_1
.sym 50207 $abc$706167$n1991
.sym 50208 $abc$706167$n1984
.sym 50209 $abc$706167$n1985
.sym 50210 $abc$706167$n1982
.sym 50211 frame[435]
.sym 50284 $abc$706167$n2862_1
.sym 50285 $abc$706167$n2859_1
.sym 50286 spi.tx_cnt[6]
.sym 50287 spi.tx_cnt[5]
.sym 50290 spi.tx_buf[464]
.sym 50291 spi.tx_buf[336]
.sym 50292 $abc$706167$n3926
.sym 50293 $false
.sym 50302 $abc$706167$n2864_1
.sym 50303 $abc$706167$n2863_1
.sym 50304 $abc$706167$n2741
.sym 50305 $abc$706167$n1873
.sym 50308 frame[435]
.sym 50309 $false
.sym 50310 $false
.sym 50311 $false
.sym 50314 frame[596]
.sym 50315 $false
.sym 50316 $false
.sym 50317 $false
.sym 50320 frame[1009]
.sym 50321 $false
.sym 50322 $false
.sym 50323 $false
.sym 50324 frame_en$2
.sym 50325 CLK_16mhz$2$2
.sym 50326 $false
.sym 50328 $abc$706167$n3351_1
.sym 50329 $abc$706167$n3346_1
.sym 50330 $abc$706167$n3543_1
.sym 50331 $abc$706167$n2212
.sym 50332 $abc$706167$n2216
.sym 50333 $abc$706167$n1966
.sym 50334 frame[867]
.sym 50401 $abc$706167$n1962
.sym 50402 $abc$706167$n1961
.sym 50403 $abc$706167$n1873
.sym 50404 $abc$706167$n2741
.sym 50407 spi.tx_buf[707]
.sym 50408 spi.tx_buf[579]
.sym 50409 $abc$706167$n3926
.sym 50410 $false
.sym 50413 spi.tx_buf[445]
.sym 50414 spi.tx_buf[317]
.sym 50415 $abc$706167$n2741
.sym 50416 $abc$706167$n3926
.sym 50419 $abc$706167$n1977
.sym 50420 $abc$706167$n1974
.sym 50421 $abc$706167$n1873
.sym 50422 spi.tx_cnt[5]
.sym 50425 $abc$706167$n2315
.sym 50426 $abc$706167$n2316
.sym 50427 $abc$706167$n1873
.sym 50428 $false
.sym 50431 frame[812]
.sym 50432 $false
.sym 50433 $false
.sym 50434 $false
.sym 50437 frame[122]
.sym 50438 $false
.sym 50439 $false
.sym 50440 $false
.sym 50443 frame[867]
.sym 50444 $false
.sym 50445 $false
.sym 50446 $false
.sym 50447 frame_en$2
.sym 50448 CLK_16mhz$2$2
.sym 50449 $false
.sym 50450 $abc$706167$n3357_1
.sym 50451 $abc$706167$n2584
.sym 50452 $abc$706167$n2849_1
.sym 50453 $abc$706167$n2585
.sym 50454 $abc$706167$n2447
.sym 50455 frame[44]
.sym 50457 frame[35]
.sym 50524 spi.tx_buf[129]
.sym 50525 spi.tx_buf[641]
.sym 50526 $abc$706167$n1873
.sym 50527 $abc$706167$n2741
.sym 50530 $abc$706167$n2524
.sym 50531 $abc$706167$n2525
.sym 50532 $abc$706167$n3442_1
.sym 50533 $abc$706167$n1873
.sym 50536 spi.tx_buf[940]
.sym 50537 spi.tx_buf[812]
.sym 50538 $abc$706167$n3926
.sym 50539 $abc$706167$n2741
.sym 50542 spi_frame[382]
.sym 50543 $false
.sym 50544 $false
.sym 50545 $false
.sym 50548 spi_frame[812]
.sym 50549 $false
.sym 50550 $false
.sym 50551 $false
.sym 50554 spi_frame[641]
.sym 50555 $false
.sym 50556 $false
.sym 50557 $false
.sym 50560 spi_frame[74]
.sym 50561 $false
.sym 50562 $false
.sym 50563 $false
.sym 50566 spi_frame[1009]
.sym 50567 $false
.sym 50568 $false
.sym 50569 $false
.sym 50570 $abc$706167$n1337$2
.sym 50571 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 50572 $false
.sym 50573 $abc$706167$n3477_1
.sym 50574 spi.tx_buf[660]
.sym 50575 spi.tx_buf[893]
.sym 50576 spi.tx_buf[992]
.sym 50577 spi.tx_buf[302]
.sym 50578 spi.tx_buf[407]
.sym 50579 spi.tx_buf[296]
.sym 50580 spi.tx_buf[428]
.sym 50647 $abc$706167$n2535
.sym 50648 $abc$706167$n2536
.sym 50649 $abc$706167$n1873
.sym 50650 $false
.sym 50653 spi.tx_buf[1009]
.sym 50654 spi.tx_buf[881]
.sym 50655 $abc$706167$n3926
.sym 50656 $abc$706167$n2741
.sym 50659 frame[382]
.sym 50660 $false
.sym 50661 $false
.sym 50662 $false
.sym 50665 frame[992]
.sym 50666 $false
.sym 50667 $false
.sym 50668 $false
.sym 50671 frame[758]
.sym 50672 $false
.sym 50673 $false
.sym 50674 $false
.sym 50677 frame[293]
.sym 50678 $false
.sym 50679 $false
.sym 50680 $false
.sym 50683 frame[35]
.sym 50684 $false
.sym 50685 $false
.sym 50686 $false
.sym 50689 frame[74]
.sym 50690 $false
.sym 50691 $false
.sym 50692 $false
.sym 50693 frame_en$2
.sym 50694 CLK_16mhz$2$2
.sym 50695 $false
.sym 50696 $abc$706167$n2217
.sym 50697 spi_frame[428]
.sym 50698 spi_frame[296]
.sym 50699 spi_frame[302]
.sym 50700 spi_frame[68]
.sym 50701 spi_frame[407]
.sym 50702 spi_frame[434]
.sym 50703 spi_frame[368]
.sym 50770 spi_frame[372]
.sym 50771 $false
.sym 50772 $false
.sym 50773 $false
.sym 50776 spi_frame[966]
.sym 50777 $false
.sym 50778 $false
.sym 50779 $false
.sym 50782 spi_frame[71]
.sym 50783 $false
.sym 50784 $false
.sym 50785 $false
.sym 50788 spi_frame[882]
.sym 50789 $false
.sym 50790 $false
.sym 50791 $false
.sym 50794 spi_frame[340]
.sym 50795 $false
.sym 50796 $false
.sym 50797 $false
.sym 50800 spi_frame[708]
.sym 50801 $false
.sym 50802 $false
.sym 50803 $false
.sym 50806 spi_frame[35]
.sym 50807 $false
.sym 50808 $false
.sym 50809 $false
.sym 50812 spi_frame[538]
.sym 50813 $false
.sym 50814 $false
.sym 50815 $false
.sym 50816 $abc$706167$n1337$2
.sym 50817 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 50818 $false
.sym 50819 $abc$706167$n3465_1
.sym 50820 $abc$706167$n1971
.sym 50821 $abc$706167$n1967
.sym 50822 $abc$706167$n3593_1
.sym 50823 $abc$706167$n3592_1
.sym 50824 frame[293]
.sym 50825 frame[302]
.sym 50826 frame[296]
.sym 50893 spi.tx_buf[962]
.sym 50894 spi.tx_buf[834]
.sym 50895 $abc$706167$n3926
.sym 50896 $abc$706167$n2741
.sym 50899 spi.tx_buf[163]
.sym 50900 spi.tx_buf[35]
.sym 50901 $abc$706167$n2741
.sym 50902 $abc$706167$n3926
.sym 50905 frame[71]
.sym 50906 $false
.sym 50907 $false
.sym 50908 $false
.sym 50911 frame[962]
.sym 50912 $false
.sym 50913 $false
.sym 50914 $false
.sym 50917 frame[64]
.sym 50918 $false
.sym 50919 $false
.sym 50920 $false
.sym 50923 frame[966]
.sym 50924 $false
.sym 50925 $false
.sym 50926 $false
.sym 50929 frame[616]
.sym 50930 $false
.sym 50931 $false
.sym 50932 $false
.sym 50935 frame[67]
.sym 50936 $false
.sym 50937 $false
.sym 50938 $false
.sym 50939 frame_en$2
.sym 50940 CLK_16mhz$2$2
.sym 50941 $false
.sym 50942 $abc$706167$n2726_1
.sym 50943 $abc$706167$n3464_1
.sym 50945 $abc$706167$n2679
.sym 50948 frame[40]
.sym 50949 frame[32]
.sym 51016 spi.tx_buf[492]
.sym 51017 spi.tx_buf[364]
.sym 51018 $abc$706167$n2741
.sym 51019 $abc$706167$n3926
.sym 51022 spi_frame[364]
.sym 51023 $false
.sym 51024 $false
.sym 51025 $false
.sym 51028 spi_frame[703]
.sym 51029 $false
.sym 51030 $false
.sym 51031 $false
.sym 51040 spi_frame[492]
.sym 51041 $false
.sym 51042 $false
.sym 51043 $false
.sym 51046 spi_frame[597]
.sym 51047 $false
.sym 51048 $false
.sym 51049 $false
.sym 51052 spi_frame[758]
.sym 51053 $false
.sym 51054 $false
.sym 51055 $false
.sym 51058 spi_frame[962]
.sym 51059 $false
.sym 51060 $false
.sym 51061 $false
.sym 51062 $abc$706167$n1337$2
.sym 51063 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 51064 $false
.sym 51067 spi.tx_buf[903]
.sym 51069 spi.tx_buf[452]
.sym 51071 spi.tx_buf[748]
.sym 51072 spi.tx_buf[207]
.sym 51139 spi.tx_buf[207]
.sym 51140 spi.tx_buf[79]
.sym 51141 $abc$706167$n2741
.sym 51142 $abc$706167$n3926
.sym 51145 $abc$706167$n2073
.sym 51146 $abc$706167$n2074
.sym 51147 $abc$706167$n1873
.sym 51148 $false
.sym 51151 spi.tx_buf[537]
.sym 51152 $abc$706167$n2393
.sym 51153 $abc$706167$n1873
.sym 51154 $abc$706167$n2741
.sym 51157 spi_frame[209]
.sym 51158 $false
.sym 51159 $false
.sym 51160 $false
.sym 51163 spi_frame[422]
.sym 51164 $false
.sym 51165 $false
.sym 51166 $false
.sym 51169 spi_frame[579]
.sym 51170 $false
.sym 51171 $false
.sym 51172 $false
.sym 51175 spi_frame[552]
.sym 51176 $false
.sym 51177 $false
.sym 51178 $false
.sym 51181 spi_frame[79]
.sym 51182 $false
.sym 51183 $false
.sym 51184 $false
.sym 51185 $abc$706167$n1337$2
.sym 51186 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 51187 $false
.sym 51188 $abc$706167$n2810_1
.sym 51190 $abc$706167$n3476_1
.sym 51191 spi.tx_buf[467]
.sym 51192 spi.tx_buf[404]
.sym 51193 spi.tx_buf[1048]
.sym 51194 spi.tx_buf[290]
.sym 51195 spi.tx_buf[916]
.sym 51262 spi.tx_buf[25]
.sym 51263 spi.tx_buf[1049]
.sym 51264 $abc$706167$n2645
.sym 51265 $false
.sym 51268 RHD_init_inst.rhd_data[1]
.sym 51269 $false
.sym 51270 $false
.sym 51271 $false
.sym 51274 RHD_init_inst.rhd_data[7]
.sym 51275 $false
.sym 51276 $false
.sym 51277 $false
.sym 51280 RHD_init_inst.rhd_data[9]
.sym 51281 $false
.sym 51282 $false
.sym 51283 $false
.sym 51286 RHD_init_inst.rhd_data[0]
.sym 51287 $false
.sym 51288 $false
.sym 51289 $false
.sym 51292 RHD_init_inst.rhd_data[8]
.sym 51293 $false
.sym 51294 $false
.sym 51295 $false
.sym 51298 RHD_init_inst.rhd_data[4]
.sym 51299 $false
.sym 51300 $false
.sym 51301 $false
.sym 51304 RHD_init_inst.rhd_data[6]
.sym 51305 $false
.sym 51306 $false
.sym 51307 $false
.sym 51308 $abc$706167$n1260
.sym 51309 CLK_16mhz$2$2
.sym 51310 $false
.sym 51312 $abc$706167$n2728_1
.sym 51314 $abc$706167$n2795_1
.sym 51316 spi.tx_buf[968]
.sym 51317 spi.tx_buf[263]
.sym 51318 spi.tx_buf[389]
.sym 51385 frame[497]
.sym 51386 $false
.sym 51387 $false
.sym 51388 $false
.sym 51391 frame[579]
.sym 51392 $false
.sym 51393 $false
.sym 51394 $false
.sym 51397 frame[584]
.sym 51398 $false
.sym 51399 $false
.sym 51400 $false
.sym 51403 frame[340]
.sym 51404 $false
.sym 51405 $false
.sym 51406 $false
.sym 51409 frame[961]
.sym 51410 $false
.sym 51411 $false
.sym 51412 $false
.sym 51415 frame[641]
.sym 51416 $false
.sym 51417 $false
.sym 51418 $false
.sym 51421 frame[968]
.sym 51422 $false
.sym 51423 $false
.sym 51424 $false
.sym 51427 frame[508]
.sym 51428 $false
.sym 51429 $false
.sym 51430 $false
.sym 51431 frame_en$2
.sym 51432 CLK_16mhz$2$2
.sym 51433 $false
.sym 51434 $abc$706167$n2282
.sym 51435 $abc$706167$n2287
.sym 51436 $abc$706167$n2789_1
.sym 51437 $abc$706167$n2449
.sym 51438 spi.tx_buf[442]
.sym 51439 spi.tx_buf[444]
.sym 51440 spi.tx_buf[961]
.sym 51441 spi.tx_buf[168]
.sym 51508 spi.tx_buf[447]
.sym 51509 spi.tx_buf[319]
.sym 51510 $abc$706167$n2741
.sym 51511 $abc$706167$n3926
.sym 51514 spi.tx_buf[674]
.sym 51515 spi.tx_buf[546]
.sym 51516 $abc$706167$n3926
.sym 51517 $abc$706167$n2741
.sym 51526 spi.tx_buf[935]
.sym 51527 spi.tx_buf[807]
.sym 51528 $abc$706167$n3926
.sym 51529 $abc$706167$n2741
.sym 51532 RHD_init_inst.rhd_data[1]
.sym 51533 $false
.sym 51534 $false
.sym 51535 $false
.sym 51538 RHD_init_inst.rhd_data[0]
.sym 51539 $false
.sym 51540 $false
.sym 51541 $false
.sym 51544 RHD_init_inst.rhd_data[3]
.sym 51545 $false
.sym 51546 $false
.sym 51547 $false
.sym 51550 RHD_init_inst.rhd_data[8]
.sym 51551 $false
.sym 51552 $false
.sym 51553 $false
.sym 51554 $abc$706167$n1188
.sym 51555 CLK_16mhz$2$2
.sym 51556 $false
.sym 51558 spi_frame[337]
.sym 51560 spi_frame[168]
.sym 51561 spi_frame[444]
.sym 51563 spi_frame[442]
.sym 51564 spi_frame[389]
.sym 51631 spi_frame[445]
.sym 51632 $false
.sym 51633 $false
.sym 51634 $false
.sym 51637 spi_frame[807]
.sym 51638 $false
.sym 51639 $false
.sym 51640 $false
.sym 51643 spi_frame[423]
.sym 51644 $false
.sym 51645 $false
.sym 51646 $false
.sym 51649 spi_frame[447]
.sym 51650 $false
.sym 51651 $false
.sym 51652 $false
.sym 51655 spi_frame[498]
.sym 51656 $false
.sym 51657 $false
.sym 51658 $false
.sym 51661 spi_frame[25]
.sym 51662 $false
.sym 51663 $false
.sym 51664 $false
.sym 51667 spi_frame[336]
.sym 51668 $false
.sym 51669 $false
.sym 51670 $false
.sym 51673 spi_frame[537]
.sym 51674 $false
.sym 51675 $false
.sym 51676 $false
.sym 51677 $abc$706167$n1337$2
.sym 51678 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 51679 $false
.sym 51680 frame[446]
.sym 51681 frame[447]
.sym 51682 frame[441]
.sym 51683 frame[444]
.sym 51684 frame[445]
.sym 51685 frame[432]
.sym 51686 frame[434]
.sym 51687 frame[442]
.sym 51754 frame[336]
.sym 51755 $false
.sym 51756 $false
.sym 51757 $false
.sym 51760 frame[807]
.sym 51761 $false
.sym 51762 $false
.sym 51763 $false
.sym 51766 frame[42]
.sym 51767 $false
.sym 51768 $false
.sym 51769 $false
.sym 51772 frame[446]
.sym 51773 $false
.sym 51774 $false
.sym 51775 $false
.sym 51778 frame[893]
.sym 51779 $false
.sym 51780 $false
.sym 51781 $false
.sym 51784 frame[447]
.sym 51785 $false
.sym 51786 $false
.sym 51787 $false
.sym 51790 frame[445]
.sym 51791 $false
.sym 51792 $false
.sym 51793 $false
.sym 51796 frame[498]
.sym 51797 $false
.sym 51798 $false
.sym 51799 $false
.sym 51800 frame_en$2
.sym 51801 CLK_16mhz$2$2
.sym 51802 $false
.sym 51803 spi.tx_buf[500]
.sym 51804 spi.tx_buf[875]
.sym 51805 spi.tx_buf[334]
.sym 51806 spi.tx_buf[831]
.sym 51807 spi.tx_buf[312]
.sym 51808 spi.tx_buf[674]
.sym 51809 spi.tx_buf[174]
.sym 51810 spi.tx_buf[29]
.sym 51877 frame[25]
.sym 51878 $false
.sym 51879 $false
.sym 51880 $false
.sym 51883 frame[299]
.sym 51884 $false
.sym 51885 $false
.sym 51886 $false
.sym 51895 frame[386]
.sym 51896 $false
.sym 51897 $false
.sym 51898 $false
.sym 51901 frame[500]
.sym 51902 $false
.sym 51903 $false
.sym 51904 $false
.sym 51907 frame[704]
.sym 51908 $false
.sym 51909 $false
.sym 51910 $false
.sym 51913 frame[916]
.sym 51914 $false
.sym 51915 $false
.sym 51916 $false
.sym 51919 frame[29]
.sym 51920 $false
.sym 51921 $false
.sym 51922 $false
.sym 51923 frame_en$2
.sym 51924 CLK_16mhz$2$2
.sym 51925 $false
.sym 51926 frame[391]
.sym 51928 frame[398]
.sym 51931 frame[396]
.sym 51933 frame[389]
.sym 52012 RHD_init_inst.rhd_data[13]
.sym 52013 $false
.sym 52014 $false
.sym 52015 $false
.sym 52018 RHD_init_inst.rhd_data[9]
.sym 52019 $false
.sym 52020 $false
.sym 52021 $false
.sym 52036 RHD_init_inst.rhd_data[2]
.sym 52037 $false
.sym 52038 $false
.sym 52039 $false
.sym 52046 $abc$706167$n1083
.sym 52047 CLK_16mhz$2$2
.sym 52048 $false
.sym 52049 spi_frame[649]
.sym 52052 spi_frame[175]
.sym 52053 spi_frame[334]
.sym 52054 spi_frame[167]
.sym 52123 RHD_init_inst.rhd_data[1]
.sym 52124 $false
.sym 52125 $false
.sym 52126 $false
.sym 52129 RHD_init_inst.rhd_data[10]
.sym 52130 $false
.sym 52131 $false
.sym 52132 $false
.sym 52141 RHD_init_inst.rhd_data[2]
.sym 52142 $false
.sym 52143 $false
.sym 52144 $false
.sym 52153 RHD_init_inst.rhd_data[4]
.sym 52154 $false
.sym 52155 $false
.sym 52156 $false
.sym 52165 RHD_init_inst.rhd_data[0]
.sym 52166 $false
.sym 52167 $false
.sym 52168 $false
.sym 52169 $abc$706167$n1143
.sym 52170 CLK_16mhz$2$2
.sym 52171 $false
.sym 52174 frame[163]
.sym 52175 frame[175]
.sym 52177 frame[168]
.sym 52178 frame[167]
.sym 52270 RHD_init_inst.rhd_data[9]
.sym 52271 $false
.sym 52272 $false
.sym 52273 $false
.sym 52276 RHD_init_inst.rhd_data[1]
.sym 52277 $false
.sym 52278 $false
.sym 52279 $false
.sym 52288 RHD_init_inst.rhd_data[7]
.sym 52289 $false
.sym 52290 $false
.sym 52291 $false
.sym 52292 $abc$706167$n1200
.sym 52293 CLK_16mhz$2$2
.sym 52294 $false
.sym 52369 CLK_16mhz$2
.sym 52397 clk_pll_inst.clk_div_inst.clk_div2_r
.sym 52476 RHD_init_inst.rhd_data[0]
.sym 52477 $false
.sym 52478 $false
.sym 52479 $false
.sym 52500 RHD_init_inst.rhd_data[7]
.sym 52501 $false
.sym 52502 $false
.sym 52503 $false
.sym 52516 $abc$706167$n1206
.sym 52517 CLK_16mhz$2$2
.sym 52518 $false
.sym 52523 frame[620]
.sym 52525 frame[622]
.sym 52526 frame[612]
.sym 52633 frame[642]
.sym 52634 $false
.sym 52635 $false
.sym 52636 $false
.sym 52639 frame[486]
.sym 52640 $false
.sym 52641 $false
.sym 52642 $false
.sym 52645 frame[370]
.sym 52646 $false
.sym 52647 $false
.sym 52648 $false
.sym 52651 frame[729]
.sym 52652 $false
.sym 52653 $false
.sym 52654 $false
.sym 52657 frame[202]
.sym 52658 $false
.sym 52659 $false
.sym 52660 $false
.sym 52663 frame[679]
.sym 52664 $false
.sym 52665 $false
.sym 52666 $false
.sym 52669 frame[413]
.sym 52670 $false
.sym 52671 $false
.sym 52672 $false
.sym 52675 frame[1015]
.sym 52676 $false
.sym 52677 $false
.sym 52678 $false
.sym 52679 frame_en$2
.sym 52680 CLK_16mhz$2$2
.sym 52681 $false
.sym 52683 spi.tx_buf[642]
.sym 52684 spi.tx_buf[261]
.sym 52686 spi.tx_buf[689]
.sym 52687 spi.tx_buf[438]
.sym 52688 spi.tx_buf[729]
.sym 52689 spi.tx_buf[707]
.sym 52756 frame[666]
.sym 52757 $false
.sym 52758 $false
.sym 52759 $false
.sym 52762 frame[311]
.sym 52763 $false
.sym 52764 $false
.sym 52765 $false
.sym 52768 frame[791]
.sym 52769 $false
.sym 52770 $false
.sym 52771 $false
.sym 52774 frame[569]
.sym 52775 $false
.sym 52776 $false
.sym 52777 $false
.sym 52780 frame[261]
.sym 52781 $false
.sym 52782 $false
.sym 52783 $false
.sym 52786 frame[689]
.sym 52787 $false
.sym 52788 $false
.sym 52789 $false
.sym 52792 frame[461]
.sym 52793 $false
.sym 52794 $false
.sym 52795 $false
.sym 52798 frame[884]
.sym 52799 $false
.sym 52800 $false
.sym 52801 $false
.sym 52802 frame_en$2
.sym 52803 CLK_16mhz$2$2
.sym 52804 $false
.sym 52805 spi_frame[999]
.sym 52806 spi_frame[1005]
.sym 52807 spi_frame[173]
.sym 52809 spi_frame[658]
.sym 52810 spi_frame[672]
.sym 52811 spi_frame[1008]
.sym 52812 spi_frame[620]
.sym 52879 spi.tx_buf[1012]
.sym 52880 spi.tx_buf[884]
.sym 52881 $abc$706167$n3926
.sym 52882 $abc$706167$n2741
.sym 52885 spi_frame[486]
.sym 52886 $false
.sym 52887 $false
.sym 52888 $false
.sym 52891 spi_frame[569]
.sym 52892 $false
.sym 52893 $false
.sym 52894 $false
.sym 52897 spi_frame[1017]
.sym 52898 $false
.sym 52899 $false
.sym 52900 $false
.sym 52903 spi_frame[884]
.sym 52904 $false
.sym 52905 $false
.sym 52906 $false
.sym 52909 spi_frame[439]
.sym 52910 $false
.sym 52911 $false
.sym 52912 $false
.sym 52915 spi_frame[1012]
.sym 52916 $false
.sym 52917 $false
.sym 52918 $false
.sym 52921 spi_frame[311]
.sym 52922 $false
.sym 52923 $false
.sym 52924 $false
.sym 52925 $abc$706167$n1337$2
.sym 52926 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 52927 $false
.sym 52928 $abc$706167$n2518
.sym 52929 spi.tx_buf[620]
.sym 52930 spi.tx_buf[1008]
.sym 52931 spi.tx_buf[130]
.sym 52932 spi.tx_buf[351]
.sym 52933 spi.tx_buf[462]
.sym 52934 spi.tx_buf[458]
.sym 52935 spi.tx_buf[999]
.sym 53008 spi.tx_buf[439]
.sym 53009 spi.tx_buf[311]
.sym 53010 $abc$706167$n2741
.sym 53011 $abc$706167$n3926
.sym 53026 $abc$706167$n2038
.sym 53027 $abc$706167$n2039
.sym 53028 $abc$706167$n1873
.sym 53029 $abc$706167$n2035
.sym 53032 $abc$706167$n1873
.sym 53033 $abc$706167$n2037
.sym 53034 $abc$706167$n2036
.sym 53035 spi.tx_cnt[5]
.sym 53038 RHD_init_inst.rhd_data[13]
.sym 53039 $false
.sym 53040 $false
.sym 53041 $false
.sym 53044 RHD_init_inst.rhd_data[0]
.sym 53045 $false
.sym 53046 $false
.sym 53047 $false
.sym 53048 $abc$706167$n1110
.sym 53049 CLK_16mhz$2$2
.sym 53050 $false
.sym 53051 $abc$706167$n2407
.sym 53052 $abc$706167$n2408
.sym 53053 spi.tx_buf[173]
.sym 53054 spi.tx_buf[505]
.sym 53055 spi.tx_buf[512]
.sym 53056 spi.tx_buf[376]
.sym 53057 spi.tx_buf[679]
.sym 53058 spi.tx_buf[636]
.sym 53125 spi.tx_buf[697]
.sym 53126 spi.tx_buf[569]
.sym 53127 $abc$706167$n3926
.sym 53128 $abc$706167$n2741
.sym 53131 spi.tx_buf[1020]
.sym 53132 spi.tx_buf[892]
.sym 53133 $abc$706167$n3926
.sym 53134 $false
.sym 53137 spi_frame[1020]
.sym 53138 $false
.sym 53139 $false
.sym 53140 $false
.sym 53143 spi_frame[370]
.sym 53144 $false
.sym 53145 $false
.sym 53146 $false
.sym 53149 spi_frame[380]
.sym 53150 $false
.sym 53151 $false
.sym 53152 $false
.sym 53161 spi_frame[152]
.sym 53162 $false
.sym 53163 $false
.sym 53164 $false
.sym 53167 spi_frame[791]
.sym 53168 $false
.sym 53169 $false
.sym 53170 $false
.sym 53171 $abc$706167$n1337$2
.sym 53172 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 53173 $false
.sym 53174 frame[759]
.sym 53176 frame[753]
.sym 53178 frame[761]
.sym 53179 frame[752]
.sym 53180 frame[754]
.sym 53181 frame[765]
.sym 53248 spi.tx_buf[358]
.sym 53249 spi.tx_buf[486]
.sym 53250 $abc$706167$n2741
.sym 53251 $abc$706167$n3451_1
.sym 53254 spi_frame[157]
.sym 53255 $false
.sym 53256 $false
.sym 53257 $false
.sym 53260 spi_frame[690]
.sym 53261 $false
.sym 53262 $false
.sym 53263 $false
.sym 53266 spi_frame[413]
.sym 53267 $false
.sym 53268 $false
.sym 53269 $false
.sym 53272 spi_frame[434]
.sym 53273 $false
.sym 53274 $false
.sym 53275 $false
.sym 53278 spi_frame[367]
.sym 53279 $false
.sym 53280 $false
.sym 53281 $false
.sym 53284 spi_frame[688]
.sym 53285 $false
.sym 53286 $false
.sym 53287 $false
.sym 53290 spi_frame[178]
.sym 53291 $false
.sym 53292 $false
.sym 53293 $false
.sym 53294 $abc$706167$n1337$2
.sym 53295 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 53296 $false
.sym 53297 spi_frame[367]
.sym 53298 spi_frame[473]
.sym 53299 spi_frame[160]
.sym 53300 spi_frame[726]
.sym 53301 spi_frame[504]
.sym 53302 spi_frame[690]
.sym 53304 spi_frame[505]
.sym 53371 spi.tx_buf[50]
.sym 53372 spi.tx_buf[178]
.sym 53373 $abc$706167$n2741
.sym 53374 $abc$706167$n3435_1
.sym 53377 spi.tx_buf[157]
.sym 53378 spi.tx_buf[669]
.sym 53379 $abc$706167$n1873
.sym 53380 $abc$706167$n2741
.sym 53383 spi.tx_buf[1011]
.sym 53384 spi.tx_buf[883]
.sym 53385 $abc$706167$n3926
.sym 53386 $abc$706167$n2741
.sym 53389 RHD_init_inst.rhd_data[11]
.sym 53390 $false
.sym 53391 $false
.sym 53392 $false
.sym 53395 RHD_init_inst.rhd_data[8]
.sym 53396 $false
.sym 53397 $false
.sym 53398 $false
.sym 53401 RHD_init_inst.rhd_data[6]
.sym 53402 $false
.sym 53403 $false
.sym 53404 $false
.sym 53407 RHD_init_inst.rhd_data[9]
.sym 53408 $false
.sym 53409 $false
.sym 53410 $false
.sym 53413 RHD_init_inst.rhd_data[15]
.sym 53414 $false
.sym 53415 $false
.sym 53416 $false
.sym 53417 $abc$706167$n1173
.sym 53418 CLK_16mhz$2$2
.sym 53419 $false
.sym 53420 $abc$706167$n2221
.sym 53421 $abc$706167$n2834_1
.sym 53423 $abc$706167$n2033
.sym 53424 $abc$706167$n2256
.sym 53425 $abc$706167$n2881_1
.sym 53426 $abc$706167$n2222
.sym 53427 frame[367]
.sym 53494 $abc$706167$n2416
.sym 53495 $abc$706167$n2417
.sym 53496 $abc$706167$n1955
.sym 53497 $abc$706167$n2413
.sym 53500 spi_frame[473]
.sym 53501 $false
.sym 53502 $false
.sym 53503 $false
.sym 53506 spi_frame[625]
.sym 53507 $false
.sym 53508 $false
.sym 53509 $false
.sym 53512 spi_frame[502]
.sym 53513 $false
.sym 53514 $false
.sym 53515 $false
.sym 53518 spi_frame[1005]
.sym 53519 $false
.sym 53520 $false
.sym 53521 $false
.sym 53524 spi_frame[50]
.sym 53525 $false
.sym 53526 $false
.sym 53527 $false
.sym 53530 spi_frame[726]
.sym 53531 $false
.sym 53532 $false
.sym 53533 $false
.sym 53536 spi_frame[1018]
.sym 53537 $false
.sym 53538 $false
.sym 53539 $false
.sym 53540 $abc$706167$n1337$2
.sym 53541 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 53542 $false
.sym 53545 spi_frame[607]
.sym 53546 spi_frame[32]
.sym 53547 spi_frame[970]
.sym 53548 spi_frame[506]
.sym 53549 spi_frame[877]
.sym 53550 spi_frame[761]
.sym 53617 $abc$706167$n3452_1
.sym 53618 spi.tx_cnt[6]
.sym 53619 $abc$706167$n2561
.sym 53620 $abc$706167$n1873
.sym 53623 $abc$706167$n2309
.sym 53624 $abc$706167$n2308
.sym 53625 $abc$706167$n3926
.sym 53626 spi.tx_cnt[5]
.sym 53629 spi.tx_buf[374]
.sym 53630 spi.tx_buf[502]
.sym 53631 $abc$706167$n2741
.sym 53632 $abc$706167$n3565_1
.sym 53635 $abc$706167$n3453_1
.sym 53636 $abc$706167$n2564
.sym 53637 $abc$706167$n3567_1
.sym 53638 $abc$706167$n2550
.sym 53641 spi.tx_buf[413]
.sym 53642 spi.tx_buf[925]
.sym 53643 $abc$706167$n2741
.sym 53644 $abc$706167$n1873
.sym 53647 $abc$706167$n2563
.sym 53648 $abc$706167$n2562
.sym 53649 $abc$706167$n2741
.sym 53650 $abc$706167$n1955
.sym 53653 $abc$706167$n3448_1
.sym 53654 $abc$706167$n3566_1
.sym 53655 $abc$706167$n1955
.sym 53656 $abc$706167$n1873
.sym 53659 RHD_init_inst.rhd_data[10]
.sym 53660 $false
.sym 53661 $false
.sym 53662 $false
.sym 53663 $abc$706167$n1173
.sym 53664 CLK_16mhz$2$2
.sym 53665 $false
.sym 53666 $abc$706167$n2478
.sym 53667 $abc$706167$n2833_1
.sym 53668 $abc$706167$n2835_1
.sym 53669 $abc$706167$n2822_1
.sym 53670 $abc$706167$n2829_1
.sym 53671 spi.tx_buf[970]
.sym 53672 spi.tx_buf[747]
.sym 53673 spi.tx_buf[493]
.sym 53740 $abc$706167$n2725_1
.sym 53741 $abc$706167$n2724
.sym 53742 spi.tx_cnt[6]
.sym 53743 $abc$706167$n2741
.sym 53746 spi.tx_buf[508]
.sym 53747 spi.tx_buf[380]
.sym 53748 $abc$706167$n3926
.sym 53749 $false
.sym 53752 $abc$706167$n2477
.sym 53753 $abc$706167$n2478
.sym 53754 $abc$706167$n1873
.sym 53755 $abc$706167$n2001
.sym 53758 spi.tx_buf[458]
.sym 53759 spi.tx_buf[330]
.sym 53760 $abc$706167$n2741
.sym 53761 $abc$706167$n3926
.sym 53764 RHD_init_inst.rhd_data[3]
.sym 53765 $false
.sym 53766 $false
.sym 53767 $false
.sym 53770 RHD_init_inst.rhd_data[12]
.sym 53771 $false
.sym 53772 $false
.sym 53773 $false
.sym 53786 $abc$706167$n1215
.sym 53787 CLK_16mhz$2$2
.sym 53788 $false
.sym 53789 $abc$706167$n2871_1
.sym 53790 spi_frame[239]
.sym 53792 spi_frame[493]
.sym 53793 spi_frame[236]
.sym 53796 spi_frame[387]
.sym 53863 $abc$706167$n2538
.sym 53864 $abc$706167$n2539
.sym 53865 $abc$706167$n1873
.sym 53866 $abc$706167$n1955
.sym 53869 spi.tx_buf[710]
.sym 53870 spi.tx_buf[582]
.sym 53871 $abc$706167$n3926
.sym 53872 $false
.sym 53875 spi.tx_buf[418]
.sym 53876 spi.tx_buf[290]
.sym 53877 $abc$706167$n2741
.sym 53878 $abc$706167$n3926
.sym 53881 spi_frame[805]
.sym 53882 $false
.sym 53883 $false
.sym 53884 $false
.sym 53887 spi_frame[239]
.sym 53888 $false
.sym 53889 $false
.sym 53890 $false
.sym 53893 spi_frame[180]
.sym 53894 $false
.sym 53895 $false
.sym 53896 $false
.sym 53899 spi_frame[770]
.sym 53900 $false
.sym 53901 $false
.sym 53902 $false
.sym 53905 spi_frame[508]
.sym 53906 $false
.sym 53907 $false
.sym 53908 $false
.sym 53909 $abc$706167$n1337$2
.sym 53910 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 53911 $false
.sym 53912 $abc$706167$n3553_1
.sym 53913 $abc$706167$n3438_1
.sym 53914 $abc$706167$n2139
.sym 53915 $abc$706167$n3414_1
.sym 53916 $abc$706167$n3552_1
.sym 53917 $abc$706167$n3422_1
.sym 53919 frame[493]
.sym 53992 spi.tx_buf[198]
.sym 53993 spi.tx_buf[70]
.sym 53994 $abc$706167$n3926
.sym 53995 $false
.sym 53998 $abc$706167$n3456_1
.sym 53999 $abc$706167$n3562_1
.sym 54000 $abc$706167$n3926
.sym 54001 $abc$706167$n1955
.sym 54004 spi.tx_buf[243]
.sym 54005 spi.tx_buf[115]
.sym 54006 $abc$706167$n3926
.sym 54007 $false
.sym 54010 $abc$706167$n1873
.sym 54011 $abc$706167$n3424_1
.sym 54012 $abc$706167$n2476
.sym 54013 spi.tx_cnt[4]
.sym 54016 $abc$706167$n2596
.sym 54017 $abc$706167$n2599
.sym 54018 $abc$706167$n1955
.sym 54019 spi.tx_cnt[4]
.sym 54022 $abc$706167$n2598
.sym 54023 $abc$706167$n2597
.sym 54024 $abc$706167$n1873
.sym 54025 $abc$706167$n2741
.sym 54028 RHD_init_inst.rhd_data[6]
.sym 54029 $false
.sym 54030 $false
.sym 54031 $false
.sym 54032 $abc$706167$n1134
.sym 54033 CLK_16mhz$2$2
.sym 54034 $false
.sym 54035 $abc$706167$n3495_1
.sym 54036 $abc$706167$n2894_1
.sym 54037 $abc$706167$n2777_1
.sym 54038 $abc$706167$n3536_1
.sym 54039 $abc$706167$n2540
.sym 54040 $abc$706167$n2663_1
.sym 54041 $abc$706167$n2865_1
.sym 54042 frame[153]
.sym 54109 $abc$706167$n3534_1
.sym 54110 $abc$706167$n3533_1
.sym 54111 $abc$706167$n3414_1
.sym 54112 spi.tx_cnt[2]
.sym 54115 $abc$706167$n3564_1
.sym 54116 $abc$706167$n3450_1
.sym 54117 spi.tx_cnt[5]
.sym 54118 spi.tx_cnt[3]
.sym 54121 $abc$706167$n3555_1
.sym 54122 $abc$706167$n3427_1
.sym 54123 $abc$706167$n1873
.sym 54124 spi.tx_cnt[6]
.sym 54127 spi.tx_cnt[5]
.sym 54128 $abc$706167$n3559_1
.sym 54129 $abc$706167$n3556_1
.sym 54130 spi.tx_cnt[4]
.sym 54133 spi.tx_cnt[5]
.sym 54134 $abc$706167$n3408_1
.sym 54135 $abc$706167$n3560_1
.sym 54136 spi.tx_cnt[3]
.sym 54139 $abc$706167$n2580
.sym 54140 $abc$706167$n3444_1
.sym 54141 $abc$706167$n3563_1
.sym 54142 $abc$706167$n2595
.sym 54145 RHD_init_inst.rhd_data[2]
.sym 54146 $false
.sym 54147 $false
.sym 54148 $false
.sym 54151 RHD_init_inst.rhd_data[6]
.sym 54152 $false
.sym 54153 $false
.sym 54154 $false
.sym 54155 $abc$706167$n1092
.sym 54156 CLK_16mhz$2$2
.sym 54157 $false
.sym 54158 $abc$706167$n2602
.sym 54159 $abc$706167$n2616
.sym 54160 $abc$706167$n2333
.sym 54161 $abc$706167$n2617
.sym 54162 $abc$706167$n2624
.sym 54163 $abc$706167$n2784_1
.sym 54164 $abc$706167$n2630
.sym 54165 frame[387]
.sym 54232 spi.tx_buf[473]
.sym 54233 spi.tx_buf[345]
.sym 54234 $abc$706167$n3926
.sym 54235 $false
.sym 54238 spi.tx_buf[594]
.sym 54239 spi.tx_buf[722]
.sym 54240 $abc$706167$n2741
.sym 54241 $abc$706167$n3926
.sym 54244 $abc$706167$n3364_1
.sym 54245 $abc$706167$n3358_1
.sym 54246 spi.tx_cnt[2]
.sym 54247 $abc$706167$n1955
.sym 54250 $abc$706167$n2584
.sym 54251 $abc$706167$n2581
.sym 54252 spi.tx_cnt[6]
.sym 54253 spi.tx_cnt[4]
.sym 54256 $abc$706167$n2034
.sym 54257 $abc$706167$n3357_1
.sym 54258 $abc$706167$n2012
.sym 54259 spi.tx_cnt[4]
.sym 54262 spi.tx_buf[430]
.sym 54263 spi.tx_buf[302]
.sym 54264 $abc$706167$n2741
.sym 54265 $abc$706167$n3926
.sym 54268 $abc$706167$n3346_1
.sym 54269 spi.tx_cnt[2]
.sym 54270 $abc$706167$n3359_1
.sym 54271 spi.tx_cnt[3]
.sym 54274 spi.tx_buf[210]
.sym 54275 spi.tx_buf[82]
.sym 54276 $abc$706167$n2741
.sym 54277 $abc$706167$n3554_1
.sym 54282 $abc$706167$n2779_1
.sym 54283 $abc$706167$n2790_1
.sym 54284 $abc$706167$n2094
.sym 54286 $abc$706167$n3500_1
.sym 54287 $abc$706167$n2780_1
.sym 54288 frame[1009]
.sym 54355 $abc$706167$n1988
.sym 54356 $abc$706167$n1991
.sym 54357 $abc$706167$n1982
.sym 54358 $abc$706167$n1985
.sym 54361 spi.tx_buf[424]
.sym 54362 spi.tx_buf[296]
.sym 54363 $abc$706167$n2741
.sym 54364 $abc$706167$n3926
.sym 54373 $abc$706167$n1955
.sym 54374 $abc$706167$n1992
.sym 54375 $abc$706167$n1993
.sym 54376 $abc$706167$n1873
.sym 54379 spi.tx_buf[755]
.sym 54380 spi.tx_buf[627]
.sym 54381 $abc$706167$n3926
.sym 54382 $false
.sym 54385 $abc$706167$n1986
.sym 54386 $abc$706167$n1987
.sym 54387 $abc$706167$n1955
.sym 54388 $abc$706167$n1873
.sym 54391 $abc$706167$n1984
.sym 54392 $abc$706167$n1983
.sym 54393 $abc$706167$n1955
.sym 54394 $abc$706167$n2741
.sym 54397 RHD_init_inst.rhd_data[3]
.sym 54398 $false
.sym 54399 $false
.sym 54400 $false
.sym 54401 $abc$706167$n1161
.sym 54402 CLK_16mhz$2$2
.sym 54403 $false
.sym 54404 $abc$706167$n2721
.sym 54405 $abc$706167$n2405
.sym 54406 $abc$706167$n2205
.sym 54407 $abc$706167$n2190
.sym 54408 $abc$706167$n2306
.sym 54409 $abc$706167$n2189
.sym 54410 $abc$706167$n2722_1
.sym 54411 spi.tx_buf[236]
.sym 54484 $abc$706167$n1981
.sym 54485 $abc$706167$n3543_1
.sym 54486 spi.tx_cnt[5]
.sym 54487 $abc$706167$n3355_1
.sym 54490 spi.tx_cnt[5]
.sym 54491 $abc$706167$n3345_1
.sym 54492 $abc$706167$n1966
.sym 54493 $abc$706167$n3351_1
.sym 54496 $abc$706167$n3349_1
.sym 54497 $abc$706167$n3542_1
.sym 54498 spi.tx_cnt[6]
.sym 54499 $abc$706167$n3926
.sym 54502 $abc$706167$n2216
.sym 54503 $abc$706167$n2217
.sym 54504 $abc$706167$n1873
.sym 54505 $abc$706167$n2213
.sym 54508 spi.tx_buf[725]
.sym 54509 spi.tx_buf[597]
.sym 54510 $abc$706167$n3926
.sym 54511 $abc$706167$n2741
.sym 54514 $abc$706167$n1873
.sym 54515 $abc$706167$n1967
.sym 54516 $abc$706167$n1973
.sym 54517 spi.tx_cnt[4]
.sym 54520 RHD_init_inst.rhd_data[3]
.sym 54521 $false
.sym 54522 $false
.sym 54523 $false
.sym 54524 $abc$706167$n1242
.sym 54525 CLK_16mhz$2$2
.sym 54526 $false
.sym 54527 $abc$706167$n2867_1
.sym 54528 $abc$706167$n2742_1
.sym 54529 $abc$706167$n2738_1
.sym 54530 $abc$706167$n2739
.sym 54531 $abc$706167$n2737_1
.sym 54532 $abc$706167$n2736
.sym 54533 $abc$706167$n2735_1
.sym 54534 frame[58]
.sym 54601 $abc$706167$n2030
.sym 54602 spi.tx_cnt[6]
.sym 54603 $abc$706167$n3926
.sym 54604 $abc$706167$n3356_1
.sym 54607 $abc$706167$n2586
.sym 54608 $abc$706167$n2585
.sym 54609 $abc$706167$n1873
.sym 54610 $abc$706167$n2741
.sym 54613 spi.tx_buf[688]
.sym 54614 spi.tx_buf[944]
.sym 54615 $abc$706167$n1873
.sym 54616 $abc$706167$n3926
.sym 54619 spi.tx_buf[726]
.sym 54620 spi.tx_buf[598]
.sym 54621 $abc$706167$n3926
.sym 54622 $false
.sym 54625 spi.tx_buf[1018]
.sym 54626 spi.tx_buf[890]
.sym 54627 $abc$706167$n3926
.sym 54628 $abc$706167$n2741
.sym 54631 RHD_init_inst.rhd_data[12]
.sym 54632 $false
.sym 54633 $false
.sym 54634 $false
.sym 54643 RHD_init_inst.rhd_data[3]
.sym 54644 $false
.sym 54645 $false
.sym 54646 $false
.sym 54647 $abc$706167$n1086
.sym 54648 CLK_16mhz$2$2
.sym 54649 $false
.sym 54651 $abc$706167$n2028
.sym 54652 $abc$706167$n3503_1
.sym 54653 $abc$706167$n2743_1
.sym 54654 $abc$706167$n3356_1
.sym 54655 $abc$706167$n3504_1
.sym 54656 $abc$706167$n2662_1
.sym 54657 frame[428]
.sym 54724 spi.tx_buf[148]
.sym 54725 spi.tx_buf[660]
.sym 54726 $abc$706167$n1873
.sym 54727 $abc$706167$n3476_1
.sym 54730 spi_frame[660]
.sym 54731 $false
.sym 54732 $false
.sym 54733 $false
.sym 54736 spi_frame[893]
.sym 54737 $false
.sym 54738 $false
.sym 54739 $false
.sym 54742 spi_frame[992]
.sym 54743 $false
.sym 54744 $false
.sym 54745 $false
.sym 54748 spi_frame[302]
.sym 54749 $false
.sym 54750 $false
.sym 54751 $false
.sym 54754 spi_frame[407]
.sym 54755 $false
.sym 54756 $false
.sym 54757 $false
.sym 54760 spi_frame[296]
.sym 54761 $false
.sym 54762 $false
.sym 54763 $false
.sym 54766 spi_frame[428]
.sym 54767 $false
.sym 54768 $false
.sym 54769 $false
.sym 54770 $abc$706167$n1337$2
.sym 54771 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 54772 $false
.sym 54774 $abc$706167$n2406
.sym 54775 $abc$706167$n3466_1
.sym 54777 $abc$706167$n2317
.sym 54778 $abc$706167$n2661
.sym 54780 frame[68]
.sym 54847 spi.tx_buf[213]
.sym 54848 spi.tx_buf[85]
.sym 54849 $abc$706167$n2741
.sym 54850 $abc$706167$n3926
.sym 54853 frame[428]
.sym 54854 $false
.sym 54855 $false
.sym 54856 $false
.sym 54859 frame[296]
.sym 54860 $false
.sym 54861 $false
.sym 54862 $false
.sym 54865 frame[302]
.sym 54866 $false
.sym 54867 $false
.sym 54868 $false
.sym 54871 frame[68]
.sym 54872 $false
.sym 54873 $false
.sym 54874 $false
.sym 54877 frame[407]
.sym 54878 $false
.sym 54879 $false
.sym 54880 $false
.sym 54883 frame[434]
.sym 54884 $false
.sym 54885 $false
.sym 54886 $false
.sym 54889 frame[368]
.sym 54890 $false
.sym 54891 $false
.sym 54892 $false
.sym 54893 frame_en$2
.sym 54894 CLK_16mhz$2$2
.sym 54895 $false
.sym 54896 $abc$706167$n2832_1
.sym 54899 $abc$706167$n2745_1
.sym 54900 $abc$706167$n2872_1
.sym 54901 $abc$706167$n2831_1
.sym 54902 $abc$706167$n2830_1
.sym 54903 frame[407]
.sym 54970 $abc$706167$n3464_1
.sym 54971 $abc$706167$n2677_1
.sym 54972 spi.tx_cnt[6]
.sym 54973 $abc$706167$n3463_1
.sym 54976 spi.tx_buf[675]
.sym 54977 spi.tx_buf[547]
.sym 54978 $abc$706167$n3926
.sym 54979 $abc$706167$n2741
.sym 54982 $abc$706167$n1971
.sym 54983 $abc$706167$n1972
.sym 54984 $abc$706167$n1955
.sym 54985 $abc$706167$n1968
.sym 54988 spi.tx_buf[575]
.sym 54989 spi.tx_buf[703]
.sym 54990 spi.tx_cnt[4]
.sym 54991 $abc$706167$n3592_1
.sym 54994 spi.tx_buf[559]
.sym 54995 spi.tx_buf[687]
.sym 54996 spi.tx_cnt[4]
.sym 54997 $abc$706167$n3926
.sym 55000 RHD_init_inst.rhd_data[5]
.sym 55001 $false
.sym 55002 $false
.sym 55003 $false
.sym 55006 RHD_init_inst.rhd_data[14]
.sym 55007 $false
.sym 55008 $false
.sym 55009 $false
.sym 55012 RHD_init_inst.rhd_data[8]
.sym 55013 $false
.sym 55014 $false
.sym 55015 $false
.sym 55016 $abc$706167$n1134
.sym 55017 CLK_16mhz$2$2
.sym 55018 $false
.sym 55019 $abc$706167$n2654_1
.sym 55020 $abc$706167$n2265
.sym 55021 $abc$706167$n3447_1
.sym 55022 spi.tx_buf[919]
.sym 55023 spi.tx_buf[480]
.sym 55024 spi.tx_buf[593]
.sym 55025 spi.tx_buf[630]
.sym 55026 spi.tx_buf[150]
.sym 55093 $abc$706167$n2727
.sym 55094 $abc$706167$n2728_1
.sym 55095 $abc$706167$n1955
.sym 55096 $abc$706167$n1873
.sym 55099 $abc$706167$n2679
.sym 55100 $abc$706167$n2680_1
.sym 55101 $abc$706167$n2678_1
.sym 55102 $abc$706167$n1873
.sym 55111 spi.tx_buf[500]
.sym 55112 spi.tx_buf[372]
.sym 55113 $abc$706167$n2741
.sym 55114 $abc$706167$n3926
.sym 55129 RHD_init_inst.rhd_data[8]
.sym 55130 $false
.sym 55131 $false
.sym 55132 $false
.sym 55135 RHD_init_inst.rhd_data[0]
.sym 55136 $false
.sym 55137 $false
.sym 55138 $false
.sym 55139 $abc$706167$n1086
.sym 55140 CLK_16mhz$2$2
.sym 55141 $false
.sym 55143 $abc$706167$n2206
.sym 55144 $abc$706167$n2024
.sym 55146 $abc$706167$n2012
.sym 55147 $abc$706167$n2023
.sym 55149 frame[921]
.sym 55228 spi_frame[903]
.sym 55229 $false
.sym 55230 $false
.sym 55231 $false
.sym 55240 spi_frame[452]
.sym 55241 $false
.sym 55242 $false
.sym 55243 $false
.sym 55252 spi_frame[748]
.sym 55253 $false
.sym 55254 $false
.sym 55255 $false
.sym 55258 spi_frame[207]
.sym 55259 $false
.sym 55260 $false
.sym 55261 $false
.sym 55262 $abc$706167$n1337$2
.sym 55263 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 55264 $false
.sym 55265 $abc$706167$n2312
.sym 55266 $abc$706167$n2787_1
.sym 55267 $abc$706167$n2311
.sym 55268 $abc$706167$n2788_1
.sym 55269 $abc$706167$n2132
.sym 55270 $abc$706167$n2267
.sym 55271 $abc$706167$n2310
.sym 55272 frame[904]
.sym 55339 spi.tx_buf[24]
.sym 55340 spi.tx_buf[1048]
.sym 55341 $abc$706167$n2645
.sym 55342 $false
.sym 55351 spi.tx_buf[404]
.sym 55352 spi.tx_buf[916]
.sym 55353 $abc$706167$n1873
.sym 55354 $abc$706167$n2741
.sym 55357 spi_frame[467]
.sym 55358 $false
.sym 55359 $false
.sym 55360 $false
.sym 55363 spi_frame[404]
.sym 55364 $false
.sym 55365 $false
.sym 55366 $false
.sym 55369 $true$2
.sym 55370 $false
.sym 55371 $false
.sym 55372 $false
.sym 55375 spi_frame[290]
.sym 55376 $false
.sym 55377 $false
.sym 55378 $false
.sym 55381 spi_frame[916]
.sym 55382 $false
.sym 55383 $false
.sym 55384 $false
.sym 55385 $abc$706167$n1337$2
.sym 55386 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 55387 $false
.sym 55388 spi.tx_buf[391]
.sym 55390 spi.tx_buf[1053]
.sym 55391 spi.tx_buf[337]
.sym 55392 spi.tx_buf[497]
.sym 55393 spi.tx_buf[338]
.sym 55394 spi.tx_buf[818]
.sym 55395 spi.tx_buf[300]
.sym 55468 spi.tx_buf[444]
.sym 55469 spi.tx_buf[316]
.sym 55470 $abc$706167$n2741
.sym 55471 $abc$706167$n3926
.sym 55480 spi.tx_buf[968]
.sym 55481 spi.tx_buf[840]
.sym 55482 $abc$706167$n3926
.sym 55483 $false
.sym 55492 spi_frame[968]
.sym 55493 $false
.sym 55494 $false
.sym 55495 $false
.sym 55498 spi_frame[263]
.sym 55499 $false
.sym 55500 $false
.sym 55501 $false
.sym 55504 spi_frame[389]
.sym 55505 $false
.sym 55506 $false
.sym 55507 $false
.sym 55508 $abc$706167$n1337$2
.sym 55509 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 55510 $false
.sym 55511 $abc$706167$n2025
.sym 55512 $abc$706167$n2519
.sym 55513 $abc$706167$n2133
.sym 55514 $abc$706167$n3448_1
.sym 55515 $abc$706167$n2013
.sym 55516 spi.tx_buf[210]
.sym 55517 spi.tx_buf[766]
.sym 55518 spi.tx_buf[386]
.sym 55585 $abc$706167$n2286
.sym 55586 $abc$706167$n2287
.sym 55587 $abc$706167$n3395_1
.sym 55588 $abc$706167$n3926
.sym 55591 spi.tx_buf[705]
.sym 55592 spi.tx_buf[961]
.sym 55593 $abc$706167$n1873
.sym 55594 $abc$706167$n2741
.sym 55597 spi.tx_buf[168]
.sym 55598 spi.tx_buf[40]
.sym 55599 $abc$706167$n2741
.sym 55600 $abc$706167$n3926
.sym 55603 spi.tx_buf[442]
.sym 55604 spi.tx_buf[314]
.sym 55605 $abc$706167$n2741
.sym 55606 $abc$706167$n3926
.sym 55609 spi_frame[442]
.sym 55610 $false
.sym 55611 $false
.sym 55612 $false
.sym 55615 spi_frame[444]
.sym 55616 $false
.sym 55617 $false
.sym 55618 $false
.sym 55621 spi_frame[961]
.sym 55622 $false
.sym 55623 $false
.sym 55624 $false
.sym 55627 spi_frame[168]
.sym 55628 $false
.sym 55629 $false
.sym 55630 $false
.sym 55631 $abc$706167$n1337$2
.sym 55632 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 55633 $false
.sym 55634 $abc$706167$n2678_1
.sym 55635 $abc$706167$n2667
.sym 55636 $abc$706167$n2014
.sym 55637 spi.tx_buf[647]
.sym 55638 spi.tx_buf[246]
.sym 55639 spi.tx_buf[166]
.sym 55640 spi.tx_buf[420]
.sym 55641 spi.tx_buf[116]
.sym 55714 frame[337]
.sym 55715 $false
.sym 55716 $false
.sym 55717 $false
.sym 55726 frame[168]
.sym 55727 $false
.sym 55728 $false
.sym 55729 $false
.sym 55732 frame[444]
.sym 55733 $false
.sym 55734 $false
.sym 55735 $false
.sym 55744 frame[442]
.sym 55745 $false
.sym 55746 $false
.sym 55747 $false
.sym 55750 frame[389]
.sym 55751 $false
.sym 55752 $false
.sym 55753 $false
.sym 55754 frame_en$2
.sym 55755 CLK_16mhz$2$2
.sym 55756 $false
.sym 55758 spi_frame[441]
.sym 55759 spi_frame[290]
.sym 55760 spi_frame[246]
.sym 55761 spi_frame[300]
.sym 55762 spi_frame[338]
.sym 55763 spi_frame[116]
.sym 55764 spi_frame[647]
.sym 55831 RHD_init_inst.rhd_data[14]
.sym 55832 $false
.sym 55833 $false
.sym 55834 $false
.sym 55837 RHD_init_inst.rhd_data[15]
.sym 55838 $false
.sym 55839 $false
.sym 55840 $false
.sym 55843 RHD_init_inst.rhd_data[9]
.sym 55844 $false
.sym 55845 $false
.sym 55846 $false
.sym 55849 RHD_init_inst.rhd_data[12]
.sym 55850 $false
.sym 55851 $false
.sym 55852 $false
.sym 55855 RHD_init_inst.rhd_data[13]
.sym 55856 $false
.sym 55857 $false
.sym 55858 $false
.sym 55861 RHD_init_inst.rhd_data[0]
.sym 55862 $false
.sym 55863 $false
.sym 55864 $false
.sym 55867 RHD_init_inst.rhd_data[2]
.sym 55868 $false
.sym 55869 $false
.sym 55870 $false
.sym 55873 RHD_init_inst.rhd_data[10]
.sym 55874 $false
.sym 55875 $false
.sym 55876 $false
.sym 55877 $abc$706167$n1161
.sym 55878 CLK_16mhz$2$2
.sym 55879 $false
.sym 55881 $abc$706167$n2411
.sym 55882 spi.tx_buf[396]
.sym 55883 spi.tx_buf[441]
.sym 55884 spi.tx_buf[244]
.sym 55885 spi.tx_buf[543]
.sym 55886 spi.tx_buf[541]
.sym 55887 spi.tx_buf[680]
.sym 55954 spi_frame[500]
.sym 55955 $false
.sym 55956 $false
.sym 55957 $false
.sym 55960 spi_frame[875]
.sym 55961 $false
.sym 55962 $false
.sym 55963 $false
.sym 55966 spi_frame[334]
.sym 55967 $false
.sym 55968 $false
.sym 55969 $false
.sym 55972 spi_frame[831]
.sym 55973 $false
.sym 55974 $false
.sym 55975 $false
.sym 55978 spi_frame[312]
.sym 55979 $false
.sym 55980 $false
.sym 55981 $false
.sym 55984 spi_frame[674]
.sym 55985 $false
.sym 55986 $false
.sym 55987 $false
.sym 55990 spi_frame[174]
.sym 55991 $false
.sym 55992 $false
.sym 55993 $false
.sym 55996 spi_frame[29]
.sym 55997 $false
.sym 55998 $false
.sym 55999 $false
.sym 56000 $abc$706167$n1337$2
.sym 56001 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 56002 $false
.sym 56003 spi_frame[254]
.sym 56004 spi_frame[766]
.sym 56005 spi_frame[420]
.sym 56006 spi_frame[396]
.sym 56007 spi_frame[244]
.sym 56008 spi_frame[875]
.sym 56009 spi_frame[919]
.sym 56010 spi_frame[391]
.sym 56077 RHD_init_inst.rhd_data[7]
.sym 56078 $false
.sym 56079 $false
.sym 56080 $false
.sym 56089 RHD_init_inst.rhd_data[14]
.sym 56090 $false
.sym 56091 $false
.sym 56092 $false
.sym 56107 RHD_init_inst.rhd_data[12]
.sym 56108 $false
.sym 56109 $false
.sym 56110 $false
.sym 56119 RHD_init_inst.rhd_data[5]
.sym 56120 $false
.sym 56121 $false
.sym 56122 $false
.sym 56123 $abc$706167$n1152
.sym 56124 CLK_16mhz$2$2
.sym 56125 $false
.sym 56126 spi_frame[541]
.sym 56127 spi_frame[680]
.sym 56129 spi_frame[210]
.sym 56131 spi_frame[417]
.sym 56132 spi_frame[674]
.sym 56133 spi_frame[543]
.sym 56200 frame[649]
.sym 56201 $false
.sym 56202 $false
.sym 56203 $false
.sym 56218 frame[175]
.sym 56219 $false
.sym 56220 $false
.sym 56221 $false
.sym 56224 frame[334]
.sym 56225 $false
.sym 56226 $false
.sym 56227 $false
.sym 56230 frame[167]
.sym 56231 $false
.sym 56232 $false
.sym 56233 $false
.sym 56246 frame_en$2
.sym 56247 CLK_16mhz$2$2
.sym 56248 $false
.sym 56252 frame[420]
.sym 56335 RHD_init_inst.rhd_data[3]
.sym 56336 $false
.sym 56337 $false
.sym 56338 $false
.sym 56341 RHD_init_inst.rhd_data[15]
.sym 56342 $false
.sym 56343 $false
.sym 56344 $false
.sym 56353 RHD_init_inst.rhd_data[8]
.sym 56354 $false
.sym 56355 $false
.sym 56356 $false
.sym 56359 RHD_init_inst.rhd_data[7]
.sym 56360 $false
.sym 56361 $false
.sym 56362 $false
.sym 56369 $abc$706167$n1110
.sym 56370 CLK_16mhz$2$2
.sym 56371 $false
.sym 56472 frame[1022]
.sym 56473 frame[1012]
.sym 56476 frame[1011]
.sym 56559 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 56560 $false
.sym 56561 $false
.sym 56562 $false
.sym 56593 $true
.sym 56594 clk_pll_inst.clk160
.sym 56595 $false
.sym 56600 rhd_cs$2
.sym 56601 RHD_init_inst.rhd_data[0]
.sym 56602 RHD_init_inst.rhd_data[9]
.sym 56604 RHD_init_inst.rhd_data[8]
.sym 56606 RHD_init_inst.rhd_data[14]
.sym 56710 RHD_init_inst.rhd_data[12]
.sym 56711 $false
.sym 56712 $false
.sym 56713 $false
.sym 56722 RHD_init_inst.rhd_data[14]
.sym 56723 $false
.sym 56724 $false
.sym 56725 $false
.sym 56728 RHD_init_inst.rhd_data[4]
.sym 56729 $false
.sym 56730 $false
.sym 56731 $false
.sym 56756 $abc$706167$n1194
.sym 56757 CLK_16mhz$2$2
.sym 56758 $false
.sym 56762 $abc$706167$n2404
.sym 56763 $abc$706167$n2259
.sym 56765 frame[658]
.sym 56766 frame[665]
.sym 56839 spi_frame[642]
.sym 56840 $false
.sym 56841 $false
.sym 56842 $false
.sym 56845 spi_frame[261]
.sym 56846 $false
.sym 56847 $false
.sym 56848 $false
.sym 56857 spi_frame[689]
.sym 56858 $false
.sym 56859 $false
.sym 56860 $false
.sym 56863 spi_frame[438]
.sym 56864 $false
.sym 56865 $false
.sym 56866 $false
.sym 56869 spi_frame[729]
.sym 56870 $false
.sym 56871 $false
.sym 56872 $false
.sym 56875 spi_frame[707]
.sym 56876 $false
.sym 56877 $false
.sym 56878 $false
.sym 56879 $abc$706167$n1337$2
.sym 56880 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 56881 $false
.sym 56882 spi_frame[1012]
.sym 56883 spi_frame[1011]
.sym 56884 spi_frame[157]
.sym 56887 spi_frame[1004]
.sym 56888 spi_frame[351]
.sym 56889 spi_frame[665]
.sym 56956 frame[999]
.sym 56957 $false
.sym 56958 $false
.sym 56959 $false
.sym 56962 frame[1005]
.sym 56963 $false
.sym 56964 $false
.sym 56965 $false
.sym 56968 frame[173]
.sym 56969 $false
.sym 56970 $false
.sym 56971 $false
.sym 56980 frame[658]
.sym 56981 $false
.sym 56982 $false
.sym 56983 $false
.sym 56986 frame[672]
.sym 56987 $false
.sym 56988 $false
.sym 56989 $false
.sym 56992 frame[1008]
.sym 56993 $false
.sym 56994 $false
.sym 56995 $false
.sym 56998 frame[620]
.sym 56999 $false
.sym 57000 $false
.sym 57001 $false
.sym 57002 frame_en$2
.sym 57003 CLK_16mhz$2$2
.sym 57004 $false
.sym 57005 $abc$706167$n2842_1
.sym 57007 frame[643]
.sym 57008 frame[651]
.sym 57009 frame[645]
.sym 57010 frame[648]
.sym 57079 spi.tx_buf[130]
.sym 57080 spi.tx_buf[642]
.sym 57081 $abc$706167$n1873
.sym 57082 $abc$706167$n2741
.sym 57085 spi_frame[620]
.sym 57086 $false
.sym 57087 $false
.sym 57088 $false
.sym 57091 spi_frame[1008]
.sym 57092 $false
.sym 57093 $false
.sym 57094 $false
.sym 57097 spi_frame[130]
.sym 57098 $false
.sym 57099 $false
.sym 57100 $false
.sym 57103 spi_frame[351]
.sym 57104 $false
.sym 57105 $false
.sym 57106 $false
.sym 57109 spi_frame[462]
.sym 57110 $false
.sym 57111 $false
.sym 57112 $false
.sym 57115 spi_frame[458]
.sym 57116 $false
.sym 57117 $false
.sym 57118 $false
.sym 57121 spi_frame[999]
.sym 57122 $false
.sym 57123 $false
.sym 57124 $false
.sym 57125 $abc$706167$n1337$2
.sym 57126 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 57127 $false
.sym 57128 $abc$706167$n2257
.sym 57131 frame[344]
.sym 57132 frame[341]
.sym 57133 frame[347]
.sym 57134 frame[351]
.sym 57202 $abc$706167$n1955
.sym 57203 $abc$706167$n2408
.sym 57204 $abc$706167$n2409
.sym 57205 $abc$706167$n1873
.sym 57208 spi.tx_buf[505]
.sym 57209 spi.tx_buf[377]
.sym 57210 $abc$706167$n2741
.sym 57211 $abc$706167$n3926
.sym 57214 spi_frame[173]
.sym 57215 $false
.sym 57216 $false
.sym 57217 $false
.sym 57220 spi_frame[505]
.sym 57221 $false
.sym 57222 $false
.sym 57223 $false
.sym 57226 spi_frame[512]
.sym 57227 $false
.sym 57228 $false
.sym 57229 $false
.sym 57232 spi_frame[376]
.sym 57233 $false
.sym 57234 $false
.sym 57235 $false
.sym 57238 spi_frame[679]
.sym 57239 $false
.sym 57240 $false
.sym 57241 $false
.sym 57244 spi_frame[636]
.sym 57245 $false
.sym 57246 $false
.sym 57247 $false
.sym 57248 $abc$706167$n1337$2
.sym 57249 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 57250 $false
.sym 57252 spi_frame[344]
.sym 57253 spi_frame[347]
.sym 57254 spi_frame[341]
.sym 57255 spi_frame[651]
.sym 57256 spi_frame[753]
.sym 57257 spi_frame[178]
.sym 57258 spi_frame[938]
.sym 57325 RHD_init_inst.rhd_data[7]
.sym 57326 $false
.sym 57327 $false
.sym 57328 $false
.sym 57337 RHD_init_inst.rhd_data[1]
.sym 57338 $false
.sym 57339 $false
.sym 57340 $false
.sym 57349 RHD_init_inst.rhd_data[9]
.sym 57350 $false
.sym 57351 $false
.sym 57352 $false
.sym 57355 RHD_init_inst.rhd_data[0]
.sym 57356 $false
.sym 57357 $false
.sym 57358 $false
.sym 57361 RHD_init_inst.rhd_data[2]
.sym 57362 $false
.sym 57363 $false
.sym 57364 $false
.sym 57367 RHD_init_inst.rhd_data[13]
.sym 57368 $false
.sym 57369 $false
.sym 57370 $false
.sym 57371 $abc$706167$n1221
.sym 57372 CLK_16mhz$2$2
.sym 57373 $false
.sym 57374 $abc$706167$n2187
.sym 57375 spi.tx_buf[1011]
.sym 57376 spi.tx_buf[475]
.sym 57377 spi.tx_buf[710]
.sym 57378 spi.tx_buf[341]
.sym 57379 spi.tx_buf[347]
.sym 57380 spi.tx_buf[482]
.sym 57381 spi.tx_buf[651]
.sym 57448 frame[367]
.sym 57449 $false
.sym 57450 $false
.sym 57451 $false
.sym 57454 frame[473]
.sym 57455 $false
.sym 57456 $false
.sym 57457 $false
.sym 57460 frame[160]
.sym 57461 $false
.sym 57462 $false
.sym 57463 $false
.sym 57466 frame[726]
.sym 57467 $false
.sym 57468 $false
.sym 57469 $false
.sym 57472 frame[504]
.sym 57473 $false
.sym 57474 $false
.sym 57475 $false
.sym 57478 frame[690]
.sym 57479 $false
.sym 57480 $false
.sym 57481 $false
.sym 57490 frame[505]
.sym 57491 $false
.sym 57492 $false
.sym 57493 $false
.sym 57494 frame_en$2
.sym 57495 CLK_16mhz$2$2
.sym 57496 $false
.sym 57497 $abc$706167$n2877_1
.sym 57498 spi.tx_buf[665]
.sym 57499 spi.tx_buf[32]
.sym 57500 spi.tx_buf[504]
.sym 57501 spi.tx_buf[753]
.sym 57502 spi.tx_buf[160]
.sym 57503 spi.tx_buf[933]
.sym 57504 spi.tx_buf[1004]
.sym 57571 $abc$706167$n2222
.sym 57572 $abc$706167$n2223
.sym 57573 $abc$706167$n1955
.sym 57574 $abc$706167$n1873
.sym 57577 spi.tx_buf[504]
.sym 57578 spi.tx_buf[376]
.sym 57579 $abc$706167$n3926
.sym 57580 $false
.sym 57589 spi.tx_buf[279]
.sym 57590 spi.tx_buf[791]
.sym 57591 $abc$706167$n2741
.sym 57592 $abc$706167$n1873
.sym 57595 spi.tx_buf[753]
.sym 57596 spi.tx_buf[625]
.sym 57597 $abc$706167$n3926
.sym 57598 $abc$706167$n2741
.sym 57601 spi.tx_buf[512]
.sym 57602 $abc$706167$n2882_1
.sym 57603 $abc$706167$n1873
.sym 57604 $abc$706167$n2741
.sym 57607 spi.tx_buf[933]
.sym 57608 spi.tx_buf[805]
.sym 57609 $abc$706167$n3926
.sym 57610 $abc$706167$n2741
.sym 57613 RHD_init_inst.rhd_data[15]
.sym 57614 $false
.sym 57615 $false
.sym 57616 $false
.sym 57617 $abc$706167$n1146
.sym 57618 CLK_16mhz$2$2
.sym 57619 $false
.sym 57620 $abc$706167$n2446
.sym 57621 $abc$706167$n2087
.sym 57622 $abc$706167$n2344
.sym 57623 spi.tx_buf[621]
.sym 57624 spi.tx_buf[877]
.sym 57625 spi.tx_buf[10]
.sym 57626 spi.tx_buf[607]
.sym 57627 spi.tx_buf[506]
.sym 57706 frame[607]
.sym 57707 $false
.sym 57708 $false
.sym 57709 $false
.sym 57712 frame[32]
.sym 57713 $false
.sym 57714 $false
.sym 57715 $false
.sym 57718 frame[970]
.sym 57719 $false
.sym 57720 $false
.sym 57721 $false
.sym 57724 frame[506]
.sym 57725 $false
.sym 57726 $false
.sym 57727 $false
.sym 57730 frame[877]
.sym 57731 $false
.sym 57732 $false
.sym 57733 $false
.sym 57736 frame[761]
.sym 57737 $false
.sym 57738 $false
.sym 57739 $false
.sym 57740 frame_en$2
.sym 57741 CLK_16mhz$2$2
.sym 57742 $false
.sym 57743 $abc$706167$n2149
.sym 57744 $abc$706167$n2873_1
.sym 57745 $abc$706167$n2330
.sym 57746 $abc$706167$n2254
.sym 57747 spi_frame[742]
.sym 57748 spi_frame[621]
.sym 57749 spi_frame[747]
.sym 57750 spi_frame[550]
.sym 57817 spi.tx_buf[970]
.sym 57818 spi.tx_buf[842]
.sym 57819 $abc$706167$n3926
.sym 57820 $abc$706167$n2741
.sym 57823 $abc$706167$n2835_1
.sym 57824 $abc$706167$n2834_1
.sym 57825 spi.tx_cnt[6]
.sym 57826 $abc$706167$n2741
.sym 57829 spi.tx_buf[1016]
.sym 57830 spi.tx_buf[888]
.sym 57831 $abc$706167$n3926
.sym 57832 $false
.sym 57835 $abc$706167$n1873
.sym 57836 $abc$706167$n2823_1
.sym 57837 $abc$706167$n2829_1
.sym 57838 spi.tx_cnt[4]
.sym 57841 $abc$706167$n2833_1
.sym 57842 $abc$706167$n2830_1
.sym 57843 $abc$706167$n1873
.sym 57844 spi.tx_cnt[5]
.sym 57847 spi_frame[970]
.sym 57848 $false
.sym 57849 $false
.sym 57850 $false
.sym 57853 spi_frame[747]
.sym 57854 $false
.sym 57855 $false
.sym 57856 $false
.sym 57859 spi_frame[493]
.sym 57860 $false
.sym 57861 $false
.sym 57862 $false
.sym 57863 $abc$706167$n1337$2
.sym 57864 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 57865 $false
.sym 57866 $abc$706167$n3427_1
.sym 57867 $abc$706167$n2185
.sym 57868 $abc$706167$n2456
.sym 57869 $abc$706167$n2395
.sym 57870 $abc$706167$n2186
.sym 57871 $abc$706167$n3341_1
.sym 57872 frame[239]
.sym 57873 frame[236]
.sym 57940 spi.tx_buf[224]
.sym 57941 spi.tx_buf[96]
.sym 57942 $abc$706167$n2741
.sym 57943 $abc$706167$n3926
.sym 57946 frame[239]
.sym 57947 $false
.sym 57948 $false
.sym 57949 $false
.sym 57958 frame[493]
.sym 57959 $false
.sym 57960 $false
.sym 57961 $false
.sym 57964 frame[236]
.sym 57965 $false
.sym 57966 $false
.sym 57967 $false
.sym 57982 frame[387]
.sym 57983 $false
.sym 57984 $false
.sym 57985 $false
.sym 57986 frame_en$2
.sym 57987 CLK_16mhz$2$2
.sym 57988 $false
.sym 57989 $abc$706167$n2570
.sym 57990 $abc$706167$n3420_1
.sym 57991 spi.tx_buf[650]
.sym 57992 spi.tx_buf[243]
.sym 57993 spi.tx_buf[387]
.sym 57994 spi.tx_buf[139]
.sym 57995 spi.tx_buf[742]
.sym 57996 spi.tx_buf[1034]
.sym 58063 $abc$706167$n3420_1
.sym 58064 $abc$706167$n3552_1
.sym 58065 spi.tx_cnt[6]
.sym 58066 $abc$706167$n3926
.sym 58069 $abc$706167$n2518
.sym 58070 $abc$706167$n2519
.sym 58071 $abc$706167$n3926
.sym 58072 $abc$706167$n2513
.sym 58075 spi.tx_buf[747]
.sym 58076 spi.tx_buf[619]
.sym 58077 $abc$706167$n3926
.sym 58078 $false
.sym 58081 $abc$706167$n3413_1
.sym 58082 $abc$706167$n3550_1
.sym 58083 $abc$706167$n3422_1
.sym 58084 spi.tx_cnt[3]
.sym 58087 spi.tx_buf[522]
.sym 58088 $abc$706167$n2456
.sym 58089 $abc$706167$n1873
.sym 58090 $abc$706167$n3551_1
.sym 58093 $abc$706167$n2459
.sym 58094 $abc$706167$n3553_1
.sym 58095 spi.tx_cnt[5]
.sym 58096 $abc$706167$n3425_1
.sym 58105 RHD_init_inst.rhd_data[13]
.sym 58106 $false
.sym 58107 $false
.sym 58108 $false
.sym 58109 $abc$706167$n1170
.sym 58110 CLK_16mhz$2$2
.sym 58111 $false
.sym 58112 $abc$706167$n2568
.sym 58113 $abc$706167$n2158
.sym 58114 $abc$706167$n2866_1
.sym 58115 $abc$706167$n3370_1
.sym 58116 $abc$706167$n3342_1
.sym 58117 $abc$706167$n2569
.sym 58118 $abc$706167$n2564
.sym 58119 frame[621]
.sym 58186 $abc$706167$n2822_1
.sym 58187 $abc$706167$n3494_1
.sym 58188 $abc$706167$n2779_1
.sym 58189 $abc$706167$n2158
.sym 58192 spi.tx_cnt[2]
.sym 58193 spi.tx_cnt[3]
.sym 58194 $false
.sym 58195 $false
.sym 58198 $abc$706167$n2865_1
.sym 58199 $abc$706167$n3500_1
.sym 58200 $abc$706167$n3495_1
.sym 58201 spi.tx_cnt[1]
.sym 58204 $abc$706167$n2659_1
.sym 58205 $abc$706167$n2777_1
.sym 58206 $abc$706167$n3535_1
.sym 58207 $abc$706167$n2540
.sym 58210 spi.tx_cnt[2]
.sym 58211 $abc$706167$n2602
.sym 58212 $abc$706167$n3446_1
.sym 58213 spi.tx_cnt[1]
.sym 58216 $abc$706167$n1955
.sym 58217 $abc$706167$n2664
.sym 58218 $abc$706167$n2665_1
.sym 58219 $false
.sym 58222 $abc$706167$n3510_1
.sym 58223 $abc$706167$n2866_1
.sym 58224 spi.tx_cnt[4]
.sym 58225 $abc$706167$n2894_1
.sym 58228 RHD_init_inst.rhd_data[9]
.sym 58229 $false
.sym 58230 $false
.sym 58231 $false
.sym 58232 $abc$706167$n1107
.sym 58233 CLK_16mhz$2$2
.sym 58234 $false
.sym 58236 $abc$706167$n3538_1
.sym 58237 $abc$706167$n2785_1
.sym 58238 $abc$706167$n3539_1
.sym 58239 $abc$706167$n3402_1
.sym 58240 $abc$706167$n3540_1
.sym 58241 $abc$706167$n3381_1
.sym 58242 frame[443]
.sym 58309 $abc$706167$n2616
.sym 58310 $abc$706167$n2603
.sym 58311 $abc$706167$n2630
.sym 58312 spi.tx_cnt[3]
.sym 58315 $abc$706167$n2624
.sym 58316 $abc$706167$n2627
.sym 58317 $abc$706167$n2617
.sym 58318 spi.tx_cnt[5]
.sym 58321 spi.tx_buf[173]
.sym 58322 spi.tx_buf[45]
.sym 58323 $abc$706167$n2741
.sym 58324 $abc$706167$n3926
.sym 58327 $abc$706167$n2618
.sym 58328 $abc$706167$n2621
.sym 58329 $abc$706167$n1955
.sym 58330 spi.tx_cnt[4]
.sym 58333 $abc$706167$n2625
.sym 58334 $abc$706167$n2626
.sym 58335 $abc$706167$n1873
.sym 58336 $false
.sym 58339 $abc$706167$n2785_1
.sym 58340 $abc$706167$n2786_1
.sym 58341 $abc$706167$n1873
.sym 58342 $abc$706167$n1955
.sym 58345 $abc$706167$n2645_1
.sym 58346 $abc$706167$n2631
.sym 58347 spi.tx_cnt[5]
.sym 58348 spi.tx_cnt[4]
.sym 58351 RHD_init_inst.rhd_data[3]
.sym 58352 $false
.sym 58353 $false
.sym 58354 $false
.sym 58355 $abc$706167$n1152
.sym 58356 CLK_16mhz$2$2
.sym 58357 $false
.sym 58358 $abc$706167$n2247
.sym 58359 $abc$706167$n3403_1
.sym 58360 $abc$706167$n2085
.sym 58361 $abc$706167$n2070
.sym 58362 $abc$706167$n3570_1
.sym 58363 $abc$706167$n2086
.sym 58364 $abc$706167$n2251
.sym 58365 frame[700]
.sym 58438 $abc$706167$n2793_1
.sym 58439 $abc$706167$n2780_1
.sym 58440 spi.tx_cnt[5]
.sym 58441 spi.tx_cnt[4]
.sym 58444 $abc$706167$n2791_1
.sym 58445 $abc$706167$n2792_1
.sym 58446 $abc$706167$n1873
.sym 58447 $abc$706167$n1955
.sym 58450 spi.tx_buf[543]
.sym 58451 $abc$706167$n2741
.sym 58452 $abc$706167$n1873
.sym 58453 $false
.sym 58462 $abc$706167$n3499_1
.sym 58463 $abc$706167$n2858_1
.sym 58464 $abc$706167$n2837_1
.sym 58465 spi.tx_cnt[4]
.sym 58468 $abc$706167$n2787_1
.sym 58469 $abc$706167$n2790_1
.sym 58470 $abc$706167$n2781_1
.sym 58471 $abc$706167$n2784_1
.sym 58474 RHD_init_inst.rhd_data[1]
.sym 58475 $false
.sym 58476 $false
.sym 58477 $false
.sym 58478 $abc$706167$n1269
.sym 58479 CLK_16mhz$2$2
.sym 58480 $false
.sym 58481 $abc$706167$n2731_1
.sym 58482 $abc$706167$n2729_1
.sym 58483 $abc$706167$n3404_1
.sym 58484 $abc$706167$n3405_1
.sym 58485 $abc$706167$n2197
.sym 58486 $abc$706167$n3345_1
.sym 58487 $abc$706167$n3386_1
.sym 58488 frame[954]
.sym 58555 $abc$706167$n2735_1
.sym 58556 $abc$706167$n2722_1
.sym 58557 spi.tx_cnt[4]
.sym 58558 spi.tx_cnt[5]
.sym 58561 $abc$706167$n2412
.sym 58562 $abc$706167$n2406
.sym 58563 spi.tx_cnt[5]
.sym 58564 spi.tx_cnt[4]
.sym 58567 $abc$706167$n2212
.sym 58568 $abc$706167$n2206
.sym 58569 spi.tx_cnt[4]
.sym 58570 $false
.sym 58573 $abc$706167$n3389_1
.sym 58574 $abc$706167$n3386_1
.sym 58575 spi.tx_cnt[4]
.sym 58576 $false
.sym 58579 $abc$706167$n2314
.sym 58580 $abc$706167$n2317
.sym 58581 $abc$706167$n2310
.sym 58582 $abc$706167$n2307
.sym 58585 $abc$706167$n2205
.sym 58586 $abc$706167$n2190
.sym 58587 spi.tx_cnt[5]
.sym 58588 spi.tx_cnt[6]
.sym 58591 $abc$706167$n2729_1
.sym 58592 $abc$706167$n2732_1
.sym 58593 $abc$706167$n2723_1
.sym 58594 $abc$706167$n2726_1
.sym 58597 spi_frame[236]
.sym 58598 $false
.sym 58599 $false
.sym 58600 $false
.sym 58601 $abc$706167$n1337$2
.sym 58602 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 58603 $false
.sym 58604 $abc$706167$n3475_1
.sym 58605 $abc$706167$n2250
.sym 58606 $abc$706167$n2248
.sym 58607 $abc$706167$n3474_1
.sym 58608 $abc$706167$n3571_1
.sym 58609 $abc$706167$n2659_1
.sym 58610 $abc$706167$n2445
.sym 58611 frame[108]
.sym 58678 $abc$706167$n2871_1
.sym 58679 $abc$706167$n2872_1
.sym 58680 $abc$706167$n3504_1
.sym 58681 $abc$706167$n1873
.sym 58684 $abc$706167$n2744_1
.sym 58685 $abc$706167$n2743_1
.sym 58686 $abc$706167$n1955
.sym 58687 $false
.sym 58690 spi.tx_buf[748]
.sym 58691 spi.tx_buf[620]
.sym 58692 $abc$706167$n3926
.sym 58693 $false
.sym 58696 $abc$706167$n2740_1
.sym 58697 $abc$706167$n2741_1
.sym 58698 $abc$706167$n1955
.sym 58699 $abc$706167$n1873
.sym 58702 spi.tx_buf[236]
.sym 58703 spi.tx_buf[108]
.sym 58704 $abc$706167$n3926
.sym 58705 $false
.sym 58708 $abc$706167$n2738_1
.sym 58709 $abc$706167$n2737_1
.sym 58710 spi.tx_cnt[6]
.sym 58711 $abc$706167$n2741
.sym 58714 $abc$706167$n2742_1
.sym 58715 $abc$706167$n2745_1
.sym 58716 $abc$706167$n2736
.sym 58717 $abc$706167$n2739
.sym 58720 RHD_init_inst.rhd_data[10]
.sym 58721 $false
.sym 58722 $false
.sym 58723 $false
.sym 58724 $abc$706167$n1089
.sym 58725 CLK_16mhz$2$2
.sym 58726 $false
.sym 58727 $abc$706167$n2362
.sym 58728 $abc$706167$n3550_1
.sym 58729 $abc$706167$n3419_1
.sym 58731 $abc$706167$n2096
.sym 58732 spi.tx_buf[906]
.sym 58733 spi.tx_buf[864]
.sym 58807 spi.tx_buf[407]
.sym 58808 spi.tx_buf[919]
.sym 58809 $abc$706167$n2741
.sym 58810 $abc$706167$n1873
.sym 58813 spi.tx_buf[864]
.sym 58814 spi.tx_buf[992]
.sym 58815 $abc$706167$n2741
.sym 58816 $abc$706167$n3926
.sym 58819 spi.tx_buf[428]
.sym 58820 spi.tx_buf[300]
.sym 58821 $abc$706167$n2741
.sym 58822 $abc$706167$n3926
.sym 58825 $abc$706167$n2028
.sym 58826 $abc$706167$n2029
.sym 58827 $abc$706167$n2033
.sym 58828 $abc$706167$n3926
.sym 58831 spi.tx_buf[352]
.sym 58832 spi.tx_buf[480]
.sym 58833 $abc$706167$n2741
.sym 58834 $abc$706167$n3503_1
.sym 58837 $abc$706167$n2666_1
.sym 58838 $abc$706167$n2667
.sym 58839 $abc$706167$n1955
.sym 58840 $abc$706167$n2663_1
.sym 58843 RHD_init_inst.rhd_data[12]
.sym 58844 $false
.sym 58845 $false
.sym 58846 $false
.sym 58847 $abc$706167$n1158
.sym 58848 CLK_16mhz$2$2
.sym 58849 $false
.sym 58852 $abc$706167$n3578_1
.sym 58853 $abc$706167$n3484_1
.sym 58854 $abc$706167$n3485_1
.sym 58855 $abc$706167$n2444
.sym 58856 $abc$706167$n3577_1
.sym 58857 frame[839]
.sym 58930 $abc$706167$n2410
.sym 58931 $abc$706167$n2411
.sym 58932 $abc$706167$n1955
.sym 58933 $abc$706167$n2407
.sym 58936 $abc$706167$n3465_1
.sym 58937 spi.tx_cnt[4]
.sym 58938 $abc$706167$n2661
.sym 58939 spi.tx_cnt[5]
.sym 58948 $abc$706167$n1873
.sym 58949 $abc$706167$n2319
.sym 58950 $abc$706167$n2318
.sym 58951 spi.tx_cnt[5]
.sym 58954 $abc$706167$n2668_1
.sym 58955 $abc$706167$n2662_1
.sym 58956 $abc$706167$n1873
.sym 58957 spi.tx_cnt[4]
.sym 58966 RHD_init_inst.rhd_data[4]
.sym 58967 $false
.sym 58968 $false
.sym 58969 $false
.sym 58970 $abc$706167$n1092
.sym 58971 CLK_16mhz$2$2
.sym 58972 $false
.sym 58973 $abc$706167$n2746_1
.sym 58974 $abc$706167$n2391
.sym 58975 $abc$706167$n3594_1
.sym 58976 $abc$706167$n3385_1
.sym 58977 $abc$706167$n3390_1
.sym 58978 $abc$706167$n3362_1
.sym 58979 $abc$706167$n2394
.sym 58980 frame[824]
.sym 59047 spi.tx_buf[440]
.sym 59048 spi.tx_buf[312]
.sym 59049 $abc$706167$n3926
.sym 59050 $false
.sym 59065 $abc$706167$n2747_1
.sym 59066 $abc$706167$n2746_1
.sym 59067 spi.tx_cnt[6]
.sym 59068 $abc$706167$n1873
.sym 59071 spi.tx_buf[736]
.sym 59072 spi.tx_buf[608]
.sym 59073 $abc$706167$n3926
.sym 59074 $abc$706167$n2741
.sym 59077 spi.tx_buf[952]
.sym 59078 spi.tx_buf[824]
.sym 59079 $abc$706167$n3926
.sym 59080 $false
.sym 59083 $abc$706167$n2832_1
.sym 59084 $abc$706167$n2831_1
.sym 59085 $abc$706167$n2741
.sym 59086 $abc$706167$n1955
.sym 59089 RHD_init_inst.rhd_data[7]
.sym 59090 $false
.sym 59091 $false
.sym 59092 $false
.sym 59093 $abc$706167$n1155
.sym 59094 CLK_16mhz$2$2
.sym 59095 $false
.sym 59096 $abc$706167$n3384_1
.sym 59097 $abc$706167$n2396
.sym 59098 $abc$706167$n2292
.sym 59099 $abc$706167$n2696_1
.sym 59100 $abc$706167$n3478_1
.sym 59101 spi.tx_buf[901]
.sym 59102 spi.tx_buf[301]
.sym 59103 spi.tx_buf[550]
.sym 59170 spi.tx_buf[462]
.sym 59171 spi.tx_buf[334]
.sym 59172 $abc$706167$n2741
.sym 59173 $abc$706167$n3926
.sym 59176 $abc$706167$n2267
.sym 59177 $abc$706167$n2266
.sym 59178 $abc$706167$n2741
.sym 59179 $abc$706167$n1873
.sym 59182 spi.tx_buf[630]
.sym 59183 spi.tx_buf[758]
.sym 59184 $abc$706167$n2741
.sym 59185 $abc$706167$n3926
.sym 59188 spi_frame[919]
.sym 59189 $false
.sym 59190 $false
.sym 59191 $false
.sym 59194 spi_frame[480]
.sym 59195 $false
.sym 59196 $false
.sym 59197 $false
.sym 59200 spi_frame[593]
.sym 59201 $false
.sym 59202 $false
.sym 59203 $false
.sym 59206 spi_frame[630]
.sym 59207 $false
.sym 59208 $false
.sym 59209 $false
.sym 59212 spi_frame[150]
.sym 59213 $false
.sym 59214 $false
.sym 59215 $false
.sym 59216 $abc$706167$n1337$2
.sym 59217 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 59218 $false
.sym 59219 $abc$706167$n2382
.sym 59220 $abc$706167$n3361_1
.sym 59221 spi.tx_buf[921]
.sym 59222 spi.tx_buf[967]
.sym 59223 spi.tx_buf[329]
.sym 59224 spi.tx_buf[764]
.sym 59225 spi.tx_buf[824]
.sym 59226 spi.tx_buf[457]
.sym 59299 $abc$706167$n1873
.sym 59300 $abc$706167$n2210
.sym 59301 $abc$706167$n2211
.sym 59302 $abc$706167$n2207
.sym 59305 spi.tx_buf[391]
.sym 59306 spi.tx_buf[903]
.sym 59307 $abc$706167$n2741
.sym 59308 $abc$706167$n1873
.sym 59317 $abc$706167$n2016
.sym 59318 $abc$706167$n2023
.sym 59319 $abc$706167$n2013
.sym 59320 $abc$706167$n2020
.sym 59323 $abc$706167$n2025
.sym 59324 $abc$706167$n2024
.sym 59325 $abc$706167$n3926
.sym 59326 spi.tx_cnt[5]
.sym 59335 RHD_init_inst.rhd_data[9]
.sym 59336 $false
.sym 59337 $false
.sym 59338 $false
.sym 59339 $abc$706167$n1251
.sym 59340 CLK_16mhz$2$2
.sym 59341 $false
.sym 59342 spi_frame[967]
.sym 59343 spi_frame[404]
.sym 59344 spi_frame[329]
.sym 59345 spi_frame[457]
.sym 59346 spi_frame[921]
.sym 59347 spi_frame[764]
.sym 59348 spi_frame[904]
.sym 59349 spi_frame[824]
.sym 59416 spi.tx_buf[29]
.sym 59417 spi.tx_buf[1053]
.sym 59418 $abc$706167$n2741
.sym 59419 $abc$706167$n2645
.sym 59422 $abc$706167$n2788_1
.sym 59423 $abc$706167$n2789_1
.sym 59424 $abc$706167$n1873
.sym 59425 $false
.sym 59428 spi.tx_buf[541]
.sym 59429 $abc$706167$n2741
.sym 59430 $abc$706167$n1873
.sym 59431 $false
.sym 59434 spi.tx_buf[680]
.sym 59435 spi.tx_buf[552]
.sym 59436 $abc$706167$n3926
.sym 59437 $abc$706167$n2741
.sym 59440 $abc$706167$n2134
.sym 59441 $abc$706167$n2133
.sym 59442 $abc$706167$n1873
.sym 59443 $false
.sym 59446 spi.tx_buf[465]
.sym 59447 spi.tx_buf[337]
.sym 59448 $abc$706167$n3926
.sym 59449 $false
.sym 59452 $abc$706167$n2312
.sym 59453 $abc$706167$n2311
.sym 59454 $abc$706167$n2313
.sym 59455 $abc$706167$n3926
.sym 59458 RHD_init_inst.rhd_data[8]
.sym 59459 $false
.sym 59460 $false
.sym 59461 $false
.sym 59462 $abc$706167$n1248
.sym 59463 CLK_16mhz$2$2
.sym 59464 $false
.sym 59465 $abc$706167$n2565
.sym 59466 $abc$706167$n2566
.sym 59468 $abc$706167$n2794_1
.sym 59469 frame[329]
.sym 59472 frame[325]
.sym 59539 spi_frame[391]
.sym 59540 $false
.sym 59541 $false
.sym 59542 $false
.sym 59551 $false
.sym 59552 $false
.sym 59553 $false
.sym 59554 $false
.sym 59557 spi_frame[337]
.sym 59558 $false
.sym 59559 $false
.sym 59560 $false
.sym 59563 spi_frame[497]
.sym 59564 $false
.sym 59565 $false
.sym 59566 $false
.sym 59569 spi_frame[338]
.sym 59570 $false
.sym 59571 $false
.sym 59572 $false
.sym 59575 spi_frame[818]
.sym 59576 $false
.sym 59577 $false
.sym 59578 $false
.sym 59581 spi_frame[300]
.sym 59582 $false
.sym 59583 $false
.sym 59584 $false
.sym 59585 $abc$706167$n1337$2
.sym 59586 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 59587 $false
.sym 59588 $abc$706167$n2651_1
.sym 59589 spi.tx_buf[654]
.sym 59590 spi.tx_buf[142]
.sym 59591 spi.tx_buf[678]
.sym 59593 spi.tx_buf[325]
.sym 59594 spi.tx_buf[398]
.sym 59595 spi.tx_buf[225]
.sym 59662 spi.tx_buf[135]
.sym 59663 spi.tx_buf[647]
.sym 59664 $abc$706167$n1873
.sym 59665 $abc$706167$n2741
.sym 59668 spi.tx_buf[386]
.sym 59669 spi.tx_buf[898]
.sym 59670 $abc$706167$n2741
.sym 59671 $abc$706167$n1873
.sym 59674 spi.tx_buf[171]
.sym 59675 spi.tx_buf[43]
.sym 59676 $abc$706167$n2741
.sym 59677 $abc$706167$n3926
.sym 59680 spi.tx_buf[118]
.sym 59681 spi.tx_buf[246]
.sym 59682 $abc$706167$n2741
.sym 59683 $abc$706167$n3447_1
.sym 59686 $abc$706167$n2014
.sym 59687 $abc$706167$n2015
.sym 59688 $abc$706167$n1873
.sym 59689 $false
.sym 59692 spi_frame[210]
.sym 59693 $false
.sym 59694 $false
.sym 59695 $false
.sym 59698 spi_frame[766]
.sym 59699 $false
.sym 59700 $false
.sym 59701 $false
.sym 59704 spi_frame[386]
.sym 59705 $false
.sym 59706 $false
.sym 59707 $false
.sym 59708 $abc$706167$n1337$2
.sym 59709 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 59710 $false
.sym 59711 $abc$706167$n2286
.sym 59712 $abc$706167$n2567
.sym 59713 spi.tx_buf[292]
.sym 59714 spi.tx_buf[193]
.sym 59715 spi.tx_buf[38]
.sym 59716 spi.tx_buf[295]
.sym 59717 spi.tx_buf[872]
.sym 59718 spi.tx_buf[590]
.sym 59785 spi.tx_buf[244]
.sym 59786 spi.tx_buf[116]
.sym 59787 $abc$706167$n3926
.sym 59788 $false
.sym 59791 spi.tx_buf[420]
.sym 59792 spi.tx_buf[292]
.sym 59793 $abc$706167$n2741
.sym 59794 $abc$706167$n3926
.sym 59797 spi.tx_buf[423]
.sym 59798 spi.tx_buf[295]
.sym 59799 $abc$706167$n2741
.sym 59800 $abc$706167$n3926
.sym 59803 spi_frame[647]
.sym 59804 $false
.sym 59805 $false
.sym 59806 $false
.sym 59809 spi_frame[246]
.sym 59810 $false
.sym 59811 $false
.sym 59812 $false
.sym 59815 spi_frame[166]
.sym 59816 $false
.sym 59817 $false
.sym 59818 $false
.sym 59821 spi_frame[420]
.sym 59822 $false
.sym 59823 $false
.sym 59824 $false
.sym 59827 spi_frame[116]
.sym 59828 $false
.sym 59829 $false
.sym 59830 $false
.sym 59831 $abc$706167$n1337$2
.sym 59832 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 59833 $false
.sym 59834 spi_frame[398]
.sym 59835 spi_frame[295]
.sym 59836 spi_frame[289]
.sym 59837 spi_frame[678]
.sym 59838 spi_frame[301]
.sym 59839 spi_frame[225]
.sym 59840 spi_frame[831]
.sym 59841 spi_frame[292]
.sym 59914 frame[441]
.sym 59915 $false
.sym 59916 $false
.sym 59917 $false
.sym 59920 frame[290]
.sym 59921 $false
.sym 59922 $false
.sym 59923 $false
.sym 59926 frame[246]
.sym 59927 $false
.sym 59928 $false
.sym 59929 $false
.sym 59932 frame[300]
.sym 59933 $false
.sym 59934 $false
.sym 59935 $false
.sym 59938 frame[338]
.sym 59939 $false
.sym 59940 $false
.sym 59941 $false
.sym 59944 frame[116]
.sym 59945 $false
.sym 59946 $false
.sym 59947 $false
.sym 59950 frame[647]
.sym 59951 $false
.sym 59952 $false
.sym 59953 $false
.sym 59954 frame_en$2
.sym 59955 CLK_16mhz$2$2
.sym 59956 $false
.sym 59957 frame[299]
.sym 59958 frame[290]
.sym 59959 frame[300]
.sym 59960 frame[301]
.sym 59961 frame[297]
.sym 59962 frame[295]
.sym 59963 frame[292]
.sym 59964 frame[289]
.sym 60037 spi.tx_buf[441]
.sym 60038 spi.tx_buf[313]
.sym 60039 $abc$706167$n2741
.sym 60040 $abc$706167$n3926
.sym 60043 spi_frame[396]
.sym 60044 $false
.sym 60045 $false
.sym 60046 $false
.sym 60049 spi_frame[441]
.sym 60050 $false
.sym 60051 $false
.sym 60052 $false
.sym 60055 spi_frame[244]
.sym 60056 $false
.sym 60057 $false
.sym 60058 $false
.sym 60061 spi_frame[543]
.sym 60062 $false
.sym 60063 $false
.sym 60064 $false
.sym 60067 spi_frame[541]
.sym 60068 $false
.sym 60069 $false
.sym 60070 $false
.sym 60073 spi_frame[680]
.sym 60074 $false
.sym 60075 $false
.sym 60076 $false
.sym 60077 $abc$706167$n1337$2
.sym 60078 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 60079 $false
.sym 60080 $abc$706167$n2302
.sym 60081 $abc$706167$n2796_1
.sym 60082 spi.tx_buf[289]
.sym 60084 spi.tx_buf[456]
.sym 60085 spi.tx_buf[773]
.sym 60086 spi.tx_buf[417]
.sym 60087 spi.tx_buf[328]
.sym 60154 frame[254]
.sym 60155 $false
.sym 60156 $false
.sym 60157 $false
.sym 60160 frame[766]
.sym 60161 $false
.sym 60162 $false
.sym 60163 $false
.sym 60166 frame[420]
.sym 60167 $false
.sym 60168 $false
.sym 60169 $false
.sym 60172 frame[396]
.sym 60173 $false
.sym 60174 $false
.sym 60175 $false
.sym 60178 frame[244]
.sym 60179 $false
.sym 60180 $false
.sym 60181 $false
.sym 60184 frame[875]
.sym 60185 $false
.sym 60186 $false
.sym 60187 $false
.sym 60190 frame[919]
.sym 60191 $false
.sym 60192 $false
.sym 60193 $false
.sym 60196 frame[391]
.sym 60197 $false
.sym 60198 $false
.sym 60199 $false
.sym 60200 frame_en$2
.sym 60201 CLK_16mhz$2$2
.sym 60202 $false
.sym 60205 frame[540]
.sym 60206 frame[529]
.sym 60207 frame[541]
.sym 60208 frame[534]
.sym 60209 frame[543]
.sym 60277 frame[541]
.sym 60278 $false
.sym 60279 $false
.sym 60280 $false
.sym 60283 frame[680]
.sym 60284 $false
.sym 60285 $false
.sym 60286 $false
.sym 60295 frame[210]
.sym 60296 $false
.sym 60297 $false
.sym 60298 $false
.sym 60307 frame[417]
.sym 60308 $false
.sym 60309 $false
.sym 60310 $false
.sym 60313 frame[674]
.sym 60314 $false
.sym 60315 $false
.sym 60316 $false
.sym 60319 frame[543]
.sym 60320 $false
.sym 60321 $false
.sym 60322 $false
.sym 60323 frame_en$2
.sym 60324 CLK_16mhz$2$2
.sym 60325 $false
.sym 60327 frame[210]
.sym 60329 frame[219]
.sym 60418 RHD_init_inst.rhd_data[4]
.sym 60419 $false
.sym 60420 $false
.sym 60421 $false
.sym 60446 $abc$706167$n1158
.sym 60447 CLK_16mhz$2$2
.sym 60448 $false
.sym 60549 frame[413]
.sym 60553 frame[406]
.sym 60624 RHD_init_inst.rhd_data[14]
.sym 60625 $false
.sym 60626 $false
.sym 60627 $false
.sym 60630 RHD_init_inst.rhd_data[4]
.sym 60631 $false
.sym 60632 $false
.sym 60633 $false
.sym 60648 RHD_init_inst.rhd_data[3]
.sym 60649 $false
.sym 60650 $false
.sym 60651 $false
.sym 60670 $abc$706167$n1269
.sym 60671 CLK_16mhz$2$2
.sym 60672 $false
.sym 60675 clk_pll_inst.clk160
.sym 60677 spi_frame[707]
.sym 60678 spi_frame[438]
.sym 60681 spi_frame[408]
.sym 60682 spi_frame[743]
.sym 60683 spi_frame[565]
.sym 60684 spi_frame[1021]
.sym 60787 $abc$706167$n4
.sym 60788 $false
.sym 60789 $false
.sym 60790 $false
.sym 60793 rhd_miso$2
.sym 60794 $false
.sym 60795 $false
.sym 60796 $false
.sym 60799 RHD_init_inst.rhd_data[8]
.sym 60800 $false
.sym 60801 $false
.sym 60802 $false
.sym 60811 RHD_init_inst.rhd_data[7]
.sym 60812 $false
.sym 60813 $false
.sym 60814 $false
.sym 60823 RHD_init_inst.rhd_data[13]
.sym 60824 $false
.sym 60825 $false
.sym 60826 $false
.sym 60833 $abc$706167$n1313$2
.sym 60834 RHD_init_inst.rhd_sck$2
.sym 60835 $false
.sym 60836 frame[461]
.sym 60837 frame[458]
.sym 60838 frame[455]
.sym 60840 frame[463]
.sym 60841 frame[462]
.sym 60842 frame[454]
.sym 60928 spi.tx_buf[729]
.sym 60929 spi.tx_buf[601]
.sym 60930 $abc$706167$n3926
.sym 60931 $false
.sym 60934 spi.tx_buf[689]
.sym 60935 spi.tx_buf[561]
.sym 60936 $abc$706167$n3926
.sym 60937 $abc$706167$n2741
.sym 60946 RHD_init_inst.rhd_data[2]
.sym 60947 $false
.sym 60948 $false
.sym 60949 $false
.sym 60952 RHD_init_inst.rhd_data[9]
.sym 60953 $false
.sym 60954 $false
.sym 60955 $false
.sym 60956 $abc$706167$n1203
.sym 60957 CLK_16mhz$2$2
.sym 60958 $false
.sym 60959 spi_frame[463]
.sym 60961 spi_frame[406]
.sym 60962 spi_frame[1017]
.sym 60963 spi_frame[439]
.sym 60965 spi_frame[749]
.sym 60966 spi_frame[455]
.sym 61033 frame[1012]
.sym 61034 $false
.sym 61035 $false
.sym 61036 $false
.sym 61039 frame[1011]
.sym 61040 $false
.sym 61041 $false
.sym 61042 $false
.sym 61045 frame[157]
.sym 61046 $false
.sym 61047 $false
.sym 61048 $false
.sym 61063 frame[1004]
.sym 61064 $false
.sym 61065 $false
.sym 61066 $false
.sym 61069 frame[351]
.sym 61070 $false
.sym 61071 $false
.sym 61072 $false
.sym 61075 frame[665]
.sym 61076 $false
.sym 61077 $false
.sym 61078 $false
.sym 61079 frame_en$2
.sym 61080 CLK_16mhz$2$2
.sym 61081 $false
.sym 61082 spi_frame[645]
.sym 61083 spi_frame[458]
.sym 61084 spi_frame[512]
.sym 61085 spi_frame[752]
.sym 61086 spi_frame[1018]
.sym 61087 spi_frame[728]
.sym 61088 spi_frame[648]
.sym 61089 spi_frame[462]
.sym 61156 spi.tx_buf[1008]
.sym 61157 spi.tx_buf[880]
.sym 61158 $abc$706167$n3926
.sym 61159 $abc$706167$n2741
.sym 61168 RHD_init_inst.rhd_data[3]
.sym 61169 $false
.sym 61170 $false
.sym 61171 $false
.sym 61174 RHD_init_inst.rhd_data[11]
.sym 61175 $false
.sym 61176 $false
.sym 61177 $false
.sym 61180 RHD_init_inst.rhd_data[5]
.sym 61181 $false
.sym 61182 $false
.sym 61183 $false
.sym 61186 RHD_init_inst.rhd_data[8]
.sym 61187 $false
.sym 61188 $false
.sym 61189 $false
.sym 61202 $abc$706167$n1200
.sym 61203 CLK_16mhz$2$2
.sym 61204 $false
.sym 61205 spi.tx_buf[377]
.sym 61206 spi.tx_buf[728]
.sym 61207 spi.tx_buf[408]
.sym 61208 spi.tx_buf[735]
.sym 61209 spi.tx_buf[752]
.sym 61210 spi.tx_buf[672]
.sym 61211 spi.tx_buf[749]
.sym 61212 spi.tx_buf[1021]
.sym 61279 $abc$706167$n1873
.sym 61280 $abc$706167$n2258
.sym 61281 $abc$706167$n2259
.sym 61282 $abc$706167$n1955
.sym 61297 RHD_init_inst.rhd_data[8]
.sym 61298 $false
.sym 61299 $false
.sym 61300 $false
.sym 61303 RHD_init_inst.rhd_data[5]
.sym 61304 $false
.sym 61305 $false
.sym 61306 $false
.sym 61309 RHD_init_inst.rhd_data[11]
.sym 61310 $false
.sym 61311 $false
.sym 61312 $false
.sym 61315 RHD_init_inst.rhd_data[15]
.sym 61316 $false
.sym 61317 $false
.sym 61318 $false
.sym 61325 $abc$706167$n1143
.sym 61326 CLK_16mhz$2$2
.sym 61327 $false
.sym 61328 spi.tx_buf[802]
.sym 61331 spi.tx_buf[455]
.sym 61332 spi.tx_buf[938]
.sym 61333 spi.tx_buf[484]
.sym 61334 spi.tx_buf[406]
.sym 61335 spi.tx_buf[553]
.sym 61408 frame[344]
.sym 61409 $false
.sym 61410 $false
.sym 61411 $false
.sym 61414 frame[347]
.sym 61415 $false
.sym 61416 $false
.sym 61417 $false
.sym 61420 frame[341]
.sym 61421 $false
.sym 61422 $false
.sym 61423 $false
.sym 61426 frame[651]
.sym 61427 $false
.sym 61428 $false
.sym 61429 $false
.sym 61432 frame[753]
.sym 61433 $false
.sym 61434 $false
.sym 61435 $false
.sym 61438 frame[178]
.sym 61439 $false
.sym 61440 $false
.sym 61441 $false
.sym 61444 frame[938]
.sym 61445 $false
.sym 61446 $false
.sym 61447 $false
.sym 61448 frame_en$2
.sym 61449 CLK_16mhz$2$2
.sym 61450 $false
.sym 61451 spi_frame[14]
.sym 61452 spi_frame[507]
.sym 61453 spi_frame[8]
.sym 61454 spi_frame[13]
.sym 61455 spi_frame[643]
.sym 61456 spi_frame[377]
.sym 61457 spi_frame[475]
.sym 61458 spi_frame[525]
.sym 61525 spi.tx_buf[475]
.sym 61526 spi.tx_buf[347]
.sym 61527 $abc$706167$n3926
.sym 61528 $false
.sym 61531 spi_frame[1011]
.sym 61532 $false
.sym 61533 $false
.sym 61534 $false
.sym 61537 spi_frame[475]
.sym 61538 $false
.sym 61539 $false
.sym 61540 $false
.sym 61543 spi_frame[710]
.sym 61544 $false
.sym 61545 $false
.sym 61546 $false
.sym 61549 spi_frame[341]
.sym 61550 $false
.sym 61551 $false
.sym 61552 $false
.sym 61555 spi_frame[347]
.sym 61556 $false
.sym 61557 $false
.sym 61558 $false
.sym 61561 spi_frame[482]
.sym 61562 $false
.sym 61563 $false
.sym 61564 $false
.sym 61567 spi_frame[651]
.sym 61568 $false
.sym 61569 $false
.sym 61570 $false
.sym 61571 $abc$706167$n1337$2
.sym 61572 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 61573 $false
.sym 61574 spi.tx_buf[648]
.sym 61575 spi.tx_buf[13]
.sym 61576 spi.tx_buf[14]
.sym 61577 spi.tx_buf[525]
.sym 61578 spi.tx_buf[645]
.sym 61579 spi.tx_buf[1037]
.sym 61580 spi.tx_buf[643]
.sym 61581 spi.tx_buf[463]
.sym 61648 spi.tx_buf[160]
.sym 61649 spi.tx_buf[32]
.sym 61650 $abc$706167$n2741
.sym 61651 $abc$706167$n3926
.sym 61654 spi_frame[665]
.sym 61655 $false
.sym 61656 $false
.sym 61657 $false
.sym 61660 spi_frame[32]
.sym 61661 $false
.sym 61662 $false
.sym 61663 $false
.sym 61666 spi_frame[504]
.sym 61667 $false
.sym 61668 $false
.sym 61669 $false
.sym 61672 spi_frame[753]
.sym 61673 $false
.sym 61674 $false
.sym 61675 $false
.sym 61678 spi_frame[160]
.sym 61679 $false
.sym 61680 $false
.sym 61681 $false
.sym 61684 spi_frame[933]
.sym 61685 $false
.sym 61686 $false
.sym 61687 $false
.sym 61690 spi_frame[1004]
.sym 61691 $false
.sym 61692 $false
.sym 61693 $false
.sym 61694 $abc$706167$n1337$2
.sym 61695 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 61696 $false
.sym 61697 $abc$706167$n2322
.sym 61698 $abc$706167$n2341
.sym 61699 $abc$706167$n2878_1
.sym 61700 $abc$706167$n2346
.sym 61701 $abc$706167$n2321
.sym 61702 $abc$706167$n2323
.sym 61703 $abc$706167$n2342
.sym 61704 spi_frame[10]
.sym 61771 spi.tx_buf[506]
.sym 61772 spi.tx_buf[378]
.sym 61773 $abc$706167$n2741
.sym 61774 $abc$706167$n3926
.sym 61777 spi.tx_buf[735]
.sym 61778 spi.tx_buf[607]
.sym 61779 $abc$706167$n3926
.sym 61780 $abc$706167$n2741
.sym 61783 spi.tx_buf[1005]
.sym 61784 spi.tx_buf[877]
.sym 61785 $abc$706167$n3926
.sym 61786 $abc$706167$n2741
.sym 61789 spi_frame[621]
.sym 61790 $false
.sym 61791 $false
.sym 61792 $false
.sym 61795 spi_frame[877]
.sym 61796 $false
.sym 61797 $false
.sym 61798 $false
.sym 61801 spi_frame[10]
.sym 61802 $false
.sym 61803 $false
.sym 61804 $false
.sym 61807 spi_frame[607]
.sym 61808 $false
.sym 61809 $false
.sym 61810 $false
.sym 61813 spi_frame[506]
.sym 61814 $false
.sym 61815 $false
.sym 61816 $false
.sym 61817 $abc$706167$n1337$2
.sym 61818 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 61819 $false
.sym 61820 $abc$706167$n2334
.sym 61821 $abc$706167$n2358
.sym 61822 $abc$706167$n2343
.sym 61823 $abc$706167$n2823_1
.sym 61824 $abc$706167$n2328
.sym 61825 frame[742]
.sym 61827 frame[747]
.sym 61894 spi.tx_buf[139]
.sym 61895 spi.tx_buf[651]
.sym 61896 $abc$706167$n1873
.sym 61897 $abc$706167$n2741
.sym 61900 $abc$706167$n2877_1
.sym 61901 $abc$706167$n2878_1
.sym 61902 $abc$706167$n3506_1
.sym 61903 $abc$706167$n1873
.sym 61906 spi.tx_buf[429]
.sym 61907 spi.tx_buf[301]
.sym 61908 $abc$706167$n2741
.sym 61909 $abc$706167$n3926
.sym 61912 $abc$706167$n1873
.sym 61913 $abc$706167$n2255
.sym 61914 $abc$706167$n2256
.sym 61915 $abc$706167$n1955
.sym 61918 frame[742]
.sym 61919 $false
.sym 61920 $false
.sym 61921 $false
.sym 61924 frame[621]
.sym 61925 $false
.sym 61926 $false
.sym 61927 $false
.sym 61930 frame[747]
.sym 61931 $false
.sym 61932 $false
.sym 61933 $false
.sym 61936 frame[550]
.sym 61937 $false
.sym 61938 $false
.sym 61939 $false
.sym 61940 frame_en$2
.sym 61941 CLK_16mhz$2$2
.sym 61942 $false
.sym 61943 $abc$706167$n3401_1
.sym 61944 $abc$706167$n2538
.sym 61945 $abc$706167$n3561_1
.sym 61946 $abc$706167$n2304
.sym 61947 $abc$706167$n2516
.sym 61949 frame[588]
.sym 61950 frame[582]
.sym 62017 spi.tx_buf[338]
.sym 62018 spi.tx_buf[466]
.sym 62019 $abc$706167$n2741
.sym 62020 $abc$706167$n3426_1
.sym 62023 $abc$706167$n2187
.sym 62024 $abc$706167$n2186
.sym 62025 $abc$706167$n2741
.sym 62026 $abc$706167$n1873
.sym 62029 spi.tx_buf[10]
.sym 62030 spi.tx_buf[1034]
.sym 62031 $abc$706167$n2741
.sym 62032 $abc$706167$n2645
.sym 62035 spi.tx_buf[153]
.sym 62036 spi.tx_buf[665]
.sym 62037 $abc$706167$n1873
.sym 62038 $abc$706167$n2741
.sym 62041 spi.tx_buf[987]
.sym 62042 spi.tx_buf[859]
.sym 62043 $abc$706167$n3926
.sym 62044 $false
.sym 62047 $abc$706167$n2182
.sym 62048 $abc$706167$n2185
.sym 62049 $abc$706167$n2174
.sym 62050 spi.tx_cnt[6]
.sym 62053 RHD_init_inst.rhd_data[15]
.sym 62054 $false
.sym 62055 $false
.sym 62056 $false
.sym 62059 RHD_init_inst.rhd_data[12]
.sym 62060 $false
.sym 62061 $false
.sym 62062 $false
.sym 62063 $abc$706167$n1122
.sym 62064 CLK_16mhz$2$2
.sym 62065 $false
.sym 62066 $abc$706167$n2413
.sym 62067 $abc$706167$n2076
.sym 62068 $abc$706167$n2415
.sym 62069 $abc$706167$n2075
.sym 62070 $abc$706167$n2513
.sym 62071 spi.tx_buf[633]
.sym 62072 spi.tx_buf[761]
.sym 62073 spi.tx_buf[733]
.sym 62140 spi.tx_buf[742]
.sym 62141 spi.tx_buf[614]
.sym 62142 $abc$706167$n3926
.sym 62143 $false
.sym 62146 spi.tx_buf[138]
.sym 62147 spi.tx_buf[650]
.sym 62148 $abc$706167$n1873
.sym 62149 $abc$706167$n3419_1
.sym 62152 spi_frame[650]
.sym 62153 $false
.sym 62154 $false
.sym 62155 $false
.sym 62158 spi_frame[243]
.sym 62159 $false
.sym 62160 $false
.sym 62161 $false
.sym 62164 spi_frame[387]
.sym 62165 $false
.sym 62166 $false
.sym 62167 $false
.sym 62170 spi_frame[139]
.sym 62171 $false
.sym 62172 $false
.sym 62173 $false
.sym 62176 spi_frame[742]
.sym 62177 $false
.sym 62178 $false
.sym 62179 $false
.sym 62182 $false
.sym 62183 $false
.sym 62184 $false
.sym 62185 $false
.sym 62186 $abc$706167$n1337$2
.sym 62187 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 62188 $false
.sym 62190 $abc$706167$n2305
.sym 62191 $abc$706167$n1954
.sym 62192 $abc$706167$n2320
.sym 62193 $abc$706167$n1956
.sym 62194 $abc$706167$n1957
.sym 62195 $abc$706167$n2664
.sym 62196 frame[633]
.sym 62263 $abc$706167$n2570
.sym 62264 $abc$706167$n2569
.sym 62265 spi.tx_cnt[6]
.sym 62266 $abc$706167$n2741
.sym 62269 spi.tx_cnt[3]
.sym 62270 spi.tx_cnt[2]
.sym 62271 $false
.sym 62272 $false
.sym 62275 $abc$706167$n2873_1
.sym 62276 $abc$706167$n2867_1
.sym 62277 spi.tx_cnt[6]
.sym 62278 spi.tx_cnt[5]
.sym 62281 $abc$706167$n1873
.sym 62282 $abc$706167$n3369_1
.sym 62283 $abc$706167$n3368_1
.sym 62284 $abc$706167$n1955
.sym 62287 spi.tx_cnt[5]
.sym 62288 $abc$706167$n3341_1
.sym 62289 spi.tx_cnt[4]
.sym 62290 $abc$706167$n2160
.sym 62293 spi.tx_buf[230]
.sym 62294 spi.tx_buf[102]
.sym 62295 $abc$706167$n3926
.sym 62296 $false
.sym 62299 $abc$706167$n1873
.sym 62300 $abc$706167$n2568
.sym 62301 $abc$706167$n2565
.sym 62302 spi.tx_cnt[4]
.sym 62305 RHD_init_inst.rhd_data[13]
.sym 62306 $false
.sym 62307 $false
.sym 62308 $false
.sym 62309 $abc$706167$n1194
.sym 62310 CLK_16mhz$2$2
.sym 62311 $false
.sym 62312 $abc$706167$n2188
.sym 62313 $abc$706167$n3344_1
.sym 62314 $abc$706167$n2303
.sym 62315 $abc$706167$n2331
.sym 62316 frame[629]
.sym 62317 frame[630]
.sym 62392 $abc$706167$n3376_1
.sym 62393 $abc$706167$n3370_1
.sym 62394 spi.tx_cnt[4]
.sym 62395 $abc$706167$n3594_1
.sym 62398 spi.tx_buf[1000]
.sym 62399 spi.tx_buf[872]
.sym 62400 $abc$706167$n3926
.sym 62401 $abc$706167$n2741
.sym 62404 spi.tx_cnt[5]
.sym 62405 $abc$706167$n3538_1
.sym 62406 $abc$706167$n2070
.sym 62407 $abc$706167$n1867
.sym 62410 $abc$706167$n2400
.sym 62411 $abc$706167$n2401
.sym 62412 $abc$706167$n1873
.sym 62413 $abc$706167$n2741
.sym 62416 $abc$706167$n3381_1
.sym 62417 $abc$706167$n3342_1
.sym 62418 spi.tx_cnt[1]
.sym 62419 $abc$706167$n3539_1
.sym 62422 $abc$706167$n2130
.sym 62423 $abc$706167$n3380_1
.sym 62424 spi.tx_cnt[4]
.sym 62425 $abc$706167$n2158
.sym 62428 RHD_init_inst.rhd_data[11]
.sym 62429 $false
.sym 62430 $false
.sym 62431 $false
.sym 62432 $abc$706167$n1161
.sym 62433 CLK_16mhz$2$2
.sym 62434 $false
.sym 62435 $abc$706167$n2403
.sym 62436 $abc$706167$n2071
.sym 62437 spi.tx_buf[89]
.sym 62438 spi.tx_buf[1032]
.sym 62439 spi.tx_buf[725]
.sym 62440 spi.tx_buf[392]
.sym 62441 spi.tx_buf[220]
.sym 62442 spi.tx_buf[131]
.sym 62509 $abc$706167$n2251
.sym 62510 $abc$706167$n2257
.sym 62511 $abc$706167$n2248
.sym 62512 $abc$706167$n2254
.sym 62515 $abc$706167$n2403
.sym 62516 $abc$706167$n2404
.sym 62517 $abc$706167$n1873
.sym 62518 $abc$706167$n3402_1
.sym 62521 $abc$706167$n2092
.sym 62522 $abc$706167$n2096
.sym 62523 $abc$706167$n2086
.sym 62524 $abc$706167$n2089
.sym 62527 $abc$706167$n2085
.sym 62528 $abc$706167$n2071
.sym 62529 spi.tx_cnt[5]
.sym 62530 spi.tx_cnt[4]
.sym 62533 spi.tx_buf[468]
.sym 62534 spi.tx_buf[340]
.sym 62535 $abc$706167$n2741
.sym 62536 $abc$706167$n3471_1
.sym 62539 $abc$706167$n2087
.sym 62540 $abc$706167$n2088
.sym 62541 $abc$706167$n1873
.sym 62542 $false
.sym 62545 $abc$706167$n2252
.sym 62546 $abc$706167$n2253
.sym 62547 $abc$706167$n1873
.sym 62548 $false
.sym 62551 RHD_init_inst.rhd_data[12]
.sym 62552 $false
.sym 62553 $false
.sym 62554 $false
.sym 62555 $abc$706167$n1208
.sym 62556 CLK_16mhz$2$2
.sym 62557 $false
.sym 62558 $abc$706167$n2803_1
.sym 62559 $abc$706167$n2802_1
.sym 62560 $abc$706167$n2793_1
.sym 62561 $abc$706167$n2195
.sym 62562 $abc$706167$n2801_1
.sym 62563 frame[220]
.sym 62564 frame[216]
.sym 62565 frame[217]
.sym 62632 spi.tx_buf[764]
.sym 62633 spi.tx_buf[636]
.sym 62634 $abc$706167$n3926
.sym 62635 $false
.sym 62638 $abc$706167$n2731_1
.sym 62639 $abc$706167$n2730
.sym 62640 spi.tx_cnt[6]
.sym 62641 $abc$706167$n2741
.sym 62644 $abc$706167$n3403_1
.sym 62645 spi.tx_cnt[6]
.sym 62646 $abc$706167$n2391
.sym 62647 spi.tx_cnt[5]
.sym 62650 $abc$706167$n2405
.sym 62651 $abc$706167$n3404_1
.sym 62652 $abc$706167$n2362
.sym 62653 spi.tx_cnt[2]
.sym 62656 spi.tx_buf[261]
.sym 62657 spi.tx_buf[773]
.sym 62658 $abc$706167$n2741
.sym 62659 $abc$706167$n1873
.sym 62662 $abc$706167$n1960
.sym 62663 $abc$706167$n1963
.sym 62664 spi.tx_cnt[6]
.sym 62665 $abc$706167$n1951
.sym 62668 $abc$706167$n2195
.sym 62669 $abc$706167$n2197
.sym 62670 $abc$706167$n3385_1
.sym 62671 $abc$706167$n3926
.sym 62674 RHD_init_inst.rhd_data[10]
.sym 62675 $false
.sym 62676 $false
.sym 62677 $false
.sym 62678 $abc$706167$n1257
.sym 62679 CLK_16mhz$2$2
.sym 62680 $false
.sym 62681 $abc$706167$n2647_1
.sym 62682 spi.tx_buf[517]
.sym 62684 spi.tx_buf[352]
.sym 62685 spi.tx_buf[217]
.sym 62686 spi.tx_buf[1038]
.sym 62687 spi.tx_buf[369]
.sym 62755 $abc$706167$n3578_1
.sym 62756 $abc$706167$n3474_1
.sym 62757 spi.tx_cnt[3]
.sym 62758 $false
.sym 62761 spi.tx_buf[497]
.sym 62762 spi.tx_buf[369]
.sym 62763 $abc$706167$n2741
.sym 62764 $abc$706167$n3926
.sym 62767 $abc$706167$n2249
.sym 62768 $abc$706167$n2250
.sym 62769 $abc$706167$n1873
.sym 62770 $false
.sym 62773 $abc$706167$n3478_1
.sym 62774 $abc$706167$n3571_1
.sym 62775 spi.tx_cnt[4]
.sym 62776 $abc$706167$n1955
.sym 62779 $abc$706167$n3569_1
.sym 62780 $abc$706167$n3570_1
.sym 62781 $abc$706167$n1873
.sym 62782 $false
.sym 62785 $abc$706167$n3475_1
.sym 62786 $abc$706167$n3466_1
.sym 62787 $abc$706167$n2720_1
.sym 62788 spi.tx_cnt[2]
.sym 62791 $abc$706167$n2446
.sym 62792 $abc$706167$n2447
.sym 62793 spi.tx_cnt[6]
.sym 62794 $abc$706167$n1873
.sym 62797 RHD_init_inst.rhd_data[12]
.sym 62798 $false
.sym 62799 $false
.sym 62800 $false
.sym 62801 $abc$706167$n1098
.sym 62802 CLK_16mhz$2$2
.sym 62803 $false
.sym 62804 $abc$706167$n3479_1
.sym 62805 spi_frame[580]
.sym 62806 spi_frame[906]
.sym 62807 spi_frame[660]
.sym 62808 spi_frame[630]
.sym 62809 spi_frame[954]
.sym 62810 spi_frame[58]
.sym 62811 spi_frame[516]
.sym 62878 $abc$706167$n2377
.sym 62879 $abc$706167$n2363
.sym 62880 $abc$706167$n1955
.sym 62881 spi.tx_cnt[4]
.sym 62884 $abc$706167$n2444
.sym 62885 spi.tx_cnt[5]
.sym 62886 $abc$706167$n3549_1
.sym 62887 spi.tx_cnt[4]
.sym 62890 spi.tx_buf[394]
.sym 62891 spi.tx_buf[906]
.sym 62892 $abc$706167$n1873
.sym 62893 $abc$706167$n2741
.sym 62902 $abc$706167$n2097
.sym 62903 $abc$706167$n2098
.sym 62904 $abc$706167$n3926
.sym 62905 $abc$706167$n1955
.sym 62908 spi_frame[906]
.sym 62909 $false
.sym 62910 $false
.sym 62911 $false
.sym 62914 spi_frame[864]
.sym 62915 $false
.sym 62916 $false
.sym 62917 $false
.sym 62924 $abc$706167$n1337$2
.sym 62925 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 62926 $false
.sym 62927 spi.tx_buf[368]
.sym 62928 spi.tx_buf[580]
.sym 62929 spi.tx_buf[132]
.sym 62930 spi.tx_buf[954]
.sym 62932 spi.tx_buf[122]
.sym 62933 spi.tx_buf[68]
.sym 62934 spi.tx_buf[902]
.sym 63013 spi.tx_cnt[4]
.sym 63014 $abc$706167$n3577_1
.sym 63015 $abc$706167$n3574_1
.sym 63016 spi.tx_cnt[5]
.sym 63019 spi.tx_buf[580]
.sym 63020 spi.tx_buf[708]
.sym 63021 $abc$706167$n2741
.sym 63022 $abc$706167$n3926
.sym 63025 spi.tx_buf[68]
.sym 63026 spi.tx_buf[196]
.sym 63027 $abc$706167$n2741
.sym 63028 $abc$706167$n3484_1
.sym 63031 $abc$706167$n2448
.sym 63032 $abc$706167$n2449
.sym 63033 $abc$706167$n1955
.sym 63034 $abc$706167$n2445
.sym 63037 $abc$706167$n3485_1
.sym 63038 $abc$706167$n3576_1
.sym 63039 $abc$706167$n1955
.sym 63040 $abc$706167$n1873
.sym 63043 RHD_init_inst.rhd_data[7]
.sym 63044 $false
.sym 63045 $false
.sym 63046 $false
.sym 63047 $abc$706167$n1236
.sym 63048 CLK_16mhz$2$2
.sym 63049 $false
.sym 63050 $abc$706167$n2208
.sym 63051 spi.tx_buf[965]
.sym 63052 spi.tx_buf[616]
.sym 63053 spi.tx_buf[133]
.sym 63054 spi.tx_buf[876]
.sym 63055 spi.tx_buf[904]
.sym 63056 spi.tx_buf[198]
.sym 63057 spi.tx_buf[440]
.sym 63124 spi.tx_buf[1004]
.sym 63125 spi.tx_buf[876]
.sym 63126 $abc$706167$n3926
.sym 63127 $abc$706167$n2741
.sym 63130 $abc$706167$n3926
.sym 63131 $abc$706167$n2392
.sym 63132 $abc$706167$n2397
.sym 63133 $abc$706167$n2394
.sym 63136 $abc$706167$n3593_1
.sym 63137 $abc$706167$n2741
.sym 63138 $abc$706167$n1873
.sym 63139 $abc$706167$n3591_1
.sym 63142 spi.tx_buf[133]
.sym 63143 spi.tx_buf[645]
.sym 63144 $abc$706167$n1873
.sym 63145 $abc$706167$n3384_1
.sym 63148 $abc$706167$n2294
.sym 63149 $abc$706167$n2295
.sym 63150 $abc$706167$n2292
.sym 63151 $abc$706167$n1955
.sym 63154 spi.tx_buf[71]
.sym 63155 spi.tx_buf[199]
.sym 63156 $abc$706167$n1873
.sym 63157 $abc$706167$n3361_1
.sym 63160 $abc$706167$n2395
.sym 63161 $abc$706167$n2396
.sym 63162 $abc$706167$n3926
.sym 63163 $abc$706167$n1955
.sym 63166 RHD_init_inst.rhd_data[8]
.sym 63167 $false
.sym 63168 $false
.sym 63169 $false
.sym 63170 $abc$706167$n1233
.sym 63171 CLK_16mhz$2$2
.sym 63172 $false
.sym 63173 $abc$706167$n2653_1
.sym 63174 $abc$706167$n2646
.sym 63176 $abc$706167$n2645_1
.sym 63177 $abc$706167$n2648_1
.sym 63178 frame[965]
.sym 63179 frame[962]
.sym 63180 frame[963]
.sym 63247 spi.tx_buf[389]
.sym 63248 spi.tx_buf[901]
.sym 63249 $abc$706167$n1873
.sym 63250 $abc$706167$n2741
.sym 63253 spi.tx_buf[409]
.sym 63254 spi.tx_buf[921]
.sym 63255 $abc$706167$n2741
.sym 63256 $abc$706167$n1873
.sym 63259 spi.tx_buf[225]
.sym 63260 spi.tx_buf[97]
.sym 63261 $abc$706167$n2741
.sym 63262 $abc$706167$n3926
.sym 63265 spi.tx_buf[276]
.sym 63266 spi.tx_buf[788]
.sym 63267 $abc$706167$n2741
.sym 63268 $abc$706167$n1873
.sym 63271 $abc$706167$n2694
.sym 63272 $abc$706167$n2696_1
.sym 63273 $abc$706167$n3477_1
.sym 63274 $abc$706167$n3926
.sym 63277 spi_frame[901]
.sym 63278 $false
.sym 63279 $false
.sym 63280 $false
.sym 63283 spi_frame[301]
.sym 63284 $false
.sym 63285 $false
.sym 63286 $false
.sym 63289 spi_frame[550]
.sym 63290 $false
.sym 63291 $false
.sym 63292 $false
.sym 63293 $abc$706167$n1337$2
.sym 63294 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 63295 $false
.sym 63296 $abc$706167$n2022
.sym 63297 $abc$706167$n1963
.sym 63298 $abc$706167$n1965
.sym 63299 $abc$706167$n2207
.sym 63300 $abc$706167$n2020
.sym 63301 $abc$706167$n2325
.sym 63302 frame[405]
.sym 63303 frame[404]
.sym 63370 spi.tx_buf[457]
.sym 63371 spi.tx_buf[329]
.sym 63372 $abc$706167$n2741
.sym 63373 $abc$706167$n3926
.sym 63376 spi.tx_buf[839]
.sym 63377 spi.tx_buf[967]
.sym 63378 $abc$706167$n1873
.sym 63379 $abc$706167$n3926
.sym 63382 spi_frame[921]
.sym 63383 $false
.sym 63384 $false
.sym 63385 $false
.sym 63388 spi_frame[967]
.sym 63389 $false
.sym 63390 $false
.sym 63391 $false
.sym 63394 spi_frame[329]
.sym 63395 $false
.sym 63396 $false
.sym 63397 $false
.sym 63400 spi_frame[764]
.sym 63401 $false
.sym 63402 $false
.sym 63403 $false
.sym 63406 spi_frame[824]
.sym 63407 $false
.sym 63408 $false
.sym 63409 $false
.sym 63412 spi_frame[457]
.sym 63413 $false
.sym 63414 $false
.sym 63415 $false
.sym 63416 $abc$706167$n1337$2
.sym 63417 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 63418 $false
.sym 63419 $abc$706167$n2804_1
.sym 63421 spi_frame[876]
.sym 63422 spi_frame[902]
.sym 63423 spi_frame[133]
.sym 63424 spi_frame[965]
.sym 63425 spi_frame[132]
.sym 63426 spi_frame[901]
.sym 63493 frame[967]
.sym 63494 $false
.sym 63495 $false
.sym 63496 $false
.sym 63499 frame[404]
.sym 63500 $false
.sym 63501 $false
.sym 63502 $false
.sym 63505 frame[329]
.sym 63506 $false
.sym 63507 $false
.sym 63508 $false
.sym 63511 frame[457]
.sym 63512 $false
.sym 63513 $false
.sym 63514 $false
.sym 63517 frame[921]
.sym 63518 $false
.sym 63519 $false
.sym 63520 $false
.sym 63523 frame[764]
.sym 63524 $false
.sym 63525 $false
.sym 63526 $false
.sym 63529 frame[904]
.sym 63530 $false
.sym 63531 $false
.sym 63532 $false
.sym 63535 frame[824]
.sym 63536 $false
.sym 63537 $false
.sym 63538 $false
.sym 63539 frame_en$2
.sym 63540 CLK_16mhz$2$2
.sym 63541 $false
.sym 63545 spi_frame[864]
.sym 63546 spi_frame[325]
.sym 63547 spi_frame[205]
.sym 63548 spi_frame[456]
.sym 63549 spi_frame[142]
.sym 63616 $abc$706167$n2567
.sym 63617 $abc$706167$n2566
.sym 63618 $abc$706167$n2741
.sym 63619 $abc$706167$n1955
.sym 63622 spi.tx_buf[678]
.sym 63623 spi.tx_buf[550]
.sym 63624 $abc$706167$n3926
.sym 63625 $false
.sym 63634 $abc$706167$n2796_1
.sym 63635 $abc$706167$n2795_1
.sym 63636 $abc$706167$n2741
.sym 63637 $abc$706167$n1873
.sym 63640 RHD_init_inst.rhd_data[9]
.sym 63641 $false
.sym 63642 $false
.sym 63643 $false
.sym 63658 RHD_init_inst.rhd_data[5]
.sym 63659 $false
.sym 63660 $false
.sym 63661 $false
.sym 63662 $abc$706167$n1140
.sym 63663 CLK_16mhz$2$2
.sym 63664 $false
.sym 63665 $abc$706167$n2652
.sym 63666 $abc$706167$n2650_1
.sym 63667 $abc$706167$n2629
.sym 63668 $abc$706167$n2209
.sym 63669 $abc$706167$n2627
.sym 63670 frame[193]
.sym 63672 frame[205]
.sym 63739 spi.tx_buf[142]
.sym 63740 spi.tx_buf[654]
.sym 63741 $abc$706167$n1873
.sym 63742 $abc$706167$n2741
.sym 63745 spi_frame[654]
.sym 63746 $false
.sym 63747 $false
.sym 63748 $false
.sym 63751 spi_frame[142]
.sym 63752 $false
.sym 63753 $false
.sym 63754 $false
.sym 63757 spi_frame[678]
.sym 63758 $false
.sym 63759 $false
.sym 63760 $false
.sym 63769 spi_frame[325]
.sym 63770 $false
.sym 63771 $false
.sym 63772 $false
.sym 63775 spi_frame[398]
.sym 63776 $false
.sym 63777 $false
.sym 63778 $false
.sym 63781 spi_frame[225]
.sym 63782 $false
.sym 63783 $false
.sym 63784 $false
.sym 63785 $abc$706167$n1337$2
.sym 63786 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 63787 $false
.sym 63788 $abc$706167$n2414
.sym 63790 spi_frame[432]
.sym 63791 spi_frame[38]
.sym 63792 spi_frame[193]
.sym 63793 spi_frame[872]
.sym 63795 spi_frame[534]
.sym 63862 spi.tx_buf[193]
.sym 63863 spi.tx_buf[449]
.sym 63864 $abc$706167$n2741
.sym 63865 $abc$706167$n1873
.sym 63868 spi.tx_buf[166]
.sym 63869 spi.tx_buf[38]
.sym 63870 $abc$706167$n3926
.sym 63871 $false
.sym 63874 spi_frame[292]
.sym 63875 $false
.sym 63876 $false
.sym 63877 $false
.sym 63880 spi_frame[193]
.sym 63881 $false
.sym 63882 $false
.sym 63883 $false
.sym 63886 spi_frame[38]
.sym 63887 $false
.sym 63888 $false
.sym 63889 $false
.sym 63892 spi_frame[295]
.sym 63893 $false
.sym 63894 $false
.sym 63895 $false
.sym 63898 spi_frame[872]
.sym 63899 $false
.sym 63900 $false
.sym 63901 $false
.sym 63904 spi_frame[590]
.sym 63905 $false
.sym 63906 $false
.sym 63907 $false
.sym 63908 $abc$706167$n1337$2
.sym 63909 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 63910 $false
.sym 63911 $abc$706167$n2326
.sym 63912 $abc$706167$n2021
.sym 63913 spi.tx_buf[399]
.sym 63914 spi.tx_buf[39]
.sym 63915 spi.tx_buf[141]
.sym 63916 spi.tx_buf[449]
.sym 63917 spi.tx_buf[167]
.sym 63918 spi.tx_buf[249]
.sym 63985 frame[398]
.sym 63986 $false
.sym 63987 $false
.sym 63988 $false
.sym 63991 frame[295]
.sym 63992 $false
.sym 63993 $false
.sym 63994 $false
.sym 63997 frame[289]
.sym 63998 $false
.sym 63999 $false
.sym 64000 $false
.sym 64003 frame[678]
.sym 64004 $false
.sym 64005 $false
.sym 64006 $false
.sym 64009 frame[301]
.sym 64010 $false
.sym 64011 $false
.sym 64012 $false
.sym 64015 frame[225]
.sym 64016 $false
.sym 64017 $false
.sym 64018 $false
.sym 64021 frame[831]
.sym 64022 $false
.sym 64023 $false
.sym 64024 $false
.sym 64027 frame[292]
.sym 64028 $false
.sym 64029 $false
.sym 64030 $false
.sym 64031 frame_en$2
.sym 64032 CLK_16mhz$2$2
.sym 64033 $false
.sym 64034 frame[864]
.sym 64037 frame[875]
.sym 64040 frame[872]
.sym 64041 frame[876]
.sym 64108 RHD_init_inst.rhd_data[11]
.sym 64109 $false
.sym 64110 $false
.sym 64111 $false
.sym 64114 RHD_init_inst.rhd_data[2]
.sym 64115 $false
.sym 64116 $false
.sym 64117 $false
.sym 64120 RHD_init_inst.rhd_data[12]
.sym 64121 $false
.sym 64122 $false
.sym 64123 $false
.sym 64126 RHD_init_inst.rhd_data[13]
.sym 64127 $false
.sym 64128 $false
.sym 64129 $false
.sym 64132 RHD_init_inst.rhd_data[9]
.sym 64133 $false
.sym 64134 $false
.sym 64135 $false
.sym 64138 RHD_init_inst.rhd_data[7]
.sym 64139 $false
.sym 64140 $false
.sym 64141 $false
.sym 64144 RHD_init_inst.rhd_data[4]
.sym 64145 $false
.sym 64146 $false
.sym 64147 $false
.sym 64150 RHD_init_inst.rhd_data[1]
.sym 64151 $false
.sym 64152 $false
.sym 64153 $false
.sym 64154 $abc$706167$n1134
.sym 64155 CLK_16mhz$2$2
.sym 64156 $false
.sym 64159 frame[704]
.sym 64231 spi.tx_buf[417]
.sym 64232 spi.tx_buf[289]
.sym 64233 $abc$706167$n2741
.sym 64234 $abc$706167$n3926
.sym 64237 spi.tx_buf[456]
.sym 64238 spi.tx_buf[328]
.sym 64239 $abc$706167$n3926
.sym 64240 $false
.sym 64243 spi_frame[289]
.sym 64244 $false
.sym 64245 $false
.sym 64246 $false
.sym 64255 spi_frame[456]
.sym 64256 $false
.sym 64257 $false
.sym 64258 $false
.sym 64261 spi_frame[773]
.sym 64262 $false
.sym 64263 $false
.sym 64264 $false
.sym 64267 spi_frame[417]
.sym 64268 $false
.sym 64269 $false
.sym 64270 $false
.sym 64273 spi_frame[328]
.sym 64274 $false
.sym 64275 $false
.sym 64276 $false
.sym 64277 $abc$706167$n1337$2
.sym 64278 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 64279 $false
.sym 64282 frame[225]
.sym 64366 RHD_init_inst.rhd_data[12]
.sym 64367 $false
.sym 64368 $false
.sym 64369 $false
.sym 64372 RHD_init_inst.rhd_data[1]
.sym 64373 $false
.sym 64374 $false
.sym 64375 $false
.sym 64378 RHD_init_inst.rhd_data[13]
.sym 64379 $false
.sym 64380 $false
.sym 64381 $false
.sym 64384 RHD_init_inst.rhd_data[6]
.sym 64385 $false
.sym 64386 $false
.sym 64387 $false
.sym 64390 RHD_init_inst.rhd_data[15]
.sym 64391 $false
.sym 64392 $false
.sym 64393 $false
.sym 64400 $abc$706167$n1179
.sym 64401 CLK_16mhz$2$2
.sym 64402 $false
.sym 64406 spi_frame[331]
.sym 64407 spi_frame[540]
.sym 64408 spi_frame[529]
.sym 64483 RHD_init_inst.rhd_data[2]
.sym 64484 $false
.sym 64485 $false
.sym 64486 $false
.sym 64495 RHD_init_inst.rhd_data[11]
.sym 64496 $false
.sym 64497 $false
.sym 64498 $false
.sym 64523 $abc$706167$n1119
.sym 64524 CLK_16mhz$2$2
.sym 64525 $false
.sym 64599 $abc$706167$n1313
.sym 64626 frame[749]
.sym 64628 frame[744]
.sym 64629 frame[743]
.sym 64700 RHD_init_inst.rhd_data[13]
.sym 64701 $false
.sym 64702 $false
.sym 64703 $false
.sym 64724 RHD_init_inst.rhd_data[6]
.sym 64725 $false
.sym 64726 $false
.sym 64727 $false
.sym 64746 $abc$706167$n1155
.sym 64747 CLK_16mhz$2$2
.sym 64748 $false
.sym 64754 frame[569]
.sym 64756 frame[565]
.sym 64759 frame[561]
.sym 64863 frame[707]
.sym 64864 $false
.sym 64865 $false
.sym 64866 $false
.sym 64869 frame[438]
.sym 64870 $false
.sym 64871 $false
.sym 64872 $false
.sym 64887 frame[408]
.sym 64888 $false
.sym 64889 $false
.sym 64890 $false
.sym 64893 frame[743]
.sym 64894 $false
.sym 64895 $false
.sym 64896 $false
.sym 64899 frame[565]
.sym 64900 $false
.sym 64901 $false
.sym 64902 $false
.sym 64905 frame[1021]
.sym 64906 $false
.sym 64907 $false
.sym 64908 $false
.sym 64909 frame_en$2
.sym 64910 CLK_16mhz$2$2
.sym 64911 $false
.sym 64912 frame[555]
.sym 64915 frame[556]
.sym 64916 frame[553]
.sym 64919 frame[545]
.sym 64986 RHD_init_inst.rhd_data[13]
.sym 64987 $false
.sym 64988 $false
.sym 64989 $false
.sym 64992 RHD_init_inst.rhd_data[10]
.sym 64993 $false
.sym 64994 $false
.sym 64995 $false
.sym 64998 RHD_init_inst.rhd_data[7]
.sym 64999 $false
.sym 65000 $false
.sym 65001 $false
.sym 65010 RHD_init_inst.rhd_data[15]
.sym 65011 $false
.sym 65012 $false
.sym 65013 $false
.sym 65016 RHD_init_inst.rhd_data[14]
.sym 65017 $false
.sym 65018 $false
.sym 65019 $false
.sym 65022 RHD_init_inst.rhd_data[6]
.sym 65023 $false
.sym 65024 $false
.sym 65025 $false
.sym 65032 $abc$706167$n1164
.sym 65033 CLK_16mhz$2$2
.sym 65034 $false
.sym 65035 spi_frame[484]
.sym 65036 spi_frame[555]
.sym 65039 spi_frame[545]
.sym 65042 spi_frame[1014]
.sym 65109 frame[463]
.sym 65110 $false
.sym 65111 $false
.sym 65112 $false
.sym 65121 frame[406]
.sym 65122 $false
.sym 65123 $false
.sym 65124 $false
.sym 65127 frame[1017]
.sym 65128 $false
.sym 65129 $false
.sym 65130 $false
.sym 65133 frame[439]
.sym 65134 $false
.sym 65135 $false
.sym 65136 $false
.sym 65145 frame[749]
.sym 65146 $false
.sym 65147 $false
.sym 65148 $false
.sym 65151 frame[455]
.sym 65152 $false
.sym 65153 $false
.sym 65154 $false
.sym 65155 frame_en$2
.sym 65156 CLK_16mhz$2$2
.sym 65157 $false
.sym 65158 spi_frame[553]
.sym 65159 spi_frame[622]
.sym 65160 spi_frame[744]
.sym 65161 spi_frame[130]
.sym 65164 spi_frame[802]
.sym 65165 spi_frame[556]
.sym 65232 frame[645]
.sym 65233 $false
.sym 65234 $false
.sym 65235 $false
.sym 65238 frame[458]
.sym 65239 $false
.sym 65240 $false
.sym 65241 $false
.sym 65244 frame[512]
.sym 65245 $false
.sym 65246 $false
.sym 65247 $false
.sym 65250 frame[752]
.sym 65251 $false
.sym 65252 $false
.sym 65253 $false
.sym 65256 frame[1018]
.sym 65257 $false
.sym 65258 $false
.sym 65259 $false
.sym 65262 frame[728]
.sym 65263 $false
.sym 65264 $false
.sym 65265 $false
.sym 65268 frame[648]
.sym 65269 $false
.sym 65270 $false
.sym 65271 $false
.sym 65274 frame[462]
.sym 65275 $false
.sym 65276 $false
.sym 65277 $false
.sym 65278 frame_en$2
.sym 65279 CLK_16mhz$2$2
.sym 65280 $false
.sym 65281 frame[734]
.sym 65282 frame[726]
.sym 65283 frame[728]
.sym 65284 frame[733]
.sym 65286 frame[731]
.sym 65288 frame[724]
.sym 65355 spi_frame[377]
.sym 65356 $false
.sym 65357 $false
.sym 65358 $false
.sym 65361 spi_frame[728]
.sym 65362 $false
.sym 65363 $false
.sym 65364 $false
.sym 65367 spi_frame[408]
.sym 65368 $false
.sym 65369 $false
.sym 65370 $false
.sym 65373 spi_frame[735]
.sym 65374 $false
.sym 65375 $false
.sym 65376 $false
.sym 65379 spi_frame[752]
.sym 65380 $false
.sym 65381 $false
.sym 65382 $false
.sym 65385 spi_frame[672]
.sym 65386 $false
.sym 65387 $false
.sym 65388 $false
.sym 65391 spi_frame[749]
.sym 65392 $false
.sym 65393 $false
.sym 65394 $false
.sym 65397 spi_frame[1021]
.sym 65398 $false
.sym 65399 $false
.sym 65400 $false
.sym 65401 $abc$706167$n1337$2
.sym 65402 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 65403 $false
.sym 65404 frame[13]
.sym 65405 frame[15]
.sym 65406 frame[10]
.sym 65407 frame[0]
.sym 65408 frame[11]
.sym 65410 frame[14]
.sym 65411 frame[8]
.sym 65478 spi_frame[802]
.sym 65479 $false
.sym 65480 $false
.sym 65481 $false
.sym 65496 spi_frame[455]
.sym 65497 $false
.sym 65498 $false
.sym 65499 $false
.sym 65502 spi_frame[938]
.sym 65503 $false
.sym 65504 $false
.sym 65505 $false
.sym 65508 spi_frame[484]
.sym 65509 $false
.sym 65510 $false
.sym 65511 $false
.sym 65514 spi_frame[406]
.sym 65515 $false
.sym 65516 $false
.sym 65517 $false
.sym 65520 spi_frame[553]
.sym 65521 $false
.sym 65522 $false
.sym 65523 $false
.sym 65524 $abc$706167$n1337$2
.sym 65525 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 65526 $false
.sym 65527 $abc$706167$n3426_1
.sym 65528 frame[270]
.sym 65529 frame[269]
.sym 65530 frame[267]
.sym 65531 frame[258]
.sym 65534 frame[268]
.sym 65601 frame[14]
.sym 65602 $false
.sym 65603 $false
.sym 65604 $false
.sym 65607 frame[507]
.sym 65608 $false
.sym 65609 $false
.sym 65610 $false
.sym 65613 frame[8]
.sym 65614 $false
.sym 65615 $false
.sym 65616 $false
.sym 65619 frame[13]
.sym 65620 $false
.sym 65621 $false
.sym 65622 $false
.sym 65625 frame[643]
.sym 65626 $false
.sym 65627 $false
.sym 65628 $false
.sym 65631 frame[377]
.sym 65632 $false
.sym 65633 $false
.sym 65634 $false
.sym 65637 frame[475]
.sym 65638 $false
.sym 65639 $false
.sym 65640 $false
.sym 65643 frame[525]
.sym 65644 $false
.sym 65645 $false
.sym 65646 $false
.sym 65647 frame_en$2
.sym 65648 CLK_16mhz$2$2
.sym 65649 $false
.sym 65650 spi.tx_buf[544]
.sym 65651 spi.tx_buf[8]
.sym 65652 spi.tx_buf[842]
.sym 65653 spi.tx_buf[978]
.sym 65654 spi.tx_buf[662]
.sym 65655 spi.tx_buf[507]
.sym 65656 spi.tx_buf[744]
.sym 65657 spi.tx_buf[556]
.sym 65724 spi_frame[648]
.sym 65725 $false
.sym 65726 $false
.sym 65727 $false
.sym 65730 spi_frame[13]
.sym 65731 $false
.sym 65732 $false
.sym 65733 $false
.sym 65736 spi_frame[14]
.sym 65737 $false
.sym 65738 $false
.sym 65739 $false
.sym 65742 spi_frame[525]
.sym 65743 $false
.sym 65744 $false
.sym 65745 $false
.sym 65748 spi_frame[645]
.sym 65749 $false
.sym 65750 $false
.sym 65751 $false
.sym 65754 $false
.sym 65755 $false
.sym 65756 $false
.sym 65757 $false
.sym 65760 spi_frame[643]
.sym 65761 $false
.sym 65762 $false
.sym 65763 $false
.sym 65766 spi_frame[463]
.sym 65767 $false
.sym 65768 $false
.sym 65769 $false
.sym 65770 $abc$706167$n1337$2
.sym 65771 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 65772 $false
.sym 65773 $abc$706167$n2817_1
.sym 65774 spi.tx_buf[378]
.sym 65775 spi.tx_buf[768]
.sym 65776 spi.tx_buf[88]
.sym 65777 spi.tx_buf[234]
.sym 65778 spi.tx_buf[1016]
.sym 65779 spi.tx_buf[216]
.sym 65780 spi.tx_buf[390]
.sym 65847 spi.tx_buf[525]
.sym 65848 $abc$706167$n2741
.sym 65849 $abc$706167$n1873
.sym 65850 $false
.sym 65853 $abc$706167$n1873
.sym 65854 $abc$706167$n2345
.sym 65855 $abc$706167$n2346
.sym 65856 $abc$706167$n2342
.sym 65859 spi.tx_buf[672]
.sym 65860 spi.tx_buf[544]
.sym 65861 $abc$706167$n3926
.sym 65862 $abc$706167$n2741
.sym 65865 spi.tx_buf[749]
.sym 65866 spi.tx_buf[621]
.sym 65867 $abc$706167$n3926
.sym 65868 $abc$706167$n2741
.sym 65871 $abc$706167$n2323
.sym 65872 $abc$706167$n2322
.sym 65873 $abc$706167$n2324
.sym 65874 $abc$706167$n3926
.sym 65877 spi.tx_buf[13]
.sym 65878 spi.tx_buf[1037]
.sym 65879 $abc$706167$n2741
.sym 65880 $abc$706167$n2645
.sym 65883 $abc$706167$n2344
.sym 65884 $abc$706167$n2343
.sym 65885 $abc$706167$n1873
.sym 65886 spi.tx_cnt[5]
.sym 65889 frame[10]
.sym 65890 $false
.sym 65891 $false
.sym 65892 $false
.sym 65893 frame_en$2
.sym 65894 CLK_16mhz$2$2
.sym 65895 $false
.sym 65896 $abc$706167$n2577
.sym 65897 $abc$706167$n2576
.sym 65900 $abc$706167$n3443_1
.sym 65901 $abc$706167$n2255
.sym 65903 frame[392]
.sym 65970 spi.tx_cnt[5]
.sym 65971 $abc$706167$n2335
.sym 65972 $abc$706167$n2341
.sym 65973 spi.tx_cnt[4]
.sym 65976 spi.tx_buf[1021]
.sym 65977 spi.tx_buf[893]
.sym 65978 $abc$706167$n3926
.sym 65979 $abc$706167$n2741
.sym 65982 spi.tx_buf[493]
.sym 65983 spi.tx_buf[365]
.sym 65984 $abc$706167$n2741
.sym 65985 $abc$706167$n3926
.sym 65988 $abc$706167$n2827_1
.sym 65989 $abc$706167$n2828_1
.sym 65990 $abc$706167$n1955
.sym 65991 $abc$706167$n2824_1
.sym 65994 $abc$706167$n2329
.sym 65995 $abc$706167$n2330
.sym 65996 $abc$706167$n1873
.sym 65997 $false
.sym 66000 RHD_init_inst.rhd_data[6]
.sym 66001 $false
.sym 66002 $false
.sym 66003 $false
.sym 66012 RHD_init_inst.rhd_data[11]
.sym 66013 $false
.sym 66014 $false
.sym 66015 $false
.sym 66016 $abc$706167$n1218
.sym 66017 CLK_16mhz$2$2
.sym 66018 $false
.sym 66019 spi.tx_buf[153]
.sym 66020 spi.tx_buf[987]
.sym 66021 spi.tx_buf[918]
.sym 66022 spi.tx_buf[113]
.sym 66023 spi.tx_buf[224]
.sym 66024 spi.tx_buf[258]
.sym 66025 spi.tx_buf[466]
.sym 66026 spi.tx_buf[138]
.sym 66093 $abc$706167$n2355
.sym 66094 $abc$706167$n3546_1
.sym 66095 spi.tx_cnt[4]
.sym 66096 $abc$706167$n1955
.sym 66099 spi.tx_buf[930]
.sym 66100 spi.tx_buf[802]
.sym 66101 $abc$706167$n3926
.sym 66102 $abc$706167$n2741
.sym 66105 spi.tx_buf[390]
.sym 66106 spi.tx_buf[902]
.sym 66107 $abc$706167$n1873
.sym 66108 $abc$706167$n2741
.sym 66111 $abc$706167$n3401_1
.sym 66112 $abc$706167$n2334
.sym 66113 $abc$706167$n2305
.sym 66114 spi.tx_cnt[2]
.sym 66117 spi.tx_buf[258]
.sym 66118 spi.tx_buf[770]
.sym 66119 $abc$706167$n2741
.sym 66120 $abc$706167$n1873
.sym 66129 RHD_init_inst.rhd_data[12]
.sym 66130 $false
.sym 66131 $false
.sym 66132 $false
.sym 66135 RHD_init_inst.rhd_data[6]
.sym 66136 $false
.sym 66137 $false
.sym 66138 $false
.sym 66139 $abc$706167$n1188
.sym 66140 CLK_16mhz$2$2
.sym 66141 $false
.sym 66142 spi_frame[918]
.sym 66143 spi_frame[153]
.sym 66144 spi_frame[352]
.sym 66145 spi_frame[633]
.sym 66146 spi_frame[216]
.sym 66147 spi_frame[113]
.sym 66148 spi_frame[243]
.sym 66149 spi_frame[270]
.sym 66216 $abc$706167$n1955
.sym 66217 $abc$706167$n2414
.sym 66218 $abc$706167$n2415
.sym 66219 $abc$706167$n1873
.sym 66222 spi.tx_buf[463]
.sym 66223 spi.tx_buf[335]
.sym 66224 $abc$706167$n2741
.sym 66225 $abc$706167$n3926
.sym 66228 spi.tx_buf[761]
.sym 66229 spi.tx_buf[633]
.sym 66230 $abc$706167$n3926
.sym 66231 $abc$706167$n2741
.sym 66234 $abc$706167$n2076
.sym 66235 $abc$706167$n2077
.sym 66236 $abc$706167$n1873
.sym 66237 $abc$706167$n1955
.sym 66240 $abc$706167$n2515
.sym 66241 $abc$706167$n2514
.sym 66242 $abc$706167$n2516
.sym 66243 $abc$706167$n3926
.sym 66246 spi_frame[633]
.sym 66247 $false
.sym 66248 $false
.sym 66249 $false
.sym 66252 spi_frame[761]
.sym 66253 $false
.sym 66254 $false
.sym 66255 $false
.sym 66258 spi_frame[733]
.sym 66259 $false
.sym 66260 $false
.sym 66261 $false
.sym 66262 $abc$706167$n1337$2
.sym 66263 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 66264 $false
.sym 66265 $abc$706167$n3444_1
.sym 66267 $abc$706167$n2838_1
.sym 66268 $abc$706167$n1951
.sym 66269 $abc$706167$n2174
.sym 66271 $abc$706167$n2175
.sym 66272 frame[113]
.sym 66345 $abc$706167$n2320
.sym 66346 $abc$706167$n2306
.sym 66347 spi.tx_cnt[4]
.sym 66348 $abc$706167$n1955
.sym 66351 $abc$706167$n1956
.sym 66352 $abc$706167$n1957
.sym 66353 $abc$706167$n3926
.sym 66354 $abc$706167$n1955
.sym 66357 $abc$706167$n2328
.sym 66358 $abc$706167$n2331
.sym 66359 $abc$706167$n2321
.sym 66360 $abc$706167$n2325
.sym 66363 spi.tx_buf[387]
.sym 66364 spi.tx_buf[899]
.sym 66365 $abc$706167$n2741
.sym 66366 $abc$706167$n1873
.sym 66369 spi.tx_buf[131]
.sym 66370 spi.tx_buf[643]
.sym 66371 $abc$706167$n1873
.sym 66372 $abc$706167$n2741
.sym 66375 spi.tx_buf[484]
.sym 66376 spi.tx_buf[356]
.sym 66377 $abc$706167$n2741
.sym 66378 $abc$706167$n3926
.sym 66381 RHD_init_inst.rhd_data[9]
.sym 66382 $false
.sym 66383 $false
.sym 66384 $false
.sym 66385 $abc$706167$n1197
.sym 66386 CLK_16mhz$2$2
.sym 66387 $false
.sym 66388 spi_frame[700]
.sym 66389 spi_frame[15]
.sym 66390 spi_frame[443]
.sym 66392 spi_frame[392]
.sym 66394 spi_frame[220]
.sym 66395 spi_frame[733]
.sym 66462 $abc$706167$n2218
.sym 66463 $abc$706167$n2189
.sym 66464 $abc$706167$n3393_1
.sym 66465 spi.tx_cnt[3]
.sym 66468 $abc$706167$n2188
.sym 66469 $abc$706167$n2303
.sym 66470 $abc$706167$n3347_1
.sym 66471 $abc$706167$n3540_1
.sym 66474 spi.tx_cnt[3]
.sym 66475 $abc$706167$n3405_1
.sym 66476 $abc$706167$n2304
.sym 66477 spi.tx_cnt[1]
.sym 66480 $abc$706167$n1873
.sym 66481 $abc$706167$n2333
.sym 66482 $abc$706167$n2332
.sym 66483 spi.tx_cnt[5]
.sym 66486 RHD_init_inst.rhd_data[5]
.sym 66487 $false
.sym 66488 $false
.sym 66489 $false
.sym 66492 RHD_init_inst.rhd_data[6]
.sym 66493 $false
.sym 66494 $false
.sym 66495 $false
.sym 66508 $abc$706167$n1197
.sym 66509 CLK_16mhz$2$2
.sym 66510 $false
.sym 66511 $abc$706167$n2079
.sym 66512 $abc$706167$n2837_1
.sym 66513 $abc$706167$n2798_1
.sym 66514 $abc$706167$n2078
.sym 66515 $abc$706167$n2092
.sym 66517 $abc$706167$n2080
.sym 66518 frame[918]
.sym 66585 spi.tx_buf[217]
.sym 66586 spi.tx_buf[89]
.sym 66587 $abc$706167$n3926
.sym 66588 $false
.sym 66591 $abc$706167$n2078
.sym 66592 $abc$706167$n2082
.sym 66593 $abc$706167$n2072
.sym 66594 $abc$706167$n2075
.sym 66597 spi_frame[89]
.sym 66598 $false
.sym 66599 $false
.sym 66600 $false
.sym 66603 $false
.sym 66604 $false
.sym 66605 $false
.sym 66606 $false
.sym 66609 spi_frame[725]
.sym 66610 $false
.sym 66611 $false
.sym 66612 $false
.sym 66615 spi_frame[392]
.sym 66616 $false
.sym 66617 $false
.sym 66618 $false
.sym 66621 spi_frame[220]
.sym 66622 $false
.sym 66623 $false
.sym 66624 $false
.sym 66627 spi_frame[131]
.sym 66628 $false
.sym 66629 $false
.sym 66630 $false
.sym 66631 $abc$706167$n1337$2
.sym 66632 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 66633 $false
.sym 66634 $abc$706167$n2730
.sym 66635 $abc$706167$n2800_1
.sym 66636 $abc$706167$n2782_1
.sym 66637 $abc$706167$n2781_1
.sym 66638 $abc$706167$n3396_1
.sym 66640 $abc$706167$n2797_1
.sym 66641 frame[275]
.sym 66708 spi.tx_buf[392]
.sym 66709 spi.tx_buf[904]
.sym 66710 $abc$706167$n2741
.sym 66711 $abc$706167$n1873
.sym 66714 spi.tx_buf[136]
.sym 66715 spi.tx_buf[648]
.sym 66716 $abc$706167$n1873
.sym 66717 $abc$706167$n2741
.sym 66720 $abc$706167$n2797_1
.sym 66721 $abc$706167$n2801_1
.sym 66722 $abc$706167$n2794_1
.sym 66723 $abc$706167$n2804_1
.sym 66726 spi.tx_buf[517]
.sym 66727 $abc$706167$n2196
.sym 66728 $abc$706167$n1873
.sym 66729 $abc$706167$n2741
.sym 66732 $abc$706167$n2802_1
.sym 66733 $abc$706167$n2803_1
.sym 66734 $abc$706167$n3926
.sym 66735 $abc$706167$n1955
.sym 66738 RHD_init_inst.rhd_data[12]
.sym 66739 $false
.sym 66740 $false
.sym 66741 $false
.sym 66744 RHD_init_inst.rhd_data[8]
.sym 66745 $false
.sym 66746 $false
.sym 66747 $false
.sym 66750 RHD_init_inst.rhd_data[9]
.sym 66751 $false
.sym 66752 $false
.sym 66753 $false
.sym 66754 $abc$706167$n1119
.sym 66755 CLK_16mhz$2$2
.sym 66756 $false
.sym 66757 spi_frame[698]
.sym 66758 spi_frame[275]
.sym 66759 spi_frame[217]
.sym 66761 spi_frame[371]
.sym 66762 spi_frame[366]
.sym 66763 spi_frame[517]
.sym 66764 spi_frame[108]
.sym 66831 spi.tx_buf[14]
.sym 66832 spi.tx_buf[1038]
.sym 66833 $abc$706167$n2741
.sym 66834 $abc$706167$n2645
.sym 66837 spi_frame[517]
.sym 66838 $false
.sym 66839 $false
.sym 66840 $false
.sym 66849 spi_frame[352]
.sym 66850 $false
.sym 66851 $false
.sym 66852 $false
.sym 66855 spi_frame[217]
.sym 66856 $false
.sym 66857 $false
.sym 66858 $false
.sym 66861 $false
.sym 66862 $false
.sym 66863 $false
.sym 66864 $false
.sym 66867 spi_frame[369]
.sym 66868 $false
.sym 66869 $false
.sym 66870 $false
.sym 66877 $abc$706167$n1337$2
.sym 66878 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 66879 $false
.sym 66880 $abc$706167$n1993
.sym 66881 $abc$706167$n3480_1
.sym 66882 $abc$706167$n3549_1
.sym 66883 spi.tx_buf[252]
.sym 66884 spi.tx_buf[516]
.sym 66885 spi.tx_buf[270]
.sym 66886 spi.tx_buf[527]
.sym 66887 spi.tx_buf[371]
.sym 66954 spi.tx_buf[132]
.sym 66955 spi.tx_buf[644]
.sym 66956 $abc$706167$n3926
.sym 66957 $abc$706167$n2741
.sym 66960 frame[580]
.sym 66961 $false
.sym 66962 $false
.sym 66963 $false
.sym 66966 frame[906]
.sym 66967 $false
.sym 66968 $false
.sym 66969 $false
.sym 66972 frame[660]
.sym 66973 $false
.sym 66974 $false
.sym 66975 $false
.sym 66978 frame[630]
.sym 66979 $false
.sym 66980 $false
.sym 66981 $false
.sym 66984 frame[954]
.sym 66985 $false
.sym 66986 $false
.sym 66987 $false
.sym 66990 frame[58]
.sym 66991 $false
.sym 66992 $false
.sym 66993 $false
.sym 66996 frame[516]
.sym 66997 $false
.sym 66998 $false
.sym 66999 $false
.sym 67000 frame_en$2
.sym 67001 CLK_16mhz$2$2
.sym 67002 $false
.sym 67003 $abc$706167$n2448
.sym 67004 $abc$706167$n3415_1
.sym 67005 $abc$706167$n2844_1
.sym 67006 $abc$706167$n3416_1
.sym 67007 $abc$706167$n2843_1
.sym 67008 $abc$706167$n3574_1
.sym 67010 frame[580]
.sym 67077 spi_frame[368]
.sym 67078 $false
.sym 67079 $false
.sym 67080 $false
.sym 67083 spi_frame[580]
.sym 67084 $false
.sym 67085 $false
.sym 67086 $false
.sym 67089 spi_frame[132]
.sym 67090 $false
.sym 67091 $false
.sym 67092 $false
.sym 67095 spi_frame[954]
.sym 67096 $false
.sym 67097 $false
.sym 67098 $false
.sym 67107 spi_frame[122]
.sym 67108 $false
.sym 67109 $false
.sym 67110 $false
.sym 67113 spi_frame[68]
.sym 67114 $false
.sym 67115 $false
.sym 67116 $false
.sym 67119 spi_frame[902]
.sym 67120 $false
.sym 67121 $false
.sym 67122 $false
.sym 67123 $abc$706167$n1337$2
.sym 67124 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 67125 $false
.sym 67126 $abc$706167$n2848_1
.sym 67127 spi.tx_buf[899]
.sym 67128 spi.tx_buf[736]
.sym 67129 spi.tx_buf[526]
.sym 67131 spi.tx_buf[816]
.sym 67132 spi.tx_buf[837]
.sym 67133 spi.tx_buf[250]
.sym 67200 spi.tx_buf[965]
.sym 67201 spi.tx_buf[837]
.sym 67202 $abc$706167$n3926
.sym 67203 $abc$706167$n2741
.sym 67206 spi_frame[965]
.sym 67207 $false
.sym 67208 $false
.sym 67209 $false
.sym 67212 spi_frame[616]
.sym 67213 $false
.sym 67214 $false
.sym 67215 $false
.sym 67218 spi_frame[133]
.sym 67219 $false
.sym 67220 $false
.sym 67221 $false
.sym 67224 spi_frame[876]
.sym 67225 $false
.sym 67226 $false
.sym 67227 $false
.sym 67230 spi_frame[904]
.sym 67231 $false
.sym 67232 $false
.sym 67233 $false
.sym 67236 spi_frame[198]
.sym 67237 $false
.sym 67238 $false
.sym 67239 $false
.sym 67242 spi_frame[440]
.sym 67243 $false
.sym 67244 $false
.sym 67245 $false
.sym 67246 $abc$706167$n1337$2
.sym 67247 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 67248 $false
.sym 67251 $abc$706167$n2684_1
.sym 67252 $abc$706167$n2649
.sym 67253 $abc$706167$n2573
.sym 67254 frame[757]
.sym 67256 frame[764]
.sym 67323 $abc$706167$n2654_1
.sym 67324 $abc$706167$n2655
.sym 67325 $abc$706167$n1873
.sym 67326 $false
.sym 67329 $abc$706167$n2648_1
.sym 67330 $abc$706167$n2647_1
.sym 67331 $abc$706167$n2649
.sym 67332 $abc$706167$n3926
.sym 67341 $abc$706167$n2653_1
.sym 67342 $abc$706167$n2656_1
.sym 67343 $abc$706167$n2646
.sym 67344 $abc$706167$n2650_1
.sym 67347 spi.tx_buf[526]
.sym 67348 $abc$706167$n2741
.sym 67349 $abc$706167$n1873
.sym 67350 $false
.sym 67353 RHD_init_inst.rhd_data[5]
.sym 67354 $false
.sym 67355 $false
.sym 67356 $false
.sym 67359 RHD_init_inst.rhd_data[2]
.sym 67360 $false
.sym 67361 $false
.sym 67362 $false
.sym 67365 RHD_init_inst.rhd_data[3]
.sym 67366 $false
.sym 67367 $false
.sym 67368 $false
.sym 67369 $abc$706167$n1260
.sym 67370 CLK_16mhz$2$2
.sym 67371 $false
.sym 67372 spi.tx_buf[826]
.sym 67373 spi.tx_buf[308]
.sym 67374 spi.tx_buf[963]
.sym 67375 spi.tx_buf[555]
.sym 67376 spi.tx_buf[199]
.sym 67377 spi.tx_buf[42]
.sym 67378 spi.tx_buf[560]
.sym 67379 spi.tx_buf[839]
.sym 67446 spi.tx_buf[679]
.sym 67447 spi.tx_buf[551]
.sym 67448 $abc$706167$n3926
.sym 67449 $abc$706167$n2741
.sym 67452 $abc$706167$n1965
.sym 67453 $abc$706167$n1964
.sym 67454 $abc$706167$n2741
.sym 67455 $abc$706167$n1873
.sym 67458 spi.tx_buf[963]
.sym 67459 spi.tx_buf[835]
.sym 67460 $abc$706167$n3926
.sym 67461 $false
.sym 67464 $abc$706167$n2208
.sym 67465 $abc$706167$n2209
.sym 67466 $abc$706167$n1873
.sym 67467 $false
.sym 67470 $abc$706167$n2022
.sym 67471 $abc$706167$n2021
.sym 67472 $abc$706167$n1873
.sym 67473 spi.tx_cnt[5]
.sym 67476 $abc$706167$n2327
.sym 67477 $abc$706167$n2326
.sym 67478 $abc$706167$n3926
.sym 67479 spi.tx_cnt[5]
.sym 67482 RHD_init_inst.rhd_data[5]
.sym 67483 $false
.sym 67484 $false
.sym 67485 $false
.sym 67488 RHD_init_inst.rhd_data[4]
.sym 67489 $false
.sym 67490 $false
.sym 67491 $false
.sym 67492 $abc$706167$n1155
.sym 67493 CLK_16mhz$2$2
.sym 67494 $false
.sym 67496 $abc$706167$n2753_1
.sym 67497 $abc$706167$n2134
.sym 67498 frame[133]
.sym 67499 frame[142]
.sym 67501 frame[132]
.sym 67502 frame[135]
.sym 67569 $abc$706167$n1873
.sym 67570 $abc$706167$n2805_1
.sym 67571 $abc$706167$n2806_1
.sym 67572 $abc$706167$n1955
.sym 67581 frame[876]
.sym 67582 $false
.sym 67583 $false
.sym 67584 $false
.sym 67587 frame[902]
.sym 67588 $false
.sym 67589 $false
.sym 67590 $false
.sym 67593 frame[133]
.sym 67594 $false
.sym 67595 $false
.sym 67596 $false
.sym 67599 frame[965]
.sym 67600 $false
.sym 67601 $false
.sym 67602 $false
.sym 67605 frame[132]
.sym 67606 $false
.sym 67607 $false
.sym 67608 $false
.sym 67611 frame[901]
.sym 67612 $false
.sym 67613 $false
.sym 67614 $false
.sym 67615 frame_en$2
.sym 67616 CLK_16mhz$2$2
.sym 67617 $false
.sym 67618 spi_frame[252]
.sym 67620 spi_frame[751]
.sym 67621 spi_frame[898]
.sym 67623 spi_frame[308]
.sym 67624 spi_frame[199]
.sym 67625 spi_frame[135]
.sym 67710 frame[864]
.sym 67711 $false
.sym 67712 $false
.sym 67713 $false
.sym 67716 frame[325]
.sym 67717 $false
.sym 67718 $false
.sym 67719 $false
.sym 67722 frame[205]
.sym 67723 $false
.sym 67724 $false
.sym 67725 $false
.sym 67728 frame[456]
.sym 67729 $false
.sym 67730 $false
.sym 67731 $false
.sym 67734 frame[142]
.sym 67735 $false
.sym 67736 $false
.sym 67737 $false
.sym 67738 frame_en$2
.sym 67739 CLK_16mhz$2$2
.sym 67740 $false
.sym 67741 $abc$706167$n1964
.sym 67742 $abc$706167$n2332
.sym 67743 spi.tx_buf[135]
.sym 67744 spi.tx_buf[451]
.sym 67745 spi.tx_buf[557]
.sym 67746 spi.tx_buf[540]
.sym 67747 spi.tx_buf[898]
.sym 67748 spi.tx_buf[46]
.sym 67815 spi.tx_buf[398]
.sym 67816 spi.tx_buf[910]
.sym 67817 $abc$706167$n2741
.sym 67818 $abc$706167$n1873
.sym 67821 $abc$706167$n2651_1
.sym 67822 $abc$706167$n2652
.sym 67823 $abc$706167$n3926
.sym 67824 $abc$706167$n1955
.sym 67827 spi.tx_buf[174]
.sym 67828 spi.tx_buf[46]
.sym 67829 $abc$706167$n2741
.sym 67830 $abc$706167$n3926
.sym 67833 spi.tx_buf[453]
.sym 67834 spi.tx_buf[325]
.sym 67835 $abc$706167$n2741
.sym 67836 $abc$706167$n3926
.sym 67839 $abc$706167$n1873
.sym 67840 $abc$706167$n2628
.sym 67841 $abc$706167$n2629
.sym 67842 $abc$706167$n1955
.sym 67845 RHD_init_inst.rhd_data[1]
.sym 67846 $false
.sym 67847 $false
.sym 67848 $false
.sym 67857 RHD_init_inst.rhd_data[13]
.sym 67858 $false
.sym 67859 $false
.sym 67860 $false
.sym 67861 $abc$706167$n1116
.sym 67862 CLK_16mhz$2$2
.sym 67863 $false
.sym 67864 spi.tx_buf[118]
.sym 67865 spi.tx_buf[203]
.sym 67866 spi.tx_buf[323]
.sym 67867 spi.tx_buf[175]
.sym 67868 spi.tx_buf[534]
.sym 67869 spi.tx_buf[43]
.sym 67871 spi.tx_buf[121]
.sym 67938 spi.tx_buf[249]
.sym 67939 spi.tx_buf[121]
.sym 67940 $abc$706167$n2741
.sym 67941 $abc$706167$n3926
.sym 67950 frame[432]
.sym 67951 $false
.sym 67952 $false
.sym 67953 $false
.sym 67956 frame[38]
.sym 67957 $false
.sym 67958 $false
.sym 67959 $false
.sym 67962 frame[193]
.sym 67963 $false
.sym 67964 $false
.sym 67965 $false
.sym 67968 frame[872]
.sym 67969 $false
.sym 67970 $false
.sym 67971 $false
.sym 67980 frame[534]
.sym 67981 $false
.sym 67982 $false
.sym 67983 $false
.sym 67984 frame_en$2
.sym 67985 CLK_16mhz$2$2
.sym 67986 $false
.sym 67987 $abc$706167$n2368
.sym 67989 spi_frame[39]
.sym 67990 spi_frame[141]
.sym 67991 spi_frame[118]
.sym 67993 spi_frame[249]
.sym 67994 spi_frame[297]
.sym 68061 spi.tx_buf[141]
.sym 68062 spi.tx_buf[653]
.sym 68063 $abc$706167$n1873
.sym 68064 $abc$706167$n2741
.sym 68067 spi.tx_buf[167]
.sym 68068 spi.tx_buf[39]
.sym 68069 $abc$706167$n2741
.sym 68070 $abc$706167$n3926
.sym 68073 spi_frame[399]
.sym 68074 $false
.sym 68075 $false
.sym 68076 $false
.sym 68079 spi_frame[39]
.sym 68080 $false
.sym 68081 $false
.sym 68082 $false
.sym 68085 spi_frame[141]
.sym 68086 $false
.sym 68087 $false
.sym 68088 $false
.sym 68091 spi_frame[449]
.sym 68092 $false
.sym 68093 $false
.sym 68094 $false
.sym 68097 spi_frame[167]
.sym 68098 $false
.sym 68099 $false
.sym 68100 $false
.sym 68103 spi_frame[249]
.sym 68104 $false
.sym 68105 $false
.sym 68106 $false
.sym 68107 $abc$706167$n1337$2
.sym 68108 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 68109 $false
.sym 68110 $abc$706167$n2081
.sym 68111 spi.tx_buf[782]
.sym 68112 spi.tx_buf[783]
.sym 68113 spi.tx_buf[271]
.sym 68114 spi.tx_buf[169]
.sym 68116 spi.tx_buf[425]
.sym 68117 spi.tx_buf[313]
.sym 68184 RHD_init_inst.rhd_data[0]
.sym 68185 $false
.sym 68186 $false
.sym 68187 $false
.sym 68202 RHD_init_inst.rhd_data[11]
.sym 68203 $false
.sym 68204 $false
.sym 68205 $false
.sym 68220 RHD_init_inst.rhd_data[8]
.sym 68221 $false
.sym 68222 $false
.sym 68223 $false
.sym 68226 RHD_init_inst.rhd_data[12]
.sym 68227 $false
.sym 68228 $false
.sym 68229 $false
.sym 68230 $abc$706167$n1242
.sym 68231 CLK_16mhz$2$2
.sym 68232 $false
.sym 68233 frame[252]
.sym 68234 frame[244]
.sym 68235 frame[243]
.sym 68236 frame[249]
.sym 68238 frame[246]
.sym 68240 frame[254]
.sym 68319 RHD_init_inst.rhd_data[0]
.sym 68320 $false
.sym 68321 $false
.sym 68322 $false
.sym 68353 $abc$706167$n1212
.sym 68354 CLK_16mhz$2$2
.sym 68355 $false
.sym 68357 frame[684]
.sym 68358 frame[677]
.sym 68359 frame[680]
.sym 68361 frame[674]
.sym 68363 frame[678]
.sym 68442 RHD_init_inst.rhd_data[1]
.sym 68443 $false
.sym 68444 $false
.sym 68445 $false
.sym 68476 $abc$706167$n1122
.sym 68477 CLK_16mhz$2$2
.sym 68478 $false
.sym 68479 frame[331]
.sym 68480 frame[323]
.sym 68481 frame[328]
.sym 68571 frame[331]
.sym 68572 $false
.sym 68573 $false
.sym 68574 $false
.sym 68577 frame[540]
.sym 68578 $false
.sym 68579 $false
.sym 68580 $false
.sym 68583 frame[529]
.sym 68584 $false
.sym 68585 $false
.sym 68586 $false
.sym 68599 frame_en$2
.sym 68600 CLK_16mhz$2$2
.sym 68601 $false
.sym 68646 RHD_init_inst.rhd_sck
.sym 68676 clk_pll_inst.clk_div_inst.clk_div2_r
.sym 68702 frame[202]
.sym 68783 RHD_init_inst.rhd_data[13]
.sym 68784 $false
.sym 68785 $false
.sym 68786 $false
.sym 68795 RHD_init_inst.rhd_data[8]
.sym 68796 $false
.sym 68797 $false
.sym 68798 $false
.sym 68801 RHD_init_inst.rhd_data[7]
.sym 68802 $false
.sym 68803 $false
.sym 68804 $false
.sym 68823 $abc$706167$n1218
.sym 68824 CLK_16mhz$2$2
.sym 68825 $false
.sym 68834 frame[655]
.sym 68946 RHD_init_inst.rhd_data[9]
.sym 68947 $false
.sym 68948 $false
.sym 68949 $false
.sym 68958 RHD_init_inst.rhd_data[5]
.sym 68959 $false
.sym 68960 $false
.sym 68961 $false
.sym 68976 RHD_init_inst.rhd_data[1]
.sym 68977 $false
.sym 68978 $false
.sym 68979 $false
.sym 68986 $abc$706167$n1185
.sym 68987 CLK_16mhz$2$2
.sym 68988 $false
.sym 68989 $abc$706167$n2243
.sym 68990 spi.tx_buf[561]
.sym 68992 spi.tx_buf[601]
.sym 68993 spi.tx_buf[1023]
.sym 68994 spi.tx_buf[765]
.sym 68995 spi.tx_buf[565]
.sym 68996 spi.tx_buf[693]
.sym 69063 RHD_init_inst.rhd_data[11]
.sym 69064 $false
.sym 69065 $false
.sym 69066 $false
.sym 69081 RHD_init_inst.rhd_data[12]
.sym 69082 $false
.sym 69083 $false
.sym 69084 $false
.sym 69087 RHD_init_inst.rhd_data[9]
.sym 69088 $false
.sym 69089 $false
.sym 69090 $false
.sym 69105 RHD_init_inst.rhd_data[1]
.sym 69106 $false
.sym 69107 $false
.sym 69108 $false
.sym 69109 $abc$706167$n1182
.sym 69110 CLK_16mhz$2$2
.sym 69111 $false
.sym 69113 spi_frame[380]
.sym 69114 spi_frame[1023]
.sym 69115 spi_frame[381]
.sym 69116 spi_frame[561]
.sym 69117 spi_frame[655]
.sym 69118 spi_frame[731]
.sym 69119 spi_frame[487]
.sym 69186 frame[484]
.sym 69187 $false
.sym 69188 $false
.sym 69189 $false
.sym 69192 frame[555]
.sym 69193 $false
.sym 69194 $false
.sym 69195 $false
.sym 69210 frame[545]
.sym 69211 $false
.sym 69212 $false
.sym 69213 $false
.sym 69228 frame[1014]
.sym 69229 $false
.sym 69230 $false
.sym 69231 $false
.sym 69232 frame_en$2
.sym 69233 CLK_16mhz$2$2
.sym 69234 $false
.sym 69237 spi_frame[601]
.sym 69238 spi_frame[765]
.sym 69239 spi_frame[390]
.sym 69240 spi_frame[138]
.sym 69241 spi_frame[637]
.sym 69309 frame[553]
.sym 69310 $false
.sym 69311 $false
.sym 69312 $false
.sym 69315 frame[622]
.sym 69316 $false
.sym 69317 $false
.sym 69318 $false
.sym 69321 frame[744]
.sym 69322 $false
.sym 69323 $false
.sym 69324 $false
.sym 69327 frame[130]
.sym 69328 $false
.sym 69329 $false
.sym 69330 $false
.sym 69345 frame[802]
.sym 69346 $false
.sym 69347 $false
.sym 69348 $false
.sym 69351 frame[556]
.sym 69352 $false
.sym 69353 $false
.sym 69354 $false
.sym 69355 frame_en$2
.sym 69356 CLK_16mhz$2$2
.sym 69357 $false
.sym 69360 $abc$706167$n2840_1
.sym 69361 frame[54]
.sym 69432 RHD_init_inst.rhd_data[14]
.sym 69433 $false
.sym 69434 $false
.sym 69435 $false
.sym 69438 RHD_init_inst.rhd_data[6]
.sym 69439 $false
.sym 69440 $false
.sym 69441 $false
.sym 69444 RHD_init_inst.rhd_data[8]
.sym 69445 $false
.sym 69446 $false
.sym 69447 $false
.sym 69450 RHD_init_inst.rhd_data[13]
.sym 69451 $false
.sym 69452 $false
.sym 69453 $false
.sym 69462 RHD_init_inst.rhd_data[11]
.sym 69463 $false
.sym 69464 $false
.sym 69465 $false
.sym 69474 RHD_init_inst.rhd_data[4]
.sym 69475 $false
.sym 69476 $false
.sym 69477 $false
.sym 69478 $abc$706167$n1215
.sym 69479 CLK_16mhz$2$2
.sym 69480 $false
.sym 69481 frame[130]
.sym 69486 frame[138]
.sym 69555 RHD_init_inst.rhd_data[13]
.sym 69556 $false
.sym 69557 $false
.sym 69558 $false
.sym 69561 RHD_init_inst.rhd_data[15]
.sym 69562 $false
.sym 69563 $false
.sym 69564 $false
.sym 69567 RHD_init_inst.rhd_data[10]
.sym 69568 $false
.sym 69569 $false
.sym 69570 $false
.sym 69573 RHD_init_inst.rhd_data[0]
.sym 69574 $false
.sym 69575 $false
.sym 69576 $false
.sym 69579 RHD_init_inst.rhd_data[11]
.sym 69580 $false
.sym 69581 $false
.sym 69582 $false
.sym 69591 RHD_init_inst.rhd_data[14]
.sym 69592 $false
.sym 69593 $false
.sym 69594 $false
.sym 69597 RHD_init_inst.rhd_data[8]
.sym 69598 $false
.sym 69599 $false
.sym 69600 $false
.sym 69601 $abc$706167$n1080
.sym 69602 CLK_16mhz$2$2
.sym 69603 $false
.sym 69604 $abc$706167$n2826_1
.sym 69605 $abc$706167$n2839_1
.sym 69606 spi_frame[269]
.sym 69607 spi_frame[258]
.sym 69609 spi_frame[933]
.sym 69611 spi_frame[734]
.sym 69678 spi.tx_buf[850]
.sym 69679 spi.tx_buf[978]
.sym 69680 $abc$706167$n2741
.sym 69681 $abc$706167$n3926
.sym 69684 RHD_init_inst.rhd_data[14]
.sym 69685 $false
.sym 69686 $false
.sym 69687 $false
.sym 69690 RHD_init_inst.rhd_data[13]
.sym 69691 $false
.sym 69692 $false
.sym 69693 $false
.sym 69696 RHD_init_inst.rhd_data[11]
.sym 69697 $false
.sym 69698 $false
.sym 69699 $false
.sym 69702 RHD_init_inst.rhd_data[2]
.sym 69703 $false
.sym 69704 $false
.sym 69705 $false
.sym 69720 RHD_init_inst.rhd_data[12]
.sym 69721 $false
.sym 69722 $false
.sym 69723 $false
.sym 69724 $abc$706167$n1128
.sym 69725 CLK_16mhz$2$2
.sym 69726 $false
.sym 69727 spi_frame[612]
.sym 69728 spi_frame[978]
.sym 69729 spi_frame[519]
.sym 69730 spi_frame[776]
.sym 69731 spi_frame[268]
.sym 69732 spi_frame[544]
.sym 69733 spi_frame[378]
.sym 69734 spi_frame[369]
.sym 69801 spi_frame[544]
.sym 69802 $false
.sym 69803 $false
.sym 69804 $false
.sym 69807 spi_frame[8]
.sym 69808 $false
.sym 69809 $false
.sym 69810 $false
.sym 69813 spi_frame[842]
.sym 69814 $false
.sym 69815 $false
.sym 69816 $false
.sym 69819 spi_frame[978]
.sym 69820 $false
.sym 69821 $false
.sym 69822 $false
.sym 69825 spi_frame[662]
.sym 69826 $false
.sym 69827 $false
.sym 69828 $false
.sym 69831 spi_frame[507]
.sym 69832 $false
.sym 69833 $false
.sym 69834 $false
.sym 69837 spi_frame[744]
.sym 69838 $false
.sym 69839 $false
.sym 69840 $false
.sym 69843 spi_frame[556]
.sym 69844 $false
.sym 69845 $false
.sym 69846 $false
.sym 69847 $abc$706167$n1337$2
.sym 69848 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 69849 $false
.sym 69850 $abc$706167$n3580_1
.sym 69851 $abc$706167$n2324
.sym 69852 spi.tx_buf[614]
.sym 69853 spi.tx_buf[716]
.sym 69854 spi.tx_buf[637]
.sym 69855 spi.tx_buf[269]
.sym 69856 spi.tx_buf[519]
.sym 69857 spi.tx_buf[588]
.sym 69924 spi.tx_buf[216]
.sym 69925 spi.tx_buf[88]
.sym 69926 $abc$706167$n3926
.sym 69927 $false
.sym 69930 spi_frame[378]
.sym 69931 $false
.sym 69932 $false
.sym 69933 $false
.sym 69936 spi_frame[768]
.sym 69937 $false
.sym 69938 $false
.sym 69939 $false
.sym 69942 spi_frame[88]
.sym 69943 $false
.sym 69944 $false
.sym 69945 $false
.sym 69948 spi_frame[234]
.sym 69949 $false
.sym 69950 $false
.sym 69951 $false
.sym 69954 spi_frame[1016]
.sym 69955 $false
.sym 69956 $false
.sym 69957 $false
.sym 69960 spi_frame[216]
.sym 69961 $false
.sym 69962 $false
.sym 69963 $false
.sym 69966 spi_frame[390]
.sym 69967 $false
.sym 69968 $false
.sym 69969 $false
.sym 69970 $abc$706167$n1337$2
.sym 69971 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 69972 $false
.sym 69973 $abc$706167$n2824_1
.sym 69974 $abc$706167$n2335
.sym 69975 $abc$706167$n2356
.sym 69977 $abc$706167$n2355
.sym 69978 $abc$706167$n2360
.sym 69979 $abc$706167$n2359
.sym 69980 frame[395]
.sym 70047 spi.tx_buf[406]
.sym 70048 spi.tx_buf[918]
.sym 70049 $abc$706167$n2741
.sym 70050 $abc$706167$n1873
.sym 70053 spi.tx_buf[150]
.sym 70054 spi.tx_buf[662]
.sym 70055 $abc$706167$n1873
.sym 70056 $abc$706167$n2741
.sym 70071 $abc$706167$n2576
.sym 70072 $abc$706167$n2577
.sym 70073 $abc$706167$n2579
.sym 70074 $abc$706167$n3926
.sym 70077 spi.tx_buf[241]
.sym 70078 spi.tx_buf[113]
.sym 70079 $abc$706167$n2741
.sym 70080 $abc$706167$n3926
.sym 70089 RHD_init_inst.rhd_data[8]
.sym 70090 $false
.sym 70091 $false
.sym 70092 $false
.sym 70093 $abc$706167$n1152
.sym 70094 CLK_16mhz$2$2
.sym 70095 $false
.sym 70096 $abc$706167$n2019
.sym 70097 frame[288]
.sym 70099 frame[303]
.sym 70102 frame[291]
.sym 70170 spi_frame[153]
.sym 70171 $false
.sym 70172 $false
.sym 70173 $false
.sym 70176 spi_frame[987]
.sym 70177 $false
.sym 70178 $false
.sym 70179 $false
.sym 70182 spi_frame[918]
.sym 70183 $false
.sym 70184 $false
.sym 70185 $false
.sym 70188 spi_frame[113]
.sym 70189 $false
.sym 70190 $false
.sym 70191 $false
.sym 70194 spi_frame[224]
.sym 70195 $false
.sym 70196 $false
.sym 70197 $false
.sym 70200 spi_frame[258]
.sym 70201 $false
.sym 70202 $false
.sym 70203 $false
.sym 70206 spi_frame[466]
.sym 70207 $false
.sym 70208 $false
.sym 70209 $false
.sym 70212 spi_frame[138]
.sym 70213 $false
.sym 70214 $false
.sym 70215 $false
.sym 70216 $abc$706167$n1337$2
.sym 70217 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 70218 $false
.sym 70219 spi.tx_buf[245]
.sym 70221 spi.tx_buf[776]
.sym 70222 spi.tx_buf[124]
.sym 70223 spi.tx_buf[365]
.sym 70224 spi.tx_buf[335]
.sym 70226 spi.tx_buf[619]
.sym 70293 frame[918]
.sym 70294 $false
.sym 70295 $false
.sym 70296 $false
.sym 70299 frame[153]
.sym 70300 $false
.sym 70301 $false
.sym 70302 $false
.sym 70305 frame[352]
.sym 70306 $false
.sym 70307 $false
.sym 70308 $false
.sym 70311 frame[633]
.sym 70312 $false
.sym 70313 $false
.sym 70314 $false
.sym 70317 frame[216]
.sym 70318 $false
.sym 70319 $false
.sym 70320 $false
.sym 70323 frame[113]
.sym 70324 $false
.sym 70325 $false
.sym 70326 $false
.sym 70329 frame[243]
.sym 70330 $false
.sym 70331 $false
.sym 70332 $false
.sym 70335 frame[270]
.sym 70336 $false
.sym 70337 $false
.sym 70338 $false
.sym 70339 frame_en$2
.sym 70340 CLK_16mhz$2$2
.sym 70341 $false
.sym 70342 $abc$706167$n1958
.sym 70343 $abc$706167$n2177
.sym 70344 $abc$706167$n2172
.sym 70345 spi.tx_buf[443]
.sym 70346 spi.tx_buf[356]
.sym 70347 spi.tx_buf[1051]
.sym 70348 spi.tx_buf[259]
.sym 70349 spi.tx_buf[125]
.sym 70416 $abc$706167$n2573
.sym 70417 $abc$706167$n1955
.sym 70418 $abc$706167$n3926
.sym 70419 $abc$706167$n3443_1
.sym 70428 $abc$706167$n2842_1
.sym 70429 $abc$706167$n2843_1
.sym 70430 $abc$706167$n1873
.sym 70431 $abc$706167$n2839_1
.sym 70434 $abc$706167$n3926
.sym 70435 $abc$706167$n1952
.sym 70436 $abc$706167$n1958
.sym 70437 $abc$706167$n1954
.sym 70440 $abc$706167$n2179
.sym 70441 $abc$706167$n2180
.sym 70442 $abc$706167$n3926
.sym 70443 $abc$706167$n2175
.sym 70452 $abc$706167$n2177
.sym 70453 $abc$706167$n2176
.sym 70454 $abc$706167$n2178
.sym 70455 $abc$706167$n3926
.sym 70458 RHD_init_inst.rhd_data[1]
.sym 70459 $false
.sym 70460 $false
.sym 70461 $false
.sym 70462 $abc$706167$n1101
.sym 70463 CLK_16mhz$2$2
.sym 70464 $false
.sym 70465 spi_frame[277]
.sym 70466 spi_frame[259]
.sym 70467 spi_frame[356]
.sym 70468 spi_frame[629]
.sym 70469 spi_frame[464]
.sym 70470 spi_frame[775]
.sym 70471 spi_frame[88]
.sym 70539 frame[700]
.sym 70540 $false
.sym 70541 $false
.sym 70542 $false
.sym 70545 frame[15]
.sym 70546 $false
.sym 70547 $false
.sym 70548 $false
.sym 70551 frame[443]
.sym 70552 $false
.sym 70553 $false
.sym 70554 $false
.sym 70563 frame[392]
.sym 70564 $false
.sym 70565 $false
.sym 70566 $false
.sym 70575 frame[220]
.sym 70576 $false
.sym 70577 $false
.sym 70578 $false
.sym 70581 frame[733]
.sym 70582 $false
.sym 70583 $false
.sym 70584 $false
.sym 70585 frame_en$2
.sym 70586 CLK_16mhz$2$2
.sym 70587 $false
.sym 70588 $abc$706167$n2196
.sym 70589 spi.tx_buf[464]
.sym 70590 spi.tx_buf[1039]
.sym 70591 spi.tx_buf[5]
.sym 70592 spi.tx_buf[522]
.sym 70593 spi.tx_buf[722]
.sym 70594 spi.tx_buf[775]
.sym 70595 spi.tx_buf[15]
.sym 70662 spi.tx_buf[15]
.sym 70663 spi.tx_buf[1039]
.sym 70664 $abc$706167$n2741
.sym 70665 $abc$706167$n2645
.sym 70668 $abc$706167$n2844_1
.sym 70669 $abc$706167$n2838_1
.sym 70670 spi.tx_cnt[6]
.sym 70671 spi.tx_cnt[5]
.sym 70674 spi.tx_buf[8]
.sym 70675 spi.tx_buf[1032]
.sym 70676 $abc$706167$n2741
.sym 70677 $abc$706167$n2645
.sym 70680 $abc$706167$n2079
.sym 70681 $abc$706167$n2080
.sym 70682 $abc$706167$n2081
.sym 70683 $abc$706167$n3926
.sym 70686 $abc$706167$n2093
.sym 70687 $abc$706167$n2094
.sym 70688 $abc$706167$n2095
.sym 70689 $abc$706167$n3926
.sym 70698 spi.tx_buf[527]
.sym 70699 $abc$706167$n2741
.sym 70700 $abc$706167$n1873
.sym 70701 $false
.sym 70704 RHD_init_inst.rhd_data[6]
.sym 70705 $false
.sym 70706 $false
.sym 70707 $false
.sym 70708 $abc$706167$n1251
.sym 70709 CLK_16mhz$2$2
.sym 70710 $false
.sym 70712 $abc$706167$n2720_1
.sym 70713 $abc$706167$n2176
.sym 70714 $abc$706167$n3581_1
.sym 70715 $abc$706167$n3491_1
.sym 70716 $abc$706167$n3397_1
.sym 70717 frame[165]
.sym 70718 frame[170]
.sym 70785 spi.tx_buf[252]
.sym 70786 spi.tx_buf[124]
.sym 70787 $abc$706167$n3926
.sym 70788 $false
.sym 70791 spi.tx_buf[264]
.sym 70792 spi.tx_buf[776]
.sym 70793 $abc$706167$n2741
.sym 70794 $abc$706167$n1873
.sym 70797 spi.tx_buf[744]
.sym 70798 spi.tx_buf[616]
.sym 70799 $abc$706167$n3926
.sym 70800 $abc$706167$n2741
.sym 70803 $abc$706167$n2782_1
.sym 70804 $abc$706167$n2783_1
.sym 70805 $abc$706167$n1873
.sym 70806 $false
.sym 70809 $abc$706167$n2301
.sym 70810 $abc$706167$n2302
.sym 70811 $abc$706167$n2299
.sym 70812 $abc$706167$n1955
.sym 70821 $abc$706167$n2799_1
.sym 70822 $abc$706167$n2798_1
.sym 70823 $abc$706167$n2800_1
.sym 70824 $abc$706167$n3926
.sym 70827 RHD_init_inst.rhd_data[3]
.sym 70828 $false
.sym 70829 $false
.sym 70830 $false
.sym 70831 $abc$706167$n1131
.sym 70832 CLK_16mhz$2$2
.sym 70833 $false
.sym 70834 $abc$706167$n3393_1
.sym 70835 $abc$706167$n2274
.sym 70836 $abc$706167$n2246
.sym 70837 $abc$706167$n2799_1
.sym 70838 $abc$706167$n2741_1
.sym 70839 $abc$706167$n2514
.sym 70840 $abc$706167$n3392_1
.sym 70841 frame[371]
.sym 70908 frame[698]
.sym 70909 $false
.sym 70910 $false
.sym 70911 $false
.sym 70914 frame[275]
.sym 70915 $false
.sym 70916 $false
.sym 70917 $false
.sym 70920 frame[217]
.sym 70921 $false
.sym 70922 $false
.sym 70923 $false
.sym 70932 frame[371]
.sym 70933 $false
.sym 70934 $false
.sym 70935 $false
.sym 70938 frame[366]
.sym 70939 $false
.sym 70940 $false
.sym 70941 $false
.sym 70944 frame[517]
.sym 70945 $false
.sym 70946 $false
.sym 70947 $false
.sym 70950 frame[108]
.sym 70951 $false
.sym 70952 $false
.sym 70953 $false
.sym 70954 frame_en$2
.sym 70955 CLK_16mhz$2$2
.sym 70956 $false
.sym 70960 $abc$706167$n3489_1
.sym 70962 frame[660]
.sym 71031 spi.tx_buf[499]
.sym 71032 spi.tx_buf[371]
.sym 71033 $abc$706167$n2741
.sym 71034 $abc$706167$n3926
.sym 71037 spi.tx_buf[516]
.sym 71038 $abc$706167$n3479_1
.sym 71039 $abc$706167$n2711_1
.sym 71040 $abc$706167$n3926
.sym 71043 $abc$706167$n3416_1
.sym 71044 $abc$706167$n3548_1
.sym 71045 $abc$706167$n1873
.sym 71046 spi.tx_cnt[6]
.sym 71049 spi_frame[252]
.sym 71050 $false
.sym 71051 $false
.sym 71052 $false
.sym 71055 spi_frame[516]
.sym 71056 $false
.sym 71057 $false
.sym 71058 $false
.sym 71061 spi_frame[270]
.sym 71062 $false
.sym 71063 $false
.sym 71064 $false
.sym 71067 spi_frame[527]
.sym 71068 $false
.sym 71069 $false
.sym 71070 $false
.sym 71073 spi_frame[371]
.sym 71074 $false
.sym 71075 $false
.sym 71076 $false
.sym 71077 $abc$706167$n1337$2
.sym 71078 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 71079 $false
.sym 71080 $abc$706167$n2658
.sym 71081 $abc$706167$n2586
.sym 71082 spi.tx_buf[755]
.sym 71083 spi.tx_buf[22]
.sym 71084 spi.tx_buf[684]
.sym 71085 spi.tx_buf[78]
.sym 71086 spi.tx_buf[499]
.sym 71087 spi.tx_buf[520]
.sym 71154 spi.tx_buf[954]
.sym 71155 spi.tx_buf[826]
.sym 71156 $abc$706167$n3926
.sym 71157 $abc$706167$n2741
.sym 71160 spi.tx_buf[634]
.sym 71161 spi.tx_buf[762]
.sym 71162 $abc$706167$n2741
.sym 71163 $abc$706167$n3926
.sym 71166 $abc$706167$n2848_1
.sym 71167 $abc$706167$n2849_1
.sym 71168 $abc$706167$n3502_1
.sym 71169 $abc$706167$n2741
.sym 71172 spi.tx_buf[122]
.sym 71173 spi.tx_buf[250]
.sym 71174 $abc$706167$n2741
.sym 71175 $abc$706167$n3415_1
.sym 71178 spi.tx_buf[496]
.sym 71179 spi.tx_buf[368]
.sym 71180 $abc$706167$n2741
.sym 71181 $abc$706167$n3926
.sym 71184 $abc$706167$n3480_1
.sym 71185 $abc$706167$n3573_1
.sym 71186 $abc$706167$n1873
.sym 71187 $abc$706167$n1955
.sym 71196 RHD_init_inst.rhd_data[4]
.sym 71197 $false
.sym 71198 $false
.sym 71199 $false
.sym 71200 $abc$706167$n1188
.sym 71201 CLK_16mhz$2$2
.sym 71202 $false
.sym 71203 $abc$706167$n2156
.sym 71204 $abc$706167$n3378_1
.sym 71205 $abc$706167$n2016
.sym 71207 $abc$706167$n2017
.sym 71208 $abc$706167$n3391_1
.sym 71209 frame[131]
.sym 71210 frame[137]
.sym 71277 spi.tx_buf[560]
.sym 71278 spi.tx_buf[816]
.sym 71279 $abc$706167$n3926
.sym 71280 $abc$706167$n1873
.sym 71283 spi_frame[899]
.sym 71284 $false
.sym 71285 $false
.sym 71286 $false
.sym 71289 spi_frame[736]
.sym 71290 $false
.sym 71291 $false
.sym 71292 $false
.sym 71295 spi_frame[526]
.sym 71296 $false
.sym 71297 $false
.sym 71298 $false
.sym 71307 spi_frame[816]
.sym 71308 $false
.sym 71309 $false
.sym 71310 $false
.sym 71313 spi_frame[837]
.sym 71314 $false
.sym 71315 $false
.sym 71316 $false
.sym 71319 spi_frame[250]
.sym 71320 $false
.sym 71321 $false
.sym 71322 $false
.sym 71323 $abc$706167$n1337$2
.sym 71324 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 71325 $false
.sym 71326 $abc$706167$n2574
.sym 71327 $abc$706167$n2271
.sym 71328 $abc$706167$n2272
.sym 71329 $abc$706167$n2657_1
.sym 71330 $abc$706167$n2260
.sym 71331 $abc$706167$n2656_1
.sym 71333 frame[388]
.sym 71412 spi.tx_buf[436]
.sym 71413 spi.tx_buf[308]
.sym 71414 $abc$706167$n3926
.sym 71415 $false
.sym 71418 spi.tx_buf[270]
.sym 71419 spi.tx_buf[782]
.sym 71420 $abc$706167$n2741
.sym 71421 $abc$706167$n1873
.sym 71424 spi.tx_buf[534]
.sym 71425 $abc$706167$n2574
.sym 71426 $abc$706167$n1873
.sym 71427 $abc$706167$n2741
.sym 71430 RHD_init_inst.rhd_data[5]
.sym 71431 $false
.sym 71432 $false
.sym 71433 $false
.sym 71442 RHD_init_inst.rhd_data[12]
.sym 71443 $false
.sym 71444 $false
.sym 71445 $false
.sym 71446 $abc$706167$n1221
.sym 71447 CLK_16mhz$2$2
.sym 71448 $false
.sym 71449 $abc$706167$n2273
.sym 71450 frame[901]
.sym 71451 frame[899]
.sym 71452 frame[902]
.sym 71453 frame[908]
.sym 71454 frame[900]
.sym 71455 frame[906]
.sym 71456 frame[898]
.sym 71523 spi_frame[826]
.sym 71524 $false
.sym 71525 $false
.sym 71526 $false
.sym 71529 spi_frame[308]
.sym 71530 $false
.sym 71531 $false
.sym 71532 $false
.sym 71535 spi_frame[963]
.sym 71536 $false
.sym 71537 $false
.sym 71538 $false
.sym 71541 spi_frame[555]
.sym 71542 $false
.sym 71543 $false
.sym 71544 $false
.sym 71547 spi_frame[199]
.sym 71548 $false
.sym 71549 $false
.sym 71550 $false
.sym 71553 spi_frame[42]
.sym 71554 $false
.sym 71555 $false
.sym 71556 $false
.sym 71559 spi_frame[560]
.sym 71560 $false
.sym 71561 $false
.sym 71562 $false
.sym 71565 spi_frame[839]
.sym 71566 $false
.sym 71567 $false
.sym 71568 $false
.sym 71569 $abc$706167$n1337$2
.sym 71570 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 71571 $false
.sym 71572 $abc$706167$n2369
.sym 71573 $abc$706167$n2367
.sym 71574 $abc$706167$n2157
.sym 71575 spi.tx_buf[465]
.sym 71576 spi.tx_buf[459]
.sym 71577 spi.tx_buf[297]
.sym 71578 spi.tx_buf[687]
.sym 71579 spi.tx_buf[41]
.sym 71652 spi.tx_buf[540]
.sym 71653 $abc$706167$n2741
.sym 71654 $abc$706167$n1873
.sym 71655 $false
.sym 71658 spi.tx_buf[683]
.sym 71659 spi.tx_buf[555]
.sym 71660 $abc$706167$n3926
.sym 71661 $abc$706167$n2741
.sym 71664 RHD_init_inst.rhd_data[5]
.sym 71665 $false
.sym 71666 $false
.sym 71667 $false
.sym 71670 RHD_init_inst.rhd_data[14]
.sym 71671 $false
.sym 71672 $false
.sym 71673 $false
.sym 71682 RHD_init_inst.rhd_data[4]
.sym 71683 $false
.sym 71684 $false
.sym 71685 $false
.sym 71688 RHD_init_inst.rhd_data[7]
.sym 71689 $false
.sym 71690 $false
.sym 71691 $false
.sym 71692 $abc$706167$n1104
.sym 71693 CLK_16mhz$2$2
.sym 71694 $false
.sym 71695 $abc$706167$n2339
.sym 71696 spi.tx_buf[205]
.sym 71697 spi.tx_buf[24]
.sym 71698 spi.tx_buf[86]
.sym 71699 spi.tx_buf[432]
.sym 71700 spi.tx_buf[551]
.sym 71701 spi.tx_buf[331]
.sym 71769 frame[252]
.sym 71770 $false
.sym 71771 $false
.sym 71772 $false
.sym 71781 frame[751]
.sym 71782 $false
.sym 71783 $false
.sym 71784 $false
.sym 71787 frame[898]
.sym 71788 $false
.sym 71789 $false
.sym 71790 $false
.sym 71799 frame[308]
.sym 71800 $false
.sym 71801 $false
.sym 71802 $false
.sym 71805 frame[199]
.sym 71806 $false
.sym 71807 $false
.sym 71808 $false
.sym 71811 frame[135]
.sym 71812 $false
.sym 71813 $false
.sym 71814 $false
.sym 71815 frame_en$2
.sym 71816 CLK_16mhz$2$2
.sym 71817 $false
.sym 71818 $abc$706167$n3573_1
.sym 71819 spi.tx_buf[136]
.sym 71820 spi.tx_buf[675]
.sym 71821 spi.tx_buf[81]
.sym 71822 spi.tx_buf[388]
.sym 71823 spi.tx_buf[762]
.sym 71824 spi.tx_buf[77]
.sym 71892 spi.tx_buf[451]
.sym 71893 spi.tx_buf[323]
.sym 71894 $abc$706167$n3926
.sym 71895 $false
.sym 71898 spi.tx_buf[685]
.sym 71899 spi.tx_buf[557]
.sym 71900 $abc$706167$n3926
.sym 71901 $abc$706167$n2741
.sym 71904 spi_frame[135]
.sym 71905 $false
.sym 71906 $false
.sym 71907 $false
.sym 71910 spi_frame[451]
.sym 71911 $false
.sym 71912 $false
.sym 71913 $false
.sym 71916 spi_frame[557]
.sym 71917 $false
.sym 71918 $false
.sym 71919 $false
.sym 71922 spi_frame[540]
.sym 71923 $false
.sym 71924 $false
.sym 71925 $false
.sym 71928 spi_frame[898]
.sym 71929 $false
.sym 71930 $false
.sym 71931 $false
.sym 71934 spi_frame[46]
.sym 71935 $false
.sym 71936 $false
.sym 71937 $false
.sym 71938 $abc$706167$n1337$2
.sym 71939 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 71940 $false
.sym 71941 spi_frame[551]
.sym 71942 spi_frame[755]
.sym 71943 spi_frame[388]
.sym 71944 spi_frame[121]
.sym 71945 spi_frame[557]
.sym 71947 spi_frame[125]
.sym 71948 spi_frame[899]
.sym 72015 spi_frame[118]
.sym 72016 $false
.sym 72017 $false
.sym 72018 $false
.sym 72021 spi_frame[203]
.sym 72022 $false
.sym 72023 $false
.sym 72024 $false
.sym 72027 spi_frame[323]
.sym 72028 $false
.sym 72029 $false
.sym 72030 $false
.sym 72033 spi_frame[175]
.sym 72034 $false
.sym 72035 $false
.sym 72036 $false
.sym 72039 spi_frame[534]
.sym 72040 $false
.sym 72041 $false
.sym 72042 $false
.sym 72045 spi_frame[43]
.sym 72046 $false
.sym 72047 $false
.sym 72048 $false
.sym 72057 spi_frame[121]
.sym 72058 $false
.sym 72059 $false
.sym 72060 $false
.sym 72061 $abc$706167$n1337$2
.sym 72062 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 72063 $false
.sym 72065 frame[39]
.sym 72069 frame[38]
.sym 72071 frame[37]
.sym 72138 spi.tx_buf[169]
.sym 72139 spi.tx_buf[425]
.sym 72140 $abc$706167$n1873
.sym 72141 $abc$706167$n3926
.sym 72150 frame[39]
.sym 72151 $false
.sym 72152 $false
.sym 72153 $false
.sym 72156 frame[141]
.sym 72157 $false
.sym 72158 $false
.sym 72159 $false
.sym 72162 frame[118]
.sym 72163 $false
.sym 72164 $false
.sym 72165 $false
.sym 72174 frame[249]
.sym 72175 $false
.sym 72176 $false
.sym 72177 $false
.sym 72180 frame[297]
.sym 72181 $false
.sym 72182 $false
.sym 72183 $false
.sym 72184 frame_en$2
.sym 72185 CLK_16mhz$2$2
.sym 72186 $false
.sym 72187 frame[118]
.sym 72189 frame[125]
.sym 72190 frame[121]
.sym 72191 frame[116]
.sym 72261 spi.tx_buf[271]
.sym 72262 spi.tx_buf[783]
.sym 72263 $abc$706167$n2741
.sym 72264 $abc$706167$n1873
.sym 72267 spi_frame[782]
.sym 72268 $false
.sym 72269 $false
.sym 72270 $false
.sym 72273 spi_frame[783]
.sym 72274 $false
.sym 72275 $false
.sym 72276 $false
.sym 72279 spi_frame[271]
.sym 72280 $false
.sym 72281 $false
.sym 72282 $false
.sym 72285 spi_frame[169]
.sym 72286 $false
.sym 72287 $false
.sym 72288 $false
.sym 72297 spi_frame[425]
.sym 72298 $false
.sym 72299 $false
.sym 72300 $false
.sym 72303 spi_frame[313]
.sym 72304 $false
.sym 72305 $false
.sym 72306 $false
.sym 72307 $abc$706167$n1337$2
.sym 72308 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 72309 $false
.sym 72310 spi_frame[684]
.sym 72314 spi_frame[323]
.sym 72315 spi_frame[677]
.sym 72317 spi_frame[328]
.sym 72384 RHD_init_inst.rhd_data[12]
.sym 72385 $false
.sym 72386 $false
.sym 72387 $false
.sym 72390 RHD_init_inst.rhd_data[4]
.sym 72391 $false
.sym 72392 $false
.sym 72393 $false
.sym 72396 RHD_init_inst.rhd_data[3]
.sym 72397 $false
.sym 72398 $false
.sym 72399 $false
.sym 72402 RHD_init_inst.rhd_data[9]
.sym 72403 $false
.sym 72404 $false
.sym 72405 $false
.sym 72414 RHD_init_inst.rhd_data[6]
.sym 72415 $false
.sym 72416 $false
.sym 72417 $false
.sym 72426 RHD_init_inst.rhd_data[14]
.sym 72427 $false
.sym 72428 $false
.sym 72429 $false
.sym 72430 $abc$706167$n1125
.sym 72431 CLK_16mhz$2$2
.sym 72432 $false
.sym 72433 spi_frame[425]
.sym 72434 spi_frame[783]
.sym 72436 spi_frame[687]
.sym 72437 spi_frame[773]
.sym 72438 spi_frame[782]
.sym 72513 RHD_init_inst.rhd_data[12]
.sym 72514 $false
.sym 72515 $false
.sym 72516 $false
.sym 72519 RHD_init_inst.rhd_data[5]
.sym 72520 $false
.sym 72521 $false
.sym 72522 $false
.sym 72525 RHD_init_inst.rhd_data[8]
.sym 72526 $false
.sym 72527 $false
.sym 72528 $false
.sym 72537 RHD_init_inst.rhd_data[2]
.sym 72538 $false
.sym 72539 $false
.sym 72540 $false
.sym 72549 RHD_init_inst.rhd_data[6]
.sym 72550 $false
.sym 72551 $false
.sym 72552 $false
.sym 72553 $abc$706167$n1206
.sym 72554 CLK_16mhz$2$2
.sym 72555 $false
.sym 72556 frame[783]
.sym 72557 frame[782]
.sym 72563 frame[773]
.sym 72630 RHD_init_inst.rhd_data[11]
.sym 72631 $false
.sym 72632 $false
.sym 72633 $false
.sym 72636 RHD_init_inst.rhd_data[3]
.sym 72637 $false
.sym 72638 $false
.sym 72639 $false
.sym 72642 RHD_init_inst.rhd_data[8]
.sym 72643 $false
.sym 72644 $false
.sym 72645 $false
.sym 72676 $abc$706167$n1140
.sym 72677 CLK_16mhz$2$2
.sym 72678 $false
.sym 72723 frame_en
.sym 72778 spi_frame[485]
.sym 72779 spi_frame[155]
.sym 72783 spi_frame[667]
.sym 72853 RHD_init_inst.rhd_data[10]
.sym 72854 $false
.sym 72855 $false
.sym 72856 $false
.sym 72899 $abc$706167$n1116
.sym 72900 CLK_16mhz$2$2
.sym 72901 $false
.sym 72906 frame[1015]
.sym 72907 frame[1018]
.sym 72908 frame[1023]
.sym 72909 frame[1008]
.sym 72910 frame[1017]
.sym 72911 frame[1021]
.sym 72912 frame[1014]
.sym 73040 RHD_init_inst.rhd_data[15]
.sym 73041 $false
.sym 73042 $false
.sym 73043 $false
.sym 73062 $abc$706167$n1200
.sym 73063 CLK_16mhz$2$2
.sym 73064 $false
.sym 73068 frame[487]
.sym 73069 frame[485]
.sym 73071 frame[484]
.sym 73139 spi.tx_buf[693]
.sym 73140 spi.tx_buf[565]
.sym 73141 $abc$706167$n3926
.sym 73142 $abc$706167$n2741
.sym 73145 spi_frame[561]
.sym 73146 $false
.sym 73147 $false
.sym 73148 $false
.sym 73157 spi_frame[601]
.sym 73158 $false
.sym 73159 $false
.sym 73160 $false
.sym 73163 spi_frame[1023]
.sym 73164 $false
.sym 73165 $false
.sym 73166 $false
.sym 73169 spi_frame[765]
.sym 73170 $false
.sym 73171 $false
.sym 73172 $false
.sym 73175 spi_frame[565]
.sym 73176 $false
.sym 73177 $false
.sym 73178 $false
.sym 73181 spi_frame[693]
.sym 73182 $false
.sym 73183 $false
.sym 73184 $false
.sym 73185 $abc$706167$n1337$2
.sym 73186 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 73187 $false
.sym 73189 spi.tx_buf[381]
.sym 73190 spi.tx_buf[487]
.sym 73191 spi.tx_buf[655]
.sym 73192 spi.tx_buf[545]
.sym 73193 spi.tx_buf[731]
.sym 73194 spi.tx_buf[667]
.sym 73195 spi.tx_buf[155]
.sym 73268 frame[380]
.sym 73269 $false
.sym 73270 $false
.sym 73271 $false
.sym 73274 frame[1023]
.sym 73275 $false
.sym 73276 $false
.sym 73277 $false
.sym 73280 frame[381]
.sym 73281 $false
.sym 73282 $false
.sym 73283 $false
.sym 73286 frame[561]
.sym 73287 $false
.sym 73288 $false
.sym 73289 $false
.sym 73292 frame[655]
.sym 73293 $false
.sym 73294 $false
.sym 73295 $false
.sym 73298 frame[731]
.sym 73299 $false
.sym 73300 $false
.sym 73301 $false
.sym 73304 frame[487]
.sym 73305 $false
.sym 73306 $false
.sym 73307 $false
.sym 73308 frame_en$2
.sym 73309 CLK_16mhz$2$2
.sym 73310 $false
.sym 73312 $abc$706167$n2179
.sym 73313 $abc$706167$n2238
.sym 73314 $abc$706167$n2053
.sym 73315 frame[512]
.sym 73316 frame[515]
.sym 73317 frame[525]
.sym 73318 frame[519]
.sym 73397 frame[601]
.sym 73398 $false
.sym 73399 $false
.sym 73400 $false
.sym 73403 frame[765]
.sym 73404 $false
.sym 73405 $false
.sym 73406 $false
.sym 73409 frame[390]
.sym 73410 $false
.sym 73411 $false
.sym 73412 $false
.sym 73415 frame[138]
.sym 73416 $false
.sym 73417 $false
.sym 73418 $false
.sym 73421 frame[637]
.sym 73422 $false
.sym 73423 $false
.sym 73424 $false
.sym 73431 frame_en$2
.sym 73432 CLK_16mhz$2$2
.sym 73433 $false
.sym 73434 $abc$706167$n2552
.sym 73435 spi.tx_buf[624]
.sym 73436 spi.tx_buf[0]
.sym 73437 spi.tx_buf[358]
.sym 73438 spi.tx_buf[806]
.sym 73439 spi.tx_buf[632]
.sym 73440 spi.tx_buf[54]
.sym 73441 spi.tx_buf[182]
.sym 73520 spi.tx_buf[752]
.sym 73521 spi.tx_buf[624]
.sym 73522 $abc$706167$n3926
.sym 73523 $false
.sym 73526 RHD_init_inst.rhd_data[6]
.sym 73527 $false
.sym 73528 $false
.sym 73529 $false
.sym 73554 $abc$706167$n1089
.sym 73555 CLK_16mhz$2$2
.sym 73556 $false
.sym 73557 $abc$706167$n2052
.sym 73558 $abc$706167$n2562
.sym 73559 $abc$706167$n2054
.sym 73560 spi_frame[5]
.sym 73562 spi_frame[54]
.sym 73563 spi_frame[515]
.sym 73564 spi_frame[0]
.sym 73631 RHD_init_inst.rhd_data[2]
.sym 73632 $false
.sym 73633 $false
.sym 73634 $false
.sym 73661 RHD_init_inst.rhd_data[10]
.sym 73662 $false
.sym 73663 $false
.sym 73664 $false
.sym 73677 $abc$706167$n1104
.sym 73678 CLK_16mhz$2$2
.sym 73679 $false
.sym 73680 $abc$706167$n2234
.sym 73681 $abc$706167$n2233
.sym 73682 $abc$706167$n2232
.sym 73683 $abc$706167$n3367_1
.sym 73684 frame[369]
.sym 73686 frame[377]
.sym 73687 frame[378]
.sym 73754 spi.tx_buf[248]
.sym 73755 spi.tx_buf[120]
.sym 73756 $abc$706167$n3926
.sym 73757 $false
.sym 73760 $abc$706167$n2841_1
.sym 73761 $abc$706167$n2840_1
.sym 73762 $abc$706167$n1873
.sym 73763 $abc$706167$n2741
.sym 73766 frame[269]
.sym 73767 $false
.sym 73768 $false
.sym 73769 $false
.sym 73772 frame[258]
.sym 73773 $false
.sym 73774 $false
.sym 73775 $false
.sym 73784 frame[933]
.sym 73785 $false
.sym 73786 $false
.sym 73787 $false
.sym 73796 frame[734]
.sym 73797 $false
.sym 73798 $false
.sym 73799 $false
.sym 73800 frame_en$2
.sym 73801 CLK_16mhz$2$2
.sym 73802 $false
.sym 73804 $abc$706167$n2882_1
.sym 73805 $abc$706167$n2236
.sym 73807 frame[978]
.sym 73809 frame[985]
.sym 73810 frame[987]
.sym 73877 frame[612]
.sym 73878 $false
.sym 73879 $false
.sym 73880 $false
.sym 73883 frame[978]
.sym 73884 $false
.sym 73885 $false
.sym 73886 $false
.sym 73889 frame[519]
.sym 73890 $false
.sym 73891 $false
.sym 73892 $false
.sym 73895 frame[776]
.sym 73896 $false
.sym 73897 $false
.sym 73898 $false
.sym 73901 frame[268]
.sym 73902 $false
.sym 73903 $false
.sym 73904 $false
.sym 73907 frame[544]
.sym 73908 $false
.sym 73909 $false
.sym 73910 $false
.sym 73913 frame[378]
.sym 73914 $false
.sym 73915 $false
.sym 73916 $false
.sym 73919 frame[369]
.sym 73920 $false
.sym 73921 $false
.sym 73922 $false
.sym 73923 frame_en$2
.sym 73924 CLK_16mhz$2$2
.sym 73925 $false
.sym 73926 $abc$706167$n2095
.sym 73927 spi.tx_buf[206]
.sym 73928 spi.tx_buf[282]
.sym 73929 spi.tx_buf[781]
.sym 73930 spi.tx_buf[799]
.sym 73931 spi.tx_buf[587]
.sym 73932 spi.tx_buf[981]
.sym 73933 spi.tx_buf[268]
.sym 74000 spi.tx_buf[716]
.sym 74001 spi.tx_buf[588]
.sym 74002 $abc$706167$n1873
.sym 74003 $abc$706167$n3579_1
.sym 74006 spi.tx_buf[269]
.sym 74007 spi.tx_buf[781]
.sym 74008 $abc$706167$n2741
.sym 74009 $abc$706167$n1873
.sym 74012 spi_frame[614]
.sym 74013 $false
.sym 74014 $false
.sym 74015 $false
.sym 74018 spi_frame[716]
.sym 74019 $false
.sym 74020 $false
.sym 74021 $false
.sym 74024 spi_frame[637]
.sym 74025 $false
.sym 74026 $false
.sym 74027 $false
.sym 74030 spi_frame[269]
.sym 74031 $false
.sym 74032 $false
.sym 74033 $false
.sym 74036 spi_frame[519]
.sym 74037 $false
.sym 74038 $false
.sym 74039 $false
.sym 74042 spi_frame[588]
.sym 74043 $false
.sym 74044 $false
.sym 74045 $false
.sym 74046 $abc$706167$n1337$2
.sym 74047 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 74048 $false
.sym 74049 $abc$706167$n2825_1
.sym 74050 $abc$706167$n2357
.sym 74051 spi_frame[1010]
.sym 74052 spi_frame[466]
.sym 74053 spi_frame[4]
.sym 74054 spi_frame[780]
.sym 74055 spi_frame[395]
.sym 74123 $abc$706167$n2826_1
.sym 74124 $abc$706167$n2825_1
.sym 74125 spi.tx_cnt[6]
.sym 74126 $abc$706167$n2741
.sym 74129 $abc$706167$n1873
.sym 74130 $abc$706167$n2339
.sym 74131 $abc$706167$n2340
.sym 74132 $abc$706167$n2336
.sym 74135 $abc$706167$n2358
.sym 74136 $abc$706167$n2357
.sym 74137 $abc$706167$n1873
.sym 74138 spi.tx_cnt[5]
.sym 74147 $abc$706167$n1873
.sym 74148 $abc$706167$n2359
.sym 74149 $abc$706167$n2360
.sym 74150 $abc$706167$n2356
.sym 74153 spi.tx_buf[765]
.sym 74154 spi.tx_buf[637]
.sym 74155 $abc$706167$n3926
.sym 74156 $abc$706167$n2741
.sym 74159 spi.tx_buf[253]
.sym 74160 spi.tx_buf[125]
.sym 74161 $abc$706167$n2741
.sym 74162 $abc$706167$n3926
.sym 74165 RHD_init_inst.rhd_data[11]
.sym 74166 $false
.sym 74167 $false
.sym 74168 $false
.sym 74169 $abc$706167$n1152
.sym 74170 CLK_16mhz$2$2
.sym 74171 $false
.sym 74172 spi_frame[476]
.sym 74173 spi_frame[288]
.sym 74174 spi_frame[180]
.sym 74176 spi_frame[987]
.sym 74177 spi_frame[303]
.sym 74178 spi_frame[468]
.sym 74179 spi_frame[588]
.sym 74246 spi.tx_buf[519]
.sym 74247 $abc$706167$n2741
.sym 74248 $abc$706167$n1873
.sym 74249 $false
.sym 74252 RHD_init_inst.rhd_data[0]
.sym 74253 $false
.sym 74254 $false
.sym 74255 $false
.sym 74264 RHD_init_inst.rhd_data[15]
.sym 74265 $false
.sym 74266 $false
.sym 74267 $false
.sym 74282 RHD_init_inst.rhd_data[3]
.sym 74283 $false
.sym 74284 $false
.sym 74285 $false
.sym 74292 $abc$706167$n1134
.sym 74293 CLK_16mhz$2$2
.sym 74294 $false
.sym 74295 $abc$706167$n2768_1
.sym 74296 $abc$706167$n1952
.sym 74297 spi.tx_buf[468]
.sym 74298 spi.tx_buf[348]
.sym 74299 spi.tx_buf[771]
.sym 74300 spi.tx_buf[515]
.sym 74301 spi.tx_buf[780]
.sym 74302 spi.tx_buf[1010]
.sym 74369 spi_frame[245]
.sym 74370 $false
.sym 74371 $false
.sym 74372 $false
.sym 74381 spi_frame[776]
.sym 74382 $false
.sym 74383 $false
.sym 74384 $false
.sym 74387 spi_frame[124]
.sym 74388 $false
.sym 74389 $false
.sym 74390 $false
.sym 74393 spi_frame[365]
.sym 74394 $false
.sym 74395 $false
.sym 74396 $false
.sym 74399 spi_frame[335]
.sym 74400 $false
.sym 74401 $false
.sym 74402 $false
.sym 74411 spi_frame[619]
.sym 74412 $false
.sym 74413 $false
.sym 74414 $false
.sym 74415 $abc$706167$n1337$2
.sym 74416 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 74417 $false
.sym 74418 spi.tx_buf[476]
.sym 74419 spi.tx_buf[629]
.sym 74420 spi.tx_buf[751]
.sym 74422 spi.tx_buf[80]
.sym 74423 spi.tx_buf[700]
.sym 74424 spi.tx_buf[908]
.sym 74492 spi.tx_buf[259]
.sym 74493 spi.tx_buf[771]
.sym 74494 $abc$706167$n2741
.sym 74495 $abc$706167$n1873
.sym 74498 spi.tx_buf[27]
.sym 74499 spi.tx_buf[1051]
.sym 74500 $abc$706167$n2741
.sym 74501 $abc$706167$n2645
.sym 74504 spi.tx_buf[443]
.sym 74505 spi.tx_buf[315]
.sym 74506 $abc$706167$n2741
.sym 74507 $abc$706167$n3926
.sym 74510 spi_frame[443]
.sym 74511 $false
.sym 74512 $false
.sym 74513 $false
.sym 74516 spi_frame[356]
.sym 74517 $false
.sym 74518 $false
.sym 74519 $false
.sym 74522 $false
.sym 74523 $false
.sym 74524 $false
.sym 74525 $false
.sym 74528 spi_frame[259]
.sym 74529 $false
.sym 74530 $false
.sym 74531 $false
.sym 74534 spi_frame[125]
.sym 74535 $false
.sym 74536 $false
.sym 74537 $false
.sym 74538 $abc$706167$n1337$2
.sym 74539 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 74540 $false
.sym 74541 $abc$706167$n2761_1
.sym 74542 $abc$706167$n2218
.sym 74543 $abc$706167$n2763_1
.sym 74544 $abc$706167$n2766_1
.sym 74545 $abc$706167$n2767_1
.sym 74546 $abc$706167$n3380_1
.sym 74547 frame[356]
.sym 74548 frame[366]
.sym 74615 frame[277]
.sym 74616 $false
.sym 74617 $false
.sym 74618 $false
.sym 74621 frame[259]
.sym 74622 $false
.sym 74623 $false
.sym 74624 $false
.sym 74627 frame[356]
.sym 74628 $false
.sym 74629 $false
.sym 74630 $false
.sym 74633 frame[629]
.sym 74634 $false
.sym 74635 $false
.sym 74636 $false
.sym 74639 frame[464]
.sym 74640 $false
.sym 74641 $false
.sym 74642 $false
.sym 74645 frame[775]
.sym 74646 $false
.sym 74647 $false
.sym 74648 $false
.sym 74651 frame[88]
.sym 74652 $false
.sym 74653 $false
.sym 74654 $false
.sym 74661 frame_en$2
.sym 74662 CLK_16mhz$2$2
.sym 74663 $false
.sym 74664 $abc$706167$n2083
.sym 74665 $abc$706167$n2082
.sym 74666 $abc$706167$n2756_1
.sym 74667 $abc$706167$n2084
.sym 74668 $abc$706167$n3379_1
.sym 74669 spi_frame[725]
.sym 74670 spi_frame[722]
.sym 74671 spi_frame[89]
.sym 74738 spi.tx_buf[5]
.sym 74739 spi.tx_buf[1029]
.sym 74740 $abc$706167$n2645
.sym 74741 $false
.sym 74744 spi_frame[464]
.sym 74745 $false
.sym 74746 $false
.sym 74747 $false
.sym 74750 $false
.sym 74751 $false
.sym 74752 $false
.sym 74753 $false
.sym 74756 spi_frame[5]
.sym 74757 $false
.sym 74758 $false
.sym 74759 $false
.sym 74762 spi_frame[522]
.sym 74763 $false
.sym 74764 $false
.sym 74765 $false
.sym 74768 spi_frame[722]
.sym 74769 $false
.sym 74770 $false
.sym 74771 $false
.sym 74774 spi_frame[775]
.sym 74775 $false
.sym 74776 $false
.sym 74777 $false
.sym 74780 spi_frame[15]
.sym 74781 $false
.sym 74782 $false
.sym 74783 $false
.sym 74784 $abc$706167$n1337$2
.sym 74785 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 74786 $false
.sym 74788 $abc$706167$n2370
.sym 74789 $abc$706167$n3349_1
.sym 74791 $abc$706167$n2748_1
.sym 74792 $abc$706167$n2371
.sym 74794 frame[214]
.sym 74867 $abc$706167$n3491_1
.sym 74868 $abc$706167$n2748_1
.sym 74869 $abc$706167$n2721
.sym 74870 spi.tx_cnt[3]
.sym 74873 spi.tx_buf[539]
.sym 74874 $abc$706167$n2741
.sym 74875 $abc$706167$n1873
.sym 74876 $false
.sym 74879 $abc$706167$n3489_1
.sym 74880 $abc$706167$n3580_1
.sym 74881 $abc$706167$n2741
.sym 74882 spi.tx_cnt[6]
.sym 74885 $abc$706167$n2763_1
.sym 74886 spi.tx_cnt[4]
.sym 74887 $abc$706167$n3581_1
.sym 74888 spi.tx_cnt[5]
.sym 74891 $abc$706167$n2298
.sym 74892 $abc$706167$n1955
.sym 74893 $abc$706167$n1873
.sym 74894 $abc$706167$n3396_1
.sym 74897 RHD_init_inst.rhd_data[5]
.sym 74898 $false
.sym 74899 $false
.sym 74900 $false
.sym 74903 RHD_init_inst.rhd_data[10]
.sym 74904 $false
.sym 74905 $false
.sym 74906 $false
.sym 74907 $abc$706167$n1110
.sym 74908 CLK_16mhz$2$2
.sym 74909 $false
.sym 74910 $abc$706167$n2005
.sym 74911 spi.tx_buf[19]
.sym 74912 spi.tx_buf[108]
.sym 74913 spi.tx_buf[4]
.sym 74914 spi.tx_buf[514]
.sym 74915 spi.tx_buf[1043]
.sym 74916 spi.tx_buf[612]
.sym 74917 spi.tx_buf[521]
.sym 74984 $abc$706167$n2274
.sym 74985 $abc$706167$n3392_1
.sym 74986 $abc$706167$n2246
.sym 74987 spi.tx_cnt[2]
.sym 74990 $abc$706167$n2282
.sym 74991 $abc$706167$n2275
.sym 74992 spi.tx_cnt[5]
.sym 74993 $abc$706167$n1955
.sym 74996 $abc$706167$n2260
.sym 74997 $abc$706167$n2247
.sym 74998 spi.tx_cnt[4]
.sym 74999 spi.tx_cnt[5]
.sym 75002 spi.tx_buf[520]
.sym 75003 $abc$706167$n2741
.sym 75004 $abc$706167$n1873
.sym 75005 $false
.sym 75008 spi.tx_buf[684]
.sym 75009 spi.tx_buf[556]
.sym 75010 $abc$706167$n3926
.sym 75011 $abc$706167$n2741
.sym 75014 spi.tx_buf[514]
.sym 75015 $abc$706167$n2741
.sym 75016 $abc$706167$n1873
.sym 75017 $false
.sym 75020 $abc$706167$n3397_1
.sym 75021 $abc$706167$n3391_1
.sym 75022 spi.tx_cnt[5]
.sym 75023 spi.tx_cnt[4]
.sym 75026 RHD_init_inst.rhd_data[3]
.sym 75027 $false
.sym 75028 $false
.sym 75029 $false
.sym 75030 $abc$706167$n1149
.sym 75031 CLK_16mhz$2$2
.sym 75032 $false
.sym 75033 $abc$706167$n2363
.sym 75034 spi_frame[170]
.sym 75035 spi_frame[522]
.sym 75036 spi_frame[131]
.sym 75037 spi_frame[214]
.sym 75038 spi_frame[137]
.sym 75039 spi_frame[527]
.sym 75125 spi.tx_buf[76]
.sym 75126 spi.tx_buf[204]
.sym 75127 $abc$706167$n1873
.sym 75128 $abc$706167$n3488_1
.sym 75137 RHD_init_inst.rhd_data[4]
.sym 75138 $false
.sym 75139 $false
.sym 75140 $false
.sym 75153 $abc$706167$n1203
.sym 75154 CLK_16mhz$2$2
.sym 75155 $false
.sym 75156 spi.tx_buf[496]
.sym 75157 spi.tx_buf[137]
.sym 75158 spi.tx_buf[36]
.sym 75159 spi.tx_buf[214]
.sym 75160 spi.tx_buf[170]
.sym 75161 spi.tx_buf[531]
.sym 75162 spi.tx_buf[228]
.sym 75163 spi.tx_buf[7]
.sym 75230 spi.tx_buf[206]
.sym 75231 spi.tx_buf[78]
.sym 75232 $abc$706167$n2741
.sym 75233 $abc$706167$n3926
.sym 75236 spi.tx_buf[214]
.sym 75237 spi.tx_buf[86]
.sym 75238 $abc$706167$n3926
.sym 75239 $false
.sym 75242 spi_frame[755]
.sym 75243 $false
.sym 75244 $false
.sym 75245 $false
.sym 75248 spi_frame[22]
.sym 75249 $false
.sym 75250 $false
.sym 75251 $false
.sym 75254 spi_frame[684]
.sym 75255 $false
.sym 75256 $false
.sym 75257 $false
.sym 75260 spi_frame[78]
.sym 75261 $false
.sym 75262 $false
.sym 75263 $false
.sym 75266 spi_frame[499]
.sym 75267 $false
.sym 75268 $false
.sym 75269 $false
.sym 75272 spi_frame[520]
.sym 75273 $false
.sym 75274 $false
.sym 75275 $false
.sym 75276 $abc$706167$n1337$2
.sym 75277 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 75278 $false
.sym 75279 $abc$706167$n2673
.sym 75281 $abc$706167$n2294
.sym 75282 $abc$706167$n3467_1
.sym 75283 $abc$706167$n2668_1
.sym 75285 $abc$706167$n3468_1
.sym 75286 frame[913]
.sym 75353 spi.tx_buf[971]
.sym 75354 spi.tx_buf[843]
.sym 75355 $abc$706167$n3926
.sym 75356 $false
.sym 75359 $abc$706167$n2157
.sym 75360 $abc$706167$n2156
.sym 75361 $abc$706167$n1873
.sym 75362 $abc$706167$n2741
.sym 75365 $abc$706167$n2018
.sym 75366 $abc$706167$n2019
.sym 75367 $abc$706167$n2017
.sym 75368 $abc$706167$n3926
.sym 75377 spi.tx_buf[263]
.sym 75378 spi.tx_buf[775]
.sym 75379 $abc$706167$n2741
.sym 75380 $abc$706167$n1873
.sym 75383 $abc$706167$n2291
.sym 75384 $abc$706167$n1955
.sym 75385 $abc$706167$n1873
.sym 75386 $abc$706167$n3390_1
.sym 75389 RHD_init_inst.rhd_data[3]
.sym 75390 $false
.sym 75391 $false
.sym 75392 $false
.sym 75395 RHD_init_inst.rhd_data[9]
.sym 75396 $false
.sym 75397 $false
.sym 75398 $false
.sym 75399 $abc$706167$n1104
.sym 75400 CLK_16mhz$2$2
.sym 75401 $false
.sym 75402 spi_frame[165]
.sym 75403 spi_frame[520]
.sym 75404 spi_frame[198]
.sym 75405 spi_frame[908]
.sym 75406 spi_frame[913]
.sym 75407 spi_frame[839]
.sym 75408 spi_frame[963]
.sym 75409 spi_frame[78]
.sym 75476 spi.tx_buf[22]
.sym 75477 spi.tx_buf[1046]
.sym 75478 $abc$706167$n2645
.sym 75479 $false
.sym 75482 $abc$706167$n1873
.sym 75483 $abc$706167$n2272
.sym 75484 $abc$706167$n2273
.sym 75485 $abc$706167$n1955
.sym 75488 spi.tx_buf[721]
.sym 75489 spi.tx_buf[593]
.sym 75490 $abc$706167$n3926
.sym 75491 $abc$706167$n2741
.sym 75494 spi.tx_buf[718]
.sym 75495 spi.tx_buf[590]
.sym 75496 $abc$706167$n3926
.sym 75497 $abc$706167$n2741
.sym 75500 $abc$706167$n2265
.sym 75501 $abc$706167$n2271
.sym 75502 $abc$706167$n2261
.sym 75503 $abc$706167$n2268
.sym 75506 $abc$706167$n1873
.sym 75507 $abc$706167$n2657_1
.sym 75508 $abc$706167$n2658
.sym 75509 $abc$706167$n1955
.sym 75518 RHD_init_inst.rhd_data[4]
.sym 75519 $false
.sym 75520 $false
.sym 75521 $false
.sym 75522 $abc$706167$n1152
.sym 75523 CLK_16mhz$2$2
.sym 75524 $false
.sym 75526 $abc$706167$n2694
.sym 75527 frame[452]
.sym 75529 frame[457]
.sym 75530 frame[456]
.sym 75531 frame[448]
.sym 75532 frame[459]
.sym 75599 spi.tx_buf[209]
.sym 75600 spi.tx_buf[81]
.sym 75601 $abc$706167$n2741
.sym 75602 $abc$706167$n3926
.sym 75605 RHD_init_inst.rhd_data[5]
.sym 75606 $false
.sym 75607 $false
.sym 75608 $false
.sym 75611 RHD_init_inst.rhd_data[3]
.sym 75612 $false
.sym 75613 $false
.sym 75614 $false
.sym 75617 RHD_init_inst.rhd_data[6]
.sym 75618 $false
.sym 75619 $false
.sym 75620 $false
.sym 75623 RHD_init_inst.rhd_data[12]
.sym 75624 $false
.sym 75625 $false
.sym 75626 $false
.sym 75629 RHD_init_inst.rhd_data[4]
.sym 75630 $false
.sym 75631 $false
.sym 75632 $false
.sym 75635 RHD_init_inst.rhd_data[10]
.sym 75636 $false
.sym 75637 $false
.sym 75638 $false
.sym 75641 RHD_init_inst.rhd_data[2]
.sym 75642 $false
.sym 75643 $false
.sym 75644 $false
.sym 75645 $abc$706167$n1248
.sym 75646 CLK_16mhz$2$2
.sym 75647 $false
.sym 75648 $abc$706167$n2695_1
.sym 75649 spi.tx_buf[760]
.sym 75651 spi.tx_buf[1044]
.sym 75652 spi.tx_buf[539]
.sym 75653 spi.tx_buf[683]
.sym 75654 spi.tx_buf[913]
.sym 75655 spi.tx_buf[165]
.sym 75722 spi.tx_buf[41]
.sym 75723 spi.tx_buf[297]
.sym 75724 $abc$706167$n3926
.sym 75725 $abc$706167$n1873
.sym 75728 $abc$706167$n2741
.sym 75729 $abc$706167$n2369
.sym 75730 $abc$706167$n2368
.sym 75731 spi.tx_cnt[5]
.sym 75734 spi.tx_buf[459]
.sym 75735 spi.tx_buf[331]
.sym 75736 $abc$706167$n3926
.sym 75737 $false
.sym 75740 spi_frame[465]
.sym 75741 $false
.sym 75742 $false
.sym 75743 $false
.sym 75746 spi_frame[459]
.sym 75747 $false
.sym 75748 $false
.sym 75749 $false
.sym 75752 spi_frame[297]
.sym 75753 $false
.sym 75754 $false
.sym 75755 $false
.sym 75758 spi_frame[687]
.sym 75759 $false
.sym 75760 $false
.sym 75761 $false
.sym 75764 spi_frame[41]
.sym 75765 $false
.sym 75766 $false
.sym 75767 $false
.sym 75768 $abc$706167$n1337$2
.sym 75769 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 75770 $false
.sym 75771 $abc$706167$n2227
.sym 75773 $abc$706167$n2806_1
.sym 75774 $abc$706167$n2755_1
.sym 75775 $abc$706167$n2228
.sym 75776 frame[308]
.sym 75845 spi.tx_buf[205]
.sym 75846 spi.tx_buf[77]
.sym 75847 $abc$706167$n2741
.sym 75848 $abc$706167$n3926
.sym 75851 spi_frame[205]
.sym 75852 $false
.sym 75853 $false
.sym 75854 $false
.sym 75857 spi_frame[24]
.sym 75858 $false
.sym 75859 $false
.sym 75860 $false
.sym 75863 spi_frame[86]
.sym 75864 $false
.sym 75865 $false
.sym 75866 $false
.sym 75869 spi_frame[432]
.sym 75870 $false
.sym 75871 $false
.sym 75872 $false
.sym 75875 spi_frame[551]
.sym 75876 $false
.sym 75877 $false
.sym 75878 $false
.sym 75881 spi_frame[331]
.sym 75882 $false
.sym 75883 $false
.sym 75884 $false
.sym 75891 $abc$706167$n1337$2
.sym 75892 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 75893 $false
.sym 75894 $abc$706167$n3572_1
.sym 75895 spi.tx_buf[685]
.sym 75896 spi.tx_buf[37]
.sym 75897 spi.tx_buf[319]
.sym 75898 spi.tx_buf[673]
.sym 75899 spi.tx_buf[900]
.sym 75900 spi.tx_buf[453]
.sym 75901 spi.tx_buf[772]
.sym 75968 spi.tx_buf[388]
.sym 75969 spi.tx_buf[260]
.sym 75970 $abc$706167$n2741
.sym 75971 $abc$706167$n3572_1
.sym 75974 spi_frame[136]
.sym 75975 $false
.sym 75976 $false
.sym 75977 $false
.sym 75980 spi_frame[675]
.sym 75981 $false
.sym 75982 $false
.sym 75983 $false
.sym 75986 spi_frame[81]
.sym 75987 $false
.sym 75988 $false
.sym 75989 $false
.sym 75992 spi_frame[388]
.sym 75993 $false
.sym 75994 $false
.sym 75995 $false
.sym 75998 spi_frame[762]
.sym 75999 $false
.sym 76000 $false
.sym 76001 $false
.sym 76004 spi_frame[77]
.sym 76005 $false
.sym 76006 $false
.sym 76007 $false
.sym 76014 $abc$706167$n1337$2
.sym 76015 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 76016 $false
.sym 76017 $abc$706167$n2154
.sym 76018 $abc$706167$n2229
.sym 76019 spi.tx_buf[260]
.sym 76020 spi.tx_buf[549]
.sym 76021 spi.tx_buf[769]
.sym 76022 spi.tx_buf[72]
.sym 76023 spi.tx_buf[75]
.sym 76024 spi.tx_buf[677]
.sym 76091 frame[551]
.sym 76092 $false
.sym 76093 $false
.sym 76094 $false
.sym 76097 frame[755]
.sym 76098 $false
.sym 76099 $false
.sym 76100 $false
.sym 76103 frame[388]
.sym 76104 $false
.sym 76105 $false
.sym 76106 $false
.sym 76109 frame[121]
.sym 76110 $false
.sym 76111 $false
.sym 76112 $false
.sym 76115 frame[557]
.sym 76116 $false
.sym 76117 $false
.sym 76118 $false
.sym 76127 frame[125]
.sym 76128 $false
.sym 76129 $false
.sym 76130 $false
.sym 76133 frame[899]
.sym 76134 $false
.sym 76135 $false
.sym 76136 $false
.sym 76137 frame_en$2
.sym 76138 CLK_16mhz$2$2
.sym 76139 $false
.sym 76140 spi_frame[816]
.sym 76143 spi_frame[451]
.sym 76144 spi_frame[772]
.sym 76145 spi_frame[37]
.sym 76146 spi_frame[760]
.sym 76147 spi_frame[72]
.sym 76220 RHD_init_inst.rhd_data[7]
.sym 76221 $false
.sym 76222 $false
.sym 76223 $false
.sym 76244 RHD_init_inst.rhd_data[6]
.sym 76245 $false
.sym 76246 $false
.sym 76247 $false
.sym 76256 RHD_init_inst.rhd_data[5]
.sym 76257 $false
.sym 76258 $false
.sym 76259 $false
.sym 76260 $abc$706167$n1086
.sym 76261 CLK_16mhz$2$2
.sym 76262 $false
.sym 76263 spi_frame[260]
.sym 76264 spi_frame[77]
.sym 76266 spi_frame[762]
.sym 76267 spi_frame[769]
.sym 76269 spi_frame[313]
.sym 76270 spi_frame[75]
.sym 76337 RHD_init_inst.rhd_data[6]
.sym 76338 $false
.sym 76339 $false
.sym 76340 $false
.sym 76349 RHD_init_inst.rhd_data[13]
.sym 76350 $false
.sym 76351 $false
.sym 76352 $false
.sym 76355 RHD_init_inst.rhd_data[9]
.sym 76356 $false
.sym 76357 $false
.sym 76358 $false
.sym 76361 RHD_init_inst.rhd_data[4]
.sym 76362 $false
.sym 76363 $false
.sym 76364 $false
.sym 76383 $abc$706167$n1101
.sym 76384 CLK_16mhz$2$2
.sym 76385 $false
.sym 76386 frame[762]
.sym 76391 frame[766]
.sym 76392 frame[760]
.sym 76393 frame[755]
.sym 76460 frame[684]
.sym 76461 $false
.sym 76462 $false
.sym 76463 $false
.sym 76484 frame[323]
.sym 76485 $false
.sym 76486 $false
.sym 76487 $false
.sym 76490 frame[677]
.sym 76491 $false
.sym 76492 $false
.sym 76493 $false
.sym 76502 frame[328]
.sym 76503 $false
.sym 76504 $false
.sym 76505 $false
.sym 76506 frame_en$2
.sym 76507 CLK_16mhz$2$2
.sym 76508 $false
.sym 76509 frame[72]
.sym 76511 frame[75]
.sym 76514 frame[78]
.sym 76516 frame[77]
.sym 76583 frame[425]
.sym 76584 $false
.sym 76585 $false
.sym 76586 $false
.sym 76589 frame[783]
.sym 76590 $false
.sym 76591 $false
.sym 76592 $false
.sym 76601 frame[687]
.sym 76602 $false
.sym 76603 $false
.sym 76604 $false
.sym 76607 frame[773]
.sym 76608 $false
.sym 76609 $false
.sym 76610 $false
.sym 76613 frame[782]
.sym 76614 $false
.sym 76615 $false
.sym 76616 $false
.sym 76629 frame_en$2
.sym 76630 CLK_16mhz$2$2
.sym 76631 $false
.sym 76635 frame[772]
.sym 76636 frame[769]
.sym 76706 RHD_init_inst.rhd_data[15]
.sym 76707 $false
.sym 76708 $false
.sym 76709 $false
.sym 76712 RHD_init_inst.rhd_data[14]
.sym 76713 $false
.sym 76714 $false
.sym 76715 $false
.sym 76748 RHD_init_inst.rhd_data[5]
.sym 76749 $false
.sym 76750 $false
.sym 76751 $false
.sym 76752 $abc$706167$n1224
.sym 76753 CLK_16mhz$2$2
.sym 76754 $false
.sym 76829 $false
.sym 76856 frame[152]
.sym 76858 frame[157]
.sym 76862 frame[155]
.sym 76930 frame[485]
.sym 76931 $false
.sym 76932 $false
.sym 76933 $false
.sym 76936 frame[155]
.sym 76937 $false
.sym 76938 $false
.sym 76939 $false
.sym 76960 frame[667]
.sym 76961 $false
.sym 76962 $false
.sym 76963 $false
.sym 76976 frame_en$2
.sym 76977 CLK_16mhz$2$2
.sym 76978 $false
.sym 76983 frame[381]
.sym 76986 frame[380]
.sym 76988 frame[370]
.sym 76990 frame[373]
.sym 77093 RHD_init_inst.rhd_data[7]
.sym 77094 $false
.sym 77095 $false
.sym 77096 $false
.sym 77099 RHD_init_inst.rhd_data[10]
.sym 77100 $false
.sym 77101 $false
.sym 77102 $false
.sym 77105 RHD_init_inst.rhd_data[15]
.sym 77106 $false
.sym 77107 $false
.sym 77108 $false
.sym 77111 RHD_init_inst.rhd_data[0]
.sym 77112 $false
.sym 77113 $false
.sym 77114 $false
.sym 77117 RHD_init_inst.rhd_data[9]
.sym 77118 $false
.sym 77119 $false
.sym 77120 $false
.sym 77123 RHD_init_inst.rhd_data[13]
.sym 77124 $false
.sym 77125 $false
.sym 77126 $false
.sym 77129 RHD_init_inst.rhd_data[6]
.sym 77130 $false
.sym 77131 $false
.sym 77132 $false
.sym 77139 $abc$706167$n1269
.sym 77140 CLK_16mhz$2$2
.sym 77141 $false
.sym 77145 frame[390]
.sym 77149 frame[385]
.sym 77234 RHD_init_inst.rhd_data[7]
.sym 77235 $false
.sym 77236 $false
.sym 77237 $false
.sym 77240 RHD_init_inst.rhd_data[5]
.sym 77241 $false
.sym 77242 $false
.sym 77243 $false
.sym 77252 RHD_init_inst.rhd_data[4]
.sym 77253 $false
.sym 77254 $false
.sym 77255 $false
.sym 77262 $abc$706167$n1170
.sym 77263 CLK_16mhz$2$2
.sym 77264 $false
.sym 77267 spi.tx_buf[485]
.sym 77268 spi.tx_buf[191]
.sym 77270 spi.tx_buf[850]
.sym 77272 spi.tx_buf[373]
.sym 77345 spi_frame[381]
.sym 77346 $false
.sym 77347 $false
.sym 77348 $false
.sym 77351 spi_frame[487]
.sym 77352 $false
.sym 77353 $false
.sym 77354 $false
.sym 77357 spi_frame[655]
.sym 77358 $false
.sym 77359 $false
.sym 77360 $false
.sym 77363 spi_frame[545]
.sym 77364 $false
.sym 77365 $false
.sym 77366 $false
.sym 77369 spi_frame[731]
.sym 77370 $false
.sym 77371 $false
.sym 77372 $false
.sym 77375 spi_frame[667]
.sym 77376 $false
.sym 77377 $false
.sym 77378 $false
.sym 77381 spi_frame[155]
.sym 77382 $false
.sym 77383 $false
.sym 77384 $false
.sym 77385 $abc$706167$n1337$2
.sym 77386 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 77387 $false
.sym 77389 frame[2]
.sym 77391 frame[1]
.sym 77392 frame[5]
.sym 77395 frame[4]
.sym 77468 spi.tx_buf[155]
.sym 77469 spi.tx_buf[667]
.sym 77470 $abc$706167$n1873
.sym 77471 $abc$706167$n2741
.sym 77474 spi.tx_buf[437]
.sym 77475 spi.tx_buf[309]
.sym 77476 $abc$706167$n2741
.sym 77477 $abc$706167$n3926
.sym 77480 spi.tx_buf[487]
.sym 77481 spi.tx_buf[359]
.sym 77482 $abc$706167$n2741
.sym 77483 $abc$706167$n3926
.sym 77486 RHD_init_inst.rhd_data[0]
.sym 77487 $false
.sym 77488 $false
.sym 77489 $false
.sym 77492 RHD_init_inst.rhd_data[3]
.sym 77493 $false
.sym 77494 $false
.sym 77495 $false
.sym 77498 RHD_init_inst.rhd_data[13]
.sym 77499 $false
.sym 77500 $false
.sym 77501 $false
.sym 77504 RHD_init_inst.rhd_data[7]
.sym 77505 $false
.sym 77506 $false
.sym 77507 $false
.sym 77508 $abc$706167$n1176
.sym 77509 CLK_16mhz$2$2
.sym 77510 $false
.sym 77512 spi_frame[152]
.sym 77513 spi_frame[373]
.sym 77514 spi_frame[182]
.sym 77515 spi_frame[636]
.sym 77516 spi_frame[735]
.sym 77517 spi_frame[490]
.sym 77518 spi_frame[2]
.sym 77585 spi.tx_buf[182]
.sym 77586 spi.tx_buf[54]
.sym 77587 $abc$706167$n3926
.sym 77588 $false
.sym 77591 spi_frame[624]
.sym 77592 $false
.sym 77593 $false
.sym 77594 $false
.sym 77597 spi_frame[0]
.sym 77598 $false
.sym 77599 $false
.sym 77600 $false
.sym 77603 spi_frame[358]
.sym 77604 $false
.sym 77605 $false
.sym 77606 $false
.sym 77609 spi_frame[806]
.sym 77610 $false
.sym 77611 $false
.sym 77612 $false
.sym 77615 spi_frame[632]
.sym 77616 $false
.sym 77617 $false
.sym 77618 $false
.sym 77621 spi_frame[54]
.sym 77622 $false
.sym 77623 $false
.sym 77624 $false
.sym 77627 spi_frame[182]
.sym 77628 $false
.sym 77629 $false
.sym 77630 $false
.sym 77631 $abc$706167$n1337$2
.sym 77632 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 77633 $false
.sym 77634 $abc$706167$n2235
.sym 77638 $abc$706167$n2366
.sym 77639 frame[287]
.sym 77640 frame[277]
.sym 77641 frame[286]
.sym 77708 $abc$706167$n2054
.sym 77709 $abc$706167$n2053
.sym 77710 $abc$706167$n1873
.sym 77711 spi.tx_cnt[5]
.sym 77714 spi.tx_buf[934]
.sym 77715 spi.tx_buf[806]
.sym 77716 $abc$706167$n3926
.sym 77717 $false
.sym 77720 spi.tx_buf[999]
.sym 77721 spi.tx_buf[871]
.sym 77722 $abc$706167$n3926
.sym 77723 $abc$706167$n2741
.sym 77726 frame[5]
.sym 77727 $false
.sym 77728 $false
.sym 77729 $false
.sym 77738 frame[54]
.sym 77739 $false
.sym 77740 $false
.sym 77741 $false
.sym 77744 frame[515]
.sym 77745 $false
.sym 77746 $false
.sym 77747 $false
.sym 77750 frame[0]
.sym 77751 $false
.sym 77752 $false
.sym 77753 $false
.sym 77754 frame_en$2
.sym 77755 CLK_16mhz$2$2
.sym 77756 $false
.sym 77757 spi_frame[715]
.sym 77758 spi_frame[710]
.sym 77759 spi_frame[662]
.sym 77760 spi_frame[286]
.sym 77761 spi_frame[985]
.sym 77762 spi_frame[793]
.sym 77764 spi_frame[842]
.sym 77831 $abc$706167$n2236
.sym 77832 $abc$706167$n2235
.sym 77833 $abc$706167$n1955
.sym 77834 $abc$706167$n2741
.sym 77837 $abc$706167$n2237
.sym 77838 $abc$706167$n2238
.sym 77839 $abc$706167$n1955
.sym 77840 $abc$706167$n2234
.sym 77843 $abc$706167$n2239
.sym 77844 $abc$706167$n2233
.sym 77845 spi.tx_cnt[4]
.sym 77846 $abc$706167$n1873
.sym 77849 $abc$706167$n1873
.sym 77850 $abc$706167$n3366_1
.sym 77851 $abc$706167$n2052
.sym 77852 spi.tx_cnt[4]
.sym 77855 RHD_init_inst.rhd_data[1]
.sym 77856 $false
.sym 77857 $false
.sym 77858 $false
.sym 77867 RHD_init_inst.rhd_data[9]
.sym 77868 $false
.sym 77869 $false
.sym 77870 $false
.sym 77873 RHD_init_inst.rhd_data[10]
.sym 77874 $false
.sym 77875 $false
.sym 77876 $false
.sym 77877 $abc$706167$n1149
.sym 77878 CLK_16mhz$2$2
.sym 77879 $false
.sym 77880 $abc$706167$n2169
.sym 77881 frame[771]
.sym 77882 frame[768]
.sym 77883 frame[776]
.sym 77884 frame[779]
.sym 77885 frame[780]
.sym 77886 frame[774]
.sym 77887 frame[781]
.sym 77960 spi.tx_buf[1024]
.sym 77961 spi.tx_buf[0]
.sym 77962 $abc$706167$n2645
.sym 77963 $false
.sym 77966 spi.tx_buf[1013]
.sym 77967 spi.tx_buf[885]
.sym 77968 $abc$706167$n3926
.sym 77969 $false
.sym 77978 RHD_init_inst.rhd_data[2]
.sym 77979 $false
.sym 77980 $false
.sym 77981 $false
.sym 77990 RHD_init_inst.rhd_data[9]
.sym 77991 $false
.sym 77992 $false
.sym 77993 $false
.sym 77996 RHD_init_inst.rhd_data[11]
.sym 77997 $false
.sym 77998 $false
.sym 77999 $false
.sym 78000 $abc$706167$n1263
.sym 78001 CLK_16mhz$2$2
.sym 78002 $false
.sym 78005 $abc$706167$n2153
.sym 78007 frame[550]
.sym 78008 frame[544]
.sym 78009 frame[548]
.sym 78077 spi.tx_buf[287]
.sym 78078 spi.tx_buf[799]
.sym 78079 $abc$706167$n2741
.sym 78080 $abc$706167$n1873
.sym 78083 spi_frame[206]
.sym 78084 $false
.sym 78085 $false
.sym 78086 $false
.sym 78089 spi_frame[282]
.sym 78090 $false
.sym 78091 $false
.sym 78092 $false
.sym 78095 spi_frame[781]
.sym 78096 $false
.sym 78097 $false
.sym 78098 $false
.sym 78101 spi_frame[799]
.sym 78102 $false
.sym 78103 $false
.sym 78104 $false
.sym 78107 spi_frame[587]
.sym 78108 $false
.sym 78109 $false
.sym 78110 $false
.sym 78113 spi_frame[981]
.sym 78114 $false
.sym 78115 $false
.sym 78116 $false
.sym 78119 spi_frame[268]
.sym 78120 $false
.sym 78121 $false
.sym 78122 $false
.sym 78123 $abc$706167$n1337$2
.sym 78124 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 78125 $false
.sym 78126 $abc$706167$n2220
.sym 78127 $abc$706167$n2225
.sym 78128 frame[476]
.sym 78129 frame[475]
.sym 78130 frame[468]
.sym 78131 frame[477]
.sym 78132 frame[464]
.sym 78133 frame[466]
.sym 78200 spi.tx_buf[760]
.sym 78201 spi.tx_buf[632]
.sym 78202 $abc$706167$n3926
.sym 78203 $false
.sym 78206 spi.tx_buf[509]
.sym 78207 spi.tx_buf[381]
.sym 78208 $abc$706167$n2741
.sym 78209 $abc$706167$n3926
.sym 78212 frame[1010]
.sym 78213 $false
.sym 78214 $false
.sym 78215 $false
.sym 78218 frame[466]
.sym 78219 $false
.sym 78220 $false
.sym 78221 $false
.sym 78224 frame[4]
.sym 78225 $false
.sym 78226 $false
.sym 78227 $false
.sym 78230 frame[780]
.sym 78231 $false
.sym 78232 $false
.sym 78233 $false
.sym 78236 frame[395]
.sym 78237 $false
.sym 78238 $false
.sym 78239 $false
.sym 78246 frame_en$2
.sym 78247 CLK_16mhz$2$2
.sym 78248 $false
.sym 78249 $abc$706167$n3505_1
.sym 78250 $abc$706167$n3506_1
.sym 78251 spi.tx_buf[303]
.sym 78252 spi.tx_buf[928]
.sym 78253 spi.tx_buf[930]
.sym 78254 spi.tx_buf[1019]
.sym 78255 spi.tx_buf[288]
.sym 78256 spi.tx_buf[793]
.sym 78323 frame[476]
.sym 78324 $false
.sym 78325 $false
.sym 78326 $false
.sym 78329 frame[288]
.sym 78330 $false
.sym 78331 $false
.sym 78332 $false
.sym 78335 frame[180]
.sym 78336 $false
.sym 78337 $false
.sym 78338 $false
.sym 78347 frame[987]
.sym 78348 $false
.sym 78349 $false
.sym 78350 $false
.sym 78353 frame[303]
.sym 78354 $false
.sym 78355 $false
.sym 78356 $false
.sym 78359 frame[468]
.sym 78360 $false
.sym 78361 $false
.sym 78362 $false
.sym 78365 frame[588]
.sym 78366 $false
.sym 78367 $false
.sym 78368 $false
.sym 78369 frame_en$2
.sym 78370 CLK_16mhz$2$2
.sym 78371 $false
.sym 78372 spi_frame[365]
.sym 78375 spi_frame[771]
.sym 78376 spi_frame[348]
.sym 78377 spi_frame[335]
.sym 78378 spi_frame[362]
.sym 78379 spi_frame[930]
.sym 78446 spi.tx_buf[268]
.sym 78447 spi.tx_buf[780]
.sym 78448 $abc$706167$n3926
.sym 78449 $abc$706167$n2741
.sym 78452 spi.tx_buf[515]
.sym 78453 $abc$706167$n1953
.sym 78454 $abc$706167$n1873
.sym 78455 $abc$706167$n2741
.sym 78458 spi_frame[468]
.sym 78459 $false
.sym 78460 $false
.sym 78461 $false
.sym 78464 spi_frame[348]
.sym 78465 $false
.sym 78466 $false
.sym 78467 $false
.sym 78470 spi_frame[771]
.sym 78471 $false
.sym 78472 $false
.sym 78473 $false
.sym 78476 spi_frame[515]
.sym 78477 $false
.sym 78478 $false
.sym 78479 $false
.sym 78482 spi_frame[780]
.sym 78483 $false
.sym 78484 $false
.sym 78485 $false
.sym 78488 spi_frame[1010]
.sym 78489 $false
.sym 78490 $false
.sym 78491 $false
.sym 78492 $abc$706167$n1337$2
.sym 78493 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 78494 $false
.sym 78495 $abc$706167$n2170
.sym 78496 $abc$706167$n2161
.sym 78497 $abc$706167$n2167
.sym 78498 $abc$706167$n2160
.sym 78499 $abc$706167$n2171
.sym 78500 $abc$706167$n2168
.sym 78501 frame[348]
.sym 78569 spi_frame[476]
.sym 78570 $false
.sym 78571 $false
.sym 78572 $false
.sym 78575 spi_frame[629]
.sym 78576 $false
.sym 78577 $false
.sym 78578 $false
.sym 78581 spi_frame[751]
.sym 78582 $false
.sym 78583 $false
.sym 78584 $false
.sym 78593 spi_frame[80]
.sym 78594 $false
.sym 78595 $false
.sym 78596 $false
.sym 78599 spi_frame[700]
.sym 78600 $false
.sym 78601 $false
.sym 78602 $false
.sym 78605 spi_frame[908]
.sym 78606 $false
.sym 78607 $false
.sym 78608 $false
.sym 78615 $abc$706167$n1337$2
.sym 78616 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 78617 $false
.sym 78618 $abc$706167$n2219
.sym 78619 $abc$706167$n1224
.sym 78620 $abc$706167$n1128
.sym 78621 $abc$706167$n1176
.sym 78622 $abc$706167$n1080
.sym 78623 $abc$706167$n1254
.sym 78625 frame[259]
.sym 78692 spi.tx_buf[476]
.sym 78693 spi.tx_buf[348]
.sym 78694 $abc$706167$n2741
.sym 78695 $abc$706167$n3926
.sym 78698 $abc$706167$n2232
.sym 78699 $abc$706167$n2219
.sym 78700 spi.tx_cnt[5]
.sym 78701 spi.tx_cnt[2]
.sym 78704 $abc$706167$n1873
.sym 78705 $abc$706167$n2764_1
.sym 78706 $abc$706167$n2769_1
.sym 78707 $abc$706167$n2766_1
.sym 78710 $abc$706167$n2767_1
.sym 78711 $abc$706167$n2768_1
.sym 78712 $abc$706167$n1873
.sym 78713 $abc$706167$n1955
.sym 78716 spi.tx_buf[396]
.sym 78717 spi.tx_buf[908]
.sym 78718 $abc$706167$n2741
.sym 78719 $abc$706167$n3926
.sym 78722 $abc$706167$n2144
.sym 78723 $abc$706167$n3379_1
.sym 78724 spi.tx_cnt[5]
.sym 78725 spi.tx_cnt[6]
.sym 78728 RHD_init_inst.rhd_data[4]
.sym 78729 $false
.sym 78730 $false
.sym 78731 $false
.sym 78734 RHD_init_inst.rhd_data[14]
.sym 78735 $false
.sym 78736 $false
.sym 78737 $false
.sym 78738 $abc$706167$n1146
.sym 78739 CLK_16mhz$2$2
.sym 78740 $false
.sym 78741 $abc$706167$n1248
.sym 78742 $abc$706167$n1152
.sym 78743 $abc$706167$n1200
.sym 78744 $abc$706167$n2364
.sym 78746 $abc$706167$n1104
.sym 78747 $abc$706167$n1110
.sym 78748 frame[393]
.sym 78815 spi.tx_buf[399]
.sym 78816 spi.tx_buf[911]
.sym 78817 $abc$706167$n2741
.sym 78818 $abc$706167$n1873
.sym 78821 $abc$706167$n2083
.sym 78822 $abc$706167$n2084
.sym 78823 $abc$706167$n3926
.sym 78824 $abc$706167$n1955
.sym 78827 $abc$706167$n2760_1
.sym 78828 $abc$706167$n2761_1
.sym 78829 $abc$706167$n1873
.sym 78830 $abc$706167$n2757_1
.sym 78833 spi.tx_buf[143]
.sym 78834 spi.tx_buf[655]
.sym 78835 $abc$706167$n1873
.sym 78836 $abc$706167$n2741
.sym 78839 $abc$706167$n2154
.sym 78840 $abc$706167$n2153
.sym 78841 $abc$706167$n1873
.sym 78842 $abc$706167$n3378_1
.sym 78845 frame[725]
.sym 78846 $false
.sym 78847 $false
.sym 78848 $false
.sym 78851 frame[722]
.sym 78852 $false
.sym 78853 $false
.sym 78854 $false
.sym 78857 frame[89]
.sym 78858 $false
.sym 78859 $false
.sym 78860 $false
.sym 78861 frame_en$2
.sym 78862 CLK_16mhz$2$2
.sym 78863 $false
.sym 78864 $abc$706167$n1119
.sym 78865 $abc$706167$n1257
.sym 78866 $abc$706167$n1113
.sym 78867 $abc$706167$n1215
.sym 78868 $abc$706167$n1170
.sym 78869 $abc$706167$n1167
.sym 78870 spi_frame[521]
.sym 78871 spi_frame[548]
.sym 78944 $abc$706167$n2372
.sym 78945 $abc$706167$n2371
.sym 78946 $abc$706167$n2373
.sym 78947 $abc$706167$n3926
.sym 78950 spi.tx_buf[531]
.sym 78951 $abc$706167$n2005
.sym 78952 $abc$706167$n1873
.sym 78953 $abc$706167$n3348_1
.sym 78962 $abc$706167$n2749_1
.sym 78963 $abc$706167$n1955
.sym 78964 $abc$706167$n2756_1
.sym 78965 spi.tx_cnt[4]
.sym 78968 spi.tx_buf[521]
.sym 78969 $abc$706167$n2741
.sym 78970 $abc$706167$n1873
.sym 78971 $false
.sym 78980 RHD_init_inst.rhd_data[6]
.sym 78981 $false
.sym 78982 $false
.sym 78983 $false
.sym 78984 $abc$706167$n1119
.sym 78985 CLK_16mhz$2$2
.sym 78986 $false
.sym 78988 $abc$706167$n1239
.sym 78989 $abc$706167$n1143
.sym 78990 $abc$706167$n2711_1
.sym 78991 $abc$706167$n1245
.sym 78992 $abc$706167$n1101
.sym 78993 $abc$706167$n1095
.sym 78994 frame[698]
.sym 79061 spi.tx_buf[19]
.sym 79062 spi.tx_buf[1043]
.sym 79063 $abc$706167$n2741
.sym 79064 $abc$706167$n2645
.sym 79067 spi_frame[19]
.sym 79068 $false
.sym 79069 $false
.sym 79070 $false
.sym 79073 spi_frame[108]
.sym 79074 $false
.sym 79075 $false
.sym 79076 $false
.sym 79079 spi_frame[4]
.sym 79080 $false
.sym 79081 $false
.sym 79082 $false
.sym 79085 spi_frame[514]
.sym 79086 $false
.sym 79087 $false
.sym 79088 $false
.sym 79091 $false
.sym 79092 $false
.sym 79093 $false
.sym 79094 $false
.sym 79097 spi_frame[612]
.sym 79098 $false
.sym 79099 $false
.sym 79100 $false
.sym 79103 spi_frame[521]
.sym 79104 $false
.sym 79105 $false
.sym 79106 $false
.sym 79107 $abc$706167$n1337$2
.sym 79108 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 79109 $false
.sym 79110 $abc$706167$n3383_1
.sym 79111 $abc$706167$n3548_1
.sym 79112 frame[516]
.sym 79113 frame[517]
.sym 79114 frame[527]
.sym 79116 frame[521]
.sym 79117 frame[522]
.sym 79184 $abc$706167$n2370
.sym 79185 $abc$706167$n2374
.sym 79186 $abc$706167$n2364
.sym 79187 $abc$706167$n2367
.sym 79190 frame[170]
.sym 79191 $false
.sym 79192 $false
.sym 79193 $false
.sym 79196 frame[522]
.sym 79197 $false
.sym 79198 $false
.sym 79199 $false
.sym 79202 frame[131]
.sym 79203 $false
.sym 79204 $false
.sym 79205 $false
.sym 79208 frame[214]
.sym 79209 $false
.sym 79210 $false
.sym 79211 $false
.sym 79214 frame[137]
.sym 79215 $false
.sym 79216 $false
.sym 79217 $false
.sym 79220 frame[527]
.sym 79221 $false
.sym 79222 $false
.sym 79223 $false
.sym 79230 frame_en$2
.sym 79231 CLK_16mhz$2$2
.sym 79232 $false
.sym 79233 $abc$706167$n2465
.sym 79234 $abc$706167$n2018
.sym 79235 spi_frame[36]
.sym 79236 spi_frame[393]
.sym 79238 spi_frame[514]
.sym 79239 spi_frame[496]
.sym 79240 spi_frame[499]
.sym 79307 spi_frame[496]
.sym 79308 $false
.sym 79309 $false
.sym 79310 $false
.sym 79313 spi_frame[137]
.sym 79314 $false
.sym 79315 $false
.sym 79316 $false
.sym 79319 spi_frame[36]
.sym 79320 $false
.sym 79321 $false
.sym 79322 $false
.sym 79325 spi_frame[214]
.sym 79326 $false
.sym 79327 $false
.sym 79328 $false
.sym 79331 spi_frame[170]
.sym 79332 $false
.sym 79333 $false
.sym 79334 $false
.sym 79337 spi_frame[531]
.sym 79338 $false
.sym 79339 $false
.sym 79340 $false
.sym 79343 spi_frame[228]
.sym 79344 $false
.sym 79345 $false
.sym 79346 $false
.sym 79349 spi_frame[7]
.sym 79350 $false
.sym 79351 $false
.sym 79352 $false
.sym 79353 $abc$706167$n1337$2
.sym 79354 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 79355 $false
.sym 79356 $abc$706167$n2397
.sym 79357 $abc$706167$n2672_1
.sym 79358 $abc$706167$n2128
.sym 79360 $abc$706167$n3591_1
.sym 79361 frame[496]
.sym 79362 frame[499]
.sym 79430 spi.tx_buf[164]
.sym 79431 spi.tx_buf[36]
.sym 79432 $abc$706167$n2741
.sym 79433 $abc$706167$n3926
.sym 79442 spi.tx_buf[673]
.sym 79443 spi.tx_buf[545]
.sym 79444 $abc$706167$n3926
.sym 79445 $abc$706167$n2741
.sym 79448 spi.tx_buf[612]
.sym 79449 spi.tx_buf[740]
.sym 79450 $abc$706167$n2741
.sym 79451 $abc$706167$n3926
.sym 79454 $abc$706167$n2672_1
.sym 79455 $abc$706167$n2673
.sym 79456 $abc$706167$n3468_1
.sym 79457 $abc$706167$n1955
.sym 79466 spi.tx_buf[100]
.sym 79467 spi.tx_buf[228]
.sym 79468 $abc$706167$n2741
.sym 79469 $abc$706167$n3467_1
.sym 79472 RHD_init_inst.rhd_data[1]
.sym 79473 $false
.sym 79474 $false
.sym 79475 $false
.sym 79476 $abc$706167$n1251
.sym 79477 CLK_16mhz$2$2
.sym 79478 $false
.sym 79479 $abc$706167$n2270
.sym 79480 $abc$706167$n2268
.sym 79483 frame[36]
.sym 79485 frame[41]
.sym 79553 frame[165]
.sym 79554 $false
.sym 79555 $false
.sym 79556 $false
.sym 79559 frame[520]
.sym 79560 $false
.sym 79561 $false
.sym 79562 $false
.sym 79565 frame[198]
.sym 79566 $false
.sym 79567 $false
.sym 79568 $false
.sym 79571 frame[908]
.sym 79572 $false
.sym 79573 $false
.sym 79574 $false
.sym 79577 frame[913]
.sym 79578 $false
.sym 79579 $false
.sym 79580 $false
.sym 79583 frame[839]
.sym 79584 $false
.sym 79585 $false
.sym 79586 $false
.sym 79589 frame[963]
.sym 79590 $false
.sym 79591 $false
.sym 79592 $false
.sym 79595 frame[78]
.sym 79596 $false
.sym 79597 $false
.sym 79598 $false
.sym 79599 frame_en$2
.sym 79600 CLK_16mhz$2$2
.sym 79601 $false
.sym 79602 $abc$706167$n2269
.sym 79603 spi_frame[452]
.sym 79605 spi_frame[538]
.sym 79606 spi_frame[900]
.sym 79607 spi_frame[41]
.sym 79608 spi_frame[459]
.sym 79609 spi_frame[200]
.sym 79682 spi.tx_buf[532]
.sym 79683 $abc$706167$n2695_1
.sym 79684 $abc$706167$n1873
.sym 79685 $abc$706167$n2741
.sym 79688 RHD_init_inst.rhd_data[4]
.sym 79689 $false
.sym 79690 $false
.sym 79691 $false
.sym 79700 RHD_init_inst.rhd_data[9]
.sym 79701 $false
.sym 79702 $false
.sym 79703 $false
.sym 79706 RHD_init_inst.rhd_data[8]
.sym 79707 $false
.sym 79708 $false
.sym 79709 $false
.sym 79712 RHD_init_inst.rhd_data[0]
.sym 79713 $false
.sym 79714 $false
.sym 79715 $false
.sym 79718 RHD_init_inst.rhd_data[11]
.sym 79719 $false
.sym 79720 $false
.sym 79721 $false
.sym 79722 $abc$706167$n1164
.sym 79723 CLK_16mhz$2$2
.sym 79724 $false
.sym 79725 $abc$706167$n2750_1
.sym 79726 $abc$706167$n2749_1
.sym 79727 $abc$706167$n2754_1
.sym 79728 $abc$706167$n2231
.sym 79729 $abc$706167$n2226
.sym 79730 frame[199]
.sym 79732 frame[200]
.sym 79799 spi.tx_buf[20]
.sym 79800 spi.tx_buf[1044]
.sym 79801 $abc$706167$n2645
.sym 79802 $false
.sym 79805 spi_frame[760]
.sym 79806 $false
.sym 79807 $false
.sym 79808 $false
.sym 79817 $false
.sym 79818 $false
.sym 79819 $false
.sym 79820 $false
.sym 79823 spi_frame[539]
.sym 79824 $false
.sym 79825 $false
.sym 79826 $false
.sym 79829 spi_frame[683]
.sym 79830 $false
.sym 79831 $false
.sym 79832 $false
.sym 79835 spi_frame[913]
.sym 79836 $false
.sym 79837 $false
.sym 79838 $false
.sym 79841 spi_frame[165]
.sym 79842 $false
.sym 79843 $false
.sym 79844 $false
.sym 79845 $abc$706167$n1337$2
.sym 79846 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 79847 $false
.sym 79848 $abc$706167$n2752_1
.sym 79849 spi.tx_buf[28]
.sym 79850 spi.tx_buf[924]
.sym 79851 spi.tx_buf[20]
.sym 79852 spi.tx_buf[200]
.sym 79853 spi.tx_buf[676]
.sym 79855 spi.tx_buf[1052]
.sym 79922 $abc$706167$n2228
.sym 79923 $abc$706167$n2229
.sym 79924 $abc$706167$n1955
.sym 79925 $abc$706167$n1873
.sym 79934 spi.tx_buf[200]
.sym 79935 spi.tx_buf[72]
.sym 79936 $abc$706167$n2741
.sym 79937 $abc$706167$n3926
.sym 79940 spi.tx_buf[156]
.sym 79941 spi.tx_buf[668]
.sym 79942 $abc$706167$n1873
.sym 79943 $abc$706167$n2741
.sym 79946 spi.tx_buf[165]
.sym 79947 spi.tx_buf[37]
.sym 79948 $abc$706167$n2741
.sym 79949 $abc$706167$n3926
.sym 79952 RHD_init_inst.rhd_data[4]
.sym 79953 $false
.sym 79954 $false
.sym 79955 $false
.sym 79968 $abc$706167$n1137
.sym 79969 CLK_16mhz$2$2
.sym 79970 $false
.sym 79971 RHD_init_inst.rhd_sck
.sym 79973 frame[69]
.sym 80045 spi.tx_buf[772]
.sym 80046 spi.tx_buf[900]
.sym 80047 $abc$706167$n2741
.sym 80048 $abc$706167$n3926
.sym 80051 spi_frame[685]
.sym 80052 $false
.sym 80053 $false
.sym 80054 $false
.sym 80057 spi_frame[37]
.sym 80058 $false
.sym 80059 $false
.sym 80060 $false
.sym 80063 spi_frame[319]
.sym 80064 $false
.sym 80065 $false
.sym 80066 $false
.sym 80069 spi_frame[673]
.sym 80070 $false
.sym 80071 $false
.sym 80072 $false
.sym 80075 spi_frame[900]
.sym 80076 $false
.sym 80077 $false
.sym 80078 $false
.sym 80081 spi_frame[453]
.sym 80082 $false
.sym 80083 $false
.sym 80084 $false
.sym 80087 spi_frame[772]
.sym 80088 $false
.sym 80089 $false
.sym 80090 $false
.sym 80091 $abc$706167$n1337$2
.sym 80092 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 80093 $false
.sym 80094 $abc$706167$n2277
.sym 80096 $abc$706167$n2113
.sym 80098 $abc$706167$n3488_1
.sym 80099 frame[557]
.sym 80100 frame[558]
.sym 80101 frame[551]
.sym 80168 spi.tx_buf[203]
.sym 80169 spi.tx_buf[75]
.sym 80170 $abc$706167$n3926
.sym 80171 $false
.sym 80174 spi.tx_buf[677]
.sym 80175 spi.tx_buf[549]
.sym 80176 $abc$706167$n3926
.sym 80177 $abc$706167$n2741
.sym 80180 spi_frame[260]
.sym 80181 $false
.sym 80182 $false
.sym 80183 $false
.sym 80186 spi_frame[549]
.sym 80187 $false
.sym 80188 $false
.sym 80189 $false
.sym 80192 spi_frame[769]
.sym 80193 $false
.sym 80194 $false
.sym 80195 $false
.sym 80198 spi_frame[72]
.sym 80199 $false
.sym 80200 $false
.sym 80201 $false
.sym 80204 spi_frame[75]
.sym 80205 $false
.sym 80206 $false
.sym 80207 $false
.sym 80210 spi_frame[677]
.sym 80211 $false
.sym 80212 $false
.sym 80213 $false
.sym 80214 $abc$706167$n1337$2
.sym 80215 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 80216 $false
.sym 80217 spi_frame[676]
.sym 80219 spi_frame[449]
.sym 80220 spi_frame[673]
.sym 80222 spi_frame[924]
.sym 80223 spi_frame[818]
.sym 80291 frame[816]
.sym 80292 $false
.sym 80293 $false
.sym 80294 $false
.sym 80309 frame[451]
.sym 80310 $false
.sym 80311 $false
.sym 80312 $false
.sym 80315 frame[772]
.sym 80316 $false
.sym 80317 $false
.sym 80318 $false
.sym 80321 frame[37]
.sym 80322 $false
.sym 80323 $false
.sym 80324 $false
.sym 80327 frame[760]
.sym 80328 $false
.sym 80329 $false
.sym 80330 $false
.sym 80333 frame[72]
.sym 80334 $false
.sym 80335 $false
.sym 80336 $false
.sym 80337 frame_en$2
.sym 80338 CLK_16mhz$2$2
.sym 80339 $false
.sym 80343 frame[260]
.sym 80345 frame[257]
.sym 80414 frame[260]
.sym 80415 $false
.sym 80416 $false
.sym 80417 $false
.sym 80420 frame[77]
.sym 80421 $false
.sym 80422 $false
.sym 80423 $false
.sym 80432 frame[762]
.sym 80433 $false
.sym 80434 $false
.sym 80435 $false
.sym 80438 frame[769]
.sym 80439 $false
.sym 80440 $false
.sym 80441 $false
.sym 80450 frame[313]
.sym 80451 $false
.sym 80452 $false
.sym 80453 $false
.sym 80456 frame[75]
.sym 80457 $false
.sym 80458 $false
.sym 80459 $false
.sym 80460 frame_en$2
.sym 80461 CLK_16mhz$2$2
.sym 80462 $false
.sym 80463 $abc$706167$n151
.sym 80465 spi.en_tick[12]
.sym 80466 spi.en_tick[8]
.sym 80467 spi.en_tick[13]
.sym 80468 spi.en_tick[4]
.sym 80469 spi.en_tick[15]
.sym 80470 spi.en_tick[6]
.sym 80537 RHD_init_inst.rhd_data[10]
.sym 80538 $false
.sym 80539 $false
.sym 80540 $false
.sym 80567 RHD_init_inst.rhd_data[14]
.sym 80568 $false
.sym 80569 $false
.sym 80570 $false
.sym 80573 RHD_init_inst.rhd_data[8]
.sym 80574 $false
.sym 80575 $false
.sym 80576 $false
.sym 80579 RHD_init_inst.rhd_data[3]
.sym 80580 $false
.sym 80581 $false
.sym 80582 $false
.sym 80583 $abc$706167$n1221
.sym 80584 CLK_16mhz$2$2
.sym 80585 $false
.sym 80590 frame[687]
.sym 80591 frame[676]
.sym 80660 RHD_init_inst.rhd_data[8]
.sym 80661 $false
.sym 80662 $false
.sym 80663 $false
.sym 80672 RHD_init_inst.rhd_data[11]
.sym 80673 $false
.sym 80674 $false
.sym 80675 $false
.sym 80690 RHD_init_inst.rhd_data[14]
.sym 80691 $false
.sym 80692 $false
.sym 80693 $false
.sym 80702 RHD_init_inst.rhd_data[13]
.sym 80703 $false
.sym 80704 $false
.sym 80705 $false
.sym 80706 $abc$706167$n1092
.sym 80707 CLK_16mhz$2$2
.sym 80708 $false
.sym 80714 frame[313]
.sym 80801 RHD_init_inst.rhd_data[4]
.sym 80802 $false
.sym 80803 $false
.sym 80804 $false
.sym 80807 RHD_init_inst.rhd_data[1]
.sym 80808 $false
.sym 80809 $false
.sym 80810 $false
.sym 80829 $abc$706167$n1224
.sym 80830 CLK_16mhz$2$2
.sym 80831 $false
.sym 80906 $true$2
.sym 80935 frame[400]
.sym 80937 frame[408]
.sym 81013 RHD_init_inst.rhd_data[8]
.sym 81014 $false
.sym 81015 $false
.sym 81016 $false
.sym 81025 RHD_init_inst.rhd_data[13]
.sym 81026 $false
.sym 81027 $false
.sym 81028 $false
.sym 81049 RHD_init_inst.rhd_data[11]
.sym 81050 $false
.sym 81051 $false
.sym 81052 $false
.sym 81053 $abc$706167$n1107
.sym 81054 CLK_16mhz$2$2
.sym 81055 $false
.sym 81060 frame[716]
.sym 81064 frame[717]
.sym 81065 frame[707]
.sym 81170 RHD_init_inst.rhd_data[13]
.sym 81171 $false
.sym 81172 $false
.sym 81173 $false
.sym 81188 RHD_init_inst.rhd_data[12]
.sym 81189 $false
.sym 81190 $false
.sym 81191 $false
.sym 81200 RHD_init_inst.rhd_data[2]
.sym 81201 $false
.sym 81202 $false
.sym 81203 $false
.sym 81212 RHD_init_inst.rhd_data[5]
.sym 81213 $false
.sym 81214 $false
.sym 81215 $false
.sym 81216 $abc$706167$n1149
.sym 81217 CLK_16mhz$2$2
.sym 81218 $false
.sym 81219 spi_frame[624]
.sym 81220 spi_frame[359]
.sym 81221 spi_frame[693]
.sym 81222 spi_frame[716]
.sym 81223 spi_frame[688]
.sym 81225 spi_frame[50]
.sym 81311 RHD_init_inst.rhd_data[6]
.sym 81312 $false
.sym 81313 $false
.sym 81314 $false
.sym 81335 RHD_init_inst.rhd_data[1]
.sym 81336 $false
.sym 81337 $false
.sym 81338 $false
.sym 81339 $abc$706167$n1152
.sym 81340 CLK_16mhz$2$2
.sym 81341 $false
.sym 81342 frame[637]
.sym 81343 frame[624]
.sym 81344 frame[636]
.sym 81349 frame[632]
.sym 81428 spi_frame[485]
.sym 81429 $false
.sym 81430 $false
.sym 81431 $false
.sym 81434 spi_frame[191]
.sym 81435 $false
.sym 81436 $false
.sym 81437 $false
.sym 81446 spi_frame[850]
.sym 81447 $false
.sym 81448 $false
.sym 81449 $false
.sym 81458 spi_frame[373]
.sym 81459 $false
.sym 81460 $false
.sym 81461 $false
.sym 81462 $abc$706167$n1337$2
.sym 81463 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 81464 $false
.sym 81465 spi_frame[806]
.sym 81466 spi_frame[632]
.sym 81467 spi_frame[400]
.sym 81468 spi_frame[850]
.sym 81469 spi_frame[618]
.sym 81470 spi_frame[981]
.sym 81472 spi_frame[375]
.sym 81545 RHD_init_inst.rhd_data[2]
.sym 81546 $false
.sym 81547 $false
.sym 81548 $false
.sym 81557 RHD_init_inst.rhd_data[1]
.sym 81558 $false
.sym 81559 $false
.sym 81560 $false
.sym 81563 RHD_init_inst.rhd_data[5]
.sym 81564 $false
.sym 81565 $false
.sym 81566 $false
.sym 81581 RHD_init_inst.rhd_data[4]
.sym 81582 $false
.sym 81583 $false
.sym 81584 $false
.sym 81585 $abc$706167$n1080
.sym 81586 CLK_16mhz$2$2
.sym 81587 $false
.sym 81588 $abc$706167$n2239
.sym 81589 frame[182]
.sym 81590 frame[184]
.sym 81591 frame[189]
.sym 81592 frame[178]
.sym 81593 frame[180]
.sym 81594 frame[179]
.sym 81595 frame[181]
.sym 81668 frame[152]
.sym 81669 $false
.sym 81670 $false
.sym 81671 $false
.sym 81674 frame[373]
.sym 81675 $false
.sym 81676 $false
.sym 81677 $false
.sym 81680 frame[182]
.sym 81681 $false
.sym 81682 $false
.sym 81683 $false
.sym 81686 frame[636]
.sym 81687 $false
.sym 81688 $false
.sym 81689 $false
.sym 81692 frame[735]
.sym 81693 $false
.sym 81694 $false
.sym 81695 $false
.sym 81698 frame[490]
.sym 81699 $false
.sym 81700 $false
.sym 81701 $false
.sym 81704 frame[2]
.sym 81705 $false
.sym 81706 $false
.sym 81707 $false
.sym 81708 frame_en$2
.sym 81709 CLK_16mhz$2$2
.sym 81710 $false
.sym 81711 spi_frame[267]
.sym 81712 spi_frame[779]
.sym 81713 spi_frame[287]
.sym 81714 spi_frame[184]
.sym 81715 spi_frame[187]
.sym 81716 spi_frame[179]
.sym 81717 spi_frame[11]
.sym 81718 spi_frame[717]
.sym 81785 spi.tx_buf[501]
.sym 81786 spi.tx_buf[373]
.sym 81787 $abc$706167$n3926
.sym 81788 $false
.sym 81809 spi.tx_buf[553]
.sym 81810 spi.tx_buf[809]
.sym 81811 $abc$706167$n3926
.sym 81812 $abc$706167$n1873
.sym 81815 RHD_init_inst.rhd_data[15]
.sym 81816 $false
.sym 81817 $false
.sym 81818 $false
.sym 81821 RHD_init_inst.rhd_data[5]
.sym 81822 $false
.sym 81823 $false
.sym 81824 $false
.sym 81827 RHD_init_inst.rhd_data[14]
.sym 81828 $false
.sym 81829 $false
.sym 81830 $false
.sym 81831 $abc$706167$n1131
.sym 81832 CLK_16mhz$2$2
.sym 81833 $false
.sym 81835 $abc$706167$n2467
.sym 81837 frame[718]
.sym 81840 frame[715]
.sym 81841 frame[710]
.sym 81908 frame[715]
.sym 81909 $false
.sym 81910 $false
.sym 81911 $false
.sym 81914 frame[710]
.sym 81915 $false
.sym 81916 $false
.sym 81917 $false
.sym 81920 frame[662]
.sym 81921 $false
.sym 81922 $false
.sym 81923 $false
.sym 81926 frame[286]
.sym 81927 $false
.sym 81928 $false
.sym 81929 $false
.sym 81932 frame[985]
.sym 81933 $false
.sym 81934 $false
.sym 81935 $false
.sym 81938 frame[793]
.sym 81939 $false
.sym 81940 $false
.sym 81941 $false
.sym 81950 frame[842]
.sym 81951 $false
.sym 81952 $false
.sym 81953 $false
.sym 81954 frame_en$2
.sym 81955 CLK_16mhz$2$2
.sym 81956 $false
.sym 81957 $abc$706167$n2635
.sym 81958 spi.tx_buf[179]
.sym 81959 spi.tx_buf[362]
.sym 81960 spi.tx_buf[187]
.sym 81961 spi.tx_buf[286]
.sym 81962 spi.tx_buf[715]
.sym 81963 spi.tx_buf[1013]
.sym 81964 spi.tx_buf[11]
.sym 82031 spi.tx_buf[507]
.sym 82032 spi.tx_buf[379]
.sym 82033 $abc$706167$n2741
.sym 82034 $abc$706167$n3926
.sym 82037 RHD_init_inst.rhd_data[3]
.sym 82038 $false
.sym 82039 $false
.sym 82040 $false
.sym 82043 RHD_init_inst.rhd_data[0]
.sym 82044 $false
.sym 82045 $false
.sym 82046 $false
.sym 82049 RHD_init_inst.rhd_data[8]
.sym 82050 $false
.sym 82051 $false
.sym 82052 $false
.sym 82055 RHD_init_inst.rhd_data[11]
.sym 82056 $false
.sym 82057 $false
.sym 82058 $false
.sym 82061 RHD_init_inst.rhd_data[12]
.sym 82062 $false
.sym 82063 $false
.sym 82064 $false
.sym 82067 RHD_init_inst.rhd_data[6]
.sym 82068 $false
.sym 82069 $false
.sym 82070 $false
.sym 82073 RHD_init_inst.rhd_data[13]
.sym 82074 $false
.sym 82075 $false
.sym 82076 $false
.sym 82077 $abc$706167$n1224
.sym 82078 CLK_16mhz$2$2
.sym 82079 $false
.sym 82080 $abc$706167$n2461
.sym 82081 $abc$706167$n2146
.sym 82082 $abc$706167$n2470
.sym 82083 spi.tx_buf[1035]
.sym 82084 spi.tx_buf[395]
.sym 82085 spi.tx_buf[106]
.sym 82086 spi.tx_buf[618]
.sym 82087 spi.tx_buf[287]
.sym 82166 spi.tx_buf[715]
.sym 82167 spi.tx_buf[587]
.sym 82168 $abc$706167$n3926
.sym 82169 $false
.sym 82178 RHD_init_inst.rhd_data[6]
.sym 82179 $false
.sym 82180 $false
.sym 82181 $false
.sym 82184 RHD_init_inst.rhd_data[0]
.sym 82185 $false
.sym 82186 $false
.sym 82187 $false
.sym 82190 RHD_init_inst.rhd_data[4]
.sym 82191 $false
.sym 82192 $false
.sym 82193 $false
.sym 82200 $abc$706167$n1182
.sym 82201 CLK_16mhz$2$2
.sym 82202 $false
.sym 82203 $abc$706167$n2471
.sym 82205 $abc$706167$n2144
.sym 82207 $abc$706167$n2145
.sym 82208 $abc$706167$n2150
.sym 82209 $abc$706167$n2469
.sym 82210 frame[775]
.sym 82277 $abc$706167$n2225
.sym 82278 $abc$706167$n1955
.sym 82279 $abc$706167$n2224
.sym 82280 $abc$706167$n2221
.sym 82283 spi.tx_buf[485]
.sym 82284 spi.tx_buf[357]
.sym 82285 $abc$706167$n2741
.sym 82286 $abc$706167$n3926
.sym 82289 RHD_init_inst.rhd_data[12]
.sym 82290 $false
.sym 82291 $false
.sym 82292 $false
.sym 82295 RHD_init_inst.rhd_data[11]
.sym 82296 $false
.sym 82297 $false
.sym 82298 $false
.sym 82301 RHD_init_inst.rhd_data[4]
.sym 82302 $false
.sym 82303 $false
.sym 82304 $false
.sym 82307 RHD_init_inst.rhd_data[13]
.sym 82308 $false
.sym 82309 $false
.sym 82310 $false
.sym 82313 RHD_init_inst.rhd_data[0]
.sym 82314 $false
.sym 82315 $false
.sym 82316 $false
.sym 82319 RHD_init_inst.rhd_data[2]
.sym 82320 $false
.sym 82321 $false
.sym 82322 $false
.sym 82323 $abc$706167$n1167
.sym 82324 CLK_16mhz$2$2
.sym 82325 $false
.sym 82326 $abc$706167$n2240
.sym 82327 $abc$706167$n2241
.sym 82328 $abc$706167$n2106
.sym 82329 $abc$706167$n2466
.sym 82330 frame[611]
.sym 82331 frame[619]
.sym 82332 frame[623]
.sym 82333 frame[614]
.sym 82400 spi.tx_buf[800]
.sym 82401 spi.tx_buf[928]
.sym 82402 $abc$706167$n2741
.sym 82403 $abc$706167$n3926
.sym 82406 spi.tx_buf[288]
.sym 82407 spi.tx_buf[416]
.sym 82408 $abc$706167$n2741
.sym 82409 $abc$706167$n3505_1
.sym 82412 spi_frame[303]
.sym 82413 $false
.sym 82414 $false
.sym 82415 $false
.sym 82418 spi_frame[928]
.sym 82419 $false
.sym 82420 $false
.sym 82421 $false
.sym 82424 spi_frame[930]
.sym 82425 $false
.sym 82426 $false
.sym 82427 $false
.sym 82430 spi_frame[1019]
.sym 82431 $false
.sym 82432 $false
.sym 82433 $false
.sym 82436 spi_frame[288]
.sym 82437 $false
.sym 82438 $false
.sym 82439 $false
.sym 82442 spi_frame[793]
.sym 82443 $false
.sym 82444 $false
.sym 82445 $false
.sym 82446 $abc$706167$n1337$2
.sym 82447 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 82448 $false
.sym 82450 $abc$706167$n2515
.sym 82453 $abc$706167$n2459
.sym 82454 $abc$706167$n2460
.sym 82455 $abc$706167$n2166
.sym 82456 frame[509]
.sym 82523 frame[365]
.sym 82524 $false
.sym 82525 $false
.sym 82526 $false
.sym 82541 frame[771]
.sym 82542 $false
.sym 82543 $false
.sym 82544 $false
.sym 82547 frame[348]
.sym 82548 $false
.sym 82549 $false
.sym 82550 $false
.sym 82553 frame[335]
.sym 82554 $false
.sym 82555 $false
.sym 82556 $false
.sym 82559 frame[362]
.sym 82560 $false
.sym 82561 $false
.sym 82562 $false
.sym 82565 frame[930]
.sym 82566 $false
.sym 82567 $false
.sym 82568 $false
.sym 82569 frame_en$2
.sym 82570 CLK_16mhz$2$2
.sym 82571 $false
.sym 82572 $abc$706167$n2732_1
.sym 82573 $abc$706167$n2733
.sym 82574 $abc$706167$n3369_1
.sym 82575 $abc$706167$n2242
.sym 82576 $abc$706167$n2109
.sym 82577 $abc$706167$n2462
.sym 82578 frame[362]
.sym 82579 frame[365]
.sym 82646 spi.tx_buf[1019]
.sym 82647 spi.tx_buf[891]
.sym 82648 $abc$706167$n3926
.sym 82649 $abc$706167$n2741
.sym 82652 $abc$706167$n2165
.sym 82653 $abc$706167$n2166
.sym 82654 $abc$706167$n3383_1
.sym 82655 $abc$706167$n1955
.sym 82658 $abc$706167$n2171
.sym 82659 $abc$706167$n2172
.sym 82660 $abc$706167$n1955
.sym 82661 $abc$706167$n2168
.sym 82664 $abc$706167$n2167
.sym 82665 $abc$706167$n2161
.sym 82666 $abc$706167$n1873
.sym 82667 spi.tx_cnt[5]
.sym 82670 spi.tx_buf[955]
.sym 82671 spi.tx_buf[827]
.sym 82672 $abc$706167$n3926
.sym 82673 $abc$706167$n2741
.sym 82676 $abc$706167$n1955
.sym 82677 $abc$706167$n2169
.sym 82678 $abc$706167$n2170
.sym 82679 $false
.sym 82682 RHD_init_inst.rhd_data[12]
.sym 82683 $false
.sym 82684 $false
.sym 82685 $false
.sym 82692 $abc$706167$n1143
.sym 82693 CLK_16mhz$2$2
.sym 82694 $false
.sym 82695 $abc$706167$n1986
.sym 82696 $abc$706167$n1158
.sym 82697 $abc$706167$n3074_1
.sym 82698 $abc$706167$n1164
.sym 82699 $abc$706167$n1116
.sym 82700 $abc$706167$n1212
.sym 82701 $abc$706167$n1260
.sym 82702 $abc$706167$n3045_1
.sym 82769 $abc$706167$n2226
.sym 82770 $abc$706167$n2220
.sym 82771 spi.tx_cnt[4]
.sym 82772 $false
.sym 82775 $abc$706167$n3045_1
.sym 82776 $abc$706167$n1853
.sym 82777 $false
.sym 82778 $false
.sym 82781 $abc$706167$n3045_1
.sym 82782 $abc$706167$n3082_1
.sym 82783 $false
.sym 82784 $false
.sym 82787 $abc$706167$n3045_1
.sym 82788 $abc$706167$n3099_1
.sym 82789 $false
.sym 82790 $false
.sym 82793 $abc$706167$n3045_1
.sym 82794 $abc$706167$n3048_1
.sym 82795 $false
.sym 82796 $false
.sym 82799 $abc$706167$n3070_1
.sym 82800 $abc$706167$n1853
.sym 82801 $false
.sym 82802 $false
.sym 82811 RHD_init_inst.rhd_data[3]
.sym 82812 $false
.sym 82813 $false
.sym 82814 $false
.sym 82815 $abc$706167$n1128
.sym 82816 CLK_16mhz$2$2
.sym 82817 $false
.sym 82818 $abc$706167$n3066_1
.sym 82819 $abc$706167$n1092
.sym 82820 $abc$706167$n3499_1
.sym 82821 $abc$706167$n1206
.sym 82822 $abc$706167$n3070_1
.sym 82823 $abc$706167$n1188
.sym 82824 frame[725]
.sym 82825 frame[722]
.sym 82892 $abc$706167$n3066_1
.sym 82893 $abc$706167$n1853
.sym 82894 $false
.sym 82895 $false
.sym 82898 $abc$706167$n3066_1
.sym 82899 $abc$706167$n3082_1
.sym 82900 $false
.sym 82901 $false
.sym 82904 $abc$706167$n3066_1
.sym 82905 $abc$706167$n3099_1
.sym 82906 $false
.sym 82907 $false
.sym 82910 $abc$706167$n2365
.sym 82911 $abc$706167$n2366
.sym 82912 $abc$706167$n2741
.sym 82913 $false
.sym 82922 $abc$706167$n3066_1
.sym 82923 $abc$706167$n3048_1
.sym 82924 $false
.sym 82925 $false
.sym 82928 $abc$706167$n3070_1
.sym 82929 $abc$706167$n3048_1
.sym 82930 $false
.sym 82931 $false
.sym 82934 RHD_init_inst.rhd_data[9]
.sym 82935 $false
.sym 82936 $false
.sym 82937 $false
.sym 82938 $abc$706167$n1152
.sym 82939 CLK_16mhz$2$2
.sym 82940 $false
.sym 82941 $abc$706167$n1122
.sym 82942 $abc$706167$n3078_1
.sym 82943 $abc$706167$n1218
.sym 82944 $abc$706167$n3076_1
.sym 82945 $abc$706167$n1266
.sym 82946 $abc$706167$n1263
.sym 82947 frame[88]
.sym 82948 frame[89]
.sym 83015 $abc$706167$n3076_1
.sym 83016 $abc$706167$n3048_1
.sym 83017 $false
.sym 83018 $false
.sym 83021 $abc$706167$n3072_1
.sym 83022 $abc$706167$n1853
.sym 83023 $false
.sym 83024 $false
.sym 83027 $abc$706167$n3072_1
.sym 83028 $abc$706167$n3048_1
.sym 83029 $false
.sym 83030 $false
.sym 83033 $abc$706167$n3076_1
.sym 83034 $abc$706167$n3099_1
.sym 83035 $false
.sym 83036 $false
.sym 83039 $abc$706167$n3078_1
.sym 83040 $abc$706167$n3082_1
.sym 83041 $false
.sym 83042 $false
.sym 83045 $abc$706167$n3076_1
.sym 83046 $abc$706167$n3082_1
.sym 83047 $false
.sym 83048 $false
.sym 83051 frame[521]
.sym 83052 $false
.sym 83053 $false
.sym 83054 $false
.sym 83057 frame[548]
.sym 83058 $false
.sym 83059 $false
.sym 83060 $false
.sym 83061 frame_en$2
.sym 83062 CLK_16mhz$2$2
.sym 83063 $false
.sym 83064 $abc$706167$n3060_1
.sym 83065 $abc$706167$n2463
.sym 83066 $abc$706167$n1083
.sym 83067 $abc$706167$n1197
.sym 83068 $abc$706167$n1227
.sym 83069 $abc$706167$n1191
.sym 83070 $abc$706167$n1131
.sym 83071 frame[76]
.sym 83144 $abc$706167$n3060_1
.sym 83145 $abc$706167$n1853
.sym 83146 $false
.sym 83147 $false
.sym 83150 $abc$706167$n3060_1
.sym 83151 $abc$706167$n3082_1
.sym 83152 $false
.sym 83153 $false
.sym 83156 spi.tx_buf[4]
.sym 83157 spi.tx_buf[1028]
.sym 83158 $abc$706167$n2741
.sym 83159 $abc$706167$n2645
.sym 83162 $abc$706167$n3064_1
.sym 83163 $abc$706167$n1853
.sym 83164 $false
.sym 83165 $false
.sym 83168 $abc$706167$n3064_1
.sym 83169 $abc$706167$n3048_1
.sym 83170 $false
.sym 83171 $false
.sym 83174 $abc$706167$n3060_1
.sym 83175 $abc$706167$n3048_1
.sym 83176 $false
.sym 83177 $false
.sym 83180 RHD_init_inst.rhd_data[10]
.sym 83181 $false
.sym 83182 $false
.sym 83183 $false
.sym 83184 $abc$706167$n1208
.sym 83185 CLK_16mhz$2$2
.sym 83186 $false
.sym 83187 $abc$706167$n3547_1
.sym 83188 spi.tx_buf[186]
.sym 83189 spi.tx_buf[757]
.sym 83190 spi.tx_buf[698]
.sym 83191 spi.tx_buf[58]
.sym 83192 spi.tx_buf[298]
.sym 83193 spi.tx_buf[548]
.sym 83194 spi.tx_buf[76]
.sym 83261 spi.tx_buf[123]
.sym 83262 spi.tx_buf[251]
.sym 83263 $abc$706167$n2741
.sym 83264 $abc$706167$n3382_1
.sym 83267 spi.tx_buf[186]
.sym 83268 spi.tx_buf[58]
.sym 83269 $abc$706167$n2741
.sym 83270 $abc$706167$n3547_1
.sym 83273 RHD_init_inst.rhd_data[4]
.sym 83274 $false
.sym 83275 $false
.sym 83276 $false
.sym 83279 RHD_init_inst.rhd_data[5]
.sym 83280 $false
.sym 83281 $false
.sym 83282 $false
.sym 83285 RHD_init_inst.rhd_data[15]
.sym 83286 $false
.sym 83287 $false
.sym 83288 $false
.sym 83297 RHD_init_inst.rhd_data[9]
.sym 83298 $false
.sym 83299 $false
.sym 83300 $false
.sym 83303 RHD_init_inst.rhd_data[10]
.sym 83304 $false
.sym 83305 $false
.sym 83306 $false
.sym 83307 $abc$706167$n1176
.sym 83308 CLK_16mhz$2$2
.sym 83309 $false
.sym 83311 $abc$706167$n2374
.sym 83312 $abc$706167$n2375
.sym 83313 spi_frame[757]
.sym 83315 spi_frame[76]
.sym 83316 spi_frame[228]
.sym 83317 spi_frame[611]
.sym 83384 spi.tx_buf[170]
.sym 83385 spi.tx_buf[42]
.sym 83386 $abc$706167$n2741
.sym 83387 $abc$706167$n3926
.sym 83390 spi.tx_buf[7]
.sym 83391 spi.tx_buf[1031]
.sym 83392 $abc$706167$n2741
.sym 83393 $abc$706167$n2645
.sym 83396 frame[36]
.sym 83397 $false
.sym 83398 $false
.sym 83399 $false
.sym 83402 frame[393]
.sym 83403 $false
.sym 83404 $false
.sym 83405 $false
.sym 83414 frame[514]
.sym 83415 $false
.sym 83416 $false
.sym 83417 $false
.sym 83420 frame[496]
.sym 83421 $false
.sym 83422 $false
.sym 83423 $false
.sym 83426 frame[499]
.sym 83427 $false
.sym 83428 $false
.sym 83429 $false
.sym 83430 frame_en$2
.sym 83431 CLK_16mhz$2$2
.sym 83432 $false
.sym 83436 frame[526]
.sym 83438 frame[520]
.sym 83439 frame[514]
.sym 83507 spi.tx_buf[281]
.sym 83508 spi.tx_buf[793]
.sym 83509 $abc$706167$n2741
.sym 83510 $abc$706167$n1873
.sym 83513 spi.tx_buf[676]
.sym 83514 spi.tx_buf[548]
.sym 83515 $abc$706167$n3926
.sym 83516 $abc$706167$n2741
.sym 83519 spi.tx_buf[191]
.sym 83520 spi.tx_buf[63]
.sym 83521 $abc$706167$n2741
.sym 83522 $abc$706167$n3926
.sym 83531 $abc$706167$n2128
.sym 83532 $abc$706167$n2113
.sym 83533 spi.tx_cnt[4]
.sym 83534 $abc$706167$n1955
.sym 83537 RHD_init_inst.rhd_data[0]
.sym 83538 $false
.sym 83539 $false
.sym 83540 $false
.sym 83543 RHD_init_inst.rhd_data[3]
.sym 83544 $false
.sym 83545 $false
.sym 83546 $false
.sym 83553 $abc$706167$n1173
.sym 83554 CLK_16mhz$2$2
.sym 83555 $false
.sym 83556 $abc$706167$n2313
.sym 83557 spi.tx_buf[85]
.sym 83558 spi.tx_buf[436]
.sym 83559 spi.tx_buf[145]
.sym 83560 spi.tx_buf[611]
.sym 83561 spi.tx_buf[1046]
.sym 83563 spi.tx_buf[649]
.sym 83630 spi.tx_buf[145]
.sym 83631 spi.tx_buf[657]
.sym 83632 $abc$706167$n1873
.sym 83633 $abc$706167$n2741
.sym 83636 $abc$706167$n2269
.sym 83637 $abc$706167$n2270
.sym 83638 $abc$706167$n3926
.sym 83639 $abc$706167$n1955
.sym 83654 RHD_init_inst.rhd_data[4]
.sym 83655 $false
.sym 83656 $false
.sym 83657 $false
.sym 83666 RHD_init_inst.rhd_data[9]
.sym 83667 $false
.sym 83668 $false
.sym 83669 $false
.sym 83676 $abc$706167$n1086
.sym 83677 CLK_16mhz$2$2
.sym 83678 $false
.sym 83679 spi.tx_buf[532]
.sym 83680 spi.tx_buf[401]
.sym 83681 spi.tx_buf[740]
.sym 83682 spi.tx_buf[412]
.sym 83683 spi.tx_buf[285]
.sym 83684 spi.tx_buf[143]
.sym 83685 spi.tx_buf[409]
.sym 83686 spi.tx_buf[63]
.sym 83753 spi.tx_buf[401]
.sym 83754 spi.tx_buf[913]
.sym 83755 $abc$706167$n2741
.sym 83756 $abc$706167$n1873
.sym 83759 frame[452]
.sym 83760 $false
.sym 83761 $false
.sym 83762 $false
.sym 83771 frame[538]
.sym 83772 $false
.sym 83773 $false
.sym 83774 $false
.sym 83777 frame[900]
.sym 83778 $false
.sym 83779 $false
.sym 83780 $false
.sym 83783 frame[41]
.sym 83784 $false
.sym 83785 $false
.sym 83786 $false
.sym 83789 frame[459]
.sym 83790 $false
.sym 83791 $false
.sym 83792 $false
.sym 83795 frame[200]
.sym 83796 $false
.sym 83797 $false
.sym 83798 $false
.sym 83799 frame_en$2
.sym 83800 CLK_16mhz$2$2
.sym 83801 $false
.sym 83802 spi_frame[143]
.sym 83804 spi_frame[465]
.sym 83805 spi_frame[409]
.sym 83806 spi_frame[539]
.sym 83807 spi_frame[285]
.sym 83808 spi_frame[668]
.sym 83876 $abc$706167$n2752_1
.sym 83877 $abc$706167$n2753_1
.sym 83878 $abc$706167$n2751_1
.sym 83879 $abc$706167$n3926
.sym 83882 $abc$706167$n2754_1
.sym 83883 $abc$706167$n2755_1
.sym 83884 $abc$706167$n3926
.sym 83885 $abc$706167$n2750_1
.sym 83888 spi.tx_buf[412]
.sym 83889 spi.tx_buf[924]
.sym 83890 $abc$706167$n2741
.sym 83891 $abc$706167$n1873
.sym 83894 spi.tx_buf[229]
.sym 83895 spi.tx_buf[741]
.sym 83896 $abc$706167$n2741
.sym 83897 $abc$706167$n3926
.sym 83900 $abc$706167$n2231
.sym 83901 $abc$706167$n1955
.sym 83902 $abc$706167$n2230
.sym 83903 $abc$706167$n2227
.sym 83906 RHD_init_inst.rhd_data[7]
.sym 83907 $false
.sym 83908 $false
.sym 83909 $false
.sym 83918 RHD_init_inst.rhd_data[8]
.sym 83919 $false
.sym 83920 $false
.sym 83921 $false
.sym 83922 $abc$706167$n1116
.sym 83923 CLK_16mhz$2$2
.sym 83924 $false
.sym 83925 $abc$706167$n2211
.sym 83926 spi.tx_buf[229]
.sym 83927 spi.tx_buf[197]
.sym 83928 spi.tx_buf[69]
.sym 83930 spi.tx_buf[281]
.sym 83931 spi.tx_buf[827]
.sym 83932 spi.tx_buf[668]
.sym 83999 spi.tx_buf[28]
.sym 84000 spi.tx_buf[1052]
.sym 84001 $abc$706167$n2741
.sym 84002 $abc$706167$n2645
.sym 84005 spi_frame[28]
.sym 84006 $false
.sym 84007 $false
.sym 84008 $false
.sym 84011 spi_frame[924]
.sym 84012 $false
.sym 84013 $false
.sym 84014 $false
.sym 84017 spi_frame[20]
.sym 84018 $false
.sym 84019 $false
.sym 84020 $false
.sym 84023 spi_frame[200]
.sym 84024 $false
.sym 84025 $false
.sym 84026 $false
.sym 84029 spi_frame[676]
.sym 84030 $false
.sym 84031 $false
.sym 84032 $false
.sym 84041 $false
.sym 84042 $false
.sym 84043 $false
.sym 84044 $false
.sym 84045 $abc$706167$n1337$2
.sym 84046 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 84047 $false
.sym 84049 $abc$706167$n2769_1
.sym 84050 spi_frame[69]
.sym 84051 spi_frame[281]
.sym 84052 spi_frame[683]
.sym 84053 spi_frame[558]
.sym 84055 spi_frame[827]
.sym 84122 RHD_init_inst.tmp_cs
.sym 84123 CLK_16mhz$2$2
.sym 84124 $false
.sym 84125 $false
.sym 84134 RHD_init_inst.rhd_data[5]
.sym 84135 $false
.sym 84136 $false
.sym 84137 $false
.sym 84168 $abc$706167$n1092
.sym 84169 CLK_16mhz$2$2
.sym 84170 $false
.sym 84171 spi.tx_buf[332]
.sym 84172 spi.tx_buf[652]
.sym 84173 spi.tx_buf[47]
.sym 84174 spi.tx_buf[257]
.sym 84175 spi.tx_buf[460]
.sym 84176 spi.tx_buf[529]
.sym 84177 spi.tx_buf[140]
.sym 84245 spi.tx_buf[257]
.sym 84246 spi.tx_buf[769]
.sym 84247 $abc$706167$n2741
.sym 84248 $abc$706167$n1873
.sym 84257 spi.tx_buf[175]
.sym 84258 spi.tx_buf[47]
.sym 84259 $abc$706167$n2741
.sym 84260 $abc$706167$n3926
.sym 84269 spi.tx_buf[332]
.sym 84270 spi.tx_buf[460]
.sym 84271 $abc$706167$n1873
.sym 84272 $abc$706167$n3926
.sym 84275 RHD_init_inst.rhd_data[13]
.sym 84276 $false
.sym 84277 $false
.sym 84278 $false
.sym 84281 RHD_init_inst.rhd_data[14]
.sym 84282 $false
.sym 84283 $false
.sym 84284 $false
.sym 84287 RHD_init_inst.rhd_data[7]
.sym 84288 $false
.sym 84289 $false
.sym 84290 $false
.sym 84291 $abc$706167$n1182
.sym 84292 CLK_16mhz$2$2
.sym 84293 $false
.sym 84295 spi_frame[47]
.sym 84298 spi_frame[136]
.sym 84299 spi_frame[257]
.sym 84300 spi_frame[140]
.sym 84301 spi_frame[652]
.sym 84368 frame[676]
.sym 84369 $false
.sym 84370 $false
.sym 84371 $false
.sym 84380 frame[449]
.sym 84381 $false
.sym 84382 $false
.sym 84383 $false
.sym 84386 frame[673]
.sym 84387 $false
.sym 84388 $false
.sym 84389 $false
.sym 84398 frame[924]
.sym 84399 $false
.sym 84400 $false
.sym 84401 $false
.sym 84404 frame[818]
.sym 84405 $false
.sym 84406 $false
.sym 84407 $false
.sym 84414 frame_en$2
.sym 84415 CLK_16mhz$2$2
.sym 84416 $false
.sym 84419 $abc$706167$n1812
.sym 84420 $abc$706167$n1814
.sym 84421 $abc$706167$n1816
.sym 84422 $abc$706167$n1818
.sym 84423 $abc$706167$n1820
.sym 84424 $abc$706167$n1822
.sym 84509 RHD_init_inst.rhd_data[4]
.sym 84510 $false
.sym 84511 $false
.sym 84512 $false
.sym 84521 RHD_init_inst.rhd_data[1]
.sym 84522 $false
.sym 84523 $false
.sym 84524 $false
.sym 84537 $abc$706167$n1128
.sym 84538 CLK_16mhz$2$2
.sym 84539 $false
.sym 84540 $abc$706167$n1824
.sym 84541 $abc$706167$n1826
.sym 84542 $abc$706167$n1828
.sym 84543 $abc$706167$n1830
.sym 84544 $abc$706167$n1832
.sym 84545 $abc$706167$n1834
.sym 84546 $abc$706167$n1836
.sym 84547 $abc$706167$n1838
.sym 84614 spi.en_tick[4]
.sym 84615 $false
.sym 84616 $false
.sym 84617 $false
.sym 84626 $abc$706167$n1832
.sym 84627 $abc$706167$n1892
.sym 84628 $abc$706167$n1877
.sym 84629 spi.en_tick[12]
.sym 84632 $abc$706167$n1824
.sym 84633 $abc$706167$n1892
.sym 84634 $abc$706167$n1877
.sym 84635 spi.en_tick[8]
.sym 84638 $abc$706167$n1834
.sym 84639 $abc$706167$n1892
.sym 84640 $abc$706167$n1877
.sym 84641 spi.en_tick[13]
.sym 84644 $abc$706167$n1816
.sym 84645 $abc$706167$n1892
.sym 84646 $abc$706167$n1877
.sym 84647 spi.en_tick[4]
.sym 84650 $abc$706167$n1838
.sym 84651 $abc$706167$n1892
.sym 84652 $abc$706167$n1877
.sym 84653 spi.en_tick[15]
.sym 84656 $abc$706167$n1820
.sym 84657 $abc$706167$n1892
.sym 84658 $abc$706167$n1877
.sym 84659 spi.en_tick[6]
.sym 84660 $abc$706167$n1319
.sym 84661 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 84662 $false
.sym 84663 $abc$706167$n139
.sym 84664 $abc$706167$n138
.sym 84665 $abc$706167$n135
.sym 84667 $abc$706167$n1883
.sym 84669 frame[425]
.sym 84761 RHD_init_inst.rhd_data[15]
.sym 84762 $false
.sym 84763 $false
.sym 84764 $false
.sym 84767 RHD_init_inst.rhd_data[4]
.sym 84768 $false
.sym 84769 $false
.sym 84770 $false
.sym 84783 $abc$706167$n1206
.sym 84784 CLK_16mhz$2$2
.sym 84785 $false
.sym 84793 frame[652]
.sym 84890 RHD_init_inst.rhd_data[9]
.sym 84891 $false
.sym 84892 $false
.sym 84893 $false
.sym 84906 $abc$706167$n1137
.sym 84907 CLK_16mhz$2$2
.sym 84908 $false
.sym 85010 frame[359]
.sym 85102 RHD_init_inst.rhd_data[0]
.sym 85103 $false
.sym 85104 $false
.sym 85105 $false
.sym 85114 RHD_init_inst.rhd_data[8]
.sym 85115 $false
.sym 85116 $false
.sym 85117 $false
.sym 85130 $abc$706167$n1155
.sym 85131 CLK_16mhz$2$2
.sym 85132 $false
.sym 85137 frame[689]
.sym 85138 frame[695]
.sym 85140 frame[688]
.sym 85144 frame[693]
.sym 85247 RHD_init_inst.rhd_data[12]
.sym 85248 $false
.sym 85249 $false
.sym 85250 $false
.sym 85271 RHD_init_inst.rhd_data[13]
.sym 85272 $false
.sym 85273 $false
.sym 85274 $false
.sym 85277 RHD_init_inst.rhd_data[3]
.sym 85278 $false
.sym 85279 $false
.sym 85280 $false
.sym 85293 $abc$706167$n1212
.sym 85294 CLK_16mhz$2$2
.sym 85295 $false
.sym 85297 frame[60]
.sym 85301 frame[56]
.sym 85302 frame[53]
.sym 85303 frame[50]
.sym 85370 frame[624]
.sym 85371 $false
.sym 85372 $false
.sym 85373 $false
.sym 85376 frame[359]
.sym 85377 $false
.sym 85378 $false
.sym 85379 $false
.sym 85382 frame[693]
.sym 85383 $false
.sym 85384 $false
.sym 85385 $false
.sym 85388 frame[716]
.sym 85389 $false
.sym 85390 $false
.sym 85391 $false
.sym 85394 frame[688]
.sym 85395 $false
.sym 85396 $false
.sym 85397 $false
.sym 85406 frame[50]
.sym 85407 $false
.sym 85408 $false
.sym 85409 $false
.sym 85416 frame_en$2
.sym 85417 CLK_16mhz$2$2
.sym 85418 $false
.sym 85420 frame[802]
.sym 85421 frame[814]
.sym 85422 frame[809]
.sym 85423 frame[806]
.sym 85425 frame[813]
.sym 85493 RHD_init_inst.rhd_data[13]
.sym 85494 $false
.sym 85495 $false
.sym 85496 $false
.sym 85499 RHD_init_inst.rhd_data[0]
.sym 85500 $false
.sym 85501 $false
.sym 85502 $false
.sym 85505 RHD_init_inst.rhd_data[12]
.sym 85506 $false
.sym 85507 $false
.sym 85508 $false
.sym 85535 RHD_init_inst.rhd_data[8]
.sym 85536 $false
.sym 85537 $false
.sym 85538 $false
.sym 85539 $abc$706167$n1197
.sym 85540 CLK_16mhz$2$2
.sym 85541 $false
.sym 85543 spi.tx_buf[980]
.sym 85544 spi.tx_buf[437]
.sym 85545 spi.tx_buf[56]
.sym 85546 spi.tx_buf[359]
.sym 85547 spi.tx_buf[800]
.sym 85548 spi.tx_buf[622]
.sym 85549 spi.tx_buf[53]
.sym 85616 frame[806]
.sym 85617 $false
.sym 85618 $false
.sym 85619 $false
.sym 85622 frame[632]
.sym 85623 $false
.sym 85624 $false
.sym 85625 $false
.sym 85628 frame[400]
.sym 85629 $false
.sym 85630 $false
.sym 85631 $false
.sym 85634 frame[850]
.sym 85635 $false
.sym 85636 $false
.sym 85637 $false
.sym 85640 frame[618]
.sym 85641 $false
.sym 85642 $false
.sym 85643 $false
.sym 85646 frame[981]
.sym 85647 $false
.sym 85648 $false
.sym 85649 $false
.sym 85658 frame[375]
.sym 85659 $false
.sym 85660 $false
.sym 85661 $false
.sym 85662 frame_en$2
.sym 85663 CLK_16mhz$2$2
.sym 85664 $false
.sym 85665 $abc$706167$n2244
.sym 85666 spi.tx_buf[589]
.sym 85667 spi.tx_buf[379]
.sym 85668 spi.tx_buf[809]
.sym 85669 spi.tx_buf[857]
.sym 85670 spi.tx_buf[181]
.sym 85671 spi.tx_buf[490]
.sym 85672 spi.tx_buf[2]
.sym 85739 $abc$706167$n2243
.sym 85740 $abc$706167$n2244
.sym 85741 $abc$706167$n1955
.sym 85742 $abc$706167$n2240
.sym 85745 RHD_init_inst.rhd_data[6]
.sym 85746 $false
.sym 85747 $false
.sym 85748 $false
.sym 85751 RHD_init_inst.rhd_data[8]
.sym 85752 $false
.sym 85753 $false
.sym 85754 $false
.sym 85757 RHD_init_inst.rhd_data[13]
.sym 85758 $false
.sym 85759 $false
.sym 85760 $false
.sym 85763 RHD_init_inst.rhd_data[2]
.sym 85764 $false
.sym 85765 $false
.sym 85766 $false
.sym 85769 RHD_init_inst.rhd_data[4]
.sym 85770 $false
.sym 85771 $false
.sym 85772 $false
.sym 85775 RHD_init_inst.rhd_data[3]
.sym 85776 $false
.sym 85777 $false
.sym 85778 $false
.sym 85781 RHD_init_inst.rhd_data[5]
.sym 85782 $false
.sym 85783 $false
.sym 85784 $false
.sym 85785 $abc$706167$n1113
.sym 85786 CLK_16mhz$2$2
.sym 85787 $false
.sym 85788 $abc$706167$n2828_1
.sym 85789 spi.tx_buf[717]
.sym 85790 spi.tx_buf[248]
.sym 85791 spi.tx_buf[267]
.sym 85792 spi.tx_buf[985]
.sym 85793 spi.tx_buf[743]
.sym 85794 spi.tx_buf[184]
.sym 85795 spi.tx_buf[779]
.sym 85862 frame[267]
.sym 85863 $false
.sym 85864 $false
.sym 85865 $false
.sym 85868 frame[779]
.sym 85869 $false
.sym 85870 $false
.sym 85871 $false
.sym 85874 frame[287]
.sym 85875 $false
.sym 85876 $false
.sym 85877 $false
.sym 85880 frame[184]
.sym 85881 $false
.sym 85882 $false
.sym 85883 $false
.sym 85886 frame[187]
.sym 85887 $false
.sym 85888 $false
.sym 85889 $false
.sym 85892 frame[179]
.sym 85893 $false
.sym 85894 $false
.sym 85895 $false
.sym 85898 frame[11]
.sym 85899 $false
.sym 85900 $false
.sym 85901 $false
.sym 85904 frame[717]
.sym 85905 $false
.sym 85906 $false
.sym 85907 $false
.sym 85908 frame_en$2
.sym 85909 CLK_16mhz$2$2
.sym 85910 $false
.sym 85911 $abc$706167$n2148
.sym 85912 $abc$706167$n3365_1
.sym 85913 $abc$706167$n3366_1
.sym 85914 $abc$706167$n2340
.sym 85916 $abc$706167$n2401
.sym 85917 frame[793]
.sym 85918 frame[797]
.sym 85991 spi.tx_buf[490]
.sym 85992 spi.tx_buf[362]
.sym 85993 $abc$706167$n2741
.sym 85994 $abc$706167$n3926
.sym 86003 RHD_init_inst.rhd_data[14]
.sym 86004 $false
.sym 86005 $false
.sym 86006 $false
.sym 86021 RHD_init_inst.rhd_data[11]
.sym 86022 $false
.sym 86023 $false
.sym 86024 $false
.sym 86027 RHD_init_inst.rhd_data[6]
.sym 86028 $false
.sym 86029 $false
.sym 86030 $false
.sym 86031 $abc$706167$n1212
.sym 86032 CLK_16mhz$2$2
.sym 86033 $false
.sym 86034 $abc$706167$n3471_1
.sym 86035 spi.tx_buf[852]
.sym 86036 spi.tx_buf[871]
.sym 86037 spi.tx_buf[241]
.sym 86038 spi.tx_buf[798]
.sym 86039 spi.tx_buf[400]
.sym 86040 spi.tx_buf[1024]
.sym 86041 spi.tx_buf[12]
.sym 86108 spi.tx_buf[286]
.sym 86109 spi.tx_buf[798]
.sym 86110 $abc$706167$n2741
.sym 86111 $abc$706167$n1873
.sym 86114 spi_frame[179]
.sym 86115 $false
.sym 86116 $false
.sym 86117 $false
.sym 86120 spi_frame[362]
.sym 86121 $false
.sym 86122 $false
.sym 86123 $false
.sym 86126 spi_frame[187]
.sym 86127 $false
.sym 86128 $false
.sym 86129 $false
.sym 86132 spi_frame[286]
.sym 86133 $false
.sym 86134 $false
.sym 86135 $false
.sym 86138 spi_frame[715]
.sym 86139 $false
.sym 86140 $false
.sym 86141 $false
.sym 86144 spi_frame[1013]
.sym 86145 $false
.sym 86146 $false
.sym 86147 $false
.sym 86150 spi_frame[11]
.sym 86151 $false
.sym 86152 $false
.sym 86153 $false
.sym 86154 $abc$706167$n1337$2
.sym 86155 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 86156 $false
.sym 86157 spi_frame[781]
.sym 86158 spi_frame[60]
.sym 86159 spi_frame[614]
.sym 86160 spi_frame[189]
.sym 86161 spi_frame[774]
.sym 86162 spi_frame[768]
.sym 86163 spi_frame[797]
.sym 86164 spi_frame[718]
.sym 86231 spi.tx_buf[938]
.sym 86232 spi.tx_buf[810]
.sym 86233 $abc$706167$n3926
.sym 86234 $abc$706167$n2741
.sym 86237 spi.tx_buf[11]
.sym 86238 spi.tx_buf[1035]
.sym 86239 $abc$706167$n2741
.sym 86240 $abc$706167$n2645
.sym 86243 spi.tx_buf[234]
.sym 86244 spi.tx_buf[106]
.sym 86245 $abc$706167$n2741
.sym 86246 $abc$706167$n3926
.sym 86249 $false
.sym 86250 $false
.sym 86251 $false
.sym 86252 $false
.sym 86255 spi_frame[395]
.sym 86256 $false
.sym 86257 $false
.sym 86258 $false
.sym 86261 spi_frame[106]
.sym 86262 $false
.sym 86263 $false
.sym 86264 $false
.sym 86267 spi_frame[618]
.sym 86268 $false
.sym 86269 $false
.sym 86270 $false
.sym 86273 spi_frame[287]
.sym 86274 $false
.sym 86275 $false
.sym 86276 $false
.sym 86277 $abc$706167$n1337$2
.sym 86278 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 86279 $false
.sym 86280 $abc$706167$n2765_1
.sym 86281 spi.tx_buf[803]
.sym 86282 spi.tx_buf[509]
.sym 86283 spi.tx_buf[1036]
.sym 86284 spi.tx_buf[60]
.sym 86285 spi.tx_buf[774]
.sym 86286 spi.tx_buf[357]
.sym 86287 spi.tx_buf[907]
.sym 86354 spi.tx_buf[746]
.sym 86355 spi.tx_buf[618]
.sym 86356 $abc$706167$n3926
.sym 86357 $abc$706167$n2741
.sym 86366 $abc$706167$n2149
.sym 86367 $abc$706167$n2150
.sym 86368 $abc$706167$n3926
.sym 86369 $abc$706167$n2145
.sym 86378 $abc$706167$n2147
.sym 86379 $abc$706167$n2146
.sym 86380 $abc$706167$n2148
.sym 86381 $abc$706167$n3926
.sym 86384 spi.tx_buf[395]
.sym 86385 spi.tx_buf[907]
.sym 86386 $abc$706167$n2741
.sym 86387 $abc$706167$n1873
.sym 86390 $abc$706167$n1873
.sym 86391 $abc$706167$n2470
.sym 86392 $abc$706167$n2471
.sym 86393 $abc$706167$n1955
.sym 86396 RHD_init_inst.rhd_data[7]
.sym 86397 $false
.sym 86398 $false
.sym 86399 $false
.sym 86400 $abc$706167$n1224
.sym 86401 CLK_16mhz$2$2
.sym 86402 $false
.sym 86403 $abc$706167$n2147
.sym 86404 frame[810]
.sym 86405 frame[801]
.sym 86410 frame[803]
.sym 86477 $abc$706167$n2242
.sym 86478 $abc$706167$n2241
.sym 86479 $abc$706167$n1955
.sym 86480 $abc$706167$n2741
.sym 86483 spi.tx_buf[245]
.sym 86484 spi.tx_buf[117]
.sym 86485 $abc$706167$n3926
.sym 86486 $false
.sym 86489 spi.tx_buf[431]
.sym 86490 spi.tx_buf[303]
.sym 86491 $abc$706167$n2741
.sym 86492 $abc$706167$n3926
.sym 86495 $abc$706167$n2467
.sym 86496 $abc$706167$n2468
.sym 86497 $abc$706167$n1873
.sym 86498 $false
.sym 86501 RHD_init_inst.rhd_data[3]
.sym 86502 $false
.sym 86503 $false
.sym 86504 $false
.sym 86507 RHD_init_inst.rhd_data[11]
.sym 86508 $false
.sym 86509 $false
.sym 86510 $false
.sym 86513 RHD_init_inst.rhd_data[15]
.sym 86514 $false
.sym 86515 $false
.sym 86516 $false
.sym 86519 RHD_init_inst.rhd_data[6]
.sym 86520 $false
.sym 86521 $false
.sym 86522 $false
.sym 86523 $abc$706167$n1194
.sym 86524 CLK_16mhz$2$2
.sym 86525 $false
.sym 86526 $abc$706167$n3456_1
.sym 86527 $abc$706167$n3455_1
.sym 86528 spi_frame[928]
.sym 86529 spi_frame[509]
.sym 86530 spi_frame[803]
.sym 86531 spi_frame[619]
.sym 86532 spi_frame[801]
.sym 86533 spi_frame[623]
.sym 86606 spi.tx_buf[2]
.sym 86607 spi.tx_buf[1026]
.sym 86608 $abc$706167$n2741
.sym 86609 $abc$706167$n2645
.sym 86624 $abc$706167$n2466
.sym 86625 $abc$706167$n2469
.sym 86626 $abc$706167$n2460
.sym 86627 $abc$706167$n2463
.sym 86630 $abc$706167$n2461
.sym 86631 $abc$706167$n2462
.sym 86632 $abc$706167$n1873
.sym 86633 $false
.sym 86636 spi.tx_buf[187]
.sym 86637 spi.tx_buf[59]
.sym 86638 $abc$706167$n2741
.sym 86639 $abc$706167$n3926
.sym 86642 RHD_init_inst.rhd_data[13]
.sym 86643 $false
.sym 86644 $false
.sym 86645 $false
.sym 86646 $abc$706167$n1173
.sym 86647 CLK_16mhz$2$2
.sym 86648 $false
.sym 86649 $abc$706167$n2734_1
.sym 86650 $abc$706167$n2764_1
.sym 86653 frame[930]
.sym 86654 frame[943]
.sym 86655 frame[928]
.sym 86723 $abc$706167$n2733
.sym 86724 $abc$706167$n2734_1
.sym 86725 $abc$706167$n1955
.sym 86726 $abc$706167$n1873
.sym 86729 spi.tx_buf[700]
.sym 86730 spi.tx_buf[572]
.sym 86731 $abc$706167$n3926
.sym 86732 $abc$706167$n2741
.sym 86735 $abc$706167$n2105
.sym 86736 $abc$706167$n2106
.sym 86737 $abc$706167$n2109
.sym 86738 $abc$706167$n1873
.sym 86741 spi.tx_buf[757]
.sym 86742 spi.tx_buf[629]
.sym 86743 $abc$706167$n3926
.sym 86744 $false
.sym 86747 spi.tx_buf[751]
.sym 86748 spi.tx_buf[623]
.sym 86749 $abc$706167$n3926
.sym 86750 $abc$706167$n2741
.sym 86753 spi.tx_buf[426]
.sym 86754 spi.tx_buf[298]
.sym 86755 $abc$706167$n2741
.sym 86756 $abc$706167$n3926
.sym 86759 RHD_init_inst.rhd_data[10]
.sym 86760 $false
.sym 86761 $false
.sym 86762 $false
.sym 86765 RHD_init_inst.rhd_data[13]
.sym 86766 $false
.sym 86767 $false
.sym 86768 $false
.sym 86769 $abc$706167$n1146
.sym 86770 CLK_16mhz$2$2
.sym 86771 $false
.sym 86772 $abc$706167$n3348_1
.sym 86773 spi.tx_buf[911]
.sym 86775 spi.tx_buf[51]
.sym 86776 spi.tx_buf[623]
.sym 86777 spi.tx_buf[275]
.sym 86846 spi.tx_buf[179]
.sym 86847 spi.tx_buf[51]
.sym 86848 $abc$706167$n2741
.sym 86849 $abc$706167$n3926
.sym 86852 $abc$706167$n3070_1
.sym 86853 $abc$706167$n3082_1
.sym 86854 $false
.sym 86855 $false
.sym 86858 $abc$706167$n3046_1
.sym 86859 RHD_init_inst.rhd_data_en
.sym 86860 byte_cnt[2]
.sym 86861 byte_cnt[3]
.sym 86864 $abc$706167$n3074_1
.sym 86865 $abc$706167$n3082_1
.sym 86866 $false
.sym 86867 $false
.sym 86870 $abc$706167$n3074_1
.sym 86871 $abc$706167$n3048_1
.sym 86872 $false
.sym 86873 $false
.sym 86876 $abc$706167$n3074_1
.sym 86877 $abc$706167$n3099_1
.sym 86878 $false
.sym 86879 $false
.sym 86882 $abc$706167$n3074_1
.sym 86883 $abc$706167$n1853
.sym 86884 $false
.sym 86885 $false
.sym 86888 byte_cnt[2]
.sym 86889 byte_cnt[3]
.sym 86890 $abc$706167$n3046_1
.sym 86891 RHD_init_inst.rhd_data_en
.sym 86895 $abc$706167$n1140
.sym 86896 $abc$706167$n2279
.sym 86897 $abc$706167$n3058_1
.sym 86899 $abc$706167$n1236
.sym 86900 $abc$706167$n2276
.sym 86902 frame[513]
.sym 86969 byte_cnt[2]
.sym 86970 RHD_init_inst.rhd_data_en
.sym 86971 $abc$706167$n3046_1
.sym 86972 byte_cnt[3]
.sym 86975 $abc$706167$n3058_1
.sym 86976 $abc$706167$n3048_1
.sym 86977 $false
.sym 86978 $false
.sym 86981 $abc$706167$n2854_1
.sym 86982 $abc$706167$n1955
.sym 86983 $abc$706167$n3926
.sym 86984 $abc$706167$n3498_1
.sym 86987 $abc$706167$n3070_1
.sym 86988 $abc$706167$n3099_1
.sym 86989 $false
.sym 86990 $false
.sym 86993 byte_cnt[2]
.sym 86994 RHD_init_inst.rhd_data_en
.sym 86995 $abc$706167$n3054_1
.sym 86996 byte_cnt[3]
.sym 86999 $abc$706167$n3058_1
.sym 87000 $abc$706167$n3099_1
.sym 87001 $false
.sym 87002 $false
.sym 87005 RHD_init_inst.rhd_data[5]
.sym 87006 $false
.sym 87007 $false
.sym 87008 $false
.sym 87011 RHD_init_inst.rhd_data[2]
.sym 87012 $false
.sym 87013 $false
.sym 87014 $false
.sym 87015 $abc$706167$n1215
.sym 87016 CLK_16mhz$2$2
.sym 87017 $false
.sym 87018 $abc$706167$n1203
.sym 87020 $abc$706167$n1161
.sym 87021 $abc$706167$n3072_1
.sym 87022 $abc$706167$n1208
.sym 87023 $abc$706167$n1155
.sym 87024 $abc$706167$n1251
.sym 87025 frame[912]
.sym 87092 $abc$706167$n3078_1
.sym 87093 $abc$706167$n3048_1
.sym 87094 $false
.sym 87095 $false
.sym 87098 $abc$706167$n3054_1
.sym 87099 RHD_init_inst.rhd_data_en
.sym 87100 byte_cnt[2]
.sym 87101 byte_cnt[3]
.sym 87104 $abc$706167$n3078_1
.sym 87105 $abc$706167$n3099_1
.sym 87106 $false
.sym 87107 $false
.sym 87110 $abc$706167$n3051_1
.sym 87111 RHD_init_inst.rhd_data_en
.sym 87112 byte_cnt[2]
.sym 87113 byte_cnt[3]
.sym 87116 $abc$706167$n3078_1
.sym 87117 $abc$706167$n1853
.sym 87118 $false
.sym 87119 $false
.sym 87122 $abc$706167$n3076_1
.sym 87123 $abc$706167$n1853
.sym 87124 $false
.sym 87125 $false
.sym 87128 RHD_init_inst.rhd_data[8]
.sym 87129 $false
.sym 87130 $false
.sym 87131 $false
.sym 87134 RHD_init_inst.rhd_data[9]
.sym 87135 $false
.sym 87136 $false
.sym 87137 $false
.sym 87138 $abc$706167$n1095
.sym 87139 CLK_16mhz$2$2
.sym 87140 $false
.sym 87141 $abc$706167$n1137
.sym 87142 $abc$706167$n1233
.sym 87143 $abc$706167$n1149
.sym 87144 $abc$706167$n1179
.sym 87145 $abc$706167$n2275
.sym 87146 $abc$706167$n3050_1
.sym 87147 $abc$706167$n3064_1
.sym 87148 frame[228]
.sym 87215 byte_cnt[3]
.sym 87216 RHD_init_inst.rhd_data_en
.sym 87217 byte_cnt[2]
.sym 87218 $abc$706167$n3051_1
.sym 87221 $abc$706167$n1873
.sym 87222 $abc$706167$n2464
.sym 87223 $abc$706167$n2465
.sym 87224 $abc$706167$n1955
.sym 87227 $abc$706167$n3050_1
.sym 87228 $abc$706167$n3048_1
.sym 87229 $false
.sym 87230 $false
.sym 87233 $abc$706167$n3064_1
.sym 87234 $abc$706167$n3099_1
.sym 87235 $false
.sym 87236 $false
.sym 87239 $abc$706167$n3050_1
.sym 87240 $abc$706167$n1853
.sym 87241 $false
.sym 87242 $false
.sym 87245 $abc$706167$n3060_1
.sym 87246 $abc$706167$n3099_1
.sym 87247 $false
.sym 87248 $false
.sym 87251 $abc$706167$n3050_1
.sym 87252 $abc$706167$n3082_1
.sym 87253 $false
.sym 87254 $false
.sym 87257 RHD_init_inst.rhd_data[12]
.sym 87258 $false
.sym 87259 $false
.sym 87260 $false
.sym 87261 $abc$706167$n1092
.sym 87262 CLK_16mhz$2$2
.sym 87263 $false
.sym 87264 $abc$706167$n3497_1
.sym 87265 $abc$706167$n3498_1
.sym 87266 $abc$706167$n3496_1
.sym 87269 frame[176]
.sym 87270 frame[188]
.sym 87271 frame[186]
.sym 87338 spi.tx_buf[570]
.sym 87339 spi.tx_buf[698]
.sym 87340 $abc$706167$n2741
.sym 87341 $abc$706167$n3926
.sym 87344 spi_frame[186]
.sym 87345 $false
.sym 87346 $false
.sym 87347 $false
.sym 87350 spi_frame[757]
.sym 87351 $false
.sym 87352 $false
.sym 87353 $false
.sym 87356 spi_frame[698]
.sym 87357 $false
.sym 87358 $false
.sym 87359 $false
.sym 87362 spi_frame[58]
.sym 87363 $false
.sym 87364 $false
.sym 87365 $false
.sym 87368 spi_frame[298]
.sym 87369 $false
.sym 87370 $false
.sym 87371 $false
.sym 87374 spi_frame[548]
.sym 87375 $false
.sym 87376 $false
.sym 87377 $false
.sym 87380 spi_frame[76]
.sym 87381 $false
.sym 87382 $false
.sym 87383 $false
.sym 87384 $abc$706167$n1337$2
.sym 87385 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 87386 $false
.sym 87387 $abc$706167$n2319
.sym 87388 $abc$706167$n2853_1
.sym 87389 spi.tx_buf[1040]
.sym 87390 spi.tx_buf[251]
.sym 87391 spi.tx_buf[189]
.sym 87392 spi.tx_buf[718]
.sym 87393 spi.tx_buf[61]
.sym 87467 $abc$706167$n2376
.sym 87468 $abc$706167$n2375
.sym 87469 $abc$706167$n3926
.sym 87470 spi.tx_cnt[5]
.sym 87473 spi.tx_buf[137]
.sym 87474 spi.tx_buf[649]
.sym 87475 $abc$706167$n1873
.sym 87476 $abc$706167$n2741
.sym 87479 frame[757]
.sym 87480 $false
.sym 87481 $false
.sym 87482 $false
.sym 87491 frame[76]
.sym 87492 $false
.sym 87493 $false
.sym 87494 $false
.sym 87497 frame[228]
.sym 87498 $false
.sym 87499 $false
.sym 87500 $false
.sym 87503 frame[611]
.sym 87504 $false
.sym 87505 $false
.sym 87506 $false
.sym 87507 frame_en$2
.sym 87508 CLK_16mhz$2$2
.sym 87509 $false
.sym 87510 $abc$706167$n1968
.sym 87511 spi_frame[531]
.sym 87512 spi_frame[440]
.sym 87513 spi_frame[526]
.sym 87516 spi_frame[176]
.sym 87602 RHD_init_inst.rhd_data[14]
.sym 87603 $false
.sym 87604 $false
.sym 87605 $false
.sym 87614 RHD_init_inst.rhd_data[8]
.sym 87615 $false
.sym 87616 $false
.sym 87617 $false
.sym 87620 RHD_init_inst.rhd_data[2]
.sym 87621 $false
.sym 87622 $false
.sym 87623 $false
.sym 87630 $abc$706167$n1176
.sym 87631 CLK_16mhz$2$2
.sym 87632 $false
.sym 87633 $abc$706167$n3501_1
.sym 87634 $abc$706167$n1969
.sym 87635 $abc$706167$n3502_1
.sym 87636 spi.tx_buf[176]
.sym 87637 spi.tx_buf[797]
.sym 87638 spi.tx_buf[528]
.sym 87639 spi.tx_buf[100]
.sym 87640 spi.tx_buf[16]
.sym 87707 spi.tx_buf[285]
.sym 87708 spi.tx_buf[797]
.sym 87709 $abc$706167$n2741
.sym 87710 $abc$706167$n1873
.sym 87713 spi_frame[85]
.sym 87714 $false
.sym 87715 $false
.sym 87716 $false
.sym 87719 spi_frame[436]
.sym 87720 $false
.sym 87721 $false
.sym 87722 $false
.sym 87725 spi_frame[145]
.sym 87726 $false
.sym 87727 $false
.sym 87728 $false
.sym 87731 spi_frame[611]
.sym 87732 $false
.sym 87733 $false
.sym 87734 $false
.sym 87737 $false
.sym 87738 $false
.sym 87739 $false
.sym 87740 $false
.sym 87749 spi_frame[649]
.sym 87750 $false
.sym 87751 $false
.sym 87752 $false
.sym 87753 $abc$706167$n1337$2
.sym 87754 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 87755 $false
.sym 87756 spi_frame[401]
.sym 87757 spi_frame[532]
.sym 87758 spi_frame[100]
.sym 87759 spi_frame[740]
.sym 87760 spi_frame[436]
.sym 87761 spi_frame[528]
.sym 87762 spi_frame[207]
.sym 87763 spi_frame[826]
.sym 87830 spi_frame[532]
.sym 87831 $false
.sym 87832 $false
.sym 87833 $false
.sym 87836 spi_frame[401]
.sym 87837 $false
.sym 87838 $false
.sym 87839 $false
.sym 87842 spi_frame[740]
.sym 87843 $false
.sym 87844 $false
.sym 87845 $false
.sym 87848 spi_frame[412]
.sym 87849 $false
.sym 87850 $false
.sym 87851 $false
.sym 87854 spi_frame[285]
.sym 87855 $false
.sym 87856 $false
.sym 87857 $false
.sym 87860 spi_frame[143]
.sym 87861 $false
.sym 87862 $false
.sym 87863 $false
.sym 87866 spi_frame[409]
.sym 87867 $false
.sym 87868 $false
.sym 87869 $false
.sym 87872 spi_frame[63]
.sym 87873 $false
.sym 87874 $false
.sym 87875 $false
.sym 87876 $abc$706167$n1337$2
.sym 87877 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 87878 $false
.sym 87879 frame[528]
.sym 87880 frame[531]
.sym 87883 frame[532]
.sym 87884 frame[538]
.sym 87886 frame[539]
.sym 87953 frame[143]
.sym 87954 $false
.sym 87955 $false
.sym 87956 $false
.sym 87965 frame[465]
.sym 87966 $false
.sym 87967 $false
.sym 87968 $false
.sym 87971 frame[409]
.sym 87972 $false
.sym 87973 $false
.sym 87974 $false
.sym 87977 frame[539]
.sym 87978 $false
.sym 87979 $false
.sym 87980 $false
.sym 87983 frame[285]
.sym 87984 $false
.sym 87985 $false
.sym 87986 $false
.sym 87989 frame[668]
.sym 87990 $false
.sym 87991 $false
.sym 87992 $false
.sym 87999 frame_en$2
.sym 88000 CLK_16mhz$2$2
.sym 88001 $false
.sym 88002 spi_frame[197]
.sym 88004 spi_frame[19]
.sym 88006 spi_frame[63]
.sym 88008 spi_frame[80]
.sym 88076 spi.tx_buf[197]
.sym 88077 spi.tx_buf[69]
.sym 88078 $abc$706167$n2741
.sym 88079 $abc$706167$n3926
.sym 88082 spi_frame[229]
.sym 88083 $false
.sym 88084 $false
.sym 88085 $false
.sym 88088 spi_frame[197]
.sym 88089 $false
.sym 88090 $false
.sym 88091 $false
.sym 88094 spi_frame[69]
.sym 88095 $false
.sym 88096 $false
.sym 88097 $false
.sym 88106 spi_frame[281]
.sym 88107 $false
.sym 88108 $false
.sym 88109 $false
.sym 88112 spi_frame[827]
.sym 88113 $false
.sym 88114 $false
.sym 88115 $false
.sym 88118 spi_frame[668]
.sym 88119 $false
.sym 88120 $false
.sym 88121 $false
.sym 88122 $abc$706167$n1337$2
.sym 88123 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 88124 $false
.sym 88125 $abc$706167$n2628
.sym 88126 $abc$706167$n2291
.sym 88127 spi.tx_buf[558]
.sym 88128 spi.tx_buf[686]
.sym 88129 spi.tx_buf[609]
.sym 88130 spi.tx_buf[737]
.sym 88131 spi.tx_buf[910]
.sym 88132 spi.tx_buf[739]
.sym 88205 spi.tx_buf[140]
.sym 88206 spi.tx_buf[652]
.sym 88207 $abc$706167$n2741
.sym 88208 $abc$706167$n3926
.sym 88211 frame[69]
.sym 88212 $false
.sym 88213 $false
.sym 88214 $false
.sym 88217 frame[281]
.sym 88218 $false
.sym 88219 $false
.sym 88220 $false
.sym 88223 frame[683]
.sym 88224 $false
.sym 88225 $false
.sym 88226 $false
.sym 88229 frame[558]
.sym 88230 $false
.sym 88231 $false
.sym 88232 $false
.sym 88241 frame[827]
.sym 88242 $false
.sym 88243 $false
.sym 88244 $false
.sym 88245 frame_en$2
.sym 88246 CLK_16mhz$2$2
.sym 88247 $false
.sym 88248 spi_frame[675]
.sym 88249 spi_frame[686]
.sym 88250 spi_frame[739]
.sym 88251 spi_frame[332]
.sym 88252 spi_frame[453]
.sym 88253 spi_frame[319]
.sym 88255 spi_frame[229]
.sym 88322 spi_frame[332]
.sym 88323 $false
.sym 88324 $false
.sym 88325 $false
.sym 88328 spi_frame[652]
.sym 88329 $false
.sym 88330 $false
.sym 88331 $false
.sym 88334 spi_frame[47]
.sym 88335 $false
.sym 88336 $false
.sym 88337 $false
.sym 88340 spi_frame[257]
.sym 88341 $false
.sym 88342 $false
.sym 88343 $false
.sym 88346 spi_frame[460]
.sym 88347 $false
.sym 88348 $false
.sym 88349 $false
.sym 88352 spi_frame[529]
.sym 88353 $false
.sym 88354 $false
.sym 88355 $false
.sym 88358 spi_frame[140]
.sym 88359 $false
.sym 88360 $false
.sym 88361 $false
.sym 88368 $abc$706167$n1337$2
.sym 88369 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 88370 $false
.sym 88371 frame[818]
.sym 88372 frame[831]
.sym 88373 frame[826]
.sym 88375 frame[816]
.sym 88378 frame[827]
.sym 88451 frame[47]
.sym 88452 $false
.sym 88453 $false
.sym 88454 $false
.sym 88469 frame[136]
.sym 88470 $false
.sym 88471 $false
.sym 88472 $false
.sym 88475 frame[257]
.sym 88476 $false
.sym 88477 $false
.sym 88478 $false
.sym 88481 frame[140]
.sym 88482 $false
.sym 88483 $false
.sym 88484 $false
.sym 88487 frame[652]
.sym 88488 $false
.sym 88489 $false
.sym 88490 $false
.sym 88491 frame_en$2
.sym 88492 CLK_16mhz$2$2
.sym 88493 $false
.sym 88494 $abc$706167$n1808
.sym 88495 $abc$706167$n1882
.sym 88496 spi.en_tick[1]
.sym 88497 spi.en_tick[3]
.sym 88498 spi.en_tick[2]
.sym 88499 spi.en_tick[0]
.sym 88500 spi.en_tick[5]
.sym 88501 spi.en_tick[7]
.sym 88530 $true
.sym 88567 spi.en_tick[0]$2
.sym 88568 $false
.sym 88569 spi.en_tick[0]
.sym 88570 $false
.sym 88571 $false
.sym 88573 $auto$alumacc.cc:474:replace_alu$531548.C[2]
.sym 88575 $false
.sym 88576 spi.en_tick[1]
.sym 88579 $auto$alumacc.cc:474:replace_alu$531548.C[3]
.sym 88580 $false
.sym 88581 $false
.sym 88582 spi.en_tick[2]
.sym 88583 $auto$alumacc.cc:474:replace_alu$531548.C[2]
.sym 88585 $auto$alumacc.cc:474:replace_alu$531548.C[4]
.sym 88586 $false
.sym 88587 $false
.sym 88588 spi.en_tick[3]
.sym 88589 $auto$alumacc.cc:474:replace_alu$531548.C[3]
.sym 88591 $auto$alumacc.cc:474:replace_alu$531548.C[5]
.sym 88592 $false
.sym 88593 $false
.sym 88594 spi.en_tick[4]
.sym 88595 $auto$alumacc.cc:474:replace_alu$531548.C[4]
.sym 88597 $auto$alumacc.cc:474:replace_alu$531548.C[6]
.sym 88598 $false
.sym 88599 $false
.sym 88600 spi.en_tick[5]
.sym 88601 $auto$alumacc.cc:474:replace_alu$531548.C[5]
.sym 88603 $auto$alumacc.cc:474:replace_alu$531548.C[7]
.sym 88604 $false
.sym 88605 $false
.sym 88606 spi.en_tick[6]
.sym 88607 $auto$alumacc.cc:474:replace_alu$531548.C[6]
.sym 88609 $auto$alumacc.cc:474:replace_alu$531548.C[8]
.sym 88610 $false
.sym 88611 $false
.sym 88612 spi.en_tick[7]
.sym 88613 $auto$alumacc.cc:474:replace_alu$531548.C[7]
.sym 88617 $abc$706167$n1881
.sym 88618 $abc$706167$n4104
.sym 88619 $abc$706167$n4105
.sym 88620 $abc$706167$n148
.sym 88621 spi.en_tick[10]
.sym 88622 spi.en_tick[9]
.sym 88623 spi.en_tick[14]
.sym 88624 spi.en_tick[11]
.sym 88653 $auto$alumacc.cc:474:replace_alu$531548.C[8]
.sym 88690 $auto$alumacc.cc:474:replace_alu$531548.C[9]
.sym 88691 $false
.sym 88692 $false
.sym 88693 spi.en_tick[8]
.sym 88694 $auto$alumacc.cc:474:replace_alu$531548.C[8]
.sym 88696 $auto$alumacc.cc:474:replace_alu$531548.C[10]
.sym 88697 $false
.sym 88698 $false
.sym 88699 spi.en_tick[9]
.sym 88700 $auto$alumacc.cc:474:replace_alu$531548.C[9]
.sym 88702 $auto$alumacc.cc:474:replace_alu$531548.C[11]
.sym 88703 $false
.sym 88704 $false
.sym 88705 spi.en_tick[10]
.sym 88706 $auto$alumacc.cc:474:replace_alu$531548.C[10]
.sym 88708 $auto$alumacc.cc:474:replace_alu$531548.C[12]
.sym 88709 $false
.sym 88710 $false
.sym 88711 spi.en_tick[11]
.sym 88712 $auto$alumacc.cc:474:replace_alu$531548.C[11]
.sym 88714 $auto$alumacc.cc:474:replace_alu$531548.C[13]
.sym 88715 $false
.sym 88716 $false
.sym 88717 spi.en_tick[12]
.sym 88718 $auto$alumacc.cc:474:replace_alu$531548.C[12]
.sym 88720 $auto$alumacc.cc:474:replace_alu$531548.C[14]
.sym 88721 $false
.sym 88722 $false
.sym 88723 spi.en_tick[13]
.sym 88724 $auto$alumacc.cc:474:replace_alu$531548.C[13]
.sym 88726 $auto$alumacc.cc:474:replace_alu$531548.C[15]
.sym 88727 $false
.sym 88728 $false
.sym 88729 spi.en_tick[14]
.sym 88730 $auto$alumacc.cc:474:replace_alu$531548.C[14]
.sym 88733 $false
.sym 88734 $false
.sym 88735 spi.en_tick[15]
.sym 88736 $auto$alumacc.cc:474:replace_alu$531548.C[15]
.sym 88740 $abc$706167$n145
.sym 88741 $abc$706167$n1884
.sym 88742 $abc$706167$n142
.sym 88743 $abc$706167$n136
.sym 88744 $abc$706167$n1880
.sym 88746 $abc$706167$n144
.sym 88747 frame[19]
.sym 88814 spi.en_tick[12]
.sym 88815 $false
.sym 88816 $false
.sym 88817 $false
.sym 88820 spi.en_tick[13]
.sym 88821 $false
.sym 88822 $false
.sym 88823 $false
.sym 88826 spi.en_tick[15]
.sym 88827 $false
.sym 88828 $false
.sym 88829 $false
.sym 88838 spi.en_tick[12]
.sym 88839 spi.en_tick[13]
.sym 88840 spi.en_tick[14]
.sym 88841 spi.en_tick[15]
.sym 88850 RHD_init_inst.rhd_data[9]
.sym 88851 $false
.sym 88852 $false
.sym 88853 $false
.sym 88860 $abc$706167$n1158
.sym 88861 CLK_16mhz$2$2
.sym 88862 $false
.sym 88863 frame[332]
.sym 88979 RHD_init_inst.rhd_data[12]
.sym 88980 $false
.sym 88981 $false
.sym 88982 $false
.sym 88983 $abc$706167$n1200
.sym 88984 CLK_16mhz$2$2
.sym 88985 $false
.sym 89088 frame[671]
.sym 89089 frame[667]
.sym 89091 frame[662]
.sym 89092 frame[666]
.sym 89167 RHD_init_inst.rhd_data[7]
.sym 89168 $false
.sym 89169 $false
.sym 89170 $false
.sym 89207 $abc$706167$n1146
.sym 89208 CLK_16mhz$2$2
.sym 89209 $false
.sym 89218 frame[191]
.sym 89220 frame[187]
.sym 89221 frame[183]
.sym 89324 RHD_init_inst.rhd_data[1]
.sym 89325 $false
.sym 89326 $false
.sym 89327 $false
.sym 89330 RHD_init_inst.rhd_data[7]
.sym 89331 $false
.sym 89332 $false
.sym 89333 $false
.sym 89342 RHD_init_inst.rhd_data[0]
.sym 89343 $false
.sym 89344 $false
.sym 89345 $false
.sym 89366 RHD_init_inst.rhd_data[5]
.sym 89367 $false
.sym 89368 $false
.sym 89369 $false
.sym 89370 $abc$706167$n1208
.sym 89371 CLK_16mhz$2$2
.sym 89372 $false
.sym 89373 spi_frame[53]
.sym 89374 spi_frame[191]
.sym 89378 spi_frame[437]
.sym 89379 spi_frame[56]
.sym 89453 RHD_init_inst.rhd_data[12]
.sym 89454 $false
.sym 89455 $false
.sym 89456 $false
.sym 89477 RHD_init_inst.rhd_data[8]
.sym 89478 $false
.sym 89479 $false
.sym 89480 $false
.sym 89483 RHD_init_inst.rhd_data[5]
.sym 89484 $false
.sym 89485 $false
.sym 89486 $false
.sym 89489 RHD_init_inst.rhd_data[2]
.sym 89490 $false
.sym 89491 $false
.sym 89492 $false
.sym 89493 $abc$706167$n1089
.sym 89494 CLK_16mhz$2$2
.sym 89495 $false
.sym 89496 spi_frame[813]
.sym 89497 spi_frame[253]
.sym 89498 spi_frame[376]
.sym 89499 spi_frame[800]
.sym 89500 spi_frame[852]
.sym 89501 spi_frame[379]
.sym 89502 spi_frame[814]
.sym 89503 spi_frame[809]
.sym 89576 RHD_init_inst.rhd_data[2]
.sym 89577 $false
.sym 89578 $false
.sym 89579 $false
.sym 89582 RHD_init_inst.rhd_data[14]
.sym 89583 $false
.sym 89584 $false
.sym 89585 $false
.sym 89588 RHD_init_inst.rhd_data[9]
.sym 89589 $false
.sym 89590 $false
.sym 89591 $false
.sym 89594 RHD_init_inst.rhd_data[6]
.sym 89595 $false
.sym 89596 $false
.sym 89597 $false
.sym 89606 RHD_init_inst.rhd_data[13]
.sym 89607 $false
.sym 89608 $false
.sym 89609 $false
.sym 89616 $abc$706167$n1230
.sym 89617 CLK_16mhz$2$2
.sym 89618 $false
.sym 89619 frame[850]
.sym 89622 frame[857]
.sym 89626 frame[852]
.sym 89699 spi_frame[980]
.sym 89700 $false
.sym 89701 $false
.sym 89702 $false
.sym 89705 spi_frame[437]
.sym 89706 $false
.sym 89707 $false
.sym 89708 $false
.sym 89711 spi_frame[56]
.sym 89712 $false
.sym 89713 $false
.sym 89714 $false
.sym 89717 spi_frame[359]
.sym 89718 $false
.sym 89719 $false
.sym 89720 $false
.sym 89723 spi_frame[800]
.sym 89724 $false
.sym 89725 $false
.sym 89726 $false
.sym 89729 spi_frame[622]
.sym 89730 $false
.sym 89731 $false
.sym 89732 $false
.sym 89735 spi_frame[53]
.sym 89736 $false
.sym 89737 $false
.sym 89738 $false
.sym 89739 $abc$706167$n1337$2
.sym 89740 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 89741 $false
.sym 89743 spi_frame[857]
.sym 89744 spi_frame[181]
.sym 89746 spi_frame[721]
.sym 89748 spi_frame[385]
.sym 89816 spi.tx_buf[181]
.sym 89817 spi.tx_buf[53]
.sym 89818 $abc$706167$n2741
.sym 89819 $abc$706167$n3926
.sym 89822 spi_frame[589]
.sym 89823 $false
.sym 89824 $false
.sym 89825 $false
.sym 89828 spi_frame[379]
.sym 89829 $false
.sym 89830 $false
.sym 89831 $false
.sym 89834 spi_frame[809]
.sym 89835 $false
.sym 89836 $false
.sym 89837 $false
.sym 89840 spi_frame[857]
.sym 89841 $false
.sym 89842 $false
.sym 89843 $false
.sym 89846 spi_frame[181]
.sym 89847 $false
.sym 89848 $false
.sym 89849 $false
.sym 89852 spi_frame[490]
.sym 89853 $false
.sym 89854 $false
.sym 89855 $false
.sym 89858 spi_frame[2]
.sym 89859 $false
.sym 89860 $false
.sym 89861 $false
.sym 89862 $abc$706167$n1337$2
.sym 89863 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 89864 $false
.sym 89865 $abc$706167$n2329
.sym 89866 $abc$706167$n2625
.sym 89867 spi.tx_buf[814]
.sym 89868 spi.tx_buf[721]
.sym 89869 spi.tx_buf[385]
.sym 89870 spi.tx_buf[934]
.sym 89871 spi.tx_buf[813]
.sym 89939 spi.tx_buf[184]
.sym 89940 spi.tx_buf[56]
.sym 89941 $abc$706167$n2741
.sym 89942 $abc$706167$n3926
.sym 89945 spi_frame[717]
.sym 89946 $false
.sym 89947 $false
.sym 89948 $false
.sym 89951 spi_frame[248]
.sym 89952 $false
.sym 89953 $false
.sym 89954 $false
.sym 89957 spi_frame[267]
.sym 89958 $false
.sym 89959 $false
.sym 89960 $false
.sym 89963 spi_frame[985]
.sym 89964 $false
.sym 89965 $false
.sym 89966 $false
.sym 89969 spi_frame[743]
.sym 89970 $false
.sym 89971 $false
.sym 89972 $false
.sym 89975 spi_frame[184]
.sym 89976 $false
.sym 89977 $false
.sym 89978 $false
.sym 89981 spi_frame[779]
.sym 89982 $false
.sym 89983 $false
.sym 89984 $false
.sym 89985 $abc$706167$n1337$2
.sym 89986 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 89987 $false
.sym 89988 frame[787]
.sym 89990 frame[790]
.sym 89991 frame[796]
.sym 89992 frame[785]
.sym 89993 frame[799]
.sym 89994 frame[798]
.sym 89995 frame[784]
.sym 90062 spi.tx_buf[267]
.sym 90063 spi.tx_buf[779]
.sym 90064 $abc$706167$n2741
.sym 90065 $abc$706167$n1873
.sym 90068 spi.tx_buf[615]
.sym 90069 spi.tx_buf[743]
.sym 90070 $abc$706167$n2741
.sym 90071 $abc$706167$n3926
.sym 90074 spi.tx_buf[103]
.sym 90075 spi.tx_buf[231]
.sym 90076 $abc$706167$n2741
.sym 90077 $abc$706167$n3365_1
.sym 90080 spi.tx_buf[717]
.sym 90081 spi.tx_buf[589]
.sym 90082 $abc$706167$n3926
.sym 90083 $abc$706167$n2741
.sym 90092 spi.tx_buf[985]
.sym 90093 spi.tx_buf[857]
.sym 90094 $abc$706167$n3926
.sym 90095 $false
.sym 90098 RHD_init_inst.rhd_data[9]
.sym 90099 $false
.sym 90100 $false
.sym 90101 $false
.sym 90104 RHD_init_inst.rhd_data[13]
.sym 90105 $false
.sym 90106 $false
.sym 90107 $false
.sym 90108 $abc$706167$n1227
.sym 90109 CLK_16mhz$2$2
.sym 90110 $false
.sym 90111 spi_frame[784]
.sym 90112 spi_frame[587]
.sym 90114 spi_frame[1]
.sym 90118 spi_frame[798]
.sym 90185 spi.tx_buf[852]
.sym 90186 spi.tx_buf[980]
.sym 90187 $abc$706167$n2741
.sym 90188 $abc$706167$n3926
.sym 90191 spi_frame[852]
.sym 90192 $false
.sym 90193 $false
.sym 90194 $false
.sym 90197 spi_frame[871]
.sym 90198 $false
.sym 90199 $false
.sym 90200 $false
.sym 90203 spi_frame[241]
.sym 90204 $false
.sym 90205 $false
.sym 90206 $false
.sym 90209 spi_frame[798]
.sym 90210 $false
.sym 90211 $false
.sym 90212 $false
.sym 90215 spi_frame[400]
.sym 90216 $false
.sym 90217 $false
.sym 90218 $false
.sym 90221 spi_f_cnt[0]
.sym 90222 $false
.sym 90223 $false
.sym 90224 $false
.sym 90227 spi_frame[12]
.sym 90228 $false
.sym 90229 $false
.sym 90230 $false
.sym 90231 $abc$706167$n1337$2
.sym 90232 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 90233 $false
.sym 90234 spi_frame[206]
.sym 90236 spi_frame[799]
.sym 90237 spi_frame[837]
.sym 90239 spi_frame[1016]
.sym 90240 spi_frame[787]
.sym 90241 spi_frame[790]
.sym 90308 frame[781]
.sym 90309 $false
.sym 90310 $false
.sym 90311 $false
.sym 90314 frame[60]
.sym 90315 $false
.sym 90316 $false
.sym 90317 $false
.sym 90320 frame[614]
.sym 90321 $false
.sym 90322 $false
.sym 90323 $false
.sym 90326 frame[189]
.sym 90327 $false
.sym 90328 $false
.sym 90329 $false
.sym 90332 frame[774]
.sym 90333 $false
.sym 90334 $false
.sym 90335 $false
.sym 90338 frame[768]
.sym 90339 $false
.sym 90340 $false
.sym 90341 $false
.sym 90344 frame[797]
.sym 90345 $false
.sym 90346 $false
.sym 90347 $false
.sym 90350 frame[718]
.sym 90351 $false
.sym 90352 $false
.sym 90353 $false
.sym 90354 frame_en$2
.sym 90355 CLK_16mhz$2$2
.sym 90356 $false
.sym 90358 spi_frame[282]
.sym 90359 spi_frame[810]
.sym 90360 spi_frame[416]
.sym 90362 spi_frame[796]
.sym 90363 spi_frame[583]
.sym 90364 spi_frame[671]
.sym 90431 spi.tx_buf[12]
.sym 90432 spi.tx_buf[1036]
.sym 90433 $abc$706167$n2741
.sym 90434 $abc$706167$n2645
.sym 90437 spi_frame[803]
.sym 90438 $false
.sym 90439 $false
.sym 90440 $false
.sym 90443 spi_frame[509]
.sym 90444 $false
.sym 90445 $false
.sym 90446 $false
.sym 90449 $false
.sym 90450 $false
.sym 90451 $false
.sym 90452 $false
.sym 90455 spi_frame[60]
.sym 90456 $false
.sym 90457 $false
.sym 90458 $false
.sym 90461 spi_frame[774]
.sym 90462 $false
.sym 90463 $false
.sym 90464 $false
.sym 90467 spi_frame[357]
.sym 90468 $false
.sym 90469 $false
.sym 90470 $false
.sym 90473 spi_frame[907]
.sym 90474 $false
.sym 90475 $false
.sym 90476 $false
.sym 90477 $abc$706167$n1337$2
.sym 90478 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 90479 $false
.sym 90480 spi.tx_buf[929]
.sym 90482 spi.tx_buf[416]
.sym 90484 spi.tx_buf[230]
.sym 90485 spi.tx_buf[583]
.sym 90486 spi.tx_buf[796]
.sym 90487 spi.tx_buf[746]
.sym 90554 spi.tx_buf[523]
.sym 90555 $abc$706167$n2741
.sym 90556 $abc$706167$n1873
.sym 90557 $false
.sym 90560 RHD_init_inst.rhd_data[10]
.sym 90561 $false
.sym 90562 $false
.sym 90563 $false
.sym 90566 RHD_init_inst.rhd_data[1]
.sym 90567 $false
.sym 90568 $false
.sym 90569 $false
.sym 90596 RHD_init_inst.rhd_data[3]
.sym 90597 $false
.sym 90598 $false
.sym 90599 $false
.sym 90600 $abc$706167$n1230
.sym 90601 CLK_16mhz$2$2
.sym 90602 $false
.sym 90603 $abc$706167$n2301
.sym 90604 $abc$706167$n2751_1
.sym 90605 $abc$706167$n2278
.sym 90606 spi.tx_buf[1]
.sym 90608 spi.tx_buf[238]
.sym 90609 spi.tx_buf[59]
.sym 90610 spi.tx_buf[801]
.sym 90677 $abc$706167$n3454_1
.sym 90678 spi.tx_buf[518]
.sym 90679 $abc$706167$n1873
.sym 90680 $abc$706167$n3455_1
.sym 90683 spi.tx_buf[262]
.sym 90684 spi.tx_buf[774]
.sym 90685 $abc$706167$n1873
.sym 90686 $abc$706167$n2741
.sym 90689 frame[928]
.sym 90690 $false
.sym 90691 $false
.sym 90692 $false
.sym 90695 frame[509]
.sym 90696 $false
.sym 90697 $false
.sym 90698 $false
.sym 90701 frame[803]
.sym 90702 $false
.sym 90703 $false
.sym 90704 $false
.sym 90707 frame[619]
.sym 90708 $false
.sym 90709 $false
.sym 90710 $false
.sym 90713 frame[801]
.sym 90714 $false
.sym 90715 $false
.sym 90716 $false
.sym 90719 frame[623]
.sym 90720 $false
.sym 90721 $false
.sym 90722 $false
.sym 90723 frame_en$2
.sym 90724 CLK_16mhz$2$2
.sym 90725 $false
.sym 90726 spi.tx_buf[9]
.sym 90727 spi.tx_buf[787]
.sym 90728 spi.tx_buf[426]
.sym 90729 spi.tx_buf[943]
.sym 90730 spi.tx_buf[27]
.sym 90731 spi.tx_buf[524]
.sym 90732 spi.tx_buf[784]
.sym 90733 spi.tx_buf[671]
.sym 90800 spi.tx_buf[188]
.sym 90801 spi.tx_buf[60]
.sym 90802 $abc$706167$n2741
.sym 90803 $abc$706167$n3926
.sym 90806 spi.tx_buf[524]
.sym 90807 $abc$706167$n2741
.sym 90808 $abc$706167$n2765_1
.sym 90809 $abc$706167$n3926
.sym 90824 RHD_init_inst.rhd_data[2]
.sym 90825 $false
.sym 90826 $false
.sym 90827 $false
.sym 90830 RHD_init_inst.rhd_data[15]
.sym 90831 $false
.sym 90832 $false
.sym 90833 $false
.sym 90836 RHD_init_inst.rhd_data[0]
.sym 90837 $false
.sym 90838 $false
.sym 90839 $false
.sym 90846 $abc$706167$n1254
.sym 90847 CLK_16mhz$2$2
.sym 90848 $false
.sym 90849 $abc$706167$n2105
.sym 90850 $abc$706167$n2620
.sym 90851 $abc$706167$n2619
.sym 90852 $abc$706167$n2618
.sym 90853 spi_frame[51]
.sym 90854 spi_frame[554]
.sym 90855 spi_frame[943]
.sym 90856 spi_frame[513]
.sym 90923 spi.tx_buf[275]
.sym 90924 spi.tx_buf[787]
.sym 90925 $abc$706167$n1873
.sym 90926 $abc$706167$n2741
.sym 90929 spi_frame[911]
.sym 90930 $false
.sym 90931 $false
.sym 90932 $false
.sym 90941 spi_frame[51]
.sym 90942 $false
.sym 90943 $false
.sym 90944 $false
.sym 90947 spi_frame[623]
.sym 90948 $false
.sym 90949 $false
.sym 90950 $false
.sym 90953 spi_frame[275]
.sym 90954 $false
.sym 90955 $false
.sym 90956 $false
.sym 90969 $abc$706167$n1337$2
.sym 90970 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 90971 $false
.sym 90972 $abc$706167$n2854_1
.sym 90973 $abc$706167$n2372
.sym 90975 spi.tx_buf[1033]
.sym 90976 spi.tx_buf[272]
.sym 90977 spi.tx_buf[188]
.sym 90978 spi.tx_buf[554]
.sym 90979 spi.tx_buf[513]
.sym 91046 $abc$706167$n3058_1
.sym 91047 $abc$706167$n3082_1
.sym 91048 $false
.sym 91049 $false
.sym 91052 spi.tx_buf[513]
.sym 91053 $abc$706167$n2741
.sym 91054 $abc$706167$n1873
.sym 91055 $false
.sym 91058 byte_cnt[3]
.sym 91059 RHD_init_inst.rhd_data_en
.sym 91060 byte_cnt[2]
.sym 91061 $abc$706167$n3046_1
.sym 91070 $abc$706167$n3058_1
.sym 91071 $abc$706167$n1853
.sym 91072 $false
.sym 91073 $false
.sym 91076 $abc$706167$n2278
.sym 91077 $abc$706167$n2279
.sym 91078 $abc$706167$n2277
.sym 91079 $abc$706167$n3926
.sym 91088 RHD_init_inst.rhd_data[1]
.sym 91089 $false
.sym 91090 $false
.sym 91091 $false
.sym 91092 $abc$706167$n1176
.sym 91093 CLK_16mhz$2$2
.sym 91094 $false
.sym 91095 $abc$706167$n1107
.sym 91096 $abc$706167$n3046_1
.sym 91098 $abc$706167$n3068_1
.sym 91100 $abc$706167$n2783_1
.sym 91101 $abc$706167$n3051_1
.sym 91102 frame[682]
.sym 91169 $abc$706167$n3068_1
.sym 91170 $abc$706167$n3099_1
.sym 91171 $false
.sym 91172 $false
.sym 91181 $abc$706167$n3072_1
.sym 91182 $abc$706167$n3082_1
.sym 91183 $false
.sym 91184 $false
.sym 91187 byte_cnt[2]
.sym 91188 RHD_init_inst.rhd_data_en
.sym 91189 $abc$706167$n1848
.sym 91190 byte_cnt[3]
.sym 91193 $abc$706167$n3072_1
.sym 91194 $abc$706167$n3099_1
.sym 91195 $false
.sym 91196 $false
.sym 91199 $abc$706167$n3068_1
.sym 91200 $abc$706167$n3082_1
.sym 91201 $false
.sym 91202 $false
.sym 91205 $abc$706167$n3068_1
.sym 91206 $abc$706167$n1853
.sym 91207 $false
.sym 91208 $false
.sym 91211 RHD_init_inst.rhd_data[0]
.sym 91212 $false
.sym 91213 $false
.sym 91214 $false
.sym 91215 $abc$706167$n1251
.sym 91216 CLK_16mhz$2$2
.sym 91217 $false
.sym 91218 $abc$706167$n2280
.sym 91219 $abc$706167$n1185
.sym 91220 $abc$706167$n1089
.sym 91222 $abc$706167$n2464
.sym 91223 $abc$706167$n3056_1
.sym 91225 frame[298]
.sym 91292 $abc$706167$n3056_1
.sym 91293 $abc$706167$n3082_1
.sym 91294 $false
.sym 91295 $false
.sym 91298 $abc$706167$n3056_1
.sym 91299 $abc$706167$n1853
.sym 91300 $false
.sym 91301 $false
.sym 91304 $abc$706167$n3064_1
.sym 91305 $abc$706167$n3082_1
.sym 91306 $false
.sym 91307 $false
.sym 91310 $abc$706167$n3050_1
.sym 91311 $abc$706167$n3099_1
.sym 91312 $false
.sym 91313 $false
.sym 91316 $abc$706167$n2280
.sym 91317 $abc$706167$n2281
.sym 91318 $abc$706167$n3926
.sym 91319 $abc$706167$n2276
.sym 91322 byte_cnt[2]
.sym 91323 byte_cnt[3]
.sym 91324 $abc$706167$n3051_1
.sym 91325 RHD_init_inst.rhd_data_en
.sym 91328 byte_cnt[3]
.sym 91329 RHD_init_inst.rhd_data_en
.sym 91330 byte_cnt[2]
.sym 91331 $abc$706167$n1848
.sym 91334 RHD_init_inst.rhd_data[4]
.sym 91335 $false
.sym 91336 $false
.sym 91337 $false
.sym 91338 $abc$706167$n1122
.sym 91339 CLK_16mhz$2$2
.sym 91340 $false
.sym 91341 $abc$706167$n2098
.sym 91342 $abc$706167$n2857_1
.sym 91343 spi_frame[912]
.sym 91344 spi_frame[188]
.sym 91345 spi_frame[298]
.sym 91347 spi_frame[682]
.sym 91348 spi_frame[186]
.sym 91415 $abc$706167$n2853_1
.sym 91416 spi.tx_buf[528]
.sym 91417 $abc$706167$n3926
.sym 91418 $abc$706167$n3496_1
.sym 91421 $abc$706167$n2857_1
.sym 91422 $abc$706167$n3497_1
.sym 91423 $abc$706167$n1873
.sym 91424 $abc$706167$n3926
.sym 91427 spi.tx_buf[400]
.sym 91428 spi.tx_buf[912]
.sym 91429 $abc$706167$n3926
.sym 91430 $abc$706167$n2741
.sym 91445 RHD_init_inst.rhd_data[0]
.sym 91446 $false
.sym 91447 $false
.sym 91448 $false
.sym 91451 RHD_init_inst.rhd_data[12]
.sym 91452 $false
.sym 91453 $false
.sym 91454 $false
.sym 91457 RHD_init_inst.rhd_data[10]
.sym 91458 $false
.sym 91459 $false
.sym 91460 $false
.sym 91461 $abc$706167$n1113
.sym 91462 CLK_16mhz$2$2
.sym 91463 $false
.sym 91464 $abc$706167$n2029
.sym 91466 spi.tx_buf[393]
.sym 91467 spi.tx_buf[912]
.sym 91468 spi.tx_buf[1031]
.sym 91469 spi.tx_buf[663]
.sym 91470 spi.tx_buf[682]
.sym 91538 spi.tx_buf[189]
.sym 91539 spi.tx_buf[61]
.sym 91540 $abc$706167$n2741
.sym 91541 $abc$706167$n3926
.sym 91544 spi.tx_buf[16]
.sym 91545 spi.tx_buf[1040]
.sym 91546 $abc$706167$n2645
.sym 91547 $false
.sym 91550 $false
.sym 91551 $false
.sym 91552 $false
.sym 91553 $false
.sym 91556 spi_frame[251]
.sym 91557 $false
.sym 91558 $false
.sym 91559 $false
.sym 91562 spi_frame[189]
.sym 91563 $false
.sym 91564 $false
.sym 91565 $false
.sym 91568 spi_frame[718]
.sym 91569 $false
.sym 91570 $false
.sym 91571 $false
.sym 91574 spi_frame[61]
.sym 91575 $false
.sym 91576 $false
.sym 91577 $false
.sym 91584 $abc$706167$n1337$2
.sym 91585 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 91586 $false
.sym 91587 $abc$706167$n1970
.sym 91588 spi.tx_buf[971]
.sym 91589 spi.tx_buf[750]
.sym 91590 spi.tx_buf[110]
.sym 91591 spi.tx_buf[897]
.sym 91592 spi.tx_buf[159]
.sym 91593 spi.tx_buf[144]
.sym 91594 spi.tx_buf[104]
.sym 91661 $abc$706167$n1970
.sym 91662 $abc$706167$n1969
.sym 91663 spi.tx_cnt[6]
.sym 91664 $abc$706167$n2741
.sym 91667 frame[531]
.sym 91668 $false
.sym 91669 $false
.sym 91670 $false
.sym 91673 frame[440]
.sym 91674 $false
.sym 91675 $false
.sym 91676 $false
.sym 91679 frame[526]
.sym 91680 $false
.sym 91681 $false
.sym 91682 $false
.sym 91697 frame[176]
.sym 91698 $false
.sym 91699 $false
.sym 91700 $false
.sym 91707 frame_en$2
.sym 91708 CLK_16mhz$2$2
.sym 91709 $false
.sym 91710 $abc$706167$n2655
.sym 91715 $abc$706167$n2261
.sym 91716 frame[440]
.sym 91717 frame[436]
.sym 91784 spi.tx_buf[304]
.sym 91785 spi.tx_buf[432]
.sym 91786 $abc$706167$n1873
.sym 91787 $abc$706167$n3926
.sym 91790 spi.tx_buf[739]
.sym 91791 spi.tx_buf[611]
.sym 91792 $abc$706167$n3926
.sym 91793 $false
.sym 91796 spi.tx_buf[48]
.sym 91797 spi.tx_buf[176]
.sym 91798 $abc$706167$n1873
.sym 91799 $abc$706167$n3501_1
.sym 91802 spi_frame[176]
.sym 91803 $false
.sym 91804 $false
.sym 91805 $false
.sym 91808 spi_frame[797]
.sym 91809 $false
.sym 91810 $false
.sym 91811 $false
.sym 91814 spi_frame[528]
.sym 91815 $false
.sym 91816 $false
.sym 91817 $false
.sym 91820 spi_frame[100]
.sym 91821 $false
.sym 91822 $false
.sym 91823 $false
.sym 91826 spi_frame[16]
.sym 91827 $false
.sym 91828 $false
.sym 91829 $false
.sym 91830 $abc$706167$n1337$2
.sym 91831 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 91832 $false
.sym 91834 $abc$706167$n2263
.sym 91835 $abc$706167$n2230
.sym 91836 spi.tx_buf[1041]
.sym 91837 spi.tx_buf[101]
.sym 91838 spi.tx_buf[974]
.sym 91839 spi.tx_buf[738]
.sym 91840 spi.tx_buf[99]
.sym 91907 frame[401]
.sym 91908 $false
.sym 91909 $false
.sym 91910 $false
.sym 91913 frame[532]
.sym 91914 $false
.sym 91915 $false
.sym 91916 $false
.sym 91919 frame[100]
.sym 91920 $false
.sym 91921 $false
.sym 91922 $false
.sym 91925 frame[740]
.sym 91926 $false
.sym 91927 $false
.sym 91928 $false
.sym 91931 frame[436]
.sym 91932 $false
.sym 91933 $false
.sym 91934 $false
.sym 91937 frame[528]
.sym 91938 $false
.sym 91939 $false
.sym 91940 $false
.sym 91943 frame[207]
.sym 91944 $false
.sym 91945 $false
.sym 91946 $false
.sym 91949 frame[826]
.sym 91950 $false
.sym 91951 $false
.sym 91952 $false
.sym 91953 frame_en$2
.sym 91954 CLK_16mhz$2$2
.sym 91955 $false
.sym 91956 spi_frame[16]
.sym 91957 spi_frame[974]
.sym 91958 spi_frame[101]
.sym 91960 spi_frame[99]
.sym 91961 spi_frame[897]
.sym 91962 spi_frame[144]
.sym 91963 spi_frame[467]
.sym 92030 RHD_init_inst.rhd_data[0]
.sym 92031 $false
.sym 92032 $false
.sym 92033 $false
.sym 92036 RHD_init_inst.rhd_data[3]
.sym 92037 $false
.sym 92038 $false
.sym 92039 $false
.sym 92054 RHD_init_inst.rhd_data[4]
.sym 92055 $false
.sym 92056 $false
.sym 92057 $false
.sym 92060 RHD_init_inst.rhd_data[10]
.sym 92061 $false
.sym 92062 $false
.sym 92063 $false
.sym 92072 RHD_init_inst.rhd_data[11]
.sym 92073 $false
.sym 92074 $false
.sym 92075 $false
.sym 92076 $abc$706167$n1179
.sym 92077 CLK_16mhz$2$2
.sym 92078 $false
.sym 92080 $abc$706167$n2262
.sym 92081 frame[100]
.sym 92082 frame[101]
.sym 92084 frame[99]
.sym 92153 frame[197]
.sym 92154 $false
.sym 92155 $false
.sym 92156 $false
.sym 92165 frame[19]
.sym 92166 $false
.sym 92167 $false
.sym 92168 $false
.sym 92177 frame[63]
.sym 92178 $false
.sym 92179 $false
.sym 92180 $false
.sym 92189 frame[80]
.sym 92190 $false
.sym 92191 $false
.sym 92192 $false
.sym 92199 frame_en$2
.sym 92200 CLK_16mhz$2$2
.sym 92201 $false
.sym 92208 frame[16]
.sym 92276 spi.tx_buf[686]
.sym 92277 spi.tx_buf[558]
.sym 92278 $abc$706167$n3926
.sym 92279 $abc$706167$n2741
.sym 92282 spi.tx_buf[737]
.sym 92283 spi.tx_buf[609]
.sym 92284 $abc$706167$n3926
.sym 92285 $abc$706167$n2741
.sym 92288 spi_frame[558]
.sym 92289 $false
.sym 92290 $false
.sym 92291 $false
.sym 92294 spi_frame[686]
.sym 92295 $false
.sym 92296 $false
.sym 92297 $false
.sym 92300 spi_frame[609]
.sym 92301 $false
.sym 92302 $false
.sym 92303 $false
.sym 92306 spi_frame[737]
.sym 92307 $false
.sym 92308 $false
.sym 92309 $false
.sym 92312 spi_frame[910]
.sym 92313 $false
.sym 92314 $false
.sym 92315 $false
.sym 92318 spi_frame[739]
.sym 92319 $false
.sym 92320 $false
.sym 92321 $false
.sym 92322 $abc$706167$n1337$2
.sym 92323 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 92324 $false
.sym 92325 spi_frame[460]
.sym 92326 spi_frame[737]
.sym 92327 spi_frame[85]
.sym 92328 spi_frame[738]
.sym 92331 spi_frame[86]
.sym 92332 spi_frame[685]
.sym 92399 frame[675]
.sym 92400 $false
.sym 92401 $false
.sym 92402 $false
.sym 92405 frame[686]
.sym 92406 $false
.sym 92407 $false
.sym 92408 $false
.sym 92411 frame[739]
.sym 92412 $false
.sym 92413 $false
.sym 92414 $false
.sym 92417 frame[332]
.sym 92418 $false
.sym 92419 $false
.sym 92420 $false
.sym 92423 frame[453]
.sym 92424 $false
.sym 92425 $false
.sym 92426 $false
.sym 92429 frame[319]
.sym 92430 $false
.sym 92431 $false
.sym 92432 $false
.sym 92441 frame[229]
.sym 92442 $false
.sym 92443 $false
.sym 92444 $false
.sym 92445 frame_en$2
.sym 92446 CLK_16mhz$2$2
.sym 92447 $false
.sym 92448 $abc$706167$n1892
.sym 92449 frame[681]
.sym 92450 frame[675]
.sym 92451 frame[673]
.sym 92452 frame[686]
.sym 92453 frame[683]
.sym 92455 frame[685]
.sym 92522 RHD_init_inst.rhd_data[2]
.sym 92523 $false
.sym 92524 $false
.sym 92525 $false
.sym 92528 RHD_init_inst.rhd_data[15]
.sym 92529 $false
.sym 92530 $false
.sym 92531 $false
.sym 92534 RHD_init_inst.rhd_data[10]
.sym 92535 $false
.sym 92536 $false
.sym 92537 $false
.sym 92546 RHD_init_inst.rhd_data[0]
.sym 92547 $false
.sym 92548 $false
.sym 92549 $false
.sym 92564 RHD_init_inst.rhd_data[11]
.sym 92565 $false
.sym 92566 $false
.sym 92567 $false
.sym 92568 $abc$706167$n1233
.sym 92569 CLK_16mhz$2$2
.sym 92570 $false
.sym 92571 $abc$706167$n157
.sym 92572 $abc$706167$n154
.sym 92573 $abc$706167$n156
.sym 92575 $abc$706167$n153
.sym 92577 frame[281]
.sym 92578 frame[285]
.sym 92645 $false
.sym 92646 $false
.sym 92647 spi.en_tick[0]
.sym 92648 $false
.sym 92651 spi.en_tick[0]
.sym 92652 spi.en_tick[1]
.sym 92653 spi.en_tick[2]
.sym 92654 spi.en_tick[3]
.sym 92657 $abc$706167$n1877
.sym 92658 spi.en_tick[0]
.sym 92659 $abc$706167$n1892
.sym 92660 spi.en_tick[1]
.sym 92663 $abc$706167$n1814
.sym 92664 $abc$706167$n1892
.sym 92665 $abc$706167$n1877
.sym 92666 spi.en_tick[3]
.sym 92669 $abc$706167$n1812
.sym 92670 $abc$706167$n1892
.sym 92671 $abc$706167$n1877
.sym 92672 spi.en_tick[2]
.sym 92675 $abc$706167$n1808
.sym 92676 $abc$706167$n1892
.sym 92677 $abc$706167$n1877
.sym 92678 spi.en_tick[0]
.sym 92681 $abc$706167$n1818
.sym 92682 $abc$706167$n1892
.sym 92683 $abc$706167$n1877
.sym 92684 spi.en_tick[5]
.sym 92687 $abc$706167$n1822
.sym 92688 $abc$706167$n1892
.sym 92689 $abc$706167$n1877
.sym 92690 spi.en_tick[7]
.sym 92691 $abc$706167$n1319
.sym 92692 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 92693 $false
.sym 92768 spi.en_tick[4]
.sym 92769 spi.en_tick[6]
.sym 92770 spi.en_tick[5]
.sym 92771 spi.en_tick[7]
.sym 92774 spi.en_tick[5]
.sym 92775 $false
.sym 92776 $false
.sym 92777 $false
.sym 92780 spi.en_tick[7]
.sym 92781 $false
.sym 92782 $false
.sym 92783 $false
.sym 92786 spi.en_tick[6]
.sym 92787 $false
.sym 92788 $false
.sym 92789 $false
.sym 92792 $abc$706167$n1828
.sym 92793 $abc$706167$n1892
.sym 92794 $abc$706167$n1877
.sym 92795 spi.en_tick[10]
.sym 92798 $abc$706167$n1826
.sym 92799 $abc$706167$n1892
.sym 92800 $abc$706167$n1877
.sym 92801 spi.en_tick[9]
.sym 92804 $abc$706167$n1836
.sym 92805 $abc$706167$n1892
.sym 92806 $abc$706167$n1877
.sym 92807 spi.en_tick[14]
.sym 92810 $abc$706167$n1830
.sym 92811 $abc$706167$n1892
.sym 92812 $abc$706167$n1877
.sym 92813 spi.en_tick[11]
.sym 92814 $abc$706167$n1319
.sym 92815 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 92816 $false
.sym 92891 spi.en_tick[8]
.sym 92892 $false
.sym 92893 $false
.sym 92894 $false
.sym 92897 spi.en_tick[8]
.sym 92898 spi.en_tick[9]
.sym 92899 spi.en_tick[10]
.sym 92900 spi.en_tick[11]
.sym 92903 spi.en_tick[10]
.sym 92904 $false
.sym 92905 $false
.sym 92906 $false
.sym 92909 spi.en_tick[14]
.sym 92910 $false
.sym 92911 $false
.sym 92912 $false
.sym 92915 $abc$706167$n1881
.sym 92916 $abc$706167$n1882
.sym 92917 $abc$706167$n1883
.sym 92918 $abc$706167$n1884
.sym 92927 spi.en_tick[9]
.sym 92928 $false
.sym 92929 $false
.sym 92930 $false
.sym 92933 RHD_init_inst.rhd_data[3]
.sym 92934 $false
.sym 92935 $false
.sym 92936 $false
.sym 92937 $abc$706167$n1083
.sym 92938 CLK_16mhz$2$2
.sym 92939 $false
.sym 92940 $abc$706167$n4081
.sym 92942 $abc$706167$n1879
.sym 92946 RHD_init_inst.rhd_data[10]
.sym 93014 RHD_init_inst.rhd_data[12]
.sym 93015 $false
.sym 93016 $false
.sym 93017 $false
.sym 93060 $abc$706167$n1140
.sym 93061 CLK_16mhz$2$2
.sym 93062 $false
.sym 93063 rhd_miso$2
.sym 93250 RHD_init_inst.rhd_data[15]
.sym 93251 $false
.sym 93252 $false
.sym 93253 $false
.sym 93256 RHD_init_inst.rhd_data[11]
.sym 93257 $false
.sym 93258 $false
.sym 93259 $false
.sym 93268 RHD_init_inst.rhd_data[6]
.sym 93269 $false
.sym 93270 $false
.sym 93271 $false
.sym 93274 RHD_init_inst.rhd_data[10]
.sym 93275 $false
.sym 93276 $false
.sym 93277 $false
.sym 93284 $abc$706167$n1203
.sym 93285 CLK_16mhz$2$2
.sym 93286 $false
.sym 93294 frame[358]
.sym 93425 RHD_init_inst.rhd_data[15]
.sym 93426 $false
.sym 93427 $false
.sym 93428 $false
.sym 93437 RHD_init_inst.rhd_data[11]
.sym 93438 $false
.sym 93439 $false
.sym 93440 $false
.sym 93443 RHD_init_inst.rhd_data[7]
.sym 93444 $false
.sym 93445 $false
.sym 93446 $false
.sym 93447 $abc$706167$n1113
.sym 93448 CLK_16mhz$2$2
.sym 93449 $false
.sym 93453 frame[438]
.sym 93454 frame[439]
.sym 93457 frame[437]
.sym 93524 frame[53]
.sym 93525 $false
.sym 93526 $false
.sym 93527 $false
.sym 93530 frame[191]
.sym 93531 $false
.sym 93532 $false
.sym 93533 $false
.sym 93554 frame[437]
.sym 93555 $false
.sym 93556 $false
.sym 93557 $false
.sym 93560 frame[56]
.sym 93561 $false
.sym 93562 $false
.sym 93563 $false
.sym 93570 frame_en$2
.sym 93571 CLK_16mhz$2$2
.sym 93572 $false
.sym 93574 frame[379]
.sym 93575 frame[376]
.sym 93576 frame[375]
.sym 93647 frame[813]
.sym 93648 $false
.sym 93649 $false
.sym 93650 $false
.sym 93653 frame[253]
.sym 93654 $false
.sym 93655 $false
.sym 93656 $false
.sym 93659 frame[376]
.sym 93660 $false
.sym 93661 $false
.sym 93662 $false
.sym 93665 frame[800]
.sym 93666 $false
.sym 93667 $false
.sym 93668 $false
.sym 93671 frame[852]
.sym 93672 $false
.sym 93673 $false
.sym 93674 $false
.sym 93677 frame[379]
.sym 93678 $false
.sym 93679 $false
.sym 93680 $false
.sym 93683 frame[814]
.sym 93684 $false
.sym 93685 $false
.sym 93686 $false
.sym 93689 frame[809]
.sym 93690 $false
.sym 93691 $false
.sym 93692 $false
.sym 93693 frame_en$2
.sym 93694 CLK_16mhz$2$2
.sym 93695 $false
.sym 93700 frame[735]
.sym 93702 frame[721]
.sym 93770 RHD_init_inst.rhd_data[2]
.sym 93771 $false
.sym 93772 $false
.sym 93773 $false
.sym 93788 RHD_init_inst.rhd_data[9]
.sym 93789 $false
.sym 93790 $false
.sym 93791 $false
.sym 93812 RHD_init_inst.rhd_data[4]
.sym 93813 $false
.sym 93814 $false
.sym 93815 $false
.sym 93816 $abc$706167$n1239
.sym 93817 CLK_16mhz$2$2
.sym 93818 $false
.sym 93820 spi_frame[124]
.sym 93821 spi_frame[937]
.sym 93822 spi_frame[358]
.sym 93823 spi_frame[936]
.sym 93824 spi_frame[613]
.sym 93825 spi_frame[941]
.sym 93826 spi_frame[589]
.sym 93899 frame[857]
.sym 93900 $false
.sym 93901 $false
.sym 93902 $false
.sym 93905 frame[181]
.sym 93906 $false
.sym 93907 $false
.sym 93908 $false
.sym 93917 frame[721]
.sym 93918 $false
.sym 93919 $false
.sym 93920 $false
.sym 93929 frame[385]
.sym 93930 $false
.sym 93931 $false
.sym 93932 $false
.sym 93939 frame_en$2
.sym 93940 CLK_16mhz$2$2
.sym 93941 $false
.sym 93943 spi.tx_buf[941]
.sym 93944 spi.tx_buf[242]
.sym 93945 spi.tx_buf[942]
.sym 93947 spi.tx_buf[501]
.sym 93948 spi.tx_buf[656]
.sym 93949 spi.tx_buf[103]
.sym 94016 spi.tx_buf[941]
.sym 94017 spi.tx_buf[813]
.sym 94018 $abc$706167$n3926
.sym 94019 $abc$706167$n2741
.sym 94022 spi.tx_buf[942]
.sym 94023 spi.tx_buf[814]
.sym 94024 $abc$706167$n3926
.sym 94025 $abc$706167$n2741
.sym 94028 spi_frame[814]
.sym 94029 $false
.sym 94030 $false
.sym 94031 $false
.sym 94034 spi_frame[721]
.sym 94035 $false
.sym 94036 $false
.sym 94037 $false
.sym 94040 spi_frame[385]
.sym 94041 $false
.sym 94042 $false
.sym 94043 $false
.sym 94046 spi_frame[934]
.sym 94047 $false
.sym 94048 $false
.sym 94049 $false
.sym 94052 spi_frame[813]
.sym 94053 $false
.sym 94054 $false
.sym 94055 $false
.sym 94062 $abc$706167$n1337$2
.sym 94063 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 94064 $false
.sym 94065 $abc$706167$n2841_1
.sym 94066 spi.tx_buf[936]
.sym 94067 spi.tx_buf[613]
.sym 94068 spi.tx_buf[240]
.sym 94139 RHD_init_inst.rhd_data[3]
.sym 94140 $false
.sym 94141 $false
.sym 94142 $false
.sym 94151 RHD_init_inst.rhd_data[6]
.sym 94152 $false
.sym 94153 $false
.sym 94154 $false
.sym 94157 RHD_init_inst.rhd_data[12]
.sym 94158 $false
.sym 94159 $false
.sym 94160 $false
.sym 94163 RHD_init_inst.rhd_data[1]
.sym 94164 $false
.sym 94165 $false
.sym 94166 $false
.sym 94169 RHD_init_inst.rhd_data[15]
.sym 94170 $false
.sym 94171 $false
.sym 94172 $false
.sym 94175 RHD_init_inst.rhd_data[14]
.sym 94176 $false
.sym 94177 $false
.sym 94178 $false
.sym 94181 RHD_init_inst.rhd_data[0]
.sym 94182 $false
.sym 94183 $false
.sym 94184 $false
.sym 94185 $abc$706167$n1227
.sym 94186 CLK_16mhz$2$2
.sym 94187 $false
.sym 94189 frame[583]
.sym 94193 frame[587]
.sym 94194 frame[589]
.sym 94262 frame[784]
.sym 94263 $false
.sym 94264 $false
.sym 94265 $false
.sym 94268 frame[587]
.sym 94269 $false
.sym 94270 $false
.sym 94271 $false
.sym 94280 frame[1]
.sym 94281 $false
.sym 94282 $false
.sym 94283 $false
.sym 94304 frame[798]
.sym 94305 $false
.sym 94306 $false
.sym 94307 $false
.sym 94308 frame_en$2
.sym 94309 CLK_16mhz$2$2
.sym 94310 $false
.sym 94311 $abc$706167$n2579
.sym 94312 spi.tx_buf[810]
.sym 94313 spi.tx_buf[237]
.sym 94314 spi.tx_buf[570]
.sym 94315 spi.tx_buf[253]
.sym 94316 spi.tx_buf[790]
.sym 94317 spi.tx_buf[117]
.sym 94318 spi.tx_buf[231]
.sym 94385 frame[206]
.sym 94386 $false
.sym 94387 $false
.sym 94388 $false
.sym 94397 frame[799]
.sym 94398 $false
.sym 94399 $false
.sym 94400 $false
.sym 94403 frame[837]
.sym 94404 $false
.sym 94405 $false
.sym 94406 $false
.sym 94415 frame[1016]
.sym 94416 $false
.sym 94417 $false
.sym 94418 $false
.sym 94421 frame[787]
.sym 94422 $false
.sym 94423 $false
.sym 94424 $false
.sym 94427 frame[790]
.sym 94428 $false
.sym 94429 $false
.sym 94430 $false
.sym 94431 frame_en$2
.sym 94432 CLK_16mhz$2$2
.sym 94433 $false
.sym 94434 spi_frame[237]
.sym 94435 spi_frame[240]
.sym 94436 spi_frame[196]
.sym 94438 spi_frame[123]
.sym 94439 spi_frame[230]
.sym 94440 spi_frame[232]
.sym 94514 frame[282]
.sym 94515 $false
.sym 94516 $false
.sym 94517 $false
.sym 94520 frame[810]
.sym 94521 $false
.sym 94522 $false
.sym 94523 $false
.sym 94526 frame[416]
.sym 94527 $false
.sym 94528 $false
.sym 94529 $false
.sym 94538 frame[796]
.sym 94539 $false
.sym 94540 $false
.sym 94541 $false
.sym 94544 frame[583]
.sym 94545 $false
.sym 94546 $false
.sym 94547 $false
.sym 94550 frame[671]
.sym 94551 $false
.sym 94552 $false
.sym 94553 $false
.sym 94554 frame_en$2
.sym 94555 CLK_16mhz$2$2
.sym 94556 $false
.sym 94557 $abc$706167$n2468
.sym 94558 spi.tx_buf[1002]
.sym 94559 spi.tx_buf[431]
.sym 94562 spi.tx_buf[874]
.sym 94563 spi.tx_buf[937]
.sym 94564 spi.tx_buf[232]
.sym 94631 spi_frame[929]
.sym 94632 $false
.sym 94633 $false
.sym 94634 $false
.sym 94643 spi_frame[416]
.sym 94644 $false
.sym 94645 $false
.sym 94646 $false
.sym 94655 spi_frame[230]
.sym 94656 $false
.sym 94657 $false
.sym 94658 $false
.sym 94661 spi_frame[583]
.sym 94662 $false
.sym 94663 $false
.sym 94664 $false
.sym 94667 spi_frame[796]
.sym 94668 $false
.sym 94669 $false
.sym 94670 $false
.sym 94673 spi_frame[746]
.sym 94674 $false
.sym 94675 $false
.sym 94676 $false
.sym 94677 $abc$706167$n1337$2
.sym 94678 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 94679 $false
.sym 94681 spi.tx_buf[1026]
.sym 94682 spi.tx_buf[846]
.sym 94683 spi.tx_buf[123]
.sym 94684 spi.prev_frame_id[2]
.sym 94685 spi.tx_buf[3]
.sym 94686 spi.tx_buf[518]
.sym 94754 spi.tx_buf[929]
.sym 94755 spi.tx_buf[801]
.sym 94756 $abc$706167$n3926
.sym 94757 $abc$706167$n2741
.sym 94760 spi.tx_buf[284]
.sym 94761 spi.tx_buf[796]
.sym 94762 $abc$706167$n2741
.sym 94763 $abc$706167$n1873
.sym 94766 spi.tx_buf[1]
.sym 94767 spi.tx_buf[1025]
.sym 94768 $abc$706167$n2741
.sym 94769 $abc$706167$n2645
.sym 94772 spi_frame[1]
.sym 94773 $false
.sym 94774 $false
.sym 94775 $false
.sym 94784 spi_frame[238]
.sym 94785 $false
.sym 94786 $false
.sym 94787 $false
.sym 94790 spi_frame[59]
.sym 94791 $false
.sym 94792 $false
.sym 94793 $false
.sym 94796 spi_frame[801]
.sym 94797 $false
.sym 94798 $false
.sym 94799 $false
.sym 94800 $abc$706167$n1337$2
.sym 94801 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 94802 $false
.sym 94803 spi_frame[272]
.sym 94804 spi_frame[27]
.sym 94805 spi_frame[426]
.sym 94807 spi_frame[518]
.sym 94808 spi_frame[3]
.sym 94810 spi_f_cnt[0]
.sym 94877 spi_frame[9]
.sym 94878 $false
.sym 94879 $false
.sym 94880 $false
.sym 94883 spi_frame[787]
.sym 94884 $false
.sym 94885 $false
.sym 94886 $false
.sym 94889 spi_frame[426]
.sym 94890 $false
.sym 94891 $false
.sym 94892 $false
.sym 94895 spi_frame[943]
.sym 94896 $false
.sym 94897 $false
.sym 94898 $false
.sym 94901 spi_frame[27]
.sym 94902 $false
.sym 94903 $false
.sym 94904 $false
.sym 94907 spi_frame[524]
.sym 94908 $false
.sym 94909 $false
.sym 94910 $false
.sym 94913 spi_frame[784]
.sym 94914 $false
.sym 94915 $false
.sym 94916 $false
.sym 94919 spi_frame[671]
.sym 94920 $false
.sym 94921 $false
.sym 94922 $false
.sym 94923 $abc$706167$n1337$2
.sym 94924 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 94925 $false
.sym 94926 $abc$706167$n1242
.sym 94927 $abc$706167$n1146
.sym 94928 $abc$706167$n1194
.sym 94929 frame[3]
.sym 94930 frame[9]
.sym 94933 frame[7]
.sym 95000 spi.tx_buf[943]
.sym 95001 spi.tx_buf[815]
.sym 95002 $abc$706167$n3926
.sym 95003 $abc$706167$n2741
.sym 95006 spi.tx_buf[238]
.sym 95007 spi.tx_buf[110]
.sym 95008 $abc$706167$n2741
.sym 95009 $abc$706167$n3926
.sym 95012 spi.tx_buf[750]
.sym 95013 spi.tx_buf[622]
.sym 95014 $abc$706167$n3926
.sym 95015 $abc$706167$n2741
.sym 95018 $abc$706167$n2619
.sym 95019 $abc$706167$n2620
.sym 95020 $abc$706167$n1873
.sym 95021 $false
.sym 95024 frame[51]
.sym 95025 $false
.sym 95026 $false
.sym 95027 $false
.sym 95030 frame[554]
.sym 95031 $false
.sym 95032 $false
.sym 95033 $false
.sym 95036 frame[943]
.sym 95037 $false
.sym 95038 $false
.sym 95039 $false
.sym 95042 frame[513]
.sym 95043 $false
.sym 95044 $false
.sym 95045 $false
.sym 95046 frame_en$2
.sym 95047 CLK_16mhz$2$2
.sym 95048 $false
.sym 95049 $abc$706167$n3062_1
.sym 95050 $abc$706167$n1098
.sym 95051 $abc$706167$n2791_1
.sym 95052 $abc$706167$n2365
.sym 95054 frame[240]
.sym 95123 spi.tx_buf[272]
.sym 95124 spi.tx_buf[784]
.sym 95125 $abc$706167$n2741
.sym 95126 $abc$706167$n1873
.sym 95129 spi.tx_buf[9]
.sym 95130 spi.tx_buf[1033]
.sym 95131 $abc$706167$n2741
.sym 95132 $abc$706167$n2645
.sym 95141 $false
.sym 95142 $false
.sym 95143 $false
.sym 95144 $false
.sym 95147 spi_frame[272]
.sym 95148 $false
.sym 95149 $false
.sym 95150 $false
.sym 95153 spi_frame[188]
.sym 95154 $false
.sym 95155 $false
.sym 95156 $false
.sym 95159 spi_frame[554]
.sym 95160 $false
.sym 95161 $false
.sym 95162 $false
.sym 95165 spi_frame[513]
.sym 95166 $false
.sym 95167 $false
.sym 95168 $false
.sym 95169 $abc$706167$n1337$2
.sym 95170 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 95171 $false
.sym 95172 $abc$706167$n1221
.sym 95173 $abc$706167$n3047_1
.sym 95174 $abc$706167$n3053_1
.sym 95175 $abc$706167$n3054_1
.sym 95176 $abc$706167$n1848
.sym 95177 $abc$706167$n3080_1
.sym 95178 spi.tx_buf[808]
.sym 95179 spi.tx_buf[1028]
.sym 95246 $abc$706167$n3068_1
.sym 95247 $abc$706167$n3048_1
.sym 95248 $false
.sym 95249 $false
.sym 95252 byte_cnt[0]
.sym 95253 $abc$706167$n3047_1
.sym 95254 $false
.sym 95255 $false
.sym 95264 byte_cnt[2]
.sym 95265 RHD_init_inst.rhd_data_en
.sym 95266 $abc$706167$n3051_1
.sym 95267 byte_cnt[3]
.sym 95276 spi.tx_buf[232]
.sym 95277 spi.tx_buf[104]
.sym 95278 $abc$706167$n2741
.sym 95279 $abc$706167$n3926
.sym 95282 $abc$706167$n3047_1
.sym 95283 byte_cnt[0]
.sym 95284 $false
.sym 95285 $false
.sym 95288 RHD_init_inst.rhd_data[10]
.sym 95289 $false
.sym 95290 $false
.sym 95291 $false
.sym 95292 $abc$706167$n1206
.sym 95293 CLK_16mhz$2$2
.sym 95294 $false
.sym 95295 $abc$706167$n1134
.sym 95297 $abc$706167$n2524
.sym 95299 spi.tx_buf[322]
.sym 95301 spi.tx_buf[681]
.sym 95302 spi.tx_buf[196]
.sym 95369 spi.tx_buf[385]
.sym 95370 spi.tx_buf[897]
.sym 95371 $abc$706167$n2741
.sym 95372 $abc$706167$n1873
.sym 95375 $abc$706167$n3056_1
.sym 95376 $abc$706167$n3099_1
.sym 95377 $false
.sym 95378 $false
.sym 95381 $abc$706167$n3056_1
.sym 95382 $abc$706167$n3048_1
.sym 95383 $false
.sym 95384 $false
.sym 95393 spi.tx_buf[682]
.sym 95394 spi.tx_buf[554]
.sym 95395 $abc$706167$n3926
.sym 95396 $abc$706167$n2741
.sym 95399 byte_cnt[2]
.sym 95400 byte_cnt[3]
.sym 95401 $abc$706167$n1848
.sym 95402 RHD_init_inst.rhd_data_en
.sym 95411 RHD_init_inst.rhd_data[10]
.sym 95412 $false
.sym 95413 $false
.sym 95414 $false
.sym 95415 $abc$706167$n1134
.sym 95416 CLK_16mhz$2$2
.sym 95417 $false
.sym 95422 frame[335]
.sym 95423 frame[322]
.sym 95492 spi.tx_buf[159]
.sym 95493 spi.tx_buf[671]
.sym 95494 $abc$706167$n1873
.sym 95495 $abc$706167$n2741
.sym 95498 spi.tx_buf[144]
.sym 95499 spi.tx_buf[656]
.sym 95500 $abc$706167$n2741
.sym 95501 $false
.sym 95504 frame[912]
.sym 95505 $false
.sym 95506 $false
.sym 95507 $false
.sym 95510 frame[188]
.sym 95511 $false
.sym 95512 $false
.sym 95513 $false
.sym 95516 frame[298]
.sym 95517 $false
.sym 95518 $false
.sym 95519 $false
.sym 95528 frame[682]
.sym 95529 $false
.sym 95530 $false
.sym 95531 $false
.sym 95534 frame[186]
.sym 95535 $false
.sym 95536 $false
.sym 95537 $false
.sym 95538 frame_en$2
.sym 95539 CLK_16mhz$2$2
.sym 95540 $false
.sym 95541 spi_frame[322]
.sym 95542 spi_frame[22]
.sym 95545 spi_frame[7]
.sym 95546 spi_frame[433]
.sym 95547 spi_frame[61]
.sym 95548 spi_frame[663]
.sym 95615 spi.tx_buf[151]
.sym 95616 spi.tx_buf[663]
.sym 95617 $abc$706167$n1873
.sym 95618 $abc$706167$n2741
.sym 95627 spi_frame[393]
.sym 95628 $false
.sym 95629 $false
.sym 95630 $false
.sym 95633 spi_frame[912]
.sym 95634 $false
.sym 95635 $false
.sym 95636 $false
.sym 95639 spi_f_cnt[7]
.sym 95640 $false
.sym 95641 $false
.sym 95642 $false
.sym 95645 spi_frame[663]
.sym 95646 $false
.sym 95647 $false
.sym 95648 $false
.sym 95651 spi_frame[682]
.sym 95652 $false
.sym 95653 $false
.sym 95654 $false
.sym 95661 $abc$706167$n1337$2
.sym 95662 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 95663 $false
.sym 95664 spi_frame[104]
.sym 95665 spi_frame[250]
.sym 95666 spi_frame[681]
.sym 95667 spi_frame[971]
.sym 95668 spi_frame[251]
.sym 95669 spi_frame[750]
.sym 95670 spi_frame[746]
.sym 95671 spi_frame[736]
.sym 95738 spi.tx_buf[227]
.sym 95739 spi.tx_buf[99]
.sym 95740 $abc$706167$n3926
.sym 95741 $false
.sym 95744 spi_frame[971]
.sym 95745 $false
.sym 95746 $false
.sym 95747 $false
.sym 95750 spi_frame[750]
.sym 95751 $false
.sym 95752 $false
.sym 95753 $false
.sym 95756 spi_frame[110]
.sym 95757 $false
.sym 95758 $false
.sym 95759 $false
.sym 95762 spi_frame[897]
.sym 95763 $false
.sym 95764 $false
.sym 95765 $false
.sym 95768 spi_frame[159]
.sym 95769 $false
.sym 95770 $false
.sym 95771 $false
.sym 95774 spi_frame[144]
.sym 95775 $false
.sym 95776 $false
.sym 95777 $false
.sym 95780 spi_frame[104]
.sym 95781 $false
.sym 95782 $false
.sym 95783 $false
.sym 95784 $abc$706167$n1337$2
.sym 95785 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 95786 $false
.sym 95789 frame[740]
.sym 95791 frame[750]
.sym 95793 frame[736]
.sym 95794 frame[746]
.sym 95861 spi.tx_buf[974]
.sym 95862 spi.tx_buf[846]
.sym 95863 $abc$706167$n3926
.sym 95864 $abc$706167$n2741
.sym 95891 $abc$706167$n2263
.sym 95892 $abc$706167$n2262
.sym 95893 $abc$706167$n2264
.sym 95894 $abc$706167$n3926
.sym 95897 RHD_init_inst.rhd_data[8]
.sym 95898 $false
.sym 95899 $false
.sym 95900 $false
.sym 95903 RHD_init_inst.rhd_data[4]
.sym 95904 $false
.sym 95905 $false
.sym 95906 $false
.sym 95907 $abc$706167$n1161
.sym 95908 CLK_16mhz$2$2
.sym 95909 $false
.sym 95911 spi.tx_buf[17]
.sym 95912 spi.tx_buf[151]
.sym 95915 spi.tx_buf[48]
.sym 95916 spi.tx_buf[276]
.sym 95990 spi.tx_buf[17]
.sym 95991 spi.tx_buf[1041]
.sym 95992 $abc$706167$n2741
.sym 95993 $abc$706167$n2645
.sym 95996 spi.tx_buf[101]
.sym 95997 spi.tx_buf[613]
.sym 95998 $abc$706167$n3926
.sym 95999 $abc$706167$n2741
.sym 96002 $false
.sym 96003 $false
.sym 96004 $false
.sym 96005 $false
.sym 96008 spi_frame[101]
.sym 96009 $false
.sym 96010 $false
.sym 96011 $false
.sym 96014 spi_frame[974]
.sym 96015 $false
.sym 96016 $false
.sym 96017 $false
.sym 96020 spi_frame[738]
.sym 96021 $false
.sym 96022 $false
.sym 96023 $false
.sym 96026 spi_frame[99]
.sym 96027 $false
.sym 96028 $false
.sym 96029 $false
.sym 96030 $abc$706167$n1337$2
.sym 96031 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 96032 $false
.sym 96033 frame[467]
.sym 96040 frame[465]
.sym 96107 frame[16]
.sym 96108 $false
.sym 96109 $false
.sym 96110 $false
.sym 96113 frame[974]
.sym 96114 $false
.sym 96115 $false
.sym 96116 $false
.sym 96119 frame[101]
.sym 96120 $false
.sym 96121 $false
.sym 96122 $false
.sym 96131 frame[99]
.sym 96132 $false
.sym 96133 $false
.sym 96134 $false
.sym 96137 frame[897]
.sym 96138 $false
.sym 96139 $false
.sym 96140 $false
.sym 96143 frame[144]
.sym 96144 $false
.sym 96145 $false
.sym 96146 $false
.sym 96149 frame[467]
.sym 96150 $false
.sym 96151 $false
.sym 96152 $false
.sym 96153 frame_en$2
.sym 96154 CLK_16mhz$2$2
.sym 96155 $false
.sym 96156 spi_frame[159]
.sym 96157 spi_frame[28]
.sym 96158 spi_frame[151]
.sym 96159 spi_frame[24]
.sym 96160 spi_frame[110]
.sym 96162 spi_frame[48]
.sym 96236 spi.tx_buf[529]
.sym 96237 $abc$706167$n2741
.sym 96238 $abc$706167$n1873
.sym 96239 $false
.sym 96242 RHD_init_inst.rhd_data[4]
.sym 96243 $false
.sym 96244 $false
.sym 96245 $false
.sym 96248 RHD_init_inst.rhd_data[5]
.sym 96249 $false
.sym 96250 $false
.sym 96251 $false
.sym 96260 RHD_init_inst.rhd_data[3]
.sym 96261 $false
.sym 96262 $false
.sym 96263 $false
.sym 96276 $abc$706167$n1098
.sym 96277 CLK_16mhz$2$2
.sym 96278 $false
.sym 96280 spi_frame[609]
.sym 96282 spi_frame[46]
.sym 96284 spi_frame[910]
.sym 96389 RHD_init_inst.rhd_data[0]
.sym 96390 $false
.sym 96391 $false
.sym 96392 $false
.sym 96399 $abc$706167$n1083
.sym 96400 CLK_16mhz$2$2
.sym 96401 $false
.sym 96402 frame[151]
.sym 96405 frame[159]
.sym 96406 frame[145]
.sym 96408 frame[144]
.sym 96476 frame[460]
.sym 96477 $false
.sym 96478 $false
.sym 96479 $false
.sym 96482 frame[737]
.sym 96483 $false
.sym 96484 $false
.sym 96485 $false
.sym 96488 frame[85]
.sym 96489 $false
.sym 96490 $false
.sym 96491 $false
.sym 96494 frame[738]
.sym 96495 $false
.sym 96496 $false
.sym 96497 $false
.sym 96512 frame[86]
.sym 96513 $false
.sym 96514 $false
.sym 96515 $false
.sym 96518 frame[685]
.sym 96519 $false
.sym 96520 $false
.sym 96521 $false
.sym 96522 frame_en$2
.sym 96523 CLK_16mhz$2$2
.sym 96524 $false
.sym 96525 frame[453]
.sym 96527 frame[451]
.sym 96528 frame[460]
.sym 96529 frame[449]
.sym 96599 $abc$706167$n1879
.sym 96600 $abc$706167$n1885
.sym 96601 $false
.sym 96602 $false
.sym 96605 RHD_init_inst.rhd_data[9]
.sym 96606 $false
.sym 96607 $false
.sym 96608 $false
.sym 96611 RHD_init_inst.rhd_data[3]
.sym 96612 $false
.sym 96613 $false
.sym 96614 $false
.sym 96617 RHD_init_inst.rhd_data[1]
.sym 96618 $false
.sym 96619 $false
.sym 96620 $false
.sym 96623 RHD_init_inst.rhd_data[14]
.sym 96624 $false
.sym 96625 $false
.sym 96626 $false
.sym 96629 RHD_init_inst.rhd_data[11]
.sym 96630 $false
.sym 96631 $false
.sym 96632 $false
.sym 96641 RHD_init_inst.rhd_data[13]
.sym 96642 $false
.sym 96643 $false
.sym 96644 $false
.sym 96645 $abc$706167$n1206
.sym 96646 CLK_16mhz$2$2
.sym 96647 $false
.sym 96650 frame[143]
.sym 96652 frame[141]
.sym 96653 frame[140]
.sym 96655 frame[136]
.sym 96722 spi.en_tick[0]
.sym 96723 $false
.sym 96724 $false
.sym 96725 $false
.sym 96728 spi.en_tick[2]
.sym 96729 $false
.sym 96730 $false
.sym 96731 $false
.sym 96734 spi.en_tick[1]
.sym 96735 $false
.sym 96736 $false
.sym 96737 $false
.sym 96746 spi.en_tick[3]
.sym 96747 $false
.sym 96748 $false
.sym 96749 $false
.sym 96758 RHD_init_inst.rhd_data[9]
.sym 96759 $false
.sym 96760 $false
.sym 96761 $false
.sym 96764 RHD_init_inst.rhd_data[13]
.sym 96765 $false
.sym 96766 $false
.sym 96767 $false
.sym 96768 $abc$706167$n1131
.sym 96769 CLK_16mhz$2$2
.sym 96770 $false
.sym 96774 frame[738]
.sym 96775 frame[737]
.sym 96778 frame[739]
.sym 96807 $true
.sym 96844 $abc$706167$n157$2
.sym 96845 $false
.sym 96846 $abc$706167$n157
.sym 96847 $false
.sym 96848 $false
.sym 96850 $auto$alumacc.cc:474:replace_alu$531357.C[2]
.sym 96852 $false
.sym 96853 $abc$706167$n156
.sym 96856 $auto$alumacc.cc:474:replace_alu$531357.C[3]
.sym 96858 $false
.sym 96859 $abc$706167$n154
.sym 96862 $auto$alumacc.cc:474:replace_alu$531357.C[4]
.sym 96864 $false
.sym 96865 $abc$706167$n153
.sym 96868 $auto$alumacc.cc:474:replace_alu$531357.C[5]
.sym 96870 $false
.sym 96871 $abc$706167$n151
.sym 96874 $auto$alumacc.cc:474:replace_alu$531357.C[6]
.sym 96876 $true$2
.sym 96877 $abc$706167$n4104
.sym 96880 $auto$alumacc.cc:474:replace_alu$531357.C[7]
.sym 96882 $false
.sym 96883 $abc$706167$n148
.sym 96886 $auto$alumacc.cc:474:replace_alu$531357.C[8]
.sym 96888 $true$2
.sym 96889 $abc$706167$n4105
.sym 96930 $auto$alumacc.cc:474:replace_alu$531357.C[8]
.sym 96967 $auto$alumacc.cc:474:replace_alu$531357.C[9]
.sym 96969 $false
.sym 96970 $abc$706167$n145
.sym 96973 $auto$alumacc.cc:474:replace_alu$531357.C[10]
.sym 96975 $false
.sym 96976 $abc$706167$n144
.sym 96979 $auto$alumacc.cc:474:replace_alu$531357.C[11]
.sym 96981 $false
.sym 96982 $abc$706167$n142
.sym 96985 $auto$alumacc.cc:474:replace_alu$531357.C[12]
.sym 96987 $false
.sym 96988 $abc$706167$n141
.sym 96991 $auto$alumacc.cc:474:replace_alu$531357.C[13]
.sym 96993 $false
.sym 96994 $abc$706167$n139
.sym 96997 $auto$alumacc.cc:474:replace_alu$531357.C[14]
.sym 96999 $false
.sym 97000 $abc$706167$n138
.sym 97003 $auto$alumacc.cc:474:replace_alu$531357.C[15]
.sym 97005 $false
.sym 97006 $abc$706167$n136
.sym 97009 $abc$706167$n4081$2
.sym 97011 $false
.sym 97012 $abc$706167$n135
.sym 97094 $abc$706167$n4081$2
.sym 97103 $abc$706167$n1880
.sym 97104 $abc$706167$n4081
.sym 97105 $false
.sym 97106 $false
.sym 97127 RHD_init_inst.rhd_data[9]
.sym 97128 $false
.sym 97129 $false
.sym 97130 $false
.sym 97137 $abc$706167$n1313$2
.sym 97138 RHD_init_inst.rhd_sck$2
.sym 97139 $false
.sym 97496 RHD_init_inst.rhd_data[6]
.sym 97497 $false
.sym 97498 $false
.sym 97499 $false
.sym 97524 $abc$706167$n1146
.sym 97525 CLK_16mhz$2$2
.sym 97526 $false
.sym 97619 RHD_init_inst.rhd_data[6]
.sym 97620 $false
.sym 97621 $false
.sym 97622 $false
.sym 97625 RHD_init_inst.rhd_data[7]
.sym 97626 $false
.sym 97627 $false
.sym 97628 $false
.sym 97643 RHD_init_inst.rhd_data[5]
.sym 97644 $false
.sym 97645 $false
.sym 97646 $false
.sym 97647 $abc$706167$n1161
.sym 97648 CLK_16mhz$2$2
.sym 97649 $false
.sym 97730 RHD_init_inst.rhd_data[11]
.sym 97731 $false
.sym 97732 $false
.sym 97733 $false
.sym 97736 RHD_init_inst.rhd_data[8]
.sym 97737 $false
.sym 97738 $false
.sym 97739 $false
.sym 97742 RHD_init_inst.rhd_data[7]
.sym 97743 $false
.sym 97744 $false
.sym 97745 $false
.sym 97770 $abc$706167$n1149
.sym 97771 CLK_16mhz$2$2
.sym 97772 $false
.sym 97871 RHD_init_inst.rhd_data[15]
.sym 97872 $false
.sym 97873 $false
.sym 97874 $false
.sym 97883 RHD_init_inst.rhd_data[1]
.sym 97884 $false
.sym 97885 $false
.sym 97886 $false
.sym 97893 $abc$706167$n1215
.sym 97894 CLK_16mhz$2$2
.sym 97895 $false
.sym 97976 frame[124]
.sym 97977 $false
.sym 97978 $false
.sym 97979 $false
.sym 97982 frame[937]
.sym 97983 $false
.sym 97984 $false
.sym 97985 $false
.sym 97988 frame[358]
.sym 97989 $false
.sym 97990 $false
.sym 97991 $false
.sym 97994 frame[936]
.sym 97995 $false
.sym 97996 $false
.sym 97997 $false
.sym 98000 frame[613]
.sym 98001 $false
.sym 98002 $false
.sym 98003 $false
.sym 98006 frame[941]
.sym 98007 $false
.sym 98008 $false
.sym 98009 $false
.sym 98012 frame[589]
.sym 98013 $false
.sym 98014 $false
.sym 98015 $false
.sym 98016 frame_en$2
.sym 98017 CLK_16mhz$2$2
.sym 98018 $false
.sym 98099 spi_frame[941]
.sym 98100 $false
.sym 98101 $false
.sym 98102 $false
.sym 98105 spi_frame[242]
.sym 98106 $false
.sym 98107 $false
.sym 98108 $false
.sym 98111 spi_frame[942]
.sym 98112 $false
.sym 98113 $false
.sym 98114 $false
.sym 98123 spi_frame[501]
.sym 98124 $false
.sym 98125 $false
.sym 98126 $false
.sym 98129 spi_frame[656]
.sym 98130 $false
.sym 98131 $false
.sym 98132 $false
.sym 98135 spi_frame[103]
.sym 98136 $false
.sym 98137 $false
.sym 98138 $false
.sym 98139 $abc$706167$n1337$2
.sym 98140 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 98141 $false
.sym 98216 spi.tx_buf[240]
.sym 98217 spi.tx_buf[112]
.sym 98218 $abc$706167$n3926
.sym 98219 $false
.sym 98222 spi_frame[936]
.sym 98223 $false
.sym 98224 $false
.sym 98225 $false
.sym 98228 spi_frame[613]
.sym 98229 $false
.sym 98230 $false
.sym 98231 $false
.sym 98234 spi_frame[240]
.sym 98235 $false
.sym 98236 $false
.sym 98237 $false
.sym 98262 $abc$706167$n1337$2
.sym 98263 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 98264 $false
.sym 98345 RHD_init_inst.rhd_data[7]
.sym 98346 $false
.sym 98347 $false
.sym 98348 $false
.sym 98369 RHD_init_inst.rhd_data[11]
.sym 98370 $false
.sym 98371 $false
.sym 98372 $false
.sym 98375 RHD_init_inst.rhd_data[13]
.sym 98376 $false
.sym 98377 $false
.sym 98378 $false
.sym 98385 $abc$706167$n1188
.sym 98386 CLK_16mhz$2$2
.sym 98387 $false
.sym 98462 spi.tx_buf[278]
.sym 98463 spi.tx_buf[790]
.sym 98464 $abc$706167$n2741
.sym 98465 $abc$706167$n1873
.sym 98468 spi_frame[810]
.sym 98469 $false
.sym 98470 $false
.sym 98471 $false
.sym 98474 spi_frame[237]
.sym 98475 $false
.sym 98476 $false
.sym 98477 $false
.sym 98480 spi_frame[570]
.sym 98481 $false
.sym 98482 $false
.sym 98483 $false
.sym 98486 spi_frame[253]
.sym 98487 $false
.sym 98488 $false
.sym 98489 $false
.sym 98492 spi_frame[790]
.sym 98493 $false
.sym 98494 $false
.sym 98495 $false
.sym 98498 spi_frame[117]
.sym 98499 $false
.sym 98500 $false
.sym 98501 $false
.sym 98504 spi_frame[231]
.sym 98505 $false
.sym 98506 $false
.sym 98507 $false
.sym 98508 $abc$706167$n1337$2
.sym 98509 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 98510 $false
.sym 98585 frame[237]
.sym 98586 $false
.sym 98587 $false
.sym 98588 $false
.sym 98591 frame[240]
.sym 98592 $false
.sym 98593 $false
.sym 98594 $false
.sym 98597 frame[196]
.sym 98598 $false
.sym 98599 $false
.sym 98600 $false
.sym 98609 frame[123]
.sym 98610 $false
.sym 98611 $false
.sym 98612 $false
.sym 98615 frame[230]
.sym 98616 $false
.sym 98617 $false
.sym 98618 $false
.sym 98621 frame[232]
.sym 98622 $false
.sym 98623 $false
.sym 98624 $false
.sym 98631 frame_en$2
.sym 98632 CLK_16mhz$2$2
.sym 98633 $false
.sym 98708 spi.tx_buf[1002]
.sym 98709 spi.tx_buf[874]
.sym 98710 $abc$706167$n3926
.sym 98711 $abc$706167$n2741
.sym 98714 spi_frame[1002]
.sym 98715 $false
.sym 98716 $false
.sym 98717 $false
.sym 98720 spi_frame[431]
.sym 98721 $false
.sym 98722 $false
.sym 98723 $false
.sym 98738 spi_frame[874]
.sym 98739 $false
.sym 98740 $false
.sym 98741 $false
.sym 98744 spi_frame[937]
.sym 98745 $false
.sym 98746 $false
.sym 98747 $false
.sym 98750 spi_frame[232]
.sym 98751 $false
.sym 98752 $false
.sym 98753 $false
.sym 98754 $abc$706167$n1337$2
.sym 98755 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 98756 $false
.sym 98837 spi_f_cnt[2]
.sym 98838 $false
.sym 98839 $false
.sym 98840 $false
.sym 98843 spi_frame[846]
.sym 98844 $false
.sym 98845 $false
.sym 98846 $false
.sym 98849 spi_frame[123]
.sym 98850 $false
.sym 98851 $false
.sym 98852 $false
.sym 98855 spi_f_cnt[2]
.sym 98856 $false
.sym 98857 $false
.sym 98858 $false
.sym 98861 spi_frame[3]
.sym 98862 $false
.sym 98863 $false
.sym 98864 $false
.sym 98867 spi_frame[518]
.sym 98868 $false
.sym 98869 $false
.sym 98870 $false
.sym 98877 $abc$706167$n1337$2
.sym 98878 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 98879 $false
.sym 98954 frame[272]
.sym 98955 $false
.sym 98956 $false
.sym 98957 $false
.sym 98960 frame[27]
.sym 98961 $false
.sym 98962 $false
.sym 98963 $false
.sym 98966 frame[426]
.sym 98967 $false
.sym 98968 $false
.sym 98969 $false
.sym 98978 frame[518]
.sym 98979 $false
.sym 98980 $false
.sym 98981 $false
.sym 98984 frame[3]
.sym 98985 $false
.sym 98986 $false
.sym 98987 $false
.sym 98996 $false
.sym 98997 $false
.sym 98998 spi_f_cnt[0]
.sym 98999 $false
.sym 99000 frame_en$2
.sym 99001 CLK_16mhz$2$2
.sym 99002 $false
.sym 99077 $abc$706167$n3062_1
.sym 99078 $abc$706167$n1853
.sym 99079 $false
.sym 99080 $false
.sym 99083 $abc$706167$n3062_1
.sym 99084 $abc$706167$n3082_1
.sym 99085 $false
.sym 99086 $false
.sym 99089 $abc$706167$n3062_1
.sym 99090 $abc$706167$n3099_1
.sym 99091 $false
.sym 99092 $false
.sym 99095 RHD_init_inst.rhd_data[3]
.sym 99096 $false
.sym 99097 $false
.sym 99098 $false
.sym 99101 RHD_init_inst.rhd_data[9]
.sym 99102 $false
.sym 99103 $false
.sym 99104 $false
.sym 99119 RHD_init_inst.rhd_data[7]
.sym 99120 $false
.sym 99121 $false
.sym 99122 $false
.sym 99123 $abc$706167$n1080
.sym 99124 CLK_16mhz$2$2
.sym 99125 $false
.sym 99200 byte_cnt[3]
.sym 99201 RHD_init_inst.rhd_data_en
.sym 99202 byte_cnt[2]
.sym 99203 $abc$706167$n3054_1
.sym 99206 $abc$706167$n3062_1
.sym 99207 $abc$706167$n3048_1
.sym 99208 $false
.sym 99209 $false
.sym 99212 spi.tx_buf[936]
.sym 99213 spi.tx_buf[808]
.sym 99214 $abc$706167$n3926
.sym 99215 $abc$706167$n2741
.sym 99218 spi.tx_buf[681]
.sym 99219 spi.tx_buf[937]
.sym 99220 $abc$706167$n1873
.sym 99221 $abc$706167$n3926
.sym 99230 RHD_init_inst.rhd_data[0]
.sym 99231 $false
.sym 99232 $false
.sym 99233 $false
.sym 99246 $abc$706167$n1125
.sym 99247 CLK_16mhz$2$2
.sym 99248 $false
.sym 99323 $abc$706167$n3080_1
.sym 99324 $abc$706167$n3099_1
.sym 99325 $false
.sym 99326 $false
.sym 99329 byte_cnt[1]
.sym 99330 $abc$706167$n1850
.sym 99331 $false
.sym 99332 $false
.sym 99335 byte_cnt[2]
.sym 99336 byte_cnt[3]
.sym 99337 $abc$706167$n3054_1
.sym 99338 RHD_init_inst.rhd_data_en
.sym 99341 byte_cnt[0]
.sym 99342 $abc$706167$n1849
.sym 99343 $false
.sym 99344 $false
.sym 99347 $abc$706167$n1849
.sym 99348 byte_cnt[0]
.sym 99349 $false
.sym 99350 $false
.sym 99353 $abc$706167$n1848
.sym 99354 RHD_init_inst.rhd_data_en
.sym 99355 byte_cnt[2]
.sym 99356 byte_cnt[3]
.sym 99359 spi_frame[808]
.sym 99360 $false
.sym 99361 $false
.sym 99362 $false
.sym 99365 spi_f_cnt[4]
.sym 99366 $false
.sym 99367 $false
.sym 99368 $false
.sym 99369 $abc$706167$n1337$2
.sym 99370 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 99371 $false
.sym 99446 $abc$706167$n3053_1
.sym 99447 $abc$706167$n3082_1
.sym 99448 $false
.sym 99449 $false
.sym 99458 spi.tx_buf[450]
.sym 99459 spi.tx_buf[322]
.sym 99460 $abc$706167$n2741
.sym 99461 $abc$706167$n3926
.sym 99470 spi_frame[322]
.sym 99471 $false
.sym 99472 $false
.sym 99473 $false
.sym 99482 spi_frame[681]
.sym 99483 $false
.sym 99484 $false
.sym 99485 $false
.sym 99488 spi_frame[196]
.sym 99489 $false
.sym 99490 $false
.sym 99491 $false
.sym 99492 $abc$706167$n1337$2
.sym 99493 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 99494 $false
.sym 99593 RHD_init_inst.rhd_data[15]
.sym 99594 $false
.sym 99595 $false
.sym 99596 $false
.sym 99599 RHD_init_inst.rhd_data[2]
.sym 99600 $false
.sym 99601 $false
.sym 99602 $false
.sym 99615 $abc$706167$n1140
.sym 99616 CLK_16mhz$2$2
.sym 99617 $false
.sym 99692 frame[322]
.sym 99693 $false
.sym 99694 $false
.sym 99695 $false
.sym 99698 frame[22]
.sym 99699 $false
.sym 99700 $false
.sym 99701 $false
.sym 99716 frame[7]
.sym 99717 $false
.sym 99718 $false
.sym 99719 $false
.sym 99722 frame[433]
.sym 99723 $false
.sym 99724 $false
.sym 99725 $false
.sym 99728 frame[61]
.sym 99729 $false
.sym 99730 $false
.sym 99731 $false
.sym 99734 frame[663]
.sym 99735 $false
.sym 99736 $false
.sym 99737 $false
.sym 99738 frame_en$2
.sym 99739 CLK_16mhz$2$2
.sym 99740 $false
.sym 99815 frame[104]
.sym 99816 $false
.sym 99817 $false
.sym 99818 $false
.sym 99821 frame[250]
.sym 99822 $false
.sym 99823 $false
.sym 99824 $false
.sym 99827 frame[681]
.sym 99828 $false
.sym 99829 $false
.sym 99830 $false
.sym 99833 frame[971]
.sym 99834 $false
.sym 99835 $false
.sym 99836 $false
.sym 99839 frame[251]
.sym 99840 $false
.sym 99841 $false
.sym 99842 $false
.sym 99845 frame[750]
.sym 99846 $false
.sym 99847 $false
.sym 99848 $false
.sym 99851 frame[746]
.sym 99852 $false
.sym 99853 $false
.sym 99854 $false
.sym 99857 frame[736]
.sym 99858 $false
.sym 99859 $false
.sym 99860 $false
.sym 99861 frame_en$2
.sym 99862 CLK_16mhz$2$2
.sym 99863 $false
.sym 99950 RHD_init_inst.rhd_data[4]
.sym 99951 $false
.sym 99952 $false
.sym 99953 $false
.sym 99962 RHD_init_inst.rhd_data[14]
.sym 99963 $false
.sym 99964 $false
.sym 99965 $false
.sym 99974 RHD_init_inst.rhd_data[0]
.sym 99975 $false
.sym 99976 $false
.sym 99977 $false
.sym 99980 RHD_init_inst.rhd_data[10]
.sym 99981 $false
.sym 99982 $false
.sym 99983 $false
.sym 99984 $abc$706167$n1218
.sym 99985 CLK_16mhz$2$2
.sym 99986 $false
.sym 100067 spi_frame[17]
.sym 100068 $false
.sym 100069 $false
.sym 100070 $false
.sym 100073 spi_frame[151]
.sym 100074 $false
.sym 100075 $false
.sym 100076 $false
.sym 100091 spi_frame[48]
.sym 100092 $false
.sym 100093 $false
.sym 100094 $false
.sym 100097 spi_frame[276]
.sym 100098 $false
.sym 100099 $false
.sym 100100 $false
.sym 100107 $abc$706167$n1337$2
.sym 100108 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 100109 $false
.sym 100184 RHD_init_inst.rhd_data[3]
.sym 100185 $false
.sym 100186 $false
.sym 100187 $false
.sym 100226 RHD_init_inst.rhd_data[1]
.sym 100227 $false
.sym 100228 $false
.sym 100229 $false
.sym 100230 $abc$706167$n1167
.sym 100231 CLK_16mhz$2$2
.sym 100232 $false
.sym 100307 frame[159]
.sym 100308 $false
.sym 100309 $false
.sym 100310 $false
.sym 100313 frame[28]
.sym 100314 $false
.sym 100315 $false
.sym 100316 $false
.sym 100319 frame[151]
.sym 100320 $false
.sym 100321 $false
.sym 100322 $false
.sym 100325 frame[24]
.sym 100326 $false
.sym 100327 $false
.sym 100328 $false
.sym 100331 frame[110]
.sym 100332 $false
.sym 100333 $false
.sym 100334 $false
.sym 100343 frame[48]
.sym 100344 $false
.sym 100345 $false
.sym 100346 $false
.sym 100353 frame_en$2
.sym 100354 CLK_16mhz$2$2
.sym 100355 $false
.sym 100436 frame[609]
.sym 100437 $false
.sym 100438 $false
.sym 100439 $false
.sym 100448 frame[46]
.sym 100449 $false
.sym 100450 $false
.sym 100451 $false
.sym 100460 frame[910]
.sym 100461 $false
.sym 100462 $false
.sym 100463 $false
.sym 100476 frame_en$2
.sym 100477 CLK_16mhz$2$2
.sym 100478 $false
.sym 100553 RHD_init_inst.rhd_data[7]
.sym 100554 $false
.sym 100555 $false
.sym 100556 $false
.sym 100571 RHD_init_inst.rhd_data[15]
.sym 100572 $false
.sym 100573 $false
.sym 100574 $false
.sym 100577 RHD_init_inst.rhd_data[1]
.sym 100578 $false
.sym 100579 $false
.sym 100580 $false
.sym 100589 RHD_init_inst.rhd_data[0]
.sym 100590 $false
.sym 100591 $false
.sym 100592 $false
.sym 100599 $abc$706167$n1107
.sym 100600 CLK_16mhz$2$2
.sym 100601 $false
.sym 100676 RHD_init_inst.rhd_data[5]
.sym 100677 $false
.sym 100678 $false
.sym 100679 $false
.sym 100688 RHD_init_inst.rhd_data[3]
.sym 100689 $false
.sym 100690 $false
.sym 100691 $false
.sym 100694 RHD_init_inst.rhd_data[12]
.sym 100695 $false
.sym 100696 $false
.sym 100697 $false
.sym 100700 RHD_init_inst.rhd_data[1]
.sym 100701 $false
.sym 100702 $false
.sym 100703 $false
.sym 100722 $abc$706167$n1164
.sym 100723 CLK_16mhz$2$2
.sym 100724 $false
.sym 100811 RHD_init_inst.rhd_data[15]
.sym 100812 $false
.sym 100813 $false
.sym 100814 $false
.sym 100823 RHD_init_inst.rhd_data[13]
.sym 100824 $false
.sym 100825 $false
.sym 100826 $false
.sym 100829 RHD_init_inst.rhd_data[12]
.sym 100830 $false
.sym 100831 $false
.sym 100832 $false
.sym 100841 RHD_init_inst.rhd_data[8]
.sym 100842 $false
.sym 100843 $false
.sym 100844 $false
.sym 100845 $abc$706167$n1104
.sym 100846 CLK_16mhz$2$2
.sym 100847 $false
.sym 100940 RHD_init_inst.rhd_data[2]
.sym 100941 $false
.sym 100942 $false
.sym 100943 $false
.sym 100946 RHD_init_inst.rhd_data[1]
.sym 100947 $false
.sym 100948 $false
.sym 100949 $false
.sym 100964 RHD_init_inst.rhd_data[3]
.sym 100965 $false
.sym 100966 $false
.sym 100967 $false
.sym 100968 $abc$706167$n1218
.sym 100969 CLK_16mhz$2$2
.sym 100970 $false
.sym 101322 frame[656]
.sym 101398 frame[450]
.sym 101531 spi_frame[656]
.sym 101535 spi_frame[12]
.sym 101536 spi_frame[695]
.sym 101634 frame[1000]
.sym 101638 frame[993]
.sym 101740 frame[837]
.sym 101741 frame[846]
.sym 101742 frame[842]
.sym 101837 frame[937]
.sym 101838 frame[929]
.sym 101840 frame[934]
.sym 101841 frame[942]
.sym 101842 frame[933]
.sym 101843 frame[941]
.sym 101844 frame[936]
.sym 101939 spi_frame[103]
.sym 101940 spi_frame[846]
.sym 101941 spi_frame[106]
.sym 101942 spi_frame[242]
.sym 101943 spi_frame[248]
.sym 101944 spi_frame[942]
.sym 101945 spi_frame[934]
.sym 101946 spi_frame[501]
.sym 102041 frame[601]
.sym 102147 frame[501]
.sym 102247 $abc$706167$n2345
.sym 102248 frame[206]
.sym 102250 frame[196]
.sym 102347 frame[230]
.sym 102348 frame[231]
.sym 102349 frame[232]
.sym 102350 frame[224]
.sym 102351 frame[238]
.sym 102352 frame[237]
.sym 102354 frame[227]
.sym 102449 spi_frame[874]
.sym 102450 spi_frame[224]
.sym 102451 spi_frame[238]
.sym 102452 spi_frame[911]
.sym 102453 spi_frame[523]
.sym 102454 spi_frame[431]
.sym 102455 spi_frame[929]
.sym 102456 spi_frame[905]
.sym 102551 $abc$706167$n1953
.sym 102552 $abc$706167$n2920_1
.sym 102553 spi.tx_buf[523]
.sym 102554 spi.tx_buf[1027]
.sym 102555 spi.tx_buf[1025]
.sym 102556 spi.tx_buf[284]
.sym 102557 spi.tx_buf[905]
.sym 102558 spi.prev_frame_id[3]
.sym 102653 spi_frame[9]
.sym 102658 spi_frame[59]
.sym 102659 spi_frame[227]
.sym 102660 spi_frame[524]
.sym 102755 $abc$706167$n3099_1
.sym 102756 $abc$706167$n1853
.sym 102757 $abc$706167$n3082_1
.sym 102759 $abc$706167$n3048_1
.sym 102760 frame[51]
.sym 102761 frame[59]
.sym 102858 $abc$706167$n1269
.sym 102860 frame[524]
.sym 102861 frame[518]
.sym 102863 frame[523]
.sym 102959 $abc$706167$n1849
.sym 102960 $abc$706167$n1125
.sym 102961 $abc$706167$n1173
.sym 102962 $abc$706167$n11
.sym 102963 $abc$706167$n1230
.sym 102965 frame[860]
.sym 103061 $abc$706167$n1182
.sym 103062 $abc$706167$n1086
.sym 103064 frame[815]
.sym 103068 frame[808]
.sym 103163 $abc$706167$n2948_1
.sym 103165 $abc$706167$n2950_1
.sym 103166 $abc$706167$n2959_1
.sym 103167 $abc$706167$n2962_1
.sym 103169 frame[61]
.sym 103266 $abc$706167$n2376
.sym 103270 frame[668]
.sym 103272 frame[663]
.sym 103368 frame[251]
.sym 103369 frame[250]
.sym 103469 frame[971]
.sym 103571 frame[197]
.sym 103572 frame[207]
.sym 103574 frame[198]
.sym 103675 frame[412]
.sym 103679 frame[401]
.sym 103680 frame[409]
.sym 103776 frame[24]
.sym 103777 frame[28]
.sym 103779 frame[20]
.sym 103879 $abc$706167$n1877
.sym 103882 frame[46]
.sym 103884 frame[43]
.sym 103979 spi_frame[81]
.sym 103981 spi_frame[145]
.sym 103982 spi_frame[20]
.sym 103984 spi_frame[549]
.sym 103986 spi_frame[43]
.sym 104082 $abc$706167$n1878
.sym 104083 frame[47]
.sym 104187 frame[229]
.sym 104288 frame[319]
.sym 104389 $abc$706167$n141
.sym 104722 frame[980]
.sym 104826 RHD_init_inst.rhd_data[0]
.sym 104827 $false
.sym 104828 $false
.sym 104829 $false
.sym 104842 $abc$706167$n1203
.sym 104843 CLK_16mhz$2$2
.sym 104844 $false
.sym 104849 spi_frame[980]
.sym 104850 spi_frame[567]
.sym 104854 spi_frame[450]
.sym 104989 RHD_init_inst.rhd_data[2]
.sym 104990 $false
.sym 104991 $false
.sym 104992 $false
.sym 105005 $abc$706167$n1164
.sym 105006 CLK_16mhz$2$2
.sym 105007 $false
.sym 105008 $abc$706167$n2036
.sym 105009 spi.tx_buf[695]
.sym 105012 spi.tx_buf[450]
.sym 105015 spi.tx_buf[567]
.sym 105082 frame[656]
.sym 105083 $false
.sym 105084 $false
.sym 105085 $false
.sym 105106 frame[12]
.sym 105107 $false
.sym 105108 $false
.sym 105109 $false
.sym 105112 frame[695]
.sym 105113 $false
.sym 105114 $false
.sym 105115 $false
.sym 105128 frame_en$2
.sym 105129 CLK_16mhz$2$2
.sym 105130 $false
.sym 105131 frame[800]
.sym 105211 RHD_init_inst.rhd_data[8]
.sym 105212 $false
.sym 105213 $false
.sym 105214 $false
.sym 105235 RHD_init_inst.rhd_data[1]
.sym 105236 $false
.sym 105237 $false
.sym 105238 $false
.sym 105251 $abc$706167$n1266
.sym 105252 CLK_16mhz$2$2
.sym 105253 $false
.sym 105257 frame[253]
.sym 105260 frame[248]
.sym 105261 frame[242]
.sym 105358 RHD_init_inst.rhd_data[5]
.sym 105359 $false
.sym 105360 $false
.sym 105361 $false
.sym 105364 RHD_init_inst.rhd_data[14]
.sym 105365 $false
.sym 105366 $false
.sym 105367 $false
.sym 105370 RHD_init_inst.rhd_data[10]
.sym 105371 $false
.sym 105372 $false
.sym 105373 $false
.sym 105374 $abc$706167$n1236
.sym 105375 CLK_16mhz$2$2
.sym 105376 $false
.sym 105379 $abc$706167$n2264
.sym 105380 spi.tx_buf[572]
.sym 105381 spi.tx_buf[785]
.sym 105383 spi.tx_buf[273]
.sym 105384 spi.tx_buf[993]
.sym 105451 RHD_init_inst.rhd_data[9]
.sym 105452 $false
.sym 105453 $false
.sym 105454 $false
.sym 105457 RHD_init_inst.rhd_data[1]
.sym 105458 $false
.sym 105459 $false
.sym 105460 $false
.sym 105469 RHD_init_inst.rhd_data[6]
.sym 105470 $false
.sym 105471 $false
.sym 105472 $false
.sym 105475 RHD_init_inst.rhd_data[14]
.sym 105476 $false
.sym 105477 $false
.sym 105478 $false
.sym 105481 RHD_init_inst.rhd_data[5]
.sym 105482 $false
.sym 105483 $false
.sym 105484 $false
.sym 105487 RHD_init_inst.rhd_data[13]
.sym 105488 $false
.sym 105489 $false
.sym 105490 $false
.sym 105493 RHD_init_inst.rhd_data[8]
.sym 105494 $false
.sym 105495 $false
.sym 105496 $false
.sym 105497 $abc$706167$n1254
.sym 105498 CLK_16mhz$2$2
.sym 105499 $false
.sym 105503 frame[123]
.sym 105504 frame[124]
.sym 105506 frame[117]
.sym 105507 frame[112]
.sym 105574 frame[103]
.sym 105575 $false
.sym 105576 $false
.sym 105577 $false
.sym 105580 frame[846]
.sym 105581 $false
.sym 105582 $false
.sym 105583 $false
.sym 105586 frame[106]
.sym 105587 $false
.sym 105588 $false
.sym 105589 $false
.sym 105592 frame[242]
.sym 105593 $false
.sym 105594 $false
.sym 105595 $false
.sym 105598 frame[248]
.sym 105599 $false
.sym 105600 $false
.sym 105601 $false
.sym 105604 frame[942]
.sym 105605 $false
.sym 105606 $false
.sym 105607 $false
.sym 105610 frame[934]
.sym 105611 $false
.sym 105612 $false
.sym 105613 $false
.sym 105616 frame[501]
.sym 105617 $false
.sym 105618 $false
.sym 105619 $false
.sym 105620 frame_en$2
.sym 105621 CLK_16mhz$2$2
.sym 105622 $false
.sym 105623 spi_frame[279]
.sym 105624 spi_frame[109]
.sym 105625 spi_frame[112]
.sym 105627 spi_frame[117]
.sym 105628 spi_frame[997]
.sym 105629 spi_frame[1013]
.sym 105630 spi_frame[1020]
.sym 105697 RHD_init_inst.rhd_data[9]
.sym 105698 $false
.sym 105699 $false
.sym 105700 $false
.sym 105743 $abc$706167$n1191
.sym 105744 CLK_16mhz$2$2
.sym 105745 $false
.sym 105746 $abc$706167$n2298
.sym 105747 spi.tx_buf[865]
.sym 105748 spi.tx_buf[112]
.sym 105749 spi.tx_buf[278]
.sym 105750 spi.tx_buf[997]
.sym 105751 spi.tx_buf[109]
.sym 105752 spi.tx_buf[279]
.sym 105844 RHD_init_inst.rhd_data[5]
.sym 105845 $false
.sym 105846 $false
.sym 105847 $false
.sym 105866 $abc$706167$n1173
.sym 105867 CLK_16mhz$2$2
.sym 105868 $false
.sym 105869 frame[1019]
.sym 105870 frame[1016]
.sym 105871 frame[1013]
.sym 105874 frame[1020]
.sym 105875 frame[1010]
.sym 105955 spi.tx_buf[237]
.sym 105956 spi.tx_buf[109]
.sym 105957 $abc$706167$n2741
.sym 105958 $abc$706167$n3926
.sym 105961 RHD_init_inst.rhd_data[14]
.sym 105962 $false
.sym 105963 $false
.sym 105964 $false
.sym 105973 RHD_init_inst.rhd_data[4]
.sym 105974 $false
.sym 105975 $false
.sym 105976 $false
.sym 105989 $abc$706167$n1116
.sym 105990 CLK_16mhz$2$2
.sym 105991 $false
.sym 105992 $abc$706167$n2224
.sym 105994 spi_frame[1019]
.sym 105995 spi_frame[231]
.sym 105996 spi_frame[907]
.sym 105998 spi_frame[865]
.sym 105999 spi_frame[357]
.sym 106066 RHD_init_inst.rhd_data[6]
.sym 106067 $false
.sym 106068 $false
.sym 106069 $false
.sym 106072 RHD_init_inst.rhd_data[7]
.sym 106073 $false
.sym 106074 $false
.sym 106075 $false
.sym 106078 RHD_init_inst.rhd_data[8]
.sym 106079 $false
.sym 106080 $false
.sym 106081 $false
.sym 106084 RHD_init_inst.rhd_data[0]
.sym 106085 $false
.sym 106086 $false
.sym 106087 $false
.sym 106090 RHD_init_inst.rhd_data[14]
.sym 106091 $false
.sym 106092 $false
.sym 106093 $false
.sym 106096 RHD_init_inst.rhd_data[13]
.sym 106097 $false
.sym 106098 $false
.sym 106099 $false
.sym 106108 RHD_init_inst.rhd_data[3]
.sym 106109 $false
.sym 106110 $false
.sym 106111 $false
.sym 106112 $abc$706167$n1122
.sym 106113 CLK_16mhz$2$2
.sym 106114 $false
.sym 106118 frame[905]
.sym 106121 frame[911]
.sym 106122 frame[907]
.sym 106189 frame[874]
.sym 106190 $false
.sym 106191 $false
.sym 106192 $false
.sym 106195 frame[224]
.sym 106196 $false
.sym 106197 $false
.sym 106198 $false
.sym 106201 frame[238]
.sym 106202 $false
.sym 106203 $false
.sym 106204 $false
.sym 106207 frame[911]
.sym 106208 $false
.sym 106209 $false
.sym 106210 $false
.sym 106213 frame[523]
.sym 106214 $false
.sym 106215 $false
.sym 106216 $false
.sym 106219 frame[431]
.sym 106220 $false
.sym 106221 $false
.sym 106222 $false
.sym 106225 frame[929]
.sym 106226 $false
.sym 106227 $false
.sym 106228 $false
.sym 106231 frame[905]
.sym 106232 $false
.sym 106233 $false
.sym 106234 $false
.sym 106235 frame_en$2
.sym 106236 CLK_16mhz$2$2
.sym 106237 $false
.sym 106238 frame[431]
.sym 106242 frame[426]
.sym 106243 frame[416]
.sym 106312 spi.tx_buf[3]
.sym 106313 spi.tx_buf[1027]
.sym 106314 $abc$706167$n2645
.sym 106315 $false
.sym 106318 spi.prev_frame_id[2]
.sym 106319 spi_f_cnt[2]
.sym 106320 spi.prev_frame_id[3]
.sym 106321 spi_f_cnt[3]
.sym 106324 spi_frame[523]
.sym 106325 $false
.sym 106326 $false
.sym 106327 $false
.sym 106330 spi_f_cnt[3]
.sym 106331 $false
.sym 106332 $false
.sym 106333 $false
.sym 106336 spi_f_cnt[1]
.sym 106337 $false
.sym 106338 $false
.sym 106339 $false
.sym 106342 spi_frame[284]
.sym 106343 $false
.sym 106344 $false
.sym 106345 $false
.sym 106348 spi_frame[905]
.sym 106349 $false
.sym 106350 $false
.sym 106351 $false
.sym 106354 spi_f_cnt[3]
.sym 106355 $false
.sym 106356 $false
.sym 106357 $false
.sym 106358 $abc$706167$n1337$2
.sym 106359 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 106360 $false
.sym 106361 frame[272]
.sym 106364 frame[284]
.sym 106365 frame[282]
.sym 106435 frame[9]
.sym 106436 $false
.sym 106437 $false
.sym 106438 $false
.sym 106465 frame[59]
.sym 106466 $false
.sym 106467 $false
.sym 106468 $false
.sym 106471 frame[227]
.sym 106472 $false
.sym 106473 $false
.sym 106474 $false
.sym 106477 frame[524]
.sym 106478 $false
.sym 106479 $false
.sym 106480 $false
.sym 106481 frame_en$2
.sym 106482 CLK_16mhz$2$2
.sym 106483 $false
.sym 106484 $abc$706167$n2093
.sym 106485 spi.tx_buf[304]
.sym 106486 spi.tx_buf[815]
.sym 106487 spi.tx_buf[227]
.sym 106488 spi.prev_frame_id[5]
.sym 106489 spi.tx_buf[31]
.sym 106490 spi.tx_buf[1029]
.sym 106558 byte_cnt[4]
.sym 106559 byte_cnt[6]
.sym 106560 byte_cnt[7]
.sym 106561 byte_cnt[5]
.sym 106564 byte_cnt[6]
.sym 106565 byte_cnt[7]
.sym 106566 byte_cnt[4]
.sym 106567 byte_cnt[5]
.sym 106570 byte_cnt[5]
.sym 106571 byte_cnt[6]
.sym 106572 byte_cnt[7]
.sym 106573 byte_cnt[4]
.sym 106582 byte_cnt[4]
.sym 106583 byte_cnt[5]
.sym 106584 byte_cnt[6]
.sym 106585 byte_cnt[7]
.sym 106588 RHD_init_inst.rhd_data[3]
.sym 106589 $false
.sym 106590 $false
.sym 106591 $false
.sym 106594 RHD_init_inst.rhd_data[11]
.sym 106595 $false
.sym 106596 $false
.sym 106597 $false
.sym 106604 $abc$706167$n1089
.sym 106605 CLK_16mhz$2$2
.sym 106606 $false
.sym 106607 $abc$706167$n2252
.sym 106609 $abc$706167$n2760_1
.sym 106610 spi.tx_buf[988]
.sym 106611 spi.tx_buf[433]
.sym 106612 spi.tx_buf[860]
.sym 106687 $abc$706167$n3080_1
.sym 106688 $abc$706167$n1853
.sym 106689 $false
.sym 106690 $false
.sym 106699 RHD_init_inst.rhd_data[12]
.sym 106700 $false
.sym 106701 $false
.sym 106702 $false
.sym 106705 RHD_init_inst.rhd_data[6]
.sym 106706 $false
.sym 106707 $false
.sym 106708 $false
.sym 106717 RHD_init_inst.rhd_data[11]
.sym 106718 $false
.sym 106719 $false
.sym 106720 $false
.sym 106727 $abc$706167$n1176
.sym 106728 CLK_16mhz$2$2
.sym 106729 $false
.sym 106732 spi_frame[815]
.sym 106733 spi_frame[860]
.sym 106734 spi_frame[6]
.sym 106735 spi_frame[988]
.sym 106736 spi_frame[808]
.sym 106804 $abc$706167$n1850
.sym 106805 byte_cnt[1]
.sym 106806 $false
.sym 106807 $false
.sym 106810 $abc$706167$n3080_1
.sym 106811 $abc$706167$n3048_1
.sym 106812 $false
.sym 106813 $false
.sym 106816 $abc$706167$n3080_1
.sym 106817 $abc$706167$n3082_1
.sym 106818 $false
.sym 106819 $false
.sym 106822 $abc$706167$n1848
.sym 106823 $abc$706167$n1853
.sym 106824 byte_cnt[2]
.sym 106825 byte_cnt[3]
.sym 106828 $abc$706167$n3053_1
.sym 106829 $abc$706167$n1853
.sym 106830 $false
.sym 106831 $false
.sym 106840 RHD_init_inst.rhd_data[12]
.sym 106841 $false
.sym 106842 $false
.sym 106843 $false
.sym 106850 $abc$706167$n1239
.sym 106851 CLK_16mhz$2$2
.sym 106852 $false
.sym 106853 $abc$706167$n3527_1
.sym 106854 $abc$706167$n2943_1
.sym 106855 $abc$706167$n2963_1
.sym 106856 $abc$706167$n2953_1
.sym 106857 $abc$706167$n2942_1
.sym 106858 $abc$706167$n3526_1
.sym 106859 $abc$706167$n3524_1
.sym 106860 byte_cnt[0]
.sym 106927 $abc$706167$n3053_1
.sym 106928 $abc$706167$n3099_1
.sym 106929 $false
.sym 106930 $false
.sym 106933 $abc$706167$n3053_1
.sym 106934 $abc$706167$n3048_1
.sym 106935 $false
.sym 106936 $false
.sym 106945 RHD_init_inst.rhd_data[15]
.sym 106946 $false
.sym 106947 $false
.sym 106948 $false
.sym 106969 RHD_init_inst.rhd_data[8]
.sym 106970 $false
.sym 106971 $false
.sym 106972 $false
.sym 106973 $abc$706167$n1230
.sym 106974 CLK_16mhz$2$2
.sym 106975 $false
.sym 106976 $abc$706167$n2958_1
.sym 106977 $abc$706167$n2960_1
.sym 106978 $abc$706167$n2947_1
.sym 106979 $abc$706167$n2946_1
.sym 106980 $abc$706167$n2957_1
.sym 106981 $abc$706167$n4280
.sym 106982 $abc$706167$n2961_1
.sym 106983 frame[988]
.sym 107050 RHD_init_inst.cnt_cmd_bit[2]
.sym 107051 RHD_init_inst.cnt_cmd_bit[1]
.sym 107052 RHD_init_inst.cnt_cmd_bit[3]
.sym 107053 $abc$706167$n2642
.sym 107062 RHD_init_inst.cnt_cmd_bit[3]
.sym 107063 RHD_init_inst.cnt_cmd_bit[1]
.sym 107064 RHD_init_inst.cnt_cmd_bit[2]
.sym 107065 $abc$706167$n2642
.sym 107068 $abc$706167$n2642
.sym 107069 RHD_init_inst.cnt_cmd_bit[2]
.sym 107070 RHD_init_inst.cnt_cmd_bit[3]
.sym 107071 RHD_init_inst.cnt_cmd_bit[1]
.sym 107074 RHD_init_inst.cnt_cmd_bit[1]
.sym 107075 RHD_init_inst.cnt_cmd_bit[2]
.sym 107076 RHD_init_inst.cnt_cmd_bit[3]
.sym 107077 $abc$706167$n2642
.sym 107086 RHD_init_inst.rhd_data[13]
.sym 107087 $false
.sym 107088 $false
.sym 107089 $false
.sym 107096 $abc$706167$n1089
.sym 107097 CLK_16mhz$2$2
.sym 107098 $false
.sym 107099 $abc$706167$n1911
.sym 107100 $abc$706167$n1830_1
.sym 107101 $abc$706167$n1805
.sym 107102 $abc$706167$n1840
.sym 107103 $abc$706167$n1815_1
.sym 107104 $abc$706167$n1820_1
.sym 107105 $abc$706167$n1804
.sym 107106 frame[22]
.sym 107179 spi.tx_buf[393]
.sym 107180 spi.tx_buf[905]
.sym 107181 $abc$706167$n2741
.sym 107182 $abc$706167$n1873
.sym 107203 RHD_init_inst.rhd_data[12]
.sym 107204 $false
.sym 107205 $false
.sym 107206 $false
.sym 107215 RHD_init_inst.rhd_data[7]
.sym 107216 $false
.sym 107217 $false
.sym 107218 $false
.sym 107219 $abc$706167$n1203
.sym 107220 CLK_16mhz$2$2
.sym 107221 $false
.sym 107222 $abc$706167$n1818_1
.sym 107223 $abc$706167$n1816_1
.sym 107224 $abc$706167$n1807
.sym 107225 $abc$706167$n1771
.sym 107226 $abc$706167$n1760
.sym 107227 $abc$706167$n1809_1
.sym 107228 $abc$706167$n1826_1
.sym 107229 frame[104]
.sym 107302 RHD_init_inst.rhd_data[11]
.sym 107303 $false
.sym 107304 $false
.sym 107305 $false
.sym 107308 RHD_init_inst.rhd_data[10]
.sym 107309 $false
.sym 107310 $false
.sym 107311 $false
.sym 107342 $abc$706167$n1125
.sym 107343 CLK_16mhz$2$2
.sym 107344 $false
.sym 107345 $abc$706167$n1810
.sym 107346 $abc$706167$n1843
.sym 107347 $abc$706167$n1004
.sym 107351 $abc$706167$n1800
.sym 107419 RHD_init_inst.rhd_data[11]
.sym 107420 $false
.sym 107421 $false
.sym 107422 $false
.sym 107465 $abc$706167$n1260
.sym 107466 CLK_16mhz$2$2
.sym 107467 $false
.sym 107468 spi_frame[412]
.sym 107470 spi_frame[17]
.sym 107471 spi_frame[276]
.sym 107542 RHD_init_inst.rhd_data[5]
.sym 107543 $false
.sym 107544 $false
.sym 107545 $false
.sym 107548 RHD_init_inst.rhd_data[15]
.sym 107549 $false
.sym 107550 $false
.sym 107551 $false
.sym 107560 RHD_init_inst.rhd_data[6]
.sym 107561 $false
.sym 107562 $false
.sym 107563 $false
.sym 107588 $abc$706167$n1116
.sym 107589 CLK_16mhz$2$2
.sym 107590 $false
.sym 107595 $abc$706167$n4092
.sym 107597 $abc$706167$n4061
.sym 107598 frame[974]
.sym 107677 RHD_init_inst.rhd_data[12]
.sym 107678 $false
.sym 107679 $false
.sym 107680 $false
.sym 107701 RHD_init_inst.rhd_data[1]
.sym 107702 $false
.sym 107703 $false
.sym 107704 $false
.sym 107707 RHD_init_inst.rhd_data[9]
.sym 107708 $false
.sym 107709 $false
.sym 107710 $false
.sym 107711 $abc$706167$n1155
.sym 107712 CLK_16mhz$2$2
.sym 107713 $false
.sym 107714 frame[63]
.sym 107721 frame[48]
.sym 107794 RHD_init_inst.rhd_data[8]
.sym 107795 $false
.sym 107796 $false
.sym 107797 $false
.sym 107800 RHD_init_inst.rhd_data[12]
.sym 107801 $false
.sym 107802 $false
.sym 107803 $false
.sym 107812 RHD_init_inst.rhd_data[4]
.sym 107813 $false
.sym 107814 $false
.sym 107815 $false
.sym 107834 $abc$706167$n1083
.sym 107835 CLK_16mhz$2$2
.sym 107836 $false
.sym 107838 $true$2
.sym 107839 frame[609]
.sym 107923 $abc$706167$n1878
.sym 107924 $abc$706167$n1886
.sym 107925 $false
.sym 107926 $false
.sym 107941 RHD_init_inst.rhd_data[14]
.sym 107942 $false
.sym 107943 $false
.sym 107944 $false
.sym 107953 RHD_init_inst.rhd_data[11]
.sym 107954 $false
.sym 107955 $false
.sym 107956 $false
.sym 107957 $abc$706167$n1086
.sym 107958 CLK_16mhz$2$2
.sym 107959 $false
.sym 107963 frame[85]
.sym 107964 frame[80]
.sym 107965 frame[86]
.sym 107966 frame[81]
.sym 108034 frame[81]
.sym 108035 $false
.sym 108036 $false
.sym 108037 $false
.sym 108046 frame[145]
.sym 108047 $false
.sym 108048 $false
.sym 108049 $false
.sym 108052 frame[20]
.sym 108053 $false
.sym 108054 $false
.sym 108055 $false
.sym 108064 frame[549]
.sym 108065 $false
.sym 108066 $false
.sym 108067 $false
.sym 108076 frame[43]
.sym 108077 $false
.sym 108078 $false
.sym 108079 $false
.sym 108080 frame_en$2
.sym 108081 CLK_16mhz$2$2
.sym 108082 $false
.sym 108089 frame[276]
.sym 108163 $abc$706167$n1879
.sym 108164 $abc$706167$n1885
.sym 108165 $false
.sym 108166 $false
.sym 108169 RHD_init_inst.rhd_data[15]
.sym 108170 $false
.sym 108171 $false
.sym 108172 $false
.sym 108203 $abc$706167$n1086
.sym 108204 CLK_16mhz$2$2
.sym 108205 $false
.sym 108207 RHD_init_inst.cnt_cmd_bit_C[1]
.sym 108210 RHD_init_inst.cnt_cmd_bit_C[4]
.sym 108212 RHD_init_inst.cnt_cmd_bit_C[7]
.sym 108304 RHD_init_inst.rhd_data[5]
.sym 108305 $false
.sym 108306 $false
.sym 108307 $false
.sym 108326 $abc$706167$n1122
.sym 108327 CLK_16mhz$2$2
.sym 108328 $false
.sym 108336 LED$2
.sym 108421 RHD_init_inst.rhd_data[15]
.sym 108422 $false
.sym 108423 $false
.sym 108424 $false
.sym 108449 $abc$706167$n1137
.sym 108450 CLK_16mhz$2$2
.sym 108451 $false
.sym 108458 $abc$706167$n1612
.sym 108459 RHD_init_inst.cnt_cmd_bit_C[0]
.sym 108538 spi.en_tick[11]
.sym 108539 $false
.sym 108540 $false
.sym 108541 $false
.sym 108798 RHD_init_inst.rhd_data[15]
.sym 108804 RHD_init_inst.rhd_data[1]
.sym 108879 RHD_init_inst.rhd_data[4]
.sym 108880 $false
.sym 108881 $false
.sym 108882 $false
.sym 108919 $abc$706167$n1263
.sym 108920 CLK_16mhz$2$2
.sym 108921 $false
.sym 108932 $abc$706167$n4084
.sym 108933 frame[567]
.sym 109036 frame[980]
.sym 109037 $false
.sym 109038 $false
.sym 109039 $false
.sym 109042 frame[567]
.sym 109043 $false
.sym 109044 $false
.sym 109045 $false
.sym 109066 frame[450]
.sym 109067 $false
.sym 109068 $false
.sym 109069 $false
.sym 109082 frame_en$2
.sym 109083 CLK_16mhz$2$2
.sym 109084 $false
.sym 109090 $abc$706167$n4099
.sym 109091 $abc$706167$n1313
.sym 109092 frame[12]
.sym 109159 spi.tx_buf[695]
.sym 109160 spi.tx_buf[567]
.sym 109161 $abc$706167$n3926
.sym 109162 $abc$706167$n2741
.sym 109165 spi_frame[695]
.sym 109166 $false
.sym 109167 $false
.sym 109168 $false
.sym 109183 spi_frame[450]
.sym 109184 $false
.sym 109185 $false
.sym 109186 $false
.sym 109201 spi_frame[567]
.sym 109202 $false
.sym 109203 $false
.sym 109204 $false
.sym 109205 $abc$706167$n1337$2
.sym 109206 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 109207 $false
.sym 109212 $abc$706167$n1289
.sym 109213 $abc$706167$n3139_1
.sym 109214 $abc$706167$n200
.sym 109215 frame[981]
.sym 109282 RHD_init_inst.rhd_data[0]
.sym 109283 $false
.sym 109284 $false
.sym 109285 $false
.sym 109328 $abc$706167$n1230
.sym 109329 CLK_16mhz$2$2
.sym 109330 $false
.sym 109331 frame[618]
.sym 109336 frame[613]
.sym 109423 RHD_init_inst.rhd_data[13]
.sym 109424 $false
.sym 109425 $false
.sym 109426 $false
.sym 109441 RHD_init_inst.rhd_data[8]
.sym 109442 $false
.sym 109443 $false
.sym 109444 $false
.sym 109447 RHD_init_inst.rhd_data[2]
.sym 109448 $false
.sym 109449 $false
.sym 109450 $false
.sym 109451 $abc$706167$n1125
.sym 109452 CLK_16mhz$2$2
.sym 109453 $false
.sym 109454 spi_frame[278]
.sym 109456 spi_frame[572]
.sym 109457 spi_frame[273]
.sym 109458 spi_frame[993]
.sym 109460 spi_frame[1000]
.sym 109461 spi_frame[785]
.sym 109540 spi.tx_buf[273]
.sym 109541 spi.tx_buf[785]
.sym 109542 $abc$706167$n2741
.sym 109543 $abc$706167$n1873
.sym 109546 spi_frame[572]
.sym 109547 $false
.sym 109548 $false
.sym 109549 $false
.sym 109552 spi_frame[785]
.sym 109553 $false
.sym 109554 $false
.sym 109555 $false
.sym 109564 spi_frame[273]
.sym 109565 $false
.sym 109566 $false
.sym 109567 $false
.sym 109570 spi_frame[993]
.sym 109571 $false
.sym 109572 $false
.sym 109573 $false
.sym 109574 $abc$706167$n1337$2
.sym 109575 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 109576 $false
.sym 109581 frame[109]
.sym 109582 frame[106]
.sym 109584 frame[103]
.sym 109669 RHD_init_inst.rhd_data[11]
.sym 109670 $false
.sym 109671 $false
.sym 109672 $false
.sym 109675 RHD_init_inst.rhd_data[12]
.sym 109676 $false
.sym 109677 $false
.sym 109678 $false
.sym 109687 RHD_init_inst.rhd_data[5]
.sym 109688 $false
.sym 109689 $false
.sym 109690 $false
.sym 109693 RHD_init_inst.rhd_data[0]
.sym 109694 $false
.sym 109695 $false
.sym 109696 $false
.sym 109697 $abc$706167$n1101
.sym 109698 CLK_16mhz$2$2
.sym 109699 $false
.sym 109703 frame[572]
.sym 109704 frame[570]
.sym 109774 frame[279]
.sym 109775 $false
.sym 109776 $false
.sym 109777 $false
.sym 109780 frame[109]
.sym 109781 $false
.sym 109782 $false
.sym 109783 $false
.sym 109786 frame[112]
.sym 109787 $false
.sym 109788 $false
.sym 109789 $false
.sym 109798 frame[117]
.sym 109799 $false
.sym 109800 $false
.sym 109801 $false
.sym 109804 frame[997]
.sym 109805 $false
.sym 109806 $false
.sym 109807 $false
.sym 109810 frame[1013]
.sym 109811 $false
.sym 109812 $false
.sym 109813 $false
.sym 109816 frame[1020]
.sym 109817 $false
.sym 109818 $false
.sym 109819 $false
.sym 109820 frame_en$2
.sym 109821 CLK_16mhz$2$2
.sym 109822 $false
.sym 109823 spi_frame[1002]
.sym 109828 spi_frame[241]
.sym 109829 spi_frame[570]
.sym 109830 spi_frame[871]
.sym 109897 spi.tx_buf[993]
.sym 109898 spi.tx_buf[865]
.sym 109899 $abc$706167$n3926
.sym 109900 $abc$706167$n2741
.sym 109903 spi_frame[865]
.sym 109904 $false
.sym 109905 $false
.sym 109906 $false
.sym 109909 spi_frame[112]
.sym 109910 $false
.sym 109911 $false
.sym 109912 $false
.sym 109915 spi_frame[278]
.sym 109916 $false
.sym 109917 $false
.sym 109918 $false
.sym 109921 spi_frame[997]
.sym 109922 $false
.sym 109923 $false
.sym 109924 $false
.sym 109927 spi_frame[109]
.sym 109928 $false
.sym 109929 $false
.sym 109930 $false
.sym 109933 spi_frame[279]
.sym 109934 $false
.sym 109935 $false
.sym 109936 $false
.sym 109943 $abc$706167$n1337$2
.sym 109944 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 109945 $false
.sym 109948 $abc$706167$n3926
.sym 109949 $abc$706167$n1873
.sym 109950 $abc$706167$n2741
.sym 109951 $abc$706167$n2645
.sym 109952 $abc$706167$n4071
.sym 109953 frame[241]
.sym 110020 RHD_init_inst.rhd_data[11]
.sym 110021 $false
.sym 110022 $false
.sym 110023 $false
.sym 110026 RHD_init_inst.rhd_data[8]
.sym 110027 $false
.sym 110028 $false
.sym 110029 $false
.sym 110032 RHD_init_inst.rhd_data[5]
.sym 110033 $false
.sym 110034 $false
.sym 110035 $false
.sym 110050 RHD_init_inst.rhd_data[12]
.sym 110051 $false
.sym 110052 $false
.sym 110053 $false
.sym 110056 RHD_init_inst.rhd_data[2]
.sym 110057 $false
.sym 110058 $false
.sym 110059 $false
.sym 110066 $abc$706167$n1269
.sym 110067 CLK_16mhz$2$2
.sym 110068 $false
.sym 110070 spi.tx_buf[869]
.sym 110071 spi.tx_buf[1000]
.sym 110072 spi.prev_frame_id[1]
.sym 110074 spi.tx_buf[1030]
.sym 110075 spi.prev_frame_id[0]
.sym 110076 spi.prev_frame_id[6]
.sym 110143 spi.tx_buf[997]
.sym 110144 spi.tx_buf[869]
.sym 110145 $abc$706167$n3926
.sym 110146 $abc$706167$n2741
.sym 110155 frame[1019]
.sym 110156 $false
.sym 110157 $false
.sym 110158 $false
.sym 110161 frame[231]
.sym 110162 $false
.sym 110163 $false
.sym 110164 $false
.sym 110167 frame[907]
.sym 110168 $false
.sym 110169 $false
.sym 110170 $false
.sym 110179 frame[865]
.sym 110180 $false
.sym 110181 $false
.sym 110182 $false
.sym 110185 frame[357]
.sym 110186 $false
.sym 110187 $false
.sym 110188 $false
.sym 110189 frame_en$2
.sym 110190 CLK_16mhz$2$2
.sym 110191 $false
.sym 110194 $abc$706167$n2921_1
.sym 110196 $abc$706167$n1867
.sym 110198 frame[352]
.sym 110199 frame[357]
.sym 110284 RHD_init_inst.rhd_data[9]
.sym 110285 $false
.sym 110286 $false
.sym 110287 $false
.sym 110302 RHD_init_inst.rhd_data[15]
.sym 110303 $false
.sym 110304 $false
.sym 110305 $false
.sym 110308 RHD_init_inst.rhd_data[11]
.sym 110309 $false
.sym 110310 $false
.sym 110311 $false
.sym 110312 $abc$706167$n1248
.sym 110313 CLK_16mhz$2$2
.sym 110314 $false
.sym 110315 $abc$706167$n3512_1
.sym 110316 $abc$706167$n3511_1
.sym 110317 $abc$706167$n861
.sym 110318 $abc$706167$n2919_1
.sym 110319 $abc$706167$n3454_1
.sym 110320 spi.tx_buf[6]
.sym 110321 spi.prev_frame_id[4]
.sym 110322 spi.prev_frame_id[7]
.sym 110389 RHD_init_inst.rhd_data[15]
.sym 110390 $false
.sym 110391 $false
.sym 110392 $false
.sym 110413 RHD_init_inst.rhd_data[10]
.sym 110414 $false
.sym 110415 $false
.sym 110416 $false
.sym 110419 RHD_init_inst.rhd_data[0]
.sym 110420 $false
.sym 110421 $false
.sym 110422 $false
.sym 110435 $abc$706167$n1158
.sym 110436 CLK_16mhz$2$2
.sym 110437 $false
.sym 110438 $abc$706167$n3014_1
.sym 110440 $abc$706167$n2981_1
.sym 110441 frame[31]
.sym 110444 frame[27]
.sym 110512 RHD_init_inst.rhd_data[0]
.sym 110513 $false
.sym 110514 $false
.sym 110515 $false
.sym 110530 RHD_init_inst.rhd_data[12]
.sym 110531 $false
.sym 110532 $false
.sym 110533 $false
.sym 110536 RHD_init_inst.rhd_data[10]
.sym 110537 $false
.sym 110538 $false
.sym 110539 $false
.sym 110558 $abc$706167$n1131
.sym 110559 CLK_16mhz$2$2
.sym 110560 $false
.sym 110561 $abc$706167$n3039_1
.sym 110563 $abc$706167$n1789
.sym 110565 $abc$706167$n2982_1
.sym 110566 $abc$706167$n3532_1
.sym 110567 $abc$706167$n1754
.sym 110568 frame[554]
.sym 110635 spi.tx_buf[31]
.sym 110636 spi.tx_buf[1055]
.sym 110637 $abc$706167$n2741
.sym 110638 $abc$706167$n2645
.sym 110641 spi_frame[304]
.sym 110642 $false
.sym 110643 $false
.sym 110644 $false
.sym 110647 spi_frame[815]
.sym 110648 $false
.sym 110649 $false
.sym 110650 $false
.sym 110653 spi_frame[227]
.sym 110654 $false
.sym 110655 $false
.sym 110656 $false
.sym 110659 spi_f_cnt[5]
.sym 110660 $false
.sym 110661 $false
.sym 110662 $false
.sym 110665 spi_frame[31]
.sym 110666 $false
.sym 110667 $false
.sym 110668 $false
.sym 110671 spi_f_cnt[5]
.sym 110672 $false
.sym 110673 $false
.sym 110674 $false
.sym 110681 $abc$706167$n1337$2
.sym 110682 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 110683 $false
.sym 110684 $abc$706167$n1753
.sym 110685 $abc$706167$n2983_1
.sym 110686 $abc$706167$n984
.sym 110687 $abc$706167$n3514_1
.sym 110688 $abc$706167$n1924
.sym 110689 $abc$706167$n3515_1
.sym 110690 $abc$706167$n1926
.sym 110691 RHD_init_inst.rhd_mosi
.sym 110758 spi.tx_buf[433]
.sym 110759 spi.tx_buf[305]
.sym 110760 $abc$706167$n2741
.sym 110761 $abc$706167$n3926
.sym 110770 spi.tx_buf[988]
.sym 110771 spi.tx_buf[860]
.sym 110772 $abc$706167$n3926
.sym 110773 $abc$706167$n2741
.sym 110776 spi_frame[988]
.sym 110777 $false
.sym 110778 $false
.sym 110779 $false
.sym 110782 spi_frame[433]
.sym 110783 $false
.sym 110784 $false
.sym 110785 $false
.sym 110788 spi_frame[860]
.sym 110789 $false
.sym 110790 $false
.sym 110791 $false
.sym 110804 $abc$706167$n1337$2
.sym 110805 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 110806 $false
.sym 110807 $abc$706167$n2972_1
.sym 110808 $abc$706167$n1276
.sym 110809 $abc$706167$n2973_1
.sym 110810 $abc$706167$n1337
.sym 110811 $abc$706167$n3520_1
.sym 110812 $abc$706167$n3519_1
.sym 110813 $abc$706167$n2971_1
.sym 110814 frame[6]
.sym 110893 frame[815]
.sym 110894 $false
.sym 110895 $false
.sym 110896 $false
.sym 110899 frame[860]
.sym 110900 $false
.sym 110901 $false
.sym 110902 $false
.sym 110905 frame[6]
.sym 110906 $false
.sym 110907 $false
.sym 110908 $false
.sym 110911 frame[988]
.sym 110912 $false
.sym 110913 $false
.sym 110914 $false
.sym 110917 frame[808]
.sym 110918 $false
.sym 110919 $false
.sym 110920 $false
.sym 110927 frame_en$2
.sym 110928 CLK_16mhz$2$2
.sym 110929 $false
.sym 110930 $abc$706167$n3525_1
.sym 110931 $abc$706167$n3522_1
.sym 110932 $abc$706167$n1802
.sym 110933 $abc$706167$n2956_1
.sym 110934 $abc$706167$n3518_1
.sym 110935 $abc$706167$n2954_1
.sym 110936 $abc$706167$n1825_1
.sym 110937 $abc$706167$n2978_1
.sym 111004 $abc$706167$n2642
.sym 111005 $abc$706167$n1911
.sym 111006 $abc$706167$n1818_1
.sym 111007 $abc$706167$n3526_1
.sym 111010 RHD_init_inst.cnt_cmd_bit[3]
.sym 111011 RHD_init_inst.cnt_cmd_bit[1]
.sym 111012 RHD_init_inst.cnt_cmd_bit[2]
.sym 111013 $abc$706167$n1843
.sym 111016 RHD_init_inst.cnt_cmd_bit[3]
.sym 111017 RHD_init_inst.cnt_cmd_bit[2]
.sym 111018 RHD_init_inst.cnt_cmd_bit[1]
.sym 111019 $abc$706167$n2642
.sym 111022 $abc$706167$n2963_1
.sym 111023 $abc$706167$n1807
.sym 111024 $abc$706167$n2954_1
.sym 111025 $abc$706167$n2957_1
.sym 111028 $abc$706167$n1911
.sym 111029 $abc$706167$n1797
.sym 111030 $abc$706167$n2943_1
.sym 111031 $abc$706167$n2642
.sym 111034 RHD_init_inst.cnt_cmd_bit[1]
.sym 111035 RHD_init_inst.cnt_cmd_bit[2]
.sym 111036 RHD_init_inst.cnt_cmd_bit[3]
.sym 111037 $abc$706167$n2642
.sym 111040 $abc$706167$n2942_1
.sym 111041 $abc$706167$n3527_1
.sym 111042 $abc$706167$n2953_1
.sym 111043 $abc$706167$n2946_1
.sym 111046 $false
.sym 111047 $false
.sym 111048 byte_cnt[0]
.sym 111049 $false
.sym 111050 RHD_init_inst.rhd_data_en
.sym 111051 CLK_16mhz$2$2
.sym 111052 $abc$706167$n11
.sym 111053 $abc$706167$n1814_1
.sym 111054 $abc$706167$n3521_1
.sym 111055 $abc$706167$n2968_1
.sym 111056 $abc$706167$n1275
.sym 111057 $abc$706167$n1758_1
.sym 111058 $abc$706167$n1823_1
.sym 111059 $abc$706167$n2936_1
.sym 111060 $abc$706167$n2931_1
.sym 111127 $abc$706167$n1810
.sym 111128 $abc$706167$n1771
.sym 111129 $abc$706167$n2959_1
.sym 111130 $false
.sym 111133 $abc$706167$n1826_1
.sym 111134 $abc$706167$n2961_1
.sym 111135 $false
.sym 111136 $false
.sym 111139 $abc$706167$n2948_1
.sym 111140 $abc$706167$n1810
.sym 111141 $abc$706167$n1800
.sym 111142 $abc$706167$n2961_1
.sym 111145 $abc$706167$n2950_1
.sym 111146 $abc$706167$n1830_1
.sym 111147 $abc$706167$n2947_1
.sym 111148 $false
.sym 111151 $abc$706167$n2962_1
.sym 111152 $abc$706167$n1820_1
.sym 111153 $abc$706167$n2958_1
.sym 111154 $abc$706167$n2960_1
.sym 111157 RHD_init_inst.state[2]
.sym 111158 $abc$706167$n1771
.sym 111159 RHD_init_inst.state[3]
.sym 111160 $abc$706167$n1770_1
.sym 111163 $abc$706167$n2642
.sym 111164 RHD_init_inst.cnt_cmd_bit[1]
.sym 111165 RHD_init_inst.cnt_cmd_bit[3]
.sym 111166 RHD_init_inst.cnt_cmd_bit[2]
.sym 111169 RHD_init_inst.rhd_data[12]
.sym 111170 $false
.sym 111171 $false
.sym 111172 $false
.sym 111173 $abc$706167$n1263
.sym 111174 CLK_16mhz$2$2
.sym 111175 $false
.sym 111176 $abc$706167$n2935_1
.sym 111177 $abc$706167$n1813_1
.sym 111178 $abc$706167$n2928_1
.sym 111179 $abc$706167$n1808_1
.sym 111180 $abc$706167$n2934_1
.sym 111181 $abc$706167$n1803
.sym 111182 $abc$706167$n1920
.sym 111183 $abc$706167$n1832_1
.sym 111250 $abc$706167$n1806
.sym 111251 $abc$706167$n1816_1
.sym 111252 $false
.sym 111253 $false
.sym 111256 $abc$706167$n1810
.sym 111257 $abc$706167$n1816_1
.sym 111258 $false
.sym 111259 $false
.sym 111262 $abc$706167$n1806
.sym 111263 $abc$706167$n1808_1
.sym 111264 $abc$706167$n1807
.sym 111265 $false
.sym 111268 RHD_init_inst.state[2]
.sym 111269 $abc$706167$n1770_1
.sym 111270 RHD_init_inst.state[3]
.sym 111271 $abc$706167$n1816_1
.sym 111274 $abc$706167$n1816_1
.sym 111275 $abc$706167$n1770_1
.sym 111276 $abc$706167$n1809_1
.sym 111277 $false
.sym 111280 RHD_init_inst.state[2]
.sym 111281 $abc$706167$n1816_1
.sym 111282 RHD_init_inst.state[3]
.sym 111283 $abc$706167$n1759
.sym 111286 $abc$706167$n1810
.sym 111287 $abc$706167$n1805
.sym 111288 $false
.sym 111289 $false
.sym 111292 RHD_init_inst.rhd_data[6]
.sym 111293 $false
.sym 111294 $false
.sym 111295 $false
.sym 111296 $abc$706167$n1083
.sym 111297 CLK_16mhz$2$2
.sym 111298 $false
.sym 111299 $abc$706167$n2930_1
.sym 111300 $abc$706167$n1918
.sym 111301 $abc$706167$n926
.sym 111302 $abc$706167$n2932_1
.sym 111303 $abc$706167$n2937_1
.sym 111304 $abc$706167$n1844
.sym 111305 $abc$706167$n1919
.sym 111306 RHD_init_inst.state[1]
.sym 111373 $abc$706167$n1759
.sym 111374 $abc$706167$n1816_1
.sym 111375 $abc$706167$n1809_1
.sym 111376 $false
.sym 111379 $abc$706167$n6
.sym 111380 RHD_init_inst.state[1]
.sym 111381 $false
.sym 111382 $false
.sym 111385 RHD_init_inst.state[2]
.sym 111386 $abc$706167$n1800
.sym 111387 RHD_init_inst.state[3]
.sym 111388 $abc$706167$n1759
.sym 111391 RHD_init_inst.state[1]
.sym 111392 $abc$706167$n6
.sym 111393 $false
.sym 111394 $false
.sym 111397 $abc$706167$n6
.sym 111398 RHD_init_inst.state[1]
.sym 111399 $false
.sym 111400 $false
.sym 111403 RHD_init_inst.state[3]
.sym 111404 RHD_init_inst.state[2]
.sym 111405 $false
.sym 111406 $false
.sym 111409 $abc$706167$n1770_1
.sym 111410 $abc$706167$n1809_1
.sym 111411 $abc$706167$n1771
.sym 111412 $false
.sym 111415 RHD_init_inst.rhd_data[8]
.sym 111416 $false
.sym 111417 $false
.sym 111418 $false
.sym 111419 $abc$706167$n1098
.sym 111420 CLK_16mhz$2$2
.sym 111421 $false
.sym 111422 $abc$706167$n1759
.sym 111423 $abc$706167$n1772
.sym 111424 $abc$706167$n1770_1
.sym 111425 $abc$706167$n1798
.sym 111426 RHD_init_inst.state[4]
.sym 111427 RHD_init_inst.state[6]
.sym 111428 RHD_init_inst.state[7]
.sym 111429 RHD_init_inst.state[5]
.sym 111496 RHD_init_inst.state[3]
.sym 111497 RHD_init_inst.state[2]
.sym 111498 $abc$706167$n1770_1
.sym 111499 $false
.sym 111502 $abc$706167$n1806
.sym 111503 $abc$706167$n1800
.sym 111504 $false
.sym 111505 $false
.sym 111508 RHD_init_inst.state[3]
.sym 111509 RHD_init_inst.state[2]
.sym 111510 $abc$706167$n1759
.sym 111511 RHD_init_inst.state[1]
.sym 111532 $abc$706167$n6
.sym 111533 RHD_init_inst.state[1]
.sym 111534 $false
.sym 111535 $false
.sym 111546 $abc$706167$n1774
.sym 111549 frame[17]
.sym 111619 frame[412]
.sym 111620 $false
.sym 111621 $false
.sym 111622 $false
.sym 111631 frame[17]
.sym 111632 $false
.sym 111633 $false
.sym 111634 $false
.sym 111637 frame[276]
.sym 111638 $false
.sym 111639 $false
.sym 111640 $false
.sym 111665 frame_en$2
.sym 111666 CLK_16mhz$2$2
.sym 111667 $false
.sym 111668 $abc$706167$n26
.sym 111669 $abc$706167$n30
.sym 111670 $abc$706167$n27
.sym 111671 $abc$706167$n1775
.sym 111673 frame[433]
.sym 111704 $true
.sym 111741 $abc$706167$n30$2
.sym 111742 $false
.sym 111743 $abc$706167$n30
.sym 111744 $false
.sym 111745 $false
.sym 111747 $auto$alumacc.cc:474:replace_alu$531450.C[2]
.sym 111749 $true$2
.sym 111750 $abc$706167$n4061
.sym 111753 $auto$alumacc.cc:474:replace_alu$531450.C[3]
.sym 111755 $false
.sym 111756 $abc$706167$n27
.sym 111759 $abc$706167$n4092$2
.sym 111761 $false
.sym 111762 $abc$706167$n26
.sym 111769 $abc$706167$n4092$2
.sym 111778 RHD_init_inst.cnt_command[1]
.sym 111779 $false
.sym 111780 $false
.sym 111781 $false
.sym 111784 RHD_init_inst.rhd_data[14]
.sym 111785 $false
.sym 111786 $false
.sym 111787 $false
.sym 111788 $abc$706167$n1260
.sym 111789 CLK_16mhz$2$2
.sym 111790 $false
.sym 111795 $abc$706167$n1365
.sym 111796 frame[110]
.sym 111865 RHD_init_inst.rhd_data[15]
.sym 111866 $false
.sym 111867 $false
.sym 111868 $false
.sym 111907 RHD_init_inst.rhd_data[0]
.sym 111908 $false
.sym 111909 $false
.sym 111910 $false
.sym 111911 $abc$706167$n1089
.sym 111912 CLK_16mhz$2$2
.sym 111913 $false
.sym 111914 frame[910]
.sym 111916 frame[897]
.sym 111994 $false
.sym 111995 $false
.sym 111996 $false
.sym 111997 $false
.sym 112000 RHD_init_inst.rhd_data[1]
.sym 112001 $false
.sym 112002 $false
.sym 112003 $false
.sym 112034 $abc$706167$n1194
.sym 112035 CLK_16mhz$2$2
.sym 112036 $false
.sym 112041 frame[549]
.sym 112129 RHD_init_inst.rhd_data[5]
.sym 112130 $false
.sym 112131 $false
.sym 112132 $false
.sym 112135 RHD_init_inst.rhd_data[0]
.sym 112136 $false
.sym 112137 $false
.sym 112138 $false
.sym 112141 RHD_init_inst.rhd_data[6]
.sym 112142 $false
.sym 112143 $false
.sym 112144 $false
.sym 112147 RHD_init_inst.rhd_data[1]
.sym 112148 $false
.sym 112149 $false
.sym 112150 $false
.sym 112157 $abc$706167$n1095
.sym 112158 CLK_16mhz$2$2
.sym 112159 $false
.sym 112161 RHD_init_inst.cnt_cmd_bit_C[3]
.sym 112166 RHD_init_inst.cnt_cmd_bit_C[2]
.sym 112167 RHD_init_inst.cnt_cmd_bit_C[6]
.sym 112270 RHD_init_inst.rhd_data[4]
.sym 112271 $false
.sym 112272 $false
.sym 112273 $false
.sym 112280 $abc$706167$n1131
.sym 112281 CLK_16mhz$2$2
.sym 112282 $false
.sym 112285 $abc$706167$n1618
.sym 112286 $abc$706167$n1621
.sym 112287 $abc$706167$n1624
.sym 112288 $abc$706167$n1627
.sym 112289 $abc$706167$n1630
.sym 112290 $abc$706167$n1633
.sym 112363 $abc$706167$n1784
.sym 112364 RHD_init_inst.cnt_cmd_bit_C[1]
.sym 112365 RHD_init_inst.cnt_cmd_bit_C[0]
.sym 112366 $false
.sym 112381 $abc$706167$n1784
.sym 112382 $abc$706167$n1624
.sym 112383 $false
.sym 112384 $false
.sym 112393 $abc$706167$n1784
.sym 112394 $abc$706167$n1633
.sym 112395 $false
.sym 112396 $false
.sym 112403 $abc$706167$n1276
.sym 112404 CLK_16mhz$2$2
.sym 112405 $false
.sym 112406 $abc$706167$n1636
.sym 112407 $abc$706167$n1639
.sym 112408 $abc$706167$n1642
.sym 112409 $abc$706167$n1645
.sym 112410 $abc$706167$n1648
.sym 112411 $abc$706167$n1651
.sym 112412 $abc$706167$n1654
.sym 112413 $abc$706167$n1657
.sym 112522 $abc$706167$n1360
.sym 112523 $false
.sym 112524 $false
.sym 112525 $false
.sym 112529 RHD_init_inst.cnt_cmd_bit_C[12]
.sym 112530 RHD_init_inst.cnt_cmd_bit_C[11]
.sym 112531 RHD_init_inst.cnt_cmd_bit_C[8]
.sym 112532 RHD_init_inst.cnt_cmd_bit_C[15]
.sym 112533 RHD_init_inst.cnt_cmd_bit_C[14]
.sym 112534 RHD_init_inst.cnt_cmd_bit_C[10]
.sym 112535 RHD_init_inst.cnt_cmd_bit_C[9]
.sym 112536 RHD_init_inst.cnt_cmd_bit_C[13]
.sym 112639 $false
.sym 112640 $false
.sym 112641 RHD_init_inst.cnt_cmd_bit_C[0]
.sym 112642 $false
.sym 112645 $abc$706167$n1784
.sym 112646 $abc$706167$n1612
.sym 112647 $false
.sym 112648 $false
.sym 112649 $abc$706167$n1276
.sym 112650 CLK_16mhz$2$2
.sym 112651 $false
.sym 112820 spi.data3
.sym 112878 RHD_init_inst.rhd_data[7]
.sym 112880 RHD_init_inst.rhd_data[6]
.sym 112950 RHD_init_inst.rhd_data[14]
.sym 112951 $false
.sym 112952 $false
.sym 112953 $false
.sym 112986 RHD_init_inst.rhd_data[0]
.sym 112987 $false
.sym 112988 $false
.sym 112989 $false
.sym 112996 $abc$706167$n1313$2
.sym 112997 RHD_init_inst.rhd_sck$2
.sym 112998 $false
.sym 113003 $abc$706167$n1915
.sym 113005 RHD_init_inst.rhd_ack[13]
.sym 113007 RHD_init_inst.rhd_ack[15]
.sym 113010 RHD_init_inst.rhd_ack[14]
.sym 113075 $true
.sym 113112 $abc$706167$n200$2
.sym 113113 $false
.sym 113114 $abc$706167$n200
.sym 113115 $false
.sym 113116 $false
.sym 113118 $auto$alumacc.cc:474:replace_alu$531377.C[2]
.sym 113120 $true$2
.sym 113121 $abc$706167$n4068
.sym 113124 $auto$alumacc.cc:474:replace_alu$531377.C[3]
.sym 113126 $false
.sym 113127 $abc$706167$n221
.sym 113130 $auto$alumacc.cc:474:replace_alu$531377.C[4]
.sym 113132 $false
.sym 113133 $abc$706167$n220
.sym 113136 $auto$alumacc.cc:474:replace_alu$531377.C[5]
.sym 113138 $false
.sym 113139 $abc$706167$n218
.sym 113142 $abc$706167$n4084$2
.sym 113144 $true$2
.sym 113145 $abc$706167$n4229
.sym 113152 $abc$706167$n4084$2
.sym 113155 RHD_init_inst.rhd_data[7]
.sym 113156 $false
.sym 113157 $false
.sym 113158 $false
.sym 113159 $abc$706167$n1185
.sym 113160 CLK_16mhz$2$2
.sym 113161 $false
.sym 113164 $abc$706167$n1912
.sym 113165 $abc$706167$n1913
.sym 113167 RHD_init_inst.rhd_ack[0]
.sym 113169 RHD_init_inst.rhd_ack[1]
.sym 113198 $true
.sym 113235 $abc$706167$n4068$2
.sym 113236 $false
.sym 113237 $abc$706167$n4068
.sym 113238 $false
.sym 113239 $false
.sym 113241 $auto$alumacc.cc:474:replace_alu$531531.C[3]
.sym 113243 $false
.sym 113244 $abc$706167$n221
.sym 113247 $auto$alumacc.cc:474:replace_alu$531531.C[4]
.sym 113249 $false
.sym 113250 $abc$706167$n220
.sym 113253 $auto$alumacc.cc:474:replace_alu$531531.C[5]
.sym 113255 $false
.sym 113256 $abc$706167$n218
.sym 113259 $abc$706167$n4099$2
.sym 113261 $false
.sym 113262 $abc$706167$n4229
.sym 113269 $abc$706167$n4099$2
.sym 113272 $abc$706167$n3139_1
.sym 113273 $abc$706167$n4099
.sym 113274 $abc$706167$n4084
.sym 113275 $abc$706167$n1275
.sym 113278 RHD_init_inst.rhd_data[12]
.sym 113279 $false
.sym 113280 $false
.sym 113281 $false
.sym 113282 $abc$706167$n1080
.sym 113283 CLK_16mhz$2$2
.sym 113284 $false
.sym 113285 $abc$706167$n4068
.sym 113286 $abc$706167$n218
.sym 113288 $abc$706167$n1787
.sym 113289 $abc$706167$n4229
.sym 113290 $abc$706167$n220
.sym 113292 $abc$706167$n221
.sym 113321 $true
.sym 113358 $abc$706167$n221$2
.sym 113359 $false
.sym 113360 $abc$706167$n221
.sym 113361 $false
.sym 113362 $false
.sym 113364 $auto$alumacc.cc:474:replace_alu$531399.C[4]
.sym 113366 $false
.sym 113367 $abc$706167$n220
.sym 113370 $auto$alumacc.cc:474:replace_alu$531399.C[5]
.sym 113372 $false
.sym 113373 $abc$706167$n218
.sym 113376 $abc$706167$n4088
.sym 113378 $true$2
.sym 113379 $abc$706167$n4229
.sym 113383 $abc$706167$n1787
.sym 113384 RHD_init_inst.cnt_command_C[0]
.sym 113385 RHD_init_inst.cnt_command_C[1]
.sym 113386 $abc$706167$n4088
.sym 113389 RHD_init_inst.cnt_command_C[0]
.sym 113390 $abc$706167$n1787
.sym 113391 RHD_init_inst.cnt_command_C[1]
.sym 113392 $false
.sym 113395 RHD_init_inst.cnt_command_C[0]
.sym 113396 $false
.sym 113397 $false
.sym 113398 $false
.sym 113401 RHD_init_inst.rhd_data[5]
.sym 113402 $false
.sym 113403 $false
.sym 113404 $false
.sym 113405 $abc$706167$n1263
.sym 113406 CLK_16mhz$2$2
.sym 113407 $false
.sym 113415 RHD_init_inst.cnt_command_C[1]
.sym 113482 RHD_init_inst.rhd_data[10]
.sym 113483 $false
.sym 113484 $false
.sym 113485 $false
.sym 113512 RHD_init_inst.rhd_data[5]
.sym 113513 $false
.sym 113514 $false
.sym 113515 $false
.sym 113528 $abc$706167$n1194
.sym 113529 CLK_16mhz$2$2
.sym 113530 $false
.sym 113533 RHD_init_inst.cnt_command_C[2]
.sym 113534 RHD_init_inst.cnt_command_C[3]
.sym 113535 RHD_init_inst.cnt_command_C[4]
.sym 113536 RHD_init_inst.cnt_command_C[5]
.sym 113538 RHD_init_inst.cnt_command_C[0]
.sym 113605 frame[278]
.sym 113606 $false
.sym 113607 $false
.sym 113608 $false
.sym 113617 frame[572]
.sym 113618 $false
.sym 113619 $false
.sym 113620 $false
.sym 113623 frame[273]
.sym 113624 $false
.sym 113625 $false
.sym 113626 $false
.sym 113629 frame[993]
.sym 113630 $false
.sym 113631 $false
.sym 113632 $false
.sym 113641 frame[1000]
.sym 113642 $false
.sym 113643 $false
.sym 113644 $false
.sym 113647 frame[785]
.sym 113648 $false
.sym 113649 $false
.sym 113650 $false
.sym 113651 frame_en$2
.sym 113652 CLK_16mhz$2$2
.sym 113653 $false
.sym 113654 frame[273]
.sym 113655 frame[279]
.sym 113752 RHD_init_inst.rhd_data[13]
.sym 113753 $false
.sym 113754 $false
.sym 113755 $false
.sym 113758 RHD_init_inst.rhd_data[10]
.sym 113759 $false
.sym 113760 $false
.sym 113761 $false
.sym 113770 RHD_init_inst.rhd_data[7]
.sym 113771 $false
.sym 113772 $false
.sym 113773 $false
.sym 113774 $abc$706167$n1098
.sym 113775 CLK_16mhz$2$2
.sym 113776 $false
.sym 113778 $abc$706167$n1287
.sym 113779 frame[1002]
.sym 113780 frame[997]
.sym 113869 RHD_init_inst.rhd_data[12]
.sym 113870 $false
.sym 113871 $false
.sym 113872 $false
.sym 113875 RHD_init_inst.rhd_data[10]
.sym 113876 $false
.sym 113877 $false
.sym 113878 $false
.sym 113897 $abc$706167$n1185
.sym 113898 CLK_16mhz$2$2
.sym 113899 $false
.sym 113901 $abc$706167$n1294
.sym 113902 frame[278]
.sym 113974 frame[1002]
.sym 113975 $false
.sym 113976 $false
.sym 113977 $false
.sym 114004 frame[241]
.sym 114005 $false
.sym 114006 $false
.sym 114007 $false
.sym 114010 frame[570]
.sym 114011 $false
.sym 114012 $false
.sym 114013 $false
.sym 114016 frame[871]
.sym 114017 $false
.sym 114018 $false
.sym 114019 $false
.sym 114020 frame_en$2
.sym 114021 CLK_16mhz$2$2
.sym 114022 $false
.sym 114025 $abc$706167$n4072
.sym 114027 frame[871]
.sym 114030 frame[865]
.sym 114059 $true
.sym 114096 $abc$706167$n4071$2
.sym 114097 $false
.sym 114098 $abc$706167$n4071
.sym 114099 $false
.sym 114100 $false
.sym 114102 $auto$maccmap.cc:240:synth$534728.C[7]
.sym 114104 $abc$706167$n4072
.sym 114105 $false
.sym 114108 $auto$maccmap.cc:240:synth$534728.C[8]
.sym 114109 $false
.sym 114110 $abc$706167$n4142
.sym 114111 $false
.sym 114112 $auto$maccmap.cc:240:synth$534728.C[7]
.sym 114114 $auto$maccmap.cc:240:synth$534728.C[9]
.sym 114115 $false
.sym 114116 $abc$706167$n4230
.sym 114117 $false
.sym 114118 $auto$maccmap.cc:240:synth$534728.C[8]
.sym 114120 $auto$maccmap.cc:240:synth$534728.C[10]
.sym 114121 $false
.sym 114122 $abc$706167$n4231
.sym 114123 $false
.sym 114124 $auto$maccmap.cc:240:synth$534728.C[9]
.sym 114127 $false
.sym 114128 $false
.sym 114129 $abc$706167$n4143
.sym 114130 $auto$maccmap.cc:240:synth$534728.C[10]
.sym 114133 spi.tx_cnt[5]
.sym 114134 $false
.sym 114135 $false
.sym 114136 $false
.sym 114139 RHD_init_inst.rhd_data[1]
.sym 114140 $false
.sym 114141 $false
.sym 114142 $false
.sym 114143 $abc$706167$n1125
.sym 114144 CLK_16mhz$2$2
.sym 114145 $false
.sym 114147 $abc$706167$n1310
.sym 114149 $abc$706167$n4231
.sym 114152 $abc$706167$n1076
.sym 114153 spi_f_cnt[1]
.sym 114226 spi_frame[869]
.sym 114227 $false
.sym 114228 $false
.sym 114229 $false
.sym 114232 spi_frame[1000]
.sym 114233 $false
.sym 114234 $false
.sym 114235 $false
.sym 114238 spi_f_cnt[1]
.sym 114239 $false
.sym 114240 $false
.sym 114241 $false
.sym 114250 spi_f_cnt[6]
.sym 114251 $false
.sym 114252 $false
.sym 114253 $false
.sym 114256 spi_f_cnt[0]
.sym 114257 $false
.sym 114258 $false
.sym 114259 $false
.sym 114262 spi_f_cnt[6]
.sym 114263 $false
.sym 114264 $false
.sym 114265 $false
.sym 114266 $abc$706167$n1337$2
.sym 114267 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 114268 $false
.sym 114270 $abc$706167$n3013_1
.sym 114271 $abc$706167$n1054
.sym 114272 $abc$706167$n3015_1
.sym 114273 $abc$706167$n4143
.sym 114275 frame[304]
.sym 114276 frame[305]
.sym 114355 spi.prev_frame_id[1]
.sym 114356 spi_f_cnt[1]
.sym 114357 spi_f_cnt[0]
.sym 114358 spi.prev_frame_id[0]
.sym 114367 spi.tx_cnt[2]
.sym 114368 spi.tx_cnt[3]
.sym 114369 $false
.sym 114370 $false
.sym 114379 RHD_init_inst.rhd_data[0]
.sym 114380 $false
.sym 114381 $false
.sym 114382 $false
.sym 114385 RHD_init_inst.rhd_data[5]
.sym 114386 $false
.sym 114387 $false
.sym 114388 $false
.sym 114389 $abc$706167$n1146
.sym 114390 CLK_16mhz$2$2
.sym 114391 $false
.sym 114394 spi_f_cnt[2]
.sym 114395 spi_f_cnt[3]
.sym 114396 spi_f_cnt[4]
.sym 114397 spi_f_cnt[5]
.sym 114398 spi_f_cnt[6]
.sym 114399 spi_f_cnt[7]
.sym 114466 spi.prev_frame_id[6]
.sym 114467 spi_f_cnt[6]
.sym 114468 spi.prev_frame_id[7]
.sym 114469 spi_f_cnt[7]
.sym 114472 spi_f_cnt[1]
.sym 114473 spi.prev_frame_id[1]
.sym 114474 spi.prev_frame_id[5]
.sym 114475 spi_f_cnt[5]
.sym 114478 $abc$706167$n3512_1
.sym 114479 $abc$706167$n3511_1
.sym 114480 $abc$706167$n2919_1
.sym 114481 $abc$706167$n1878
.sym 114484 spi.prev_frame_id[4]
.sym 114485 spi_f_cnt[4]
.sym 114486 $abc$706167$n2920_1
.sym 114487 $abc$706167$n2921_1
.sym 114490 spi.tx_buf[6]
.sym 114491 spi.tx_buf[1030]
.sym 114492 $abc$706167$n2645
.sym 114493 $false
.sym 114496 spi_frame[6]
.sym 114497 $false
.sym 114498 $false
.sym 114499 $false
.sym 114502 spi_f_cnt[4]
.sym 114503 $false
.sym 114504 $false
.sym 114505 $false
.sym 114508 spi_f_cnt[7]
.sym 114509 $false
.sym 114510 $false
.sym 114511 $false
.sym 114512 $abc$706167$n1337$2
.sym 114513 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 114514 $false
.sym 114516 $abc$706167$n2988_1
.sym 114518 spi_frame[304]
.sym 114519 spi_frame[31]
.sym 114520 spi_frame[869]
.sym 114521 spi_frame[305]
.sym 114522 spi_frame[284]
.sym 114589 $abc$706167$n1764_1
.sym 114590 $abc$706167$n1768
.sym 114591 $false
.sym 114592 $false
.sym 114601 $abc$706167$n1790
.sym 114602 $abc$706167$n1795
.sym 114603 $false
.sym 114604 $false
.sym 114607 RHD_init_inst.rhd_data[15]
.sym 114608 $false
.sym 114609 $false
.sym 114610 $false
.sym 114625 RHD_init_inst.rhd_data[11]
.sym 114626 $false
.sym 114627 $false
.sym 114628 $false
.sym 114635 $abc$706167$n1083
.sym 114636 CLK_16mhz$2$2
.sym 114637 $false
.sym 114638 $abc$706167$n3033_1
.sym 114639 $abc$706167$n3037_1
.sym 114640 $abc$706167$n3034_1
.sym 114641 $abc$706167$n3038_1
.sym 114642 $abc$706167$n2987_1
.sym 114643 $abc$706167$n3035_1
.sym 114644 frame[874]
.sym 114645 frame[869]
.sym 114712 RHD_init_inst.tmp_cs
.sym 114713 $abc$706167$n1764_1
.sym 114714 $abc$706167$n1768
.sym 114715 $abc$706167$n4280
.sym 114724 $abc$706167$n1790
.sym 114725 $abc$706167$n1795
.sym 114726 $false
.sym 114727 $false
.sym 114736 $abc$706167$n2642
.sym 114737 RHD_init_inst.cnt_cmd_bit[1]
.sym 114738 RHD_init_inst.cnt_cmd_bit[2]
.sym 114739 RHD_init_inst.cnt_cmd_bit[3]
.sym 114742 $abc$706167$n3590_1
.sym 114743 RHD_init_inst.rhd_mosi
.sym 114744 $abc$706167$n2987_1
.sym 114745 $abc$706167$n1275
.sym 114748 $abc$706167$n1768
.sym 114749 $abc$706167$n1764_1
.sym 114750 $abc$706167$n4280
.sym 114751 $abc$706167$n1310
.sym 114754 RHD_init_inst.rhd_data[10]
.sym 114755 $false
.sym 114756 $false
.sym 114757 $false
.sym 114758 $abc$706167$n1182
.sym 114759 CLK_16mhz$2$2
.sym 114760 $false
.sym 114761 $abc$706167$n1788
.sym 114762 $abc$706167$n1776
.sym 114763 $abc$706167$n1752_1
.sym 114764 $abc$706167$n1922
.sym 114765 $abc$706167$n3036_1
.sym 114766 $abc$706167$n1923
.sym 114767 $abc$706167$n4
.sym 114768 RHD_init_inst.tmp_cs
.sym 114835 $abc$706167$n1774
.sym 114836 $abc$706167$n4
.sym 114837 $abc$706167$n1772
.sym 114838 $abc$706167$n1754
.sym 114841 $abc$706167$n1798
.sym 114842 $abc$706167$n1365
.sym 114843 $abc$706167$n1926
.sym 114844 RHD_init_inst.rhd_mosi
.sym 114847 $abc$706167$n1004
.sym 114848 $abc$706167$n1275
.sym 114849 $abc$706167$n1803
.sym 114850 $false
.sym 114853 $abc$706167$n2982_1
.sym 114854 $abc$706167$n1803
.sym 114855 $abc$706167$n1923
.sym 114856 $abc$706167$n2981_1
.sym 114859 $abc$706167$n1772
.sym 114860 $abc$706167$n1774
.sym 114861 $false
.sym 114862 $false
.sym 114865 RHD_init_inst.rhd_mosi
.sym 114866 $abc$706167$n3514_1
.sym 114867 $abc$706167$n3532_1
.sym 114868 $abc$706167$n2981_1
.sym 114871 $abc$706167$n1774
.sym 114872 $abc$706167$n1772
.sym 114873 $false
.sym 114874 $false
.sym 114877 $abc$706167$n3520_1
.sym 114878 $abc$706167$n3515_1
.sym 114879 $abc$706167$n2983_1
.sym 114880 $false
.sym 114881 $abc$706167$n984
.sym 114882 CLK_16mhz$2$2
.sym 114883 $false
.sym 114884 $abc$706167$n1756
.sym 114886 $abc$706167$n1068
.sym 114887 $abc$706167$n1272
.sym 114888 spi.spi_en
.sym 114889 $abc$706167$n3041_1
.sym 114890 byte_cnt[1]
.sym 114958 RHD_init_inst.cnt_cmd_bit[3]
.sym 114959 RHD_init_inst.cnt_cmd_bit[1]
.sym 114960 RHD_init_inst.cnt_cmd_bit[2]
.sym 114961 $abc$706167$n2642
.sym 114964 $abc$706167$n1289
.sym 114965 $abc$706167$n1275
.sym 114966 $false
.sym 114967 $false
.sym 114970 RHD_init_inst.cnt_cmd_bit[3]
.sym 114971 RHD_init_inst.cnt_cmd_bit[2]
.sym 114972 $abc$706167$n2642
.sym 114973 RHD_init_inst.cnt_cmd_bit[1]
.sym 114976 $abc$706167$n1878
.sym 114977 spi.spi_en
.sym 114978 $false
.sym 114979 $false
.sym 114982 $abc$706167$n1790
.sym 114983 $abc$706167$n3525_1
.sym 114984 $abc$706167$n3519_1
.sym 114985 $abc$706167$n1789
.sym 114988 $abc$706167$n3518_1
.sym 114989 $abc$706167$n2971_1
.sym 114990 $false
.sym 114991 $false
.sym 114994 $abc$706167$n1823_1
.sym 114995 $abc$706167$n2973_1
.sym 114996 $abc$706167$n2972_1
.sym 114997 $abc$706167$n1822_1
.sym 115000 RHD_init_inst.rhd_data[6]
.sym 115001 $false
.sym 115002 $false
.sym 115003 $false
.sym 115004 $abc$706167$n1080
.sym 115005 CLK_16mhz$2$2
.sym 115006 $false
.sym 115007 $abc$706167$n3523_1
.sym 115008 $abc$706167$n2977_1
.sym 115009 $abc$706167$n2975_1
.sym 115011 $abc$706167$n1796
.sym 115012 $abc$706167$n2955_1
.sym 115013 $abc$706167$n1797
.sym 115014 $abc$706167$n3517_1
.sym 115081 $abc$706167$n3522_1
.sym 115082 $abc$706167$n3523_1
.sym 115083 $abc$706167$n3524_1
.sym 115084 $false
.sym 115087 $abc$706167$n2968_1
.sym 115088 $abc$706167$n3521_1
.sym 115089 RHD_init_inst.cnt_cmd_bit[3]
.sym 115090 $abc$706167$n2642
.sym 115093 $abc$706167$n1770_1
.sym 115094 $abc$706167$n1809_1
.sym 115095 $abc$706167$n1803
.sym 115096 $false
.sym 115099 RHD_init_inst.cnt_cmd_bit[2]
.sym 115100 RHD_init_inst.cnt_cmd_bit[1]
.sym 115101 RHD_init_inst.cnt_cmd_bit[3]
.sym 115102 $abc$706167$n2642
.sym 115105 $abc$706167$n2956_1
.sym 115106 $abc$706167$n2978_1
.sym 115107 $abc$706167$n1760
.sym 115108 $abc$706167$n3517_1
.sym 115111 $abc$706167$n2956_1
.sym 115112 $abc$706167$n1815_1
.sym 115113 $abc$706167$n2955_1
.sym 115114 $false
.sym 115117 $abc$706167$n1770_1
.sym 115118 $abc$706167$n1760
.sym 115119 $false
.sym 115120 $false
.sym 115123 $abc$706167$n2642
.sym 115124 $abc$706167$n1794
.sym 115125 $abc$706167$n1809_1
.sym 115126 $abc$706167$n1825_1
.sym 115130 $abc$706167$n1812_1
.sym 115131 $abc$706167$n1824_1
.sym 115132 $abc$706167$n1757
.sym 115133 $abc$706167$n1842
.sym 115134 $abc$706167$n1299
.sym 115135 $abc$706167$n1910
.sym 115136 $abc$706167$n1909
.sym 115137 $abc$706167$n1822_1
.sym 115204 $abc$706167$n1759
.sym 115205 $abc$706167$n1809_1
.sym 115206 $abc$706167$n1771
.sym 115207 $false
.sym 115210 RHD_init_inst.cnt_cmd_bit[1]
.sym 115211 RHD_init_inst.cnt_cmd_bit[2]
.sym 115212 $abc$706167$n2642
.sym 115213 $abc$706167$n1808_1
.sym 115216 RHD_init_inst.cnt_cmd_bit[1]
.sym 115217 $abc$706167$n1807
.sym 115218 RHD_init_inst.cnt_cmd_bit[2]
.sym 115219 $abc$706167$n1814_1
.sym 115222 RHD_init_inst.state[2]
.sym 115223 $abc$706167$n1800
.sym 115224 RHD_init_inst.state[3]
.sym 115225 $abc$706167$n1770_1
.sym 115228 $abc$706167$n1759
.sym 115229 $abc$706167$n1760
.sym 115230 $false
.sym 115231 $false
.sym 115234 RHD_init_inst.state[2]
.sym 115235 RHD_init_inst.state[3]
.sym 115236 $abc$706167$n1758_1
.sym 115237 $false
.sym 115240 $abc$706167$n1759
.sym 115241 $abc$706167$n1760
.sym 115242 $abc$706167$n1809_1
.sym 115243 $false
.sym 115246 $abc$706167$n1823_1
.sym 115247 $abc$706167$n1820_1
.sym 115248 $false
.sym 115249 $false
.sym 115253 $abc$706167$n1857
.sym 115254 $abc$706167$n1908
.sym 115255 $abc$706167$n1819_1
.sym 115256 $abc$706167$n1833_1
.sym 115257 $abc$706167$n1831_1
.sym 115258 $abc$706167$n1817_1
.sym 115259 $abc$706167$n3339_1
.sym 115260 $abc$706167$n1811_1
.sym 115327 $abc$706167$n1843
.sym 115328 $abc$706167$n1299
.sym 115329 $abc$706167$n1808_1
.sym 115330 $abc$706167$n1840
.sym 115333 $abc$706167$n1814_1
.sym 115334 $abc$706167$n1815_1
.sym 115335 $false
.sym 115336 $false
.sym 115339 $abc$706167$n1810
.sym 115340 $abc$706167$n1815_1
.sym 115341 $abc$706167$n1824_1
.sym 115342 $false
.sym 115345 $abc$706167$n1759
.sym 115346 $abc$706167$n1800
.sym 115347 $abc$706167$n1809_1
.sym 115348 $false
.sym 115351 $abc$706167$n1798
.sym 115352 $abc$706167$n2936_1
.sym 115353 $abc$706167$n2935_1
.sym 115354 $abc$706167$n1817_1
.sym 115357 $abc$706167$n1804
.sym 115358 $abc$706167$n1811_1
.sym 115359 $abc$706167$n1824_1
.sym 115360 $abc$706167$n1842
.sym 115363 $abc$706167$n1808_1
.sym 115364 $abc$706167$n1815_1
.sym 115365 $false
.sym 115366 $false
.sym 115369 $abc$706167$n1772
.sym 115370 $abc$706167$n1775
.sym 115371 $abc$706167$n1790
.sym 115372 $abc$706167$n1808_1
.sym 115376 $abc$706167$n1828_1
.sym 115377 $abc$706167$n2927_1
.sym 115378 $abc$706167$n1845
.sym 115379 $abc$706167$n1841
.sym 115380 $abc$706167$n3338_1
.sym 115381 $abc$706167$n6
.sym 115382 RHD_init_inst.state[3]
.sym 115383 RHD_init_inst.state[2]
.sym 115450 $abc$706167$n1920
.sym 115451 $abc$706167$n1790
.sym 115452 $abc$706167$n2931_1
.sym 115453 $abc$706167$n2932_1
.sym 115456 $abc$706167$n1844
.sym 115457 $abc$706167$n1920
.sym 115458 $abc$706167$n1790
.sym 115459 $abc$706167$n1919
.sym 115462 $abc$706167$n2934_1
.sym 115463 $abc$706167$n2937_1
.sym 115464 $abc$706167$n2928_1
.sym 115465 $abc$706167$n2932_1
.sym 115468 $abc$706167$n1800
.sym 115469 $abc$706167$n1806
.sym 115470 $abc$706167$n1807
.sym 115471 $false
.sym 115474 $abc$706167$n1772
.sym 115475 $abc$706167$n1757
.sym 115476 $abc$706167$n1814_1
.sym 115477 $abc$706167$n2931_1
.sym 115480 $abc$706167$n1800
.sym 115481 $abc$706167$n1810
.sym 115482 $abc$706167$n1807
.sym 115483 $false
.sym 115486 $abc$706167$n1814_1
.sym 115487 $abc$706167$n1842
.sym 115488 $abc$706167$n1790
.sym 115489 $abc$706167$n1830_1
.sym 115492 $abc$706167$n1775
.sym 115493 $abc$706167$n1772
.sym 115494 $abc$706167$n1908
.sym 115495 $abc$706167$n1918
.sym 115496 $abc$706167$n926
.sym 115497 CLK_16mhz$2$2
.sym 115498 $false
.sym 115499 $abc$706167$n1860
.sym 115501 $abc$706167$n1319
.sym 115502 $abc$706167$n1861
.sym 115503 $abc$706167$n1806
.sym 115504 $abc$706167$n1871
.sym 115505 $abc$706167$n1829_1
.sym 115506 $abc$706167$n1885
.sym 115573 RHD_init_inst.state[4]
.sym 115574 RHD_init_inst.state[5]
.sym 115575 RHD_init_inst.state[6]
.sym 115576 RHD_init_inst.state[7]
.sym 115579 $abc$706167$n1004
.sym 115580 $abc$706167$n6
.sym 115581 $false
.sym 115582 $false
.sym 115585 RHD_init_inst.state[5]
.sym 115586 RHD_init_inst.state[6]
.sym 115587 RHD_init_inst.state[7]
.sym 115588 RHD_init_inst.state[4]
.sym 115591 $abc$706167$n6
.sym 115592 $abc$706167$n1004
.sym 115593 $false
.sym 115594 $false
.sym 115597 $abc$706167$n1843
.sym 115598 $abc$706167$n1790
.sym 115599 $abc$706167$n2927_1
.sym 115600 $abc$706167$n2928_1
.sym 115603 $false
.sym 115604 $false
.sym 115605 $false
.sym 115606 $false
.sym 115609 $false
.sym 115610 $false
.sym 115611 $false
.sym 115612 $false
.sym 115615 $false
.sym 115616 $false
.sym 115617 $false
.sym 115618 $false
.sym 115619 $abc$706167$n926
.sym 115620 CLK_16mhz$2$2
.sym 115621 $false
.sym 115622 spi.data2
.sym 115627 spi.data3
.sym 115702 $abc$706167$n1775
.sym 115703 $abc$706167$n4092
.sym 115704 $false
.sym 115705 $false
.sym 115720 RHD_init_inst.rhd_data[1]
.sym 115721 $false
.sym 115722 $false
.sym 115723 $false
.sym 115742 $abc$706167$n1083
.sym 115743 CLK_16mhz$2$2
.sym 115744 $false
.sym 115747 $abc$706167$n1526
.sym 115748 $abc$706167$n1846
.sym 115749 RHD_init_inst.cnt_command[0]
.sym 115750 RHD_init_inst.cnt_command[1]
.sym 115751 RHD_init_inst.cnt_command[3]
.sym 115752 RHD_init_inst.cnt_command[2]
.sym 115819 RHD_init_inst.cnt_command[3]
.sym 115820 $false
.sym 115821 $false
.sym 115822 $false
.sym 115825 RHD_init_inst.cnt_command[0]
.sym 115826 $false
.sym 115827 $false
.sym 115828 $false
.sym 115831 RHD_init_inst.cnt_command[2]
.sym 115832 $false
.sym 115833 $false
.sym 115834 $false
.sym 115837 RHD_init_inst.cnt_command[3]
.sym 115838 RHD_init_inst.cnt_command[0]
.sym 115839 RHD_init_inst.cnt_command[2]
.sym 115840 RHD_init_inst.cnt_command[1]
.sym 115849 RHD_init_inst.rhd_data[1]
.sym 115850 $false
.sym 115851 $false
.sym 115852 $false
.sym 115865 $abc$706167$n1161
.sym 115866 CLK_16mhz$2$2
.sym 115867 $false
.sym 115870 $abc$706167$n1528
.sym 115871 $abc$706167$n1529
.sym 115904 $true
.sym 115941 RHD_init_inst.cnt_command[0]$2
.sym 115942 $false
.sym 115943 RHD_init_inst.cnt_command[0]
.sym 115944 $false
.sym 115945 $false
.sym 115947 $auto$alumacc.cc:474:replace_alu$531410.C[2]
.sym 115949 RHD_init_inst.cnt_command[1]
.sym 115950 $true$2
.sym 115953 $auto$alumacc.cc:474:replace_alu$531410.C[3]
.sym 115955 RHD_init_inst.cnt_command[2]
.sym 115956 $true$2
.sym 115959 $abc$706167$n1365$2
.sym 115961 RHD_init_inst.cnt_command[3]
.sym 115962 $false
.sym 115969 $abc$706167$n1365$2
.sym 115972 RHD_init_inst.rhd_data[14]
.sym 115973 $false
.sym 115974 $false
.sym 115975 $false
.sym 115988 $abc$706167$n1098
.sym 115989 CLK_16mhz$2$2
.sym 115990 $false
.sym 115991 $abc$706167$n9
.sym 115992 $abc$706167$n4168
.sym 115994 frame_en
.sym 116065 RHD_init_inst.rhd_data[14]
.sym 116066 $false
.sym 116067 $false
.sym 116068 $false
.sym 116077 RHD_init_inst.rhd_data[1]
.sym 116078 $false
.sym 116079 $false
.sym 116080 $false
.sym 116111 $abc$706167$n1248
.sym 116112 CLK_16mhz$2$2
.sym 116113 $false
.sym 116116 $abc$706167$n4192
.sym 116117 $abc$706167$n4190
.sym 116212 RHD_init_inst.rhd_data[5]
.sym 116213 $false
.sym 116214 $false
.sym 116215 $false
.sym 116234 $abc$706167$n1182
.sym 116235 CLK_16mhz$2$2
.sym 116236 $false
.sym 116243 RHD_init_inst.rhd_data_en
.sym 116317 $abc$706167$n1784
.sym 116318 $abc$706167$n1621
.sym 116319 $false
.sym 116320 $false
.sym 116347 $abc$706167$n1784
.sym 116348 $abc$706167$n1618
.sym 116349 $false
.sym 116350 $false
.sym 116353 $abc$706167$n1784
.sym 116354 $abc$706167$n1630
.sym 116355 $false
.sym 116356 $false
.sym 116357 $abc$706167$n1276
.sym 116358 CLK_16mhz$2$2
.sym 116359 $false
.sym 116360 $abc$706167$n1783
.sym 116361 $abc$706167$n1784
.sym 116362 $abc$706167$n1782
.sym 116363 $abc$706167$n1785
.sym 116364 $abc$706167$n206
.sym 116366 $abc$706167$n307
.sym 116367 RHD_init_inst.cnt_cmd_bit_C[5]
.sym 116396 $true
.sym 116433 RHD_init_inst.cnt_cmd_bit_C[0]$2
.sym 116434 $false
.sym 116435 RHD_init_inst.cnt_cmd_bit_C[0]
.sym 116436 $false
.sym 116437 $false
.sym 116439 $auto$alumacc.cc:474:replace_alu$531528.C[2]
.sym 116441 $false
.sym 116442 RHD_init_inst.cnt_cmd_bit_C[1]
.sym 116445 $auto$alumacc.cc:474:replace_alu$531528.C[3]
.sym 116446 $false
.sym 116447 $false
.sym 116448 RHD_init_inst.cnt_cmd_bit_C[2]
.sym 116449 $auto$alumacc.cc:474:replace_alu$531528.C[2]
.sym 116451 $auto$alumacc.cc:474:replace_alu$531528.C[4]
.sym 116452 $false
.sym 116453 $false
.sym 116454 RHD_init_inst.cnt_cmd_bit_C[3]
.sym 116455 $auto$alumacc.cc:474:replace_alu$531528.C[3]
.sym 116457 $auto$alumacc.cc:474:replace_alu$531528.C[5]
.sym 116458 $false
.sym 116459 $false
.sym 116460 RHD_init_inst.cnt_cmd_bit_C[4]
.sym 116461 $auto$alumacc.cc:474:replace_alu$531528.C[4]
.sym 116463 $auto$alumacc.cc:474:replace_alu$531528.C[6]
.sym 116464 $false
.sym 116465 $false
.sym 116466 RHD_init_inst.cnt_cmd_bit_C[5]
.sym 116467 $auto$alumacc.cc:474:replace_alu$531528.C[5]
.sym 116469 $auto$alumacc.cc:474:replace_alu$531528.C[7]
.sym 116470 $false
.sym 116471 $false
.sym 116472 RHD_init_inst.cnt_cmd_bit_C[6]
.sym 116473 $auto$alumacc.cc:474:replace_alu$531528.C[6]
.sym 116475 $auto$alumacc.cc:474:replace_alu$531528.C[8]
.sym 116476 $false
.sym 116477 $false
.sym 116478 RHD_init_inst.cnt_cmd_bit_C[7]
.sym 116479 $auto$alumacc.cc:474:replace_alu$531528.C[7]
.sym 116483 $abc$706167$n1779
.sym 116484 $abc$706167$n301
.sym 116485 $abc$706167$n1781
.sym 116486 $abc$706167$n1780
.sym 116487 $abc$706167$n210
.sym 116488 $abc$706167$n4150
.sym 116490 $abc$706167$n294
.sym 116519 $auto$alumacc.cc:474:replace_alu$531528.C[8]
.sym 116556 $auto$alumacc.cc:474:replace_alu$531528.C[9]
.sym 116557 $false
.sym 116558 $false
.sym 116559 RHD_init_inst.cnt_cmd_bit_C[8]
.sym 116560 $auto$alumacc.cc:474:replace_alu$531528.C[8]
.sym 116562 $auto$alumacc.cc:474:replace_alu$531528.C[10]
.sym 116563 $false
.sym 116564 $false
.sym 116565 RHD_init_inst.cnt_cmd_bit_C[9]
.sym 116566 $auto$alumacc.cc:474:replace_alu$531528.C[9]
.sym 116568 $auto$alumacc.cc:474:replace_alu$531528.C[11]
.sym 116569 $false
.sym 116570 $false
.sym 116571 RHD_init_inst.cnt_cmd_bit_C[10]
.sym 116572 $auto$alumacc.cc:474:replace_alu$531528.C[10]
.sym 116574 $auto$alumacc.cc:474:replace_alu$531528.C[12]
.sym 116575 $false
.sym 116576 $false
.sym 116577 RHD_init_inst.cnt_cmd_bit_C[11]
.sym 116578 $auto$alumacc.cc:474:replace_alu$531528.C[11]
.sym 116580 $auto$alumacc.cc:474:replace_alu$531528.C[13]
.sym 116581 $false
.sym 116582 $false
.sym 116583 RHD_init_inst.cnt_cmd_bit_C[12]
.sym 116584 $auto$alumacc.cc:474:replace_alu$531528.C[12]
.sym 116586 $auto$alumacc.cc:474:replace_alu$531528.C[14]
.sym 116587 $false
.sym 116588 $false
.sym 116589 RHD_init_inst.cnt_cmd_bit_C[13]
.sym 116590 $auto$alumacc.cc:474:replace_alu$531528.C[13]
.sym 116592 $auto$alumacc.cc:474:replace_alu$531528.C[15]
.sym 116593 $false
.sym 116594 $false
.sym 116595 RHD_init_inst.cnt_cmd_bit_C[14]
.sym 116596 $auto$alumacc.cc:474:replace_alu$531528.C[14]
.sym 116599 $false
.sym 116600 $false
.sym 116601 RHD_init_inst.cnt_cmd_bit_C[15]
.sym 116602 $auto$alumacc.cc:474:replace_alu$531528.C[15]
.sym 116606 $abc$706167$n281
.sym 116607 $abc$706167$n291
.sym 116608 $abc$706167$n288
.sym 116609 $abc$706167$n287
.sym 116610 $abc$706167$n284
.sym 116611 $abc$706167$n285
.sym 116612 $abc$706167$n290
.sym 116613 $abc$706167$n282
.sym 116680 $abc$706167$n1784
.sym 116681 $abc$706167$n1648
.sym 116682 $false
.sym 116683 $false
.sym 116686 $abc$706167$n1784
.sym 116687 $abc$706167$n1645
.sym 116688 $false
.sym 116689 $false
.sym 116692 $abc$706167$n1784
.sym 116693 $abc$706167$n1636
.sym 116694 $false
.sym 116695 $false
.sym 116698 $abc$706167$n1784
.sym 116699 $abc$706167$n1657
.sym 116700 $false
.sym 116701 $false
.sym 116704 $abc$706167$n1784
.sym 116705 $abc$706167$n1654
.sym 116706 $false
.sym 116707 $false
.sym 116710 $abc$706167$n1784
.sym 116711 $abc$706167$n1642
.sym 116712 $false
.sym 116713 $false
.sym 116716 $abc$706167$n1784
.sym 116717 $abc$706167$n1639
.sym 116718 $false
.sym 116719 $false
.sym 116722 $abc$706167$n1784
.sym 116723 $abc$706167$n1651
.sym 116724 $false
.sym 116725 $false
.sym 116726 $abc$706167$n1276
.sym 116727 CLK_16mhz$2$2
.sym 116728 $false
.sym 116735 $abc$706167$n1777
.sym 116900 spi.data2
.sym 117045 RHD_init_inst.rhd_data[6]
.sym 117046 $false
.sym 117047 $false
.sym 117048 $false
.sym 117057 RHD_init_inst.rhd_data[5]
.sym 117058 $false
.sym 117059 $false
.sym 117060 $false
.sym 117073 $abc$706167$n1313$2
.sym 117074 RHD_init_inst.rhd_sck$2
.sym 117075 $false
.sym 117080 $abc$706167$n1916
.sym 117081 RHD_init_inst.rhd_ack[8]
.sym 117083 RHD_init_inst.rhd_ack[9]
.sym 117084 RHD_init_inst.rhd_ack[11]
.sym 117086 RHD_init_inst.rhd_ack[10]
.sym 117087 RHD_init_inst.rhd_ack[12]
.sym 117190 RHD_init_inst.rhd_ack[12]
.sym 117191 RHD_init_inst.rhd_ack[13]
.sym 117192 RHD_init_inst.rhd_ack[14]
.sym 117193 RHD_init_inst.rhd_ack[15]
.sym 117202 $abc$706167$n3015_1
.sym 117203 RHD_init_inst.rhd_ack[12]
.sym 117204 $abc$706167$n3013_1
.sym 117205 RHD_init_inst.rhd_ack[13]
.sym 117214 $abc$706167$n3015_1
.sym 117215 RHD_init_inst.rhd_ack[14]
.sym 117216 $abc$706167$n3013_1
.sym 117217 RHD_init_inst.rhd_ack[15]
.sym 117232 $abc$706167$n3015_1
.sym 117233 RHD_init_inst.rhd_ack[13]
.sym 117234 $abc$706167$n3013_1
.sym 117235 RHD_init_inst.rhd_ack[14]
.sym 117236 $abc$706167$n1054
.sym 117237 CLK_16mhz$2$2
.sym 117238 $false
.sym 117239 $abc$706167$n1914
.sym 117240 $abc$706167$n1917
.sym 117241 RHD_init_inst.rhd_ack[4]
.sym 117242 RHD_init_inst.rhd_ack[5]
.sym 117243 RHD_init_inst.rhd_ack[2]
.sym 117244 RHD_init_inst.rhd_ack[6]
.sym 117245 RHD_init_inst.rhd_ack[3]
.sym 117246 RHD_init_inst.rhd_ack[7]
.sym 117325 $abc$706167$n1840
.sym 117326 $abc$706167$n1913
.sym 117327 $abc$706167$n1916
.sym 117328 $abc$706167$n1917
.sym 117331 $abc$706167$n1914
.sym 117332 $abc$706167$n1915
.sym 117333 $false
.sym 117334 $false
.sym 117343 $abc$706167$n3015_1
.sym 117344 rhd_miso$2
.sym 117345 $abc$706167$n3013_1
.sym 117346 RHD_init_inst.rhd_ack[0]
.sym 117355 $abc$706167$n3015_1
.sym 117356 RHD_init_inst.rhd_ack[0]
.sym 117357 $abc$706167$n3013_1
.sym 117358 RHD_init_inst.rhd_ack[1]
.sym 117359 $abc$706167$n1054
.sym 117360 CLK_16mhz$2$2
.sym 117361 $false
.sym 117436 RHD_init_inst.cnt_command_C[1]
.sym 117437 $false
.sym 117438 $false
.sym 117439 $false
.sym 117442 RHD_init_inst.cnt_command_C[4]
.sym 117443 $false
.sym 117444 $false
.sym 117445 $false
.sym 117454 RHD_init_inst.cnt_command_C[2]
.sym 117455 RHD_init_inst.cnt_command_C[3]
.sym 117456 RHD_init_inst.cnt_command_C[4]
.sym 117457 RHD_init_inst.cnt_command_C[5]
.sym 117460 RHD_init_inst.cnt_command_C[5]
.sym 117461 $false
.sym 117462 $false
.sym 117463 $false
.sym 117466 RHD_init_inst.cnt_command_C[3]
.sym 117467 $false
.sym 117468 $false
.sym 117469 $false
.sym 117478 RHD_init_inst.cnt_command_C[2]
.sym 117479 $false
.sym 117480 $false
.sym 117481 $false
.sym 117488 $abc$706167$n1761_1
.sym 117492 RHD_init_inst.CMD_C[5]
.sym 117601 $abc$706167$n4068
.sym 117602 $false
.sym 117603 $false
.sym 117604 $false
.sym 117605 $abc$706167$n1287
.sym 117606 CLK_16mhz$2$2
.sym 117607 $abc$706167$n1289
.sym 117608 RHD_init_inst.CMD_C[12]
.sym 117610 RHD_init_inst.CMD_C[10]
.sym 117613 RHD_init_inst.CMD_C[13]
.sym 117615 RHD_init_inst.CMD_C[11]
.sym 117644 $true
.sym 117681 RHD_init_inst.cnt_command_C[0]$2
.sym 117682 $false
.sym 117683 RHD_init_inst.cnt_command_C[0]
.sym 117684 $false
.sym 117685 $false
.sym 117687 $auto$alumacc.cc:474:replace_alu$531536.C[2]
.sym 117689 $false
.sym 117690 RHD_init_inst.cnt_command_C[1]
.sym 117693 $auto$alumacc.cc:474:replace_alu$531536.C[3]
.sym 117694 $false
.sym 117695 $false
.sym 117696 RHD_init_inst.cnt_command_C[2]
.sym 117697 $auto$alumacc.cc:474:replace_alu$531536.C[2]
.sym 117699 $auto$alumacc.cc:474:replace_alu$531536.C[4]
.sym 117700 $false
.sym 117701 $false
.sym 117702 RHD_init_inst.cnt_command_C[3]
.sym 117703 $auto$alumacc.cc:474:replace_alu$531536.C[3]
.sym 117705 $auto$alumacc.cc:474:replace_alu$531536.C[5]
.sym 117706 $false
.sym 117707 $false
.sym 117708 RHD_init_inst.cnt_command_C[4]
.sym 117709 $auto$alumacc.cc:474:replace_alu$531536.C[4]
.sym 117712 $false
.sym 117713 $false
.sym 117714 RHD_init_inst.cnt_command_C[5]
.sym 117715 $auto$alumacc.cc:474:replace_alu$531536.C[5]
.sym 117724 $false
.sym 117725 $false
.sym 117726 RHD_init_inst.cnt_command_C[0]
.sym 117727 $false
.sym 117728 $abc$706167$n1294
.sym 117729 CLK_16mhz$2$2
.sym 117730 $abc$706167$n1289
.sym 117731 $abc$706167$n3589_1
.sym 117732 $abc$706167$n3588_1
.sym 117733 $abc$706167$n3529_1
.sym 117734 $abc$706167$n3528_1
.sym 117735 RHD_init_inst.CMD_C[2]
.sym 117736 RHD_init_inst.CMD_C[14]
.sym 117737 RHD_init_inst.CMD_C[1]
.sym 117738 RHD_init_inst.CMD_C[6]
.sym 117805 RHD_init_inst.rhd_data[1]
.sym 117806 $false
.sym 117807 $false
.sym 117808 $false
.sym 117811 RHD_init_inst.rhd_data[7]
.sym 117812 $false
.sym 117813 $false
.sym 117814 $false
.sym 117851 $abc$706167$n1131
.sym 117852 CLK_16mhz$2$2
.sym 117853 $false
.sym 117854 $abc$706167$n3587_1
.sym 117855 $abc$706167$n3000_1
.sym 117856 $abc$706167$n3590_1
.sym 117857 $abc$706167$n3001_1
.sym 117859 RHD_init_inst.CMD_C[8]
.sym 117861 RHD_init_inst.CMD_C[9]
.sym 117934 $abc$706167$n1784
.sym 117935 RHD_init_inst.cnt_command_C[0]
.sym 117936 $abc$706167$n1289
.sym 117937 $abc$706167$n1275
.sym 117940 RHD_init_inst.rhd_data[10]
.sym 117941 $false
.sym 117942 $false
.sym 117943 $false
.sym 117946 RHD_init_inst.rhd_data[5]
.sym 117947 $false
.sym 117948 $false
.sym 117949 $false
.sym 117974 $abc$706167$n1266
.sym 117975 CLK_16mhz$2$2
.sym 117976 $false
.sym 117977 $abc$706167$n329
.sym 118057 $abc$706167$n2988_1
.sym 118058 $abc$706167$n1275
.sym 118059 $false
.sym 118060 $false
.sym 118063 RHD_init_inst.rhd_data[6]
.sym 118064 $false
.sym 118065 $false
.sym 118066 $false
.sym 118097 $abc$706167$n1131
.sym 118098 CLK_16mhz$2$2
.sym 118099 $false
.sym 118104 $abc$706167$n2642
.sym 118105 $abc$706167$n4142
.sym 118107 $abc$706167$n4230
.sym 118186 spi.tx_cnt[6]
.sym 118187 $false
.sym 118188 $false
.sym 118189 $false
.sym 118198 RHD_init_inst.rhd_data[7]
.sym 118199 $false
.sym 118200 $false
.sym 118201 $false
.sym 118216 RHD_init_inst.rhd_data[1]
.sym 118217 $false
.sym 118218 $false
.sym 118219 $false
.sym 118220 $abc$706167$n1242
.sym 118221 CLK_16mhz$2$2
.sym 118222 $false
.sym 118224 spi.tx_cnt[4]
.sym 118225 spi.tx_cnt[2]
.sym 118227 spi.tx_cnt[6]
.sym 118229 spi.tx_cnt[7]
.sym 118303 $abc$706167$n1756
.sym 118304 $abc$706167$n4094
.sym 118305 $false
.sym 118306 $false
.sym 118315 spi.tx_cnt[9]
.sym 118316 $false
.sym 118317 $false
.sym 118318 $false
.sym 118333 frame_en$2
.sym 118334 spi_f_cnt[0]
.sym 118335 $false
.sym 118336 $false
.sym 118339 spi_f_cnt[1]
.sym 118340 $false
.sym 118341 $false
.sym 118342 $false
.sym 118343 $abc$706167$n1076
.sym 118344 CLK_16mhz$2$2
.sym 118345 $false
.sym 118346 $abc$706167$n1868
.sym 118347 $abc$706167$n1865
.sym 118348 $abc$706167$n1870
.sym 118349 $abc$706167$n1866
.sym 118350 $abc$706167$n1869
.sym 118351 spi.tx_cnt[12]
.sym 118352 spi.tx_cnt[11]
.sym 118353 spi.tx_cnt[15]
.sym 118426 $abc$706167$n2981_1
.sym 118427 $abc$706167$n1822_1
.sym 118428 $abc$706167$n3014_1
.sym 118429 $abc$706167$n4280
.sym 118432 $abc$706167$n2936_1
.sym 118433 $abc$706167$n4280
.sym 118434 $false
.sym 118435 $false
.sym 118438 $abc$706167$n1822_1
.sym 118439 $abc$706167$n2981_1
.sym 118440 $abc$706167$n3014_1
.sym 118441 $abc$706167$n4280
.sym 118444 spi.tx_cnt[10]
.sym 118445 $false
.sym 118446 $false
.sym 118447 $false
.sym 118456 RHD_init_inst.rhd_data[0]
.sym 118457 $false
.sym 118458 $false
.sym 118459 $false
.sym 118462 RHD_init_inst.rhd_data[1]
.sym 118463 $false
.sym 118464 $false
.sym 118465 $false
.sym 118466 $abc$706167$n1137
.sym 118467 CLK_16mhz$2$2
.sym 118468 $false
.sym 118469 $abc$706167$n2895_1
.sym 118471 $abc$706167$n1864
.sym 118472 $abc$706167$n4141
.sym 118473 $abc$706167$n2900_1
.sym 118474 $abc$706167$n1712
.sym 118475 spi.tx_cnt[1]
.sym 118476 spi.tx_cnt[0]
.sym 118505 $true
.sym 118542 spi_f_cnt[0]$2
.sym 118543 $false
.sym 118544 spi_f_cnt[0]
.sym 118545 $false
.sym 118546 $false
.sym 118548 $auto$alumacc.cc:474:replace_alu$531507.C[2]
.sym 118550 $false
.sym 118551 spi_f_cnt[1]
.sym 118554 $auto$alumacc.cc:474:replace_alu$531507.C[3]
.sym 118555 $false
.sym 118556 $false
.sym 118557 spi_f_cnt[2]
.sym 118558 $auto$alumacc.cc:474:replace_alu$531507.C[2]
.sym 118560 $auto$alumacc.cc:474:replace_alu$531507.C[4]
.sym 118561 $false
.sym 118562 $false
.sym 118563 spi_f_cnt[3]
.sym 118564 $auto$alumacc.cc:474:replace_alu$531507.C[3]
.sym 118566 $auto$alumacc.cc:474:replace_alu$531507.C[5]
.sym 118567 $false
.sym 118568 $false
.sym 118569 spi_f_cnt[4]
.sym 118570 $auto$alumacc.cc:474:replace_alu$531507.C[4]
.sym 118572 $auto$alumacc.cc:474:replace_alu$531507.C[6]
.sym 118573 $false
.sym 118574 $false
.sym 118575 spi_f_cnt[5]
.sym 118576 $auto$alumacc.cc:474:replace_alu$531507.C[5]
.sym 118578 $auto$alumacc.cc:474:replace_alu$531507.C[7]
.sym 118579 $false
.sym 118580 $false
.sym 118581 spi_f_cnt[6]
.sym 118582 $auto$alumacc.cc:474:replace_alu$531507.C[6]
.sym 118585 $false
.sym 118586 $false
.sym 118587 spi_f_cnt[7]
.sym 118588 $auto$alumacc.cc:474:replace_alu$531507.C[7]
.sym 118589 frame_en$2
.sym 118590 CLK_16mhz$2$2
.sym 118591 $false
.sym 118593 $abc$706167$n1790
.sym 118596 $abc$706167$n1946
.sym 118597 $abc$706167$n3989
.sym 118598 spi.tx_buf[305]
.sym 118599 spi.tx_buf[1055]
.sym 118672 $abc$706167$n1784
.sym 118673 $abc$706167$n1289
.sym 118674 $false
.sym 118675 $false
.sym 118684 frame[304]
.sym 118685 $false
.sym 118686 $false
.sym 118687 $false
.sym 118690 frame[31]
.sym 118691 $false
.sym 118692 $false
.sym 118693 $false
.sym 118696 frame[869]
.sym 118697 $false
.sym 118698 $false
.sym 118699 $false
.sym 118702 frame[305]
.sym 118703 $false
.sym 118704 $false
.sym 118705 $false
.sym 118708 frame[284]
.sym 118709 $false
.sym 118710 $false
.sym 118711 $false
.sym 118712 frame_en$2
.sym 118713 CLK_16mhz$2$2
.sym 118714 $false
.sym 118717 byte_cnt[2]
.sym 118718 byte_cnt[3]
.sym 118719 byte_cnt[4]
.sym 118720 byte_cnt[5]
.sym 118721 byte_cnt[6]
.sym 118722 byte_cnt[7]
.sym 118789 $abc$706167$n3034_1
.sym 118790 $abc$706167$n1310
.sym 118791 $abc$706167$n3037_1
.sym 118792 $abc$706167$n3039_1
.sym 118795 RHD_init_inst.tmp_cs
.sym 118796 $abc$706167$n3038_1
.sym 118797 $abc$706167$n1365
.sym 118798 $abc$706167$n1798
.sym 118801 $abc$706167$n3036_1
.sym 118802 $abc$706167$n2988_1
.sym 118803 $abc$706167$n3035_1
.sym 118804 RHD_init_inst.tmp_cs
.sym 118807 $abc$706167$n1795
.sym 118808 RHD_init_inst.tmp_cs
.sym 118809 $abc$706167$n1790
.sym 118810 $false
.sym 118813 $abc$706167$n1777
.sym 118814 $abc$706167$n2988_1
.sym 118815 $false
.sym 118816 $false
.sym 118819 $abc$706167$n2987_1
.sym 118820 $abc$706167$n1275
.sym 118821 $false
.sym 118822 $false
.sym 118825 RHD_init_inst.rhd_data[10]
.sym 118826 $false
.sym 118827 $false
.sym 118828 $false
.sym 118831 RHD_init_inst.rhd_data[5]
.sym 118832 $false
.sym 118833 $false
.sym 118834 $false
.sym 118835 $abc$706167$n1242
.sym 118836 CLK_16mhz$2$2
.sym 118837 $false
.sym 118838 byte_cnt[8]
.sym 118839 byte_cnt[9]
.sym 118840 byte_cnt[10]
.sym 118841 byte_cnt[11]
.sym 118842 byte_cnt[12]
.sym 118843 byte_cnt[13]
.sym 118844 byte_cnt[14]
.sym 118845 byte_cnt[15]
.sym 118912 $abc$706167$n4
.sym 118913 $abc$706167$n1789
.sym 118914 $abc$706167$n1365
.sym 118915 $abc$706167$n1798
.sym 118918 $abc$706167$n1784
.sym 118919 $abc$706167$n1777
.sym 118920 $abc$706167$n4
.sym 118921 $abc$706167$n1289
.sym 118924 $abc$706167$n1275
.sym 118925 $abc$706167$n1776
.sym 118926 $abc$706167$n1788
.sym 118927 $abc$706167$n1753
.sym 118930 $abc$706167$n1802
.sym 118931 $abc$706167$n1923
.sym 118932 $false
.sym 118933 $false
.sym 118936 $abc$706167$n1926
.sym 118937 $abc$706167$n1757
.sym 118938 $false
.sym 118939 $false
.sym 118942 $abc$706167$n1365
.sym 118943 $abc$706167$n1798
.sym 118944 $abc$706167$n1924
.sym 118945 $false
.sym 118948 $abc$706167$n1789
.sym 118949 $abc$706167$n1922
.sym 118950 $abc$706167$n1752_1
.sym 118951 $false
.sym 118954 $abc$706167$n1924
.sym 118955 $abc$706167$n1802
.sym 118956 $abc$706167$n3038_1
.sym 118957 $abc$706167$n3033_1
.sym 118958 $abc$706167$n1068
.sym 118959 CLK_16mhz$2$2
.sym 118960 $false
.sym 118961 $abc$706167$n1851
.sym 118962 $abc$706167$n2925_1
.sym 118963 $abc$706167$n1850
.sym 118964 $abc$706167$n1852
.sym 118965 $abc$706167$n1317
.sym 118966 spi.spi_state[0]
.sym 118967 spi.spi_state[1]
.sym 118968 spi.spi_state[2]
.sym 119035 $abc$706167$n1761_1
.sym 119036 $abc$706167$n1757
.sym 119037 $false
.sym 119038 $false
.sym 119047 $abc$706167$n1275
.sym 119048 $abc$706167$n4280
.sym 119049 $abc$706167$n1802
.sym 119050 $abc$706167$n3041_1
.sym 119053 RHD_init_inst.rhd_data_en
.sym 119054 byte_cnt[0]
.sym 119055 $false
.sym 119056 $false
.sym 119059 frame_en$2
.sym 119060 spi.spi_en
.sym 119061 $false
.sym 119062 $false
.sym 119065 $abc$706167$n1757
.sym 119066 $abc$706167$n1004
.sym 119067 $false
.sym 119068 $false
.sym 119071 byte_cnt[1]
.sym 119072 $false
.sym 119073 $false
.sym 119074 $false
.sym 119081 $abc$706167$n1272
.sym 119082 CLK_16mhz$2$2
.sym 119083 $abc$706167$n11
.sym 119085 $abc$706167$n4119
.sym 119086 $abc$706167$n1863
.sym 119087 $abc$706167$n1793
.sym 119089 $abc$706167$n239
.sym 119090 $abc$706167$n1794
.sym 119091 $abc$706167$n245
.sym 119158 $abc$706167$n2642
.sym 119159 $abc$706167$n1797
.sym 119160 $abc$706167$n1794
.sym 119161 $abc$706167$n1812_1
.sym 119164 RHD_init_inst.cnt_cmd_bit[2]
.sym 119165 $abc$706167$n2642
.sym 119166 RHD_init_inst.cnt_cmd_bit[1]
.sym 119167 RHD_init_inst.cnt_cmd_bit[3]
.sym 119170 RHD_init_inst.cnt_cmd_bit[2]
.sym 119171 RHD_init_inst.cnt_cmd_bit[3]
.sym 119172 $abc$706167$n2642
.sym 119173 RHD_init_inst.cnt_cmd_bit[1]
.sym 119182 RHD_init_inst.cnt_cmd_bit[2]
.sym 119183 $abc$706167$n1797
.sym 119184 $false
.sym 119185 $false
.sym 119188 $abc$706167$n1796
.sym 119189 $abc$706167$n2642
.sym 119190 $abc$706167$n1793
.sym 119191 $abc$706167$n1819_1
.sym 119194 RHD_init_inst.cnt_cmd_bit[1]
.sym 119195 RHD_init_inst.cnt_cmd_bit[3]
.sym 119196 $false
.sym 119197 $false
.sym 119200 $abc$706167$n2975_1
.sym 119201 $abc$706167$n1810
.sym 119202 $abc$706167$n1806
.sym 119203 $abc$706167$n2977_1
.sym 119281 $abc$706167$n1806
.sym 119282 $abc$706167$n1771
.sym 119283 $false
.sym 119284 $false
.sym 119287 $abc$706167$n1809_1
.sym 119288 $abc$706167$n1825_1
.sym 119289 $abc$706167$n1826_1
.sym 119290 $false
.sym 119293 RHD_init_inst.state[3]
.sym 119294 RHD_init_inst.state[2]
.sym 119295 $abc$706167$n1758_1
.sym 119296 $false
.sym 119299 RHD_init_inst.state[2]
.sym 119300 $abc$706167$n1758_1
.sym 119301 $abc$706167$n1825_1
.sym 119302 RHD_init_inst.state[3]
.sym 119305 RHD_init_inst.state[2]
.sym 119306 RHD_init_inst.state[3]
.sym 119307 $abc$706167$n1825_1
.sym 119308 $false
.sym 119311 $abc$706167$n1798
.sym 119312 $abc$706167$n1820_1
.sym 119313 $abc$706167$n1818_1
.sym 119314 $false
.sym 119317 $abc$706167$n1761_1
.sym 119318 $abc$706167$n1757
.sym 119319 $abc$706167$n1910
.sym 119320 $false
.sym 119323 $abc$706167$n1758_1
.sym 119324 $abc$706167$n1809_1
.sym 119325 $false
.sym 119326 $false
.sym 119404 $abc$706167$n1835_1
.sym 119405 $abc$706167$n1299
.sym 119406 $abc$706167$n1812_1
.sym 119407 $abc$706167$n1824_1
.sym 119410 $abc$706167$n1861
.sym 119411 $abc$706167$n1911
.sym 119412 $abc$706167$n1912
.sym 119413 $abc$706167$n1909
.sym 119416 RHD_init_inst.state[2]
.sym 119417 $abc$706167$n1771
.sym 119418 RHD_init_inst.state[3]
.sym 119419 $abc$706167$n1759
.sym 119422 $abc$706167$n1835_1
.sym 119423 $abc$706167$n1299
.sym 119424 $false
.sym 119425 $false
.sym 119428 $abc$706167$n1756
.sym 119429 $abc$706167$n1833_1
.sym 119430 $abc$706167$n1840
.sym 119431 $abc$706167$n1832_1
.sym 119434 $abc$706167$n1818_1
.sym 119435 $abc$706167$n1819_1
.sym 119436 $false
.sym 119437 $false
.sym 119440 $abc$706167$n1822_1
.sym 119441 $abc$706167$n1861
.sym 119442 $abc$706167$n1857
.sym 119443 $abc$706167$n1832_1
.sym 119446 $abc$706167$n1812_1
.sym 119447 $abc$706167$n1820_1
.sym 119448 $abc$706167$n1817_1
.sym 119449 $abc$706167$n1813_1
.sym 119453 $abc$706167$n4090
.sym 119454 $abc$706167$n1872
.sym 119455 spi.csoff_tick[5]
.sym 119456 spi.csoff_tick[7]
.sym 119457 spi.csoff_tick[2]
.sym 119458 spi.csoff_tick[6]
.sym 119460 spi.csoff_tick[4]
.sym 119527 $abc$706167$n1829_1
.sym 119528 $abc$706167$n1811_1
.sym 119529 $abc$706167$n1790
.sym 119530 $false
.sym 119533 $abc$706167$n1846
.sym 119534 $abc$706167$n1798
.sym 119535 $abc$706167$n1912
.sym 119536 $abc$706167$n1833_1
.sym 119539 $abc$706167$n1846
.sym 119540 $abc$706167$n1798
.sym 119541 $abc$706167$n1790
.sym 119542 $abc$706167$n1826_1
.sym 119545 $abc$706167$n1843
.sym 119546 $abc$706167$n1842
.sym 119547 $abc$706167$n1844
.sym 119548 $abc$706167$n1790
.sym 119551 $abc$706167$n1813_1
.sym 119552 $abc$706167$n1844
.sym 119553 $abc$706167$n1860
.sym 119554 $abc$706167$n1790
.sym 119557 $abc$706167$n1828_1
.sym 119558 $abc$706167$n1841
.sym 119559 $abc$706167$n1831_1
.sym 119560 $abc$706167$n1845
.sym 119563 $abc$706167$n1861
.sym 119564 $abc$706167$n1819_1
.sym 119565 $abc$706167$n2927_1
.sym 119566 $abc$706167$n2930_1
.sym 119569 $abc$706167$n1818_1
.sym 119570 $abc$706167$n3338_1
.sym 119571 $abc$706167$n3339_1
.sym 119572 $false
.sym 119573 $abc$706167$n926
.sym 119574 CLK_16mhz$2$2
.sym 119575 $false
.sym 119578 $abc$706167$n4266
.sym 119579 $abc$706167$n4267
.sym 119580 $abc$706167$n4268
.sym 119581 $abc$706167$n4269
.sym 119582 $abc$706167$n4270
.sym 119583 $abc$706167$n4271
.sym 119650 $abc$706167$n6
.sym 119651 RHD_init_inst.state[1]
.sym 119652 $abc$706167$n1806
.sym 119653 $false
.sym 119662 spi.spi_state[1]
.sym 119663 spi.spi_state[0]
.sym 119664 $abc$706167$n1339
.sym 119665 $false
.sym 119668 $abc$706167$n1790
.sym 119669 $abc$706167$n1843
.sym 119670 $false
.sym 119671 $false
.sym 119674 $abc$706167$n1759
.sym 119675 RHD_init_inst.state[3]
.sym 119676 RHD_init_inst.state[2]
.sym 119677 $false
.sym 119680 spi.spi_state[2]
.sym 119681 spi.spi_state[0]
.sym 119682 spi.spi_state[1]
.sym 119683 $false
.sym 119686 $abc$706167$n1810
.sym 119687 $abc$706167$n1806
.sym 119688 $abc$706167$n6
.sym 119689 $false
.sym 119692 spi.spi_state[1]
.sym 119693 spi.spi_state[2]
.sym 119694 spi.spi_state[0]
.sym 119695 ESP32_EN$2
.sym 119699 $abc$706167$n4272
.sym 119700 $abc$706167$n4273
.sym 119701 $abc$706167$n4274
.sym 119702 $abc$706167$n4275
.sym 119703 $abc$706167$n4276
.sym 119704 $abc$706167$n4277
.sym 119705 $abc$706167$n4278
.sym 119706 $abc$706167$n4279
.sym 119773 $abc$706167$n2895_1
.sym 119774 $abc$706167$n1871
.sym 119775 spi.data2
.sym 119776 $false
.sym 119803 $abc$706167$n2895_1
.sym 119804 $abc$706167$n1871
.sym 119805 spi.data3
.sym 119806 $false
.sym 119819 $abc$706167$n1339
.sym 119820 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 119821 $false
.sym 119822 spi.csoff_tick[14]
.sym 119823 spi.csoff_tick[10]
.sym 119824 spi.csoff_tick[12]
.sym 119825 spi.csoff_tick[15]
.sym 119826 spi.csoff_tick[9]
.sym 119827 spi.csoff_tick[13]
.sym 119829 spi.csoff_tick[8]
.sym 119908 $false
.sym 119909 $false
.sym 119910 RHD_init_inst.cnt_command[0]
.sym 119911 $false
.sym 119914 RHD_init_inst.cnt_command[1]
.sym 119915 RHD_init_inst.cnt_command[2]
.sym 119916 RHD_init_inst.cnt_command[3]
.sym 119917 RHD_init_inst.cnt_command[0]
.sym 119920 RHD_init_inst.cnt_command[0]
.sym 119921 $abc$706167$n1526
.sym 119922 $abc$706167$n1923
.sym 119923 $abc$706167$n1790
.sym 119926 $abc$706167$n1790
.sym 119927 RHD_init_inst.cnt_command[0]
.sym 119928 $abc$706167$n1923
.sym 119929 RHD_init_inst.cnt_command[1]
.sym 119932 RHD_init_inst.cnt_command[3]
.sym 119933 $abc$706167$n1529
.sym 119934 $abc$706167$n1923
.sym 119935 $abc$706167$n1790
.sym 119938 RHD_init_inst.cnt_command[2]
.sym 119939 $abc$706167$n1528
.sym 119940 $abc$706167$n1923
.sym 119941 $abc$706167$n1790
.sym 119942 $abc$706167$n1004
.sym 119943 CLK_16mhz$2$2
.sym 119944 $false
.sym 119981 $true
.sym 120018 RHD_init_inst.cnt_command[0]$3
.sym 120019 $false
.sym 120020 RHD_init_inst.cnt_command[0]
.sym 120021 $false
.sym 120022 $false
.sym 120024 $auto$alumacc.cc:474:replace_alu$531519.C[2]
.sym 120026 $false
.sym 120027 RHD_init_inst.cnt_command[1]
.sym 120030 $auto$alumacc.cc:474:replace_alu$531519.C[3]
.sym 120031 $false
.sym 120032 $false
.sym 120033 RHD_init_inst.cnt_command[2]
.sym 120034 $auto$alumacc.cc:474:replace_alu$531519.C[2]
.sym 120037 $false
.sym 120038 $false
.sym 120039 RHD_init_inst.cnt_command[3]
.sym 120040 $auto$alumacc.cc:474:replace_alu$531519.C[3]
.sym 120142 RHD_init_inst.rhd_data_en
.sym 120143 $false
.sym 120144 $false
.sym 120145 $false
.sym 120148 frame_cnt[15]
.sym 120149 $false
.sym 120150 $false
.sym 120151 $false
.sym 120160 $abc$706167$n11
.sym 120161 $false
.sym 120162 $false
.sym 120163 $false
.sym 120188 $true
.sym 120189 CLK_16mhz$2$2
.sym 120190 $abc$706167$n9
.sym 120277 frame_cnt[14]
.sym 120278 $false
.sym 120279 $false
.sym 120280 $false
.sym 120283 frame_cnt[13]
.sym 120284 $false
.sym 120285 $false
.sym 120286 $false
.sym 120424 $abc$706167$n307
.sym 120425 $false
.sym 120426 $false
.sym 120427 $false
.sym 120434 $abc$706167$n1313$2
.sym 120435 CLK_16mhz$2$2
.sym 120436 $false
.sym 120437 $abc$706167$n1360
.sym 120438 $abc$706167$n4176
.sym 120439 $abc$706167$n296
.sym 120441 $abc$706167$n4208
.sym 120442 $abc$706167$n293
.sym 120443 $abc$706167$n4174
.sym 120444 $abc$706167$n299
.sym 120511 RHD_init_inst.cnt_cmd_bit_C[1]
.sym 120512 RHD_init_inst.cnt_cmd_bit_C[0]
.sym 120513 RHD_init_inst.cnt_cmd_bit_C[2]
.sym 120514 RHD_init_inst.cnt_cmd_bit_C[3]
.sym 120517 $abc$706167$n1779
.sym 120518 $abc$706167$n1782
.sym 120519 $abc$706167$n1785
.sym 120520 $false
.sym 120523 RHD_init_inst.cnt_cmd_bit_C[6]
.sym 120524 RHD_init_inst.cnt_cmd_bit_C[5]
.sym 120525 RHD_init_inst.cnt_cmd_bit_C[7]
.sym 120526 RHD_init_inst.cnt_cmd_bit_C[4]
.sym 120529 RHD_init_inst.cnt_cmd_bit_C[0]
.sym 120530 RHD_init_inst.cnt_cmd_bit_C[3]
.sym 120531 RHD_init_inst.cnt_cmd_bit_C[2]
.sym 120532 RHD_init_inst.cnt_cmd_bit_C[1]
.sym 120535 RHD_init_inst.cnt_cmd_bit_C[3]
.sym 120536 $false
.sym 120537 $false
.sym 120538 $false
.sym 120547 $abc$706167$n1779
.sym 120548 $abc$706167$n1782
.sym 120549 $abc$706167$n1783
.sym 120550 $false
.sym 120553 $abc$706167$n1784
.sym 120554 $abc$706167$n1627
.sym 120555 $false
.sym 120556 $false
.sym 120557 $abc$706167$n1276
.sym 120558 CLK_16mhz$2$2
.sym 120559 $false
.sym 120634 $abc$706167$n1780
.sym 120635 $abc$706167$n1781
.sym 120636 $false
.sym 120637 $false
.sym 120640 RHD_init_inst.cnt_cmd_bit_C[1]
.sym 120641 $false
.sym 120642 $false
.sym 120643 $false
.sym 120646 RHD_init_inst.cnt_cmd_bit_C[13]
.sym 120647 RHD_init_inst.cnt_cmd_bit_C[8]
.sym 120648 RHD_init_inst.cnt_cmd_bit_C[12]
.sym 120649 RHD_init_inst.cnt_cmd_bit_C[9]
.sym 120652 RHD_init_inst.cnt_cmd_bit_C[10]
.sym 120653 RHD_init_inst.cnt_cmd_bit_C[11]
.sym 120654 RHD_init_inst.cnt_cmd_bit_C[14]
.sym 120655 RHD_init_inst.cnt_cmd_bit_C[15]
.sym 120658 RHD_init_inst.cnt_cmd_bit_C[0]
.sym 120659 $false
.sym 120660 $false
.sym 120661 $false
.sym 120664 RHD_init_inst.cnt_cmd_bit_C[4]
.sym 120665 $false
.sym 120666 $false
.sym 120667 $false
.sym 120676 RHD_init_inst.cnt_cmd_bit_C[6]
.sym 120677 $false
.sym 120678 $false
.sym 120679 $false
.sym 120757 RHD_init_inst.cnt_cmd_bit_C[15]
.sym 120758 $false
.sym 120759 $false
.sym 120760 $false
.sym 120763 RHD_init_inst.cnt_cmd_bit_C[8]
.sym 120764 $false
.sym 120765 $false
.sym 120766 $false
.sym 120769 RHD_init_inst.cnt_cmd_bit_C[10]
.sym 120770 $false
.sym 120771 $false
.sym 120772 $false
.sym 120775 RHD_init_inst.cnt_cmd_bit_C[11]
.sym 120776 $false
.sym 120777 $false
.sym 120778 $false
.sym 120781 RHD_init_inst.cnt_cmd_bit_C[13]
.sym 120782 $false
.sym 120783 $false
.sym 120784 $false
.sym 120787 RHD_init_inst.cnt_cmd_bit_C[12]
.sym 120788 $false
.sym 120789 $false
.sym 120790 $false
.sym 120793 RHD_init_inst.cnt_cmd_bit_C[9]
.sym 120794 $false
.sym 120795 $false
.sym 120796 $false
.sym 120799 RHD_init_inst.cnt_cmd_bit_C[14]
.sym 120800 $false
.sym 120801 $false
.sym 120802 $false
.sym 120806 $abc$706167$n4073
.sym 120916 $abc$706167$n4096
.sym 120917 $abc$706167$n307
.sym 120918 $abc$706167$n4073
.sym 120919 $false
.sym 121267 RHD_init_inst.rhd_ack[8]
.sym 121268 RHD_init_inst.rhd_ack[9]
.sym 121269 RHD_init_inst.rhd_ack[10]
.sym 121270 RHD_init_inst.rhd_ack[11]
.sym 121273 $abc$706167$n3015_1
.sym 121274 RHD_init_inst.rhd_ack[7]
.sym 121275 $abc$706167$n3013_1
.sym 121276 RHD_init_inst.rhd_ack[8]
.sym 121285 $abc$706167$n3015_1
.sym 121286 RHD_init_inst.rhd_ack[8]
.sym 121287 $abc$706167$n3013_1
.sym 121288 RHD_init_inst.rhd_ack[9]
.sym 121291 $abc$706167$n3015_1
.sym 121292 RHD_init_inst.rhd_ack[10]
.sym 121293 $abc$706167$n3013_1
.sym 121294 RHD_init_inst.rhd_ack[11]
.sym 121303 $abc$706167$n3015_1
.sym 121304 RHD_init_inst.rhd_ack[9]
.sym 121305 $abc$706167$n3013_1
.sym 121306 RHD_init_inst.rhd_ack[10]
.sym 121309 $abc$706167$n3015_1
.sym 121310 RHD_init_inst.rhd_ack[11]
.sym 121311 $abc$706167$n3013_1
.sym 121312 RHD_init_inst.rhd_ack[12]
.sym 121313 $abc$706167$n1054
.sym 121314 CLK_16mhz$2$2
.sym 121315 $false
.sym 121390 RHD_init_inst.rhd_ack[1]
.sym 121391 RHD_init_inst.rhd_ack[2]
.sym 121392 RHD_init_inst.rhd_ack[3]
.sym 121393 RHD_init_inst.rhd_ack[6]
.sym 121396 RHD_init_inst.rhd_ack[0]
.sym 121397 RHD_init_inst.rhd_ack[4]
.sym 121398 RHD_init_inst.rhd_ack[5]
.sym 121399 RHD_init_inst.rhd_ack[7]
.sym 121402 $abc$706167$n3015_1
.sym 121403 RHD_init_inst.rhd_ack[3]
.sym 121404 $abc$706167$n3013_1
.sym 121405 RHD_init_inst.rhd_ack[4]
.sym 121408 $abc$706167$n3015_1
.sym 121409 RHD_init_inst.rhd_ack[4]
.sym 121410 $abc$706167$n3013_1
.sym 121411 RHD_init_inst.rhd_ack[5]
.sym 121414 $abc$706167$n3015_1
.sym 121415 RHD_init_inst.rhd_ack[1]
.sym 121416 $abc$706167$n3013_1
.sym 121417 RHD_init_inst.rhd_ack[2]
.sym 121420 $abc$706167$n3015_1
.sym 121421 RHD_init_inst.rhd_ack[5]
.sym 121422 $abc$706167$n3013_1
.sym 121423 RHD_init_inst.rhd_ack[6]
.sym 121426 $abc$706167$n3015_1
.sym 121427 RHD_init_inst.rhd_ack[2]
.sym 121428 $abc$706167$n3013_1
.sym 121429 RHD_init_inst.rhd_ack[3]
.sym 121432 $abc$706167$n3015_1
.sym 121433 RHD_init_inst.rhd_ack[6]
.sym 121434 $abc$706167$n3013_1
.sym 121435 RHD_init_inst.rhd_ack[7]
.sym 121436 $abc$706167$n1054
.sym 121437 CLK_16mhz$2$2
.sym 121438 $false
.sym 121443 $abc$706167$n1308
.sym 121444 $abc$706167$n275
.sym 121445 RHD_init_inst.cnt_idle[1]
.sym 121562 $abc$706167$n4147
.sym 121563 $abc$706167$n270
.sym 121564 $abc$706167$n266
.sym 121565 $abc$706167$n1762
.sym 121566 $abc$706167$n272
.sym 121567 $abc$706167$n1763
.sym 121568 $abc$706167$n276
.sym 121569 $abc$706167$n4145
.sym 121654 $abc$706167$n1762
.sym 121655 $abc$706167$n1763
.sym 121656 $false
.sym 121657 $false
.sym 121678 $false
.sym 121679 $false
.sym 121680 $false
.sym 121681 $false
.sym 121682 $abc$706167$n1275
.sym 121683 CLK_16mhz$2$2
.sym 121684 $false
.sym 121759 RHD_init_inst.cnt_command_C[4]
.sym 121760 $false
.sym 121761 $false
.sym 121762 $false
.sym 121771 RHD_init_inst.cnt_command_C[2]
.sym 121772 $false
.sym 121773 $false
.sym 121774 $false
.sym 121789 RHD_init_inst.cnt_command_C[5]
.sym 121790 $false
.sym 121791 $false
.sym 121792 $false
.sym 121801 RHD_init_inst.cnt_command_C[3]
.sym 121802 $false
.sym 121803 $false
.sym 121804 $false
.sym 121805 $abc$706167$n1275
.sym 121806 CLK_16mhz$2$2
.sym 121807 $abc$706167$n1289
.sym 121808 $abc$706167$n4094
.sym 121809 $abc$706167$n3585_1
.sym 121810 $abc$706167$n3586_1
.sym 121811 RHD_init_inst.CMD_C[15]
.sym 121812 RHD_init_inst.CMD_C[7]
.sym 121813 RHD_init_inst.CMD_C[3]
.sym 121882 RHD_init_inst.CMD_C[14]
.sym 121883 RHD_init_inst.CMD_C[6]
.sym 121884 RHD_init_inst.cnt_cmd_bit[2]
.sym 121885 $abc$706167$n3588_1
.sym 121888 RHD_init_inst.CMD_C[10]
.sym 121889 RHD_init_inst.CMD_C[2]
.sym 121890 RHD_init_inst.cnt_cmd_bit[2]
.sym 121891 RHD_init_inst.cnt_cmd_bit[3]
.sym 121894 RHD_init_inst.CMD_C[13]
.sym 121895 RHD_init_inst.CMD_C[5]
.sym 121896 RHD_init_inst.cnt_cmd_bit[2]
.sym 121897 $abc$706167$n3528_1
.sym 121900 RHD_init_inst.CMD_C[9]
.sym 121901 RHD_init_inst.CMD_C[1]
.sym 121902 RHD_init_inst.cnt_cmd_bit[2]
.sym 121903 RHD_init_inst.cnt_cmd_bit[3]
.sym 121906 $false
.sym 121907 $false
.sym 121908 $false
.sym 121909 $false
.sym 121912 $false
.sym 121913 $false
.sym 121914 $false
.sym 121915 $false
.sym 121918 $false
.sym 121919 $false
.sym 121920 $false
.sym 121921 $false
.sym 121924 $false
.sym 121925 $false
.sym 121926 $false
.sym 121927 $false
.sym 121928 $abc$706167$n1275
.sym 121929 CLK_16mhz$2$2
.sym 121930 $false
.sym 121931 $abc$706167$n3002_1
.sym 121932 $abc$706167$n257
.sym 121935 RHD_init_inst.CMD_C[0]
.sym 121938 RHD_init_inst.CMD_C[4]
.sym 122005 $abc$706167$n3586_1
.sym 122006 $abc$706167$n3529_1
.sym 122007 RHD_init_inst.cnt_cmd_bit[1]
.sym 122008 $abc$706167$n2642
.sym 122011 $abc$706167$n3001_1
.sym 122012 $abc$706167$n3002_1
.sym 122013 RHD_init_inst.cnt_cmd_bit[1]
.sym 122014 $abc$706167$n2642
.sym 122017 RHD_init_inst.cnt_cmd_bit[1]
.sym 122018 $abc$706167$n3589_1
.sym 122019 $abc$706167$n3000_1
.sym 122020 $abc$706167$n3587_1
.sym 122023 RHD_init_inst.CMD_C[12]
.sym 122024 RHD_init_inst.CMD_C[8]
.sym 122025 RHD_init_inst.cnt_cmd_bit[3]
.sym 122026 RHD_init_inst.cnt_cmd_bit[2]
.sym 122035 RHD_init_inst.cnt_command_C[0]
.sym 122036 $false
.sym 122037 $false
.sym 122038 $false
.sym 122047 RHD_init_inst.cnt_command_C[1]
.sym 122048 $false
.sym 122049 $false
.sym 122050 $false
.sym 122051 $abc$706167$n1275
.sym 122052 CLK_16mhz$2$2
.sym 122053 $abc$706167$n1289
.sym 122128 RHD_init_inst.cnt_cmd_bit[1]
.sym 122129 $false
.sym 122130 $false
.sym 122131 $false
.sym 122177 $abc$706167$n1795
.sym 122179 $abc$706167$n327
.sym 122181 $abc$706167$n4140
.sym 122182 $abc$706167$n324
.sym 122183 $abc$706167$n322
.sym 122275 $false
.sym 122276 $false
.sym 122277 $abc$706167$n261
.sym 122278 $false
.sym 122281 spi.tx_cnt[7]
.sym 122282 $false
.sym 122283 $false
.sym 122284 $false
.sym 122293 spi.tx_cnt[8]
.sym 122294 $false
.sym 122295 $false
.sym 122296 $false
.sym 122302 $abc$706167$n1714
.sym 122303 $abc$706167$n1715
.sym 122304 $abc$706167$n1716
.sym 122305 $abc$706167$n1717
.sym 122306 $abc$706167$n1718
.sym 122307 $abc$706167$n1719
.sym 122380 spi.tx_cnt[4]
.sym 122381 $abc$706167$n4249
.sym 122382 $abc$706167$n2899_1
.sym 122383 $abc$706167$n1716
.sym 122386 spi.tx_cnt[2]
.sym 122387 $abc$706167$n4249
.sym 122388 $abc$706167$n2899_1
.sym 122389 $abc$706167$n1714
.sym 122398 spi.tx_cnt[6]
.sym 122399 $abc$706167$n4249
.sym 122400 $abc$706167$n2899_1
.sym 122401 $abc$706167$n1718
.sym 122410 spi.tx_cnt[7]
.sym 122411 $abc$706167$n4249
.sym 122412 $abc$706167$n2899_1
.sym 122413 $abc$706167$n1719
.sym 122420 $abc$706167$n1323$2
.sym 122421 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 122422 $false
.sym 122423 $abc$706167$n1720
.sym 122424 $abc$706167$n1721
.sym 122425 $abc$706167$n1722
.sym 122426 $abc$706167$n1723
.sym 122427 $abc$706167$n1724
.sym 122428 $abc$706167$n1725
.sym 122429 $abc$706167$n1726
.sym 122430 $abc$706167$n1727
.sym 122497 spi.tx_cnt[1]
.sym 122498 spi.tx_cnt[4]
.sym 122499 spi.tx_cnt[6]
.sym 122500 spi.tx_cnt[5]
.sym 122503 $abc$706167$n1866
.sym 122504 $abc$706167$n1868
.sym 122505 $abc$706167$n1869
.sym 122506 $abc$706167$n1870
.sym 122509 spi.tx_cnt[8]
.sym 122510 spi.tx_cnt[9]
.sym 122511 spi.tx_cnt[11]
.sym 122512 spi.tx_cnt[12]
.sym 122515 spi.tx_cnt[0]
.sym 122516 spi.tx_cnt[7]
.sym 122517 $abc$706167$n1867
.sym 122518 $false
.sym 122521 spi.tx_cnt[13]
.sym 122522 spi.tx_cnt[14]
.sym 122523 spi.tx_cnt[15]
.sym 122524 spi.tx_cnt[10]
.sym 122527 spi.tx_cnt[12]
.sym 122528 $abc$706167$n4249
.sym 122529 $abc$706167$n2899_1
.sym 122530 $abc$706167$n1724
.sym 122533 spi.tx_cnt[11]
.sym 122534 $abc$706167$n4249
.sym 122535 $abc$706167$n2899_1
.sym 122536 $abc$706167$n1723
.sym 122539 spi.tx_cnt[15]
.sym 122540 $abc$706167$n4249
.sym 122541 $abc$706167$n2899_1
.sym 122542 $abc$706167$n1727
.sym 122543 $abc$706167$n1323$2
.sym 122544 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 122545 $false
.sym 122546 $abc$706167$n1792
.sym 122547 $abc$706167$n3182_1
.sym 122548 $abc$706167$n321
.sym 122549 $abc$706167$n1791
.sym 122550 spi.tx_cnt[3]
.sym 122551 spi.tx_cnt[5]
.sym 122553 spi.tx_cnt[9]
.sym 122620 $abc$706167$n1865
.sym 122621 spi.sclk
.sym 122622 $false
.sym 122623 $false
.sym 122632 $abc$706167$n1865
.sym 122633 spi.sclk
.sym 122634 $false
.sym 122635 $false
.sym 122638 spi.tx_cnt[0]
.sym 122639 $false
.sym 122640 $false
.sym 122641 $false
.sym 122644 spi.tx_cnt[0]
.sym 122645 $abc$706167$n4249
.sym 122646 $abc$706167$n2897_1
.sym 122647 $false
.sym 122650 $false
.sym 122651 $false
.sym 122652 spi.tx_cnt[0]
.sym 122653 $false
.sym 122656 spi.tx_cnt[0]
.sym 122657 spi.sclk
.sym 122658 spi.tx_cnt[1]
.sym 122659 $abc$706167$n1871
.sym 122662 $abc$706167$n2899_1
.sym 122663 $abc$706167$n1712
.sym 122664 $abc$706167$n2900_1
.sym 122665 $false
.sym 122666 $abc$706167$n1323$2
.sym 122667 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 122668 $false
.sym 122671 $abc$706167$n1472
.sym 122672 $abc$706167$n1474
.sym 122673 $abc$706167$n1476
.sym 122674 $abc$706167$n1478
.sym 122675 $abc$706167$n1480
.sym 122676 $abc$706167$n1482
.sym 122749 $abc$706167$n1791
.sym 122750 $abc$706167$n1793
.sym 122751 $false
.sym 122752 $false
.sym 122767 $abc$706167$n3536_1
.sym 122768 $abc$706167$n3344_1
.sym 122769 $abc$706167$n3989
.sym 122770 $abc$706167$n2895_1
.sym 122773 $false
.sym 122774 $abc$706167$n4141
.sym 122775 $false
.sym 122776 $false
.sym 122779 spi_frame[305]
.sym 122780 $false
.sym 122781 $false
.sym 122782 $false
.sym 122785 $false
.sym 122786 $false
.sym 122787 $false
.sym 122788 $false
.sym 122789 $abc$706167$n1337$2
.sym 122790 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 122791 $false
.sym 122792 $abc$706167$n1935
.sym 122793 $abc$706167$n1925
.sym 122794 $abc$706167$n1929
.sym 122795 $abc$706167$n1928
.sym 122796 $abc$706167$n1934
.sym 122797 RHD_init_inst.cnt_cmd_bit[6]
.sym 122798 RHD_init_inst.cnt_cmd_bit[7]
.sym 122799 RHD_init_inst.cnt_cmd_bit[4]
.sym 122828 $true
.sym 122865 byte_cnt[0]$2
.sym 122866 $false
.sym 122867 byte_cnt[0]
.sym 122868 $false
.sym 122869 $false
.sym 122871 $auto$alumacc.cc:474:replace_alu$531510.C[2]
.sym 122873 $false
.sym 122874 byte_cnt[1]
.sym 122877 $auto$alumacc.cc:474:replace_alu$531510.C[3]
.sym 122878 $false
.sym 122879 $false
.sym 122880 byte_cnt[2]
.sym 122881 $auto$alumacc.cc:474:replace_alu$531510.C[2]
.sym 122883 $auto$alumacc.cc:474:replace_alu$531510.C[4]
.sym 122884 $false
.sym 122885 $false
.sym 122886 byte_cnt[3]
.sym 122887 $auto$alumacc.cc:474:replace_alu$531510.C[3]
.sym 122889 $auto$alumacc.cc:474:replace_alu$531510.C[5]
.sym 122890 $false
.sym 122891 $false
.sym 122892 byte_cnt[4]
.sym 122893 $auto$alumacc.cc:474:replace_alu$531510.C[4]
.sym 122895 $auto$alumacc.cc:474:replace_alu$531510.C[6]
.sym 122896 $false
.sym 122897 $false
.sym 122898 byte_cnt[5]
.sym 122899 $auto$alumacc.cc:474:replace_alu$531510.C[5]
.sym 122901 $auto$alumacc.cc:474:replace_alu$531510.C[7]
.sym 122902 $false
.sym 122903 $false
.sym 122904 byte_cnt[6]
.sym 122905 $auto$alumacc.cc:474:replace_alu$531510.C[6]
.sym 122907 $auto$alumacc.cc:474:replace_alu$531510.C[8]
.sym 122908 $false
.sym 122909 $false
.sym 122910 byte_cnt[7]
.sym 122911 $auto$alumacc.cc:474:replace_alu$531510.C[7]
.sym 122912 RHD_init_inst.rhd_data_en
.sym 122913 CLK_16mhz$2$2
.sym 122914 $abc$706167$n11
.sym 122915 $abc$706167$n1944
.sym 122916 $abc$706167$n1932
.sym 122917 $abc$706167$n991
.sym 122918 $abc$706167$n1323
.sym 122919 $abc$706167$n1931
.sym 122920 RHD_init_inst.cnt_cmd_bit[1]
.sym 122921 RHD_init_inst.cnt_cmd_bit[5]
.sym 122951 $auto$alumacc.cc:474:replace_alu$531510.C[8]
.sym 122988 $auto$alumacc.cc:474:replace_alu$531510.C[9]
.sym 122989 $false
.sym 122990 $false
.sym 122991 byte_cnt[8]
.sym 122992 $auto$alumacc.cc:474:replace_alu$531510.C[8]
.sym 122994 $auto$alumacc.cc:474:replace_alu$531510.C[10]
.sym 122995 $false
.sym 122996 $false
.sym 122997 byte_cnt[9]
.sym 122998 $auto$alumacc.cc:474:replace_alu$531510.C[9]
.sym 123000 $auto$alumacc.cc:474:replace_alu$531510.C[11]
.sym 123001 $false
.sym 123002 $false
.sym 123003 byte_cnt[10]
.sym 123004 $auto$alumacc.cc:474:replace_alu$531510.C[10]
.sym 123006 $auto$alumacc.cc:474:replace_alu$531510.C[12]
.sym 123007 $false
.sym 123008 $false
.sym 123009 byte_cnt[11]
.sym 123010 $auto$alumacc.cc:474:replace_alu$531510.C[11]
.sym 123012 $auto$alumacc.cc:474:replace_alu$531510.C[13]
.sym 123013 $false
.sym 123014 $false
.sym 123015 byte_cnt[12]
.sym 123016 $auto$alumacc.cc:474:replace_alu$531510.C[12]
.sym 123018 $auto$alumacc.cc:474:replace_alu$531510.C[14]
.sym 123019 $false
.sym 123020 $false
.sym 123021 byte_cnt[13]
.sym 123022 $auto$alumacc.cc:474:replace_alu$531510.C[13]
.sym 123024 $auto$alumacc.cc:474:replace_alu$531510.C[15]
.sym 123025 $false
.sym 123026 $false
.sym 123027 byte_cnt[14]
.sym 123028 $auto$alumacc.cc:474:replace_alu$531510.C[14]
.sym 123031 $false
.sym 123032 $false
.sym 123033 byte_cnt[15]
.sym 123034 $auto$alumacc.cc:474:replace_alu$531510.C[15]
.sym 123035 RHD_init_inst.rhd_data_en
.sym 123036 CLK_16mhz$2$2
.sym 123037 $abc$706167$n11
.sym 123039 $abc$706167$n1345
.sym 123040 $abc$706167$n1343
.sym 123042 $abc$706167$n1339
.sym 123043 $abc$706167$n2897_1
.sym 123045 spi.cs
.sym 123112 byte_cnt[12]
.sym 123113 byte_cnt[13]
.sym 123114 byte_cnt[14]
.sym 123115 byte_cnt[15]
.sym 123118 spi.spi_state[0]
.sym 123119 spi.spi_state[1]
.sym 123120 spi.spi_state[2]
.sym 123121 $abc$706167$n1886
.sym 123124 $abc$706167$n1851
.sym 123125 $abc$706167$n1852
.sym 123126 $false
.sym 123127 $false
.sym 123130 byte_cnt[8]
.sym 123131 byte_cnt[9]
.sym 123132 byte_cnt[10]
.sym 123133 byte_cnt[11]
.sym 123136 spi.spi_state[1]
.sym 123137 spi.spi_state[0]
.sym 123138 spi.spi_state[2]
.sym 123139 spi.spi_en
.sym 123142 $abc$706167$n1871
.sym 123143 $abc$706167$n1864
.sym 123144 $abc$706167$n2925_1
.sym 123145 $abc$706167$n861
.sym 123148 $abc$706167$n861
.sym 123149 $abc$706167$n1886
.sym 123150 $abc$706167$n1871
.sym 123151 $abc$706167$n2897_1
.sym 123154 $abc$706167$n861
.sym 123155 $false
.sym 123156 $false
.sym 123157 $false
.sym 123158 $abc$706167$n1317
.sym 123159 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 123160 $false
.sym 123161 $abc$706167$n4124
.sym 123162 $abc$706167$n1300
.sym 123164 $abc$706167$n1837_1
.sym 123165 $abc$706167$n4117
.sym 123166 $abc$706167$n247
.sym 123167 $abc$706167$n1836_1
.sym 123168 RHD_init_inst.cnt_wait[1]
.sym 123241 RHD_init_inst.cnt_wait[4]
.sym 123242 $false
.sym 123243 $false
.sym 123244 $false
.sym 123247 $abc$706167$n1864
.sym 123248 $abc$706167$n1871
.sym 123249 $false
.sym 123250 $false
.sym 123253 $abc$706167$n1794
.sym 123254 RHD_init_inst.cnt_cmd_bit[1]
.sym 123255 $false
.sym 123256 $false
.sym 123265 RHD_init_inst.cnt_wait[6]
.sym 123266 $false
.sym 123267 $false
.sym 123268 $false
.sym 123271 RHD_init_inst.cnt_cmd_bit[3]
.sym 123272 RHD_init_inst.cnt_cmd_bit[2]
.sym 123273 $false
.sym 123274 $false
.sym 123277 RHD_init_inst.cnt_wait[2]
.sym 123278 $false
.sym 123279 $false
.sym 123280 $false
.sym 123284 $abc$706167$n1838_1
.sym 123285 $abc$706167$n1835_1
.sym 123286 $abc$706167$n1839_1
.sym 123287 $abc$706167$n248
.sym 123288 $abc$706167$n233
.sym 123289 $abc$706167$n4121
.sym 123290 $abc$706167$n226
.sym 123291 RHD_init_inst.cnt_wait[0]
.sym 123320 $true
.sym 123357 $abc$706167$n248$2
.sym 123358 $false
.sym 123359 $abc$706167$n248
.sym 123360 $false
.sym 123361 $false
.sym 123363 $auto$alumacc.cc:474:replace_alu$531428.C[2]
.sym 123365 $false
.sym 123366 $abc$706167$n247
.sym 123369 $auto$alumacc.cc:474:replace_alu$531428.C[3]
.sym 123371 $false
.sym 123372 $abc$706167$n245
.sym 123375 $auto$alumacc.cc:474:replace_alu$531428.C[4]
.sym 123377 $true$2
.sym 123378 $abc$706167$n4117
.sym 123381 $auto$alumacc.cc:474:replace_alu$531428.C[5]
.sym 123383 $true$2
.sym 123384 $abc$706167$n4119
.sym 123387 $auto$alumacc.cc:474:replace_alu$531428.C[6]
.sym 123389 $true$2
.sym 123390 $abc$706167$n4121
.sym 123393 $auto$alumacc.cc:474:replace_alu$531428.C[7]
.sym 123395 $false
.sym 123396 $abc$706167$n239
.sym 123399 $auto$alumacc.cc:474:replace_alu$531428.C[8]
.sym 123401 $true$2
.sym 123402 $abc$706167$n4124
.sym 123408 $abc$706167$n1295
.sym 123409 $abc$706167$n4126
.sym 123410 $abc$706167$n227
.sym 123411 $abc$706167$n4131
.sym 123412 $abc$706167$n230
.sym 123413 $abc$706167$n4128
.sym 123414 $abc$706167$n229
.sym 123443 $auto$alumacc.cc:474:replace_alu$531428.C[8]
.sym 123480 $auto$alumacc.cc:474:replace_alu$531428.C[9]
.sym 123482 $true$2
.sym 123483 $abc$706167$n4126
.sym 123486 $auto$alumacc.cc:474:replace_alu$531428.C[10]
.sym 123488 $true$2
.sym 123489 $abc$706167$n4128
.sym 123492 $auto$alumacc.cc:474:replace_alu$531428.C[11]
.sym 123494 $false
.sym 123495 $abc$706167$n233
.sym 123498 $auto$alumacc.cc:474:replace_alu$531428.C[12]
.sym 123500 $true$2
.sym 123501 $abc$706167$n4131
.sym 123504 $auto$alumacc.cc:474:replace_alu$531428.C[13]
.sym 123506 $false
.sym 123507 $abc$706167$n230
.sym 123510 $auto$alumacc.cc:474:replace_alu$531428.C[14]
.sym 123512 $false
.sym 123513 $abc$706167$n229
.sym 123516 $auto$alumacc.cc:474:replace_alu$531428.C[15]
.sym 123518 $false
.sym 123519 $abc$706167$n227
.sym 123522 $abc$706167$n4090$2
.sym 123524 $false
.sym 123525 $abc$706167$n226
.sym 123530 $abc$706167$n1888
.sym 123531 $abc$706167$n4110
.sym 123532 $abc$706167$n1321
.sym 123536 frame_cnt[0]
.sym 123607 $abc$706167$n4090$2
.sym 123610 spi.spi_state[2]
.sym 123611 spi.spi_state[1]
.sym 123612 spi.spi_state[0]
.sym 123613 $false
.sym 123616 $abc$706167$n1872
.sym 123617 $abc$706167$n4269
.sym 123618 $abc$706167$n1863
.sym 123619 spi.csoff_tick[5]
.sym 123622 $abc$706167$n1872
.sym 123623 $abc$706167$n4271
.sym 123624 $abc$706167$n1863
.sym 123625 spi.csoff_tick[7]
.sym 123628 $abc$706167$n1872
.sym 123629 $abc$706167$n4266
.sym 123630 $abc$706167$n1863
.sym 123631 spi.csoff_tick[2]
.sym 123634 $abc$706167$n1872
.sym 123635 $abc$706167$n4270
.sym 123636 $abc$706167$n1863
.sym 123637 spi.csoff_tick[6]
.sym 123646 $abc$706167$n1872
.sym 123647 $abc$706167$n4268
.sym 123648 $abc$706167$n1863
.sym 123649 spi.csoff_tick[4]
.sym 123650 $abc$706167$n1321
.sym 123651 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 123652 $false
.sym 123653 $abc$706167$n1887
.sym 123654 $abc$706167$n1889
.sym 123655 $abc$706167$n184
.sym 123656 $abc$706167$n178
.sym 123657 $abc$706167$n188
.sym 123658 $abc$706167$n187
.sym 123659 spi.csoff_tick[3]
.sym 123660 spi.csoff_tick[1]
.sym 123689 $true
.sym 123726 spi.csoff_tick[0]$2
.sym 123727 $false
.sym 123728 spi.csoff_tick[0]
.sym 123729 $false
.sym 123730 $false
.sym 123732 $auto$alumacc.cc:474:replace_alu$531545.C[2]
.sym 123734 $false
.sym 123735 spi.csoff_tick[1]
.sym 123738 $auto$alumacc.cc:474:replace_alu$531545.C[3]
.sym 123739 $false
.sym 123740 $false
.sym 123741 spi.csoff_tick[2]
.sym 123742 $auto$alumacc.cc:474:replace_alu$531545.C[2]
.sym 123744 $auto$alumacc.cc:474:replace_alu$531545.C[4]
.sym 123745 $false
.sym 123746 $false
.sym 123747 spi.csoff_tick[3]
.sym 123748 $auto$alumacc.cc:474:replace_alu$531545.C[3]
.sym 123750 $auto$alumacc.cc:474:replace_alu$531545.C[5]
.sym 123751 $false
.sym 123752 $false
.sym 123753 spi.csoff_tick[4]
.sym 123754 $auto$alumacc.cc:474:replace_alu$531545.C[4]
.sym 123756 $auto$alumacc.cc:474:replace_alu$531545.C[6]
.sym 123757 $false
.sym 123758 $false
.sym 123759 spi.csoff_tick[5]
.sym 123760 $auto$alumacc.cc:474:replace_alu$531545.C[5]
.sym 123762 $auto$alumacc.cc:474:replace_alu$531545.C[7]
.sym 123763 $false
.sym 123764 $false
.sym 123765 spi.csoff_tick[6]
.sym 123766 $auto$alumacc.cc:474:replace_alu$531545.C[6]
.sym 123768 $auto$alumacc.cc:474:replace_alu$531545.C[8]
.sym 123769 $false
.sym 123770 $false
.sym 123771 spi.csoff_tick[7]
.sym 123772 $auto$alumacc.cc:474:replace_alu$531545.C[7]
.sym 123776 $abc$706167$n4111
.sym 123777 $abc$706167$n1890
.sym 123778 $abc$706167$n167
.sym 123779 $abc$706167$n169
.sym 123780 $abc$706167$n4112
.sym 123781 $abc$706167$n1891
.sym 123782 $abc$706167$n172
.sym 123783 spi.csoff_tick[11]
.sym 123812 $auto$alumacc.cc:474:replace_alu$531545.C[8]
.sym 123849 $auto$alumacc.cc:474:replace_alu$531545.C[9]
.sym 123850 $false
.sym 123851 $false
.sym 123852 spi.csoff_tick[8]
.sym 123853 $auto$alumacc.cc:474:replace_alu$531545.C[8]
.sym 123855 $auto$alumacc.cc:474:replace_alu$531545.C[10]
.sym 123856 $false
.sym 123857 $false
.sym 123858 spi.csoff_tick[9]
.sym 123859 $auto$alumacc.cc:474:replace_alu$531545.C[9]
.sym 123861 $auto$alumacc.cc:474:replace_alu$531545.C[11]
.sym 123862 $false
.sym 123863 $false
.sym 123864 spi.csoff_tick[10]
.sym 123865 $auto$alumacc.cc:474:replace_alu$531545.C[10]
.sym 123867 $auto$alumacc.cc:474:replace_alu$531545.C[12]
.sym 123868 $false
.sym 123869 $false
.sym 123870 spi.csoff_tick[11]
.sym 123871 $auto$alumacc.cc:474:replace_alu$531545.C[11]
.sym 123873 $auto$alumacc.cc:474:replace_alu$531545.C[13]
.sym 123874 $false
.sym 123875 $false
.sym 123876 spi.csoff_tick[12]
.sym 123877 $auto$alumacc.cc:474:replace_alu$531545.C[12]
.sym 123879 $auto$alumacc.cc:474:replace_alu$531545.C[14]
.sym 123880 $false
.sym 123881 $false
.sym 123882 spi.csoff_tick[13]
.sym 123883 $auto$alumacc.cc:474:replace_alu$531545.C[13]
.sym 123885 $auto$alumacc.cc:474:replace_alu$531545.C[15]
.sym 123886 $false
.sym 123887 $false
.sym 123888 spi.csoff_tick[14]
.sym 123889 $auto$alumacc.cc:474:replace_alu$531545.C[14]
.sym 123892 $false
.sym 123893 $false
.sym 123894 spi.csoff_tick[15]
.sym 123895 $auto$alumacc.cc:474:replace_alu$531545.C[15]
.sym 123899 $abc$706167$n1886
.sym 123901 $abc$706167$n4265
.sym 123905 $abc$706167$n173
.sym 123906 spi.csoff_tick[0]
.sym 123973 $abc$706167$n1872
.sym 123974 $abc$706167$n4278
.sym 123975 $abc$706167$n1863
.sym 123976 spi.csoff_tick[14]
.sym 123979 $abc$706167$n1872
.sym 123980 $abc$706167$n4274
.sym 123981 $abc$706167$n1863
.sym 123982 spi.csoff_tick[10]
.sym 123985 $abc$706167$n1872
.sym 123986 $abc$706167$n4276
.sym 123987 $abc$706167$n1863
.sym 123988 spi.csoff_tick[12]
.sym 123991 $abc$706167$n1872
.sym 123992 $abc$706167$n4279
.sym 123993 $abc$706167$n1863
.sym 123994 spi.csoff_tick[15]
.sym 123997 $abc$706167$n1872
.sym 123998 $abc$706167$n4273
.sym 123999 $abc$706167$n1863
.sym 124000 spi.csoff_tick[9]
.sym 124003 $abc$706167$n1872
.sym 124004 $abc$706167$n4277
.sym 124005 $abc$706167$n1863
.sym 124006 spi.csoff_tick[13]
.sym 124015 $abc$706167$n1872
.sym 124016 $abc$706167$n4272
.sym 124017 $abc$706167$n1863
.sym 124018 spi.csoff_tick[8]
.sym 124019 $abc$706167$n1321
.sym 124020 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 124021 $false
.sym 124022 $abc$706167$n4182
.sym 124023 $abc$706167$n4156
.sym 124025 $abc$706167$n4154
.sym 124027 $abc$706167$n4184
.sym 124058 $true
.sym 124095 $abc$706167$n4154$2
.sym 124096 $false
.sym 124097 $abc$706167$n4154
.sym 124098 $false
.sym 124099 $false
.sym 124101 $auto$alumacc.cc:474:replace_alu$531499.C[2]
.sym 124103 $false
.sym 124104 $0\frame_cnt[31:0][1]
.sym 124107 $auto$alumacc.cc:474:replace_alu$531499.C[3]
.sym 124109 $false
.sym 124110 $abc$706167$n4180
.sym 124113 $auto$alumacc.cc:474:replace_alu$531499.C[4]
.sym 124115 $false
.sym 124116 $abc$706167$n4156
.sym 124119 $auto$alumacc.cc:474:replace_alu$531499.C[5]
.sym 124121 $true$2
.sym 124122 $abc$706167$n4182
.sym 124125 $auto$alumacc.cc:474:replace_alu$531499.C[6]
.sym 124127 $false
.sym 124128 $abc$706167$n4184
.sym 124131 $auto$alumacc.cc:474:replace_alu$531499.C[7]
.sym 124133 $true$2
.sym 124134 $abc$706167$n4158
.sym 124137 $auto$alumacc.cc:474:replace_alu$531499.C[8]
.sym 124139 $false
.sym 124140 $abc$706167$n4160
.sym 124145 $abc$706167$n4180
.sym 124146 $abc$706167$n4166
.sym 124148 $abc$706167$n4160
.sym 124152 $abc$706167$n4162
.sym 124181 $auto$alumacc.cc:474:replace_alu$531499.C[8]
.sym 124218 $auto$alumacc.cc:474:replace_alu$531499.C[9]
.sym 124220 $true$2
.sym 124221 $abc$706167$n4186
.sym 124224 $auto$alumacc.cc:474:replace_alu$531499.C[10]
.sym 124226 $true$2
.sym 124227 $abc$706167$n4162
.sym 124230 $auto$alumacc.cc:474:replace_alu$531499.C[11]
.sym 124232 $false
.sym 124233 $abc$706167$n4164
.sym 124236 $auto$alumacc.cc:474:replace_alu$531499.C[12]
.sym 124238 $false
.sym 124239 $abc$706167$n4188
.sym 124242 $auto$alumacc.cc:474:replace_alu$531499.C[13]
.sym 124244 $false
.sym 124245 $abc$706167$n4166
.sym 124248 $auto$alumacc.cc:474:replace_alu$531499.C[14]
.sym 124250 $false
.sym 124251 $abc$706167$n4190
.sym 124254 $auto$alumacc.cc:474:replace_alu$531499.C[15]
.sym 124256 $true$2
.sym 124257 $abc$706167$n4192
.sym 124260 $auto$alumacc.cc:474:replace_alu$531499.C[16]
.sym 124262 $true$2
.sym 124263 $abc$706167$n4168
.sym 124268 $abc$706167$n4198
.sym 124269 $abc$706167$n4202
.sym 124270 $abc$706167$n4188
.sym 124271 $abc$706167$n4196
.sym 124272 $abc$706167$n4164
.sym 124273 $abc$706167$n4186
.sym 124274 $abc$706167$n4200
.sym 124275 $abc$706167$n4204
.sym 124304 $auto$alumacc.cc:474:replace_alu$531499.C[16]
.sym 124341 $auto$alumacc.cc:474:replace_alu$531499.C[17]
.sym 124343 $false
.sym 124344 $abc$706167$n4194
.sym 124347 $auto$alumacc.cc:474:replace_alu$531499.C[18]
.sym 124349 $false
.sym 124350 $abc$706167$n4170
.sym 124353 $auto$alumacc.cc:474:replace_alu$531499.C[19]
.sym 124355 $false
.sym 124356 $abc$706167$n4172
.sym 124359 $auto$alumacc.cc:474:replace_alu$531499.C[20]
.sym 124361 $false
.sym 124362 $abc$706167$n4196
.sym 124365 $auto$alumacc.cc:474:replace_alu$531499.C[21]
.sym 124367 $false
.sym 124368 $abc$706167$n4198
.sym 124371 $auto$alumacc.cc:474:replace_alu$531499.C[22]
.sym 124373 $false
.sym 124374 $abc$706167$n4200
.sym 124377 $auto$alumacc.cc:474:replace_alu$531499.C[23]
.sym 124379 $false
.sym 124380 $abc$706167$n4202
.sym 124383 $auto$alumacc.cc:474:replace_alu$531499.C[24]
.sym 124385 $false
.sym 124386 $abc$706167$n4204
.sym 124391 $abc$706167$n4170
.sym 124393 $abc$706167$n4194
.sym 124394 $abc$706167$n4206
.sym 124395 $abc$706167$n4214
.sym 124396 $abc$706167$n4172
.sym 124427 $auto$alumacc.cc:474:replace_alu$531499.C[24]
.sym 124464 $auto$alumacc.cc:474:replace_alu$531499.C[25]
.sym 124466 $false
.sym 124467 $abc$706167$n4206
.sym 124470 $auto$alumacc.cc:474:replace_alu$531499.C[26]
.sym 124472 $false
.sym 124473 $abc$706167$n4174
.sym 124476 $auto$alumacc.cc:474:replace_alu$531499.C[27]
.sym 124478 $false
.sym 124479 $abc$706167$n4208
.sym 124482 $auto$alumacc.cc:474:replace_alu$531499.C[28]
.sym 124484 $false
.sym 124485 $abc$706167$n4176
.sym 124488 $auto$alumacc.cc:474:replace_alu$531499.C[29]
.sym 124490 $false
.sym 124491 $abc$706167$n4210
.sym 124494 $auto$alumacc.cc:474:replace_alu$531499.C[30]
.sym 124496 $false
.sym 124497 $abc$706167$n4178
.sym 124500 $auto$alumacc.cc:474:replace_alu$531499.C[31]
.sym 124502 $false
.sym 124503 $abc$706167$n4212
.sym 124506 $abc$706167$n1360$2
.sym 124508 $false
.sym 124509 $abc$706167$n4214
.sym 124514 $abc$706167$n4178
.sym 124518 $abc$706167$n4212
.sym 124521 $abc$706167$n4210
.sym 124591 $abc$706167$n1360$2
.sym 124594 frame_cnt[27]
.sym 124595 $false
.sym 124596 $false
.sym 124597 $false
.sym 124600 RHD_init_inst.cnt_cmd_bit_C[5]
.sym 124601 $false
.sym 124602 $false
.sym 124603 $false
.sym 124612 frame_cnt[26]
.sym 124613 $false
.sym 124614 $false
.sym 124615 $false
.sym 124618 RHD_init_inst.cnt_cmd_bit_C[7]
.sym 124619 $false
.sym 124620 $false
.sym 124621 $false
.sym 124624 frame_cnt[25]
.sym 124625 $false
.sym 124626 $false
.sym 124627 $false
.sym 124630 RHD_init_inst.cnt_cmd_bit_C[2]
.sym 124631 $false
.sym 124632 $false
.sym 124633 $false
.sym 124673 $true
.sym 124710 $abc$706167$n210$2
.sym 124711 $false
.sym 124712 $abc$706167$n210
.sym 124713 $false
.sym 124714 $false
.sym 124716 $auto$alumacc.cc:474:replace_alu$531388.C[2]
.sym 124718 $true$2
.sym 124719 $abc$706167$n301
.sym 124722 $auto$alumacc.cc:474:replace_alu$531388.C[3]
.sym 124724 $true$2
.sym 124725 $abc$706167$n299
.sym 124728 $auto$alumacc.cc:474:replace_alu$531388.C[4]
.sym 124730 $false
.sym 124731 $abc$706167$n206
.sym 124734 $auto$alumacc.cc:474:replace_alu$531388.C[5]
.sym 124736 $true$2
.sym 124737 $abc$706167$n4150
.sym 124740 $auto$alumacc.cc:474:replace_alu$531388.C[6]
.sym 124742 $false
.sym 124743 $abc$706167$n296
.sym 124746 $auto$alumacc.cc:474:replace_alu$531388.C[7]
.sym 124748 $false
.sym 124749 $abc$706167$n294
.sym 124752 $auto$alumacc.cc:474:replace_alu$531388.C[8]
.sym 124754 $false
.sym 124755 $abc$706167$n293
.sym 124796 $auto$alumacc.cc:474:replace_alu$531388.C[8]
.sym 124833 $auto$alumacc.cc:474:replace_alu$531388.C[9]
.sym 124835 $false
.sym 124836 $abc$706167$n291
.sym 124839 $auto$alumacc.cc:474:replace_alu$531388.C[10]
.sym 124841 $false
.sym 124842 $abc$706167$n290
.sym 124845 $auto$alumacc.cc:474:replace_alu$531388.C[11]
.sym 124847 $false
.sym 124848 $abc$706167$n288
.sym 124851 $auto$alumacc.cc:474:replace_alu$531388.C[12]
.sym 124853 $false
.sym 124854 $abc$706167$n287
.sym 124857 $auto$alumacc.cc:474:replace_alu$531388.C[13]
.sym 124859 $false
.sym 124860 $abc$706167$n285
.sym 124863 $auto$alumacc.cc:474:replace_alu$531388.C[14]
.sym 124865 $false
.sym 124866 $abc$706167$n284
.sym 124869 $auto$alumacc.cc:474:replace_alu$531388.C[15]
.sym 124871 $false
.sym 124872 $abc$706167$n282
.sym 124875 $abc$706167$n4073$2
.sym 124877 $false
.sym 124878 $abc$706167$n281
.sym 124883 $abc$706167$n4096
.sym 124960 $abc$706167$n4073$2
.sym 125517 RHD_init_inst.cnt_idle[0]
.sym 125614 $abc$706167$n1310
.sym 125615 RHD_init_inst.cnt_idle[0]
.sym 125616 $false
.sym 125617 $false
.sym 125620 RHD_init_inst.cnt_idle[1]
.sym 125621 $false
.sym 125622 $false
.sym 125623 $false
.sym 125626 $abc$706167$n275
.sym 125627 $false
.sym 125628 $false
.sym 125629 $false
.sym 125636 $abc$706167$n1308
.sym 125637 CLK_16mhz$2$2
.sym 125638 $false
.sym 125641 RHD_init_inst.cnt_idle[2]
.sym 125642 RHD_init_inst.cnt_idle[3]
.sym 125643 RHD_init_inst.cnt_idle[4]
.sym 125644 RHD_init_inst.cnt_idle[5]
.sym 125645 RHD_init_inst.cnt_idle[6]
.sym 125646 RHD_init_inst.cnt_idle[7]
.sym 125713 RHD_init_inst.cnt_idle[6]
.sym 125714 $false
.sym 125715 $false
.sym 125716 $false
.sym 125719 RHD_init_inst.cnt_idle[4]
.sym 125720 $false
.sym 125721 $false
.sym 125722 $false
.sym 125725 RHD_init_inst.cnt_idle[7]
.sym 125726 $false
.sym 125727 $false
.sym 125728 $false
.sym 125731 RHD_init_inst.cnt_idle[4]
.sym 125732 RHD_init_inst.cnt_idle[7]
.sym 125733 RHD_init_inst.cnt_idle[6]
.sym 125734 RHD_init_inst.cnt_idle[5]
.sym 125737 RHD_init_inst.cnt_idle[3]
.sym 125738 $false
.sym 125739 $false
.sym 125740 $false
.sym 125743 RHD_init_inst.cnt_idle[0]
.sym 125744 RHD_init_inst.cnt_idle[1]
.sym 125745 RHD_init_inst.cnt_idle[3]
.sym 125746 RHD_init_inst.cnt_idle[2]
.sym 125749 RHD_init_inst.cnt_idle[0]
.sym 125750 $false
.sym 125751 $false
.sym 125752 $false
.sym 125755 RHD_init_inst.cnt_idle[5]
.sym 125756 $false
.sym 125757 $false
.sym 125758 $false
.sym 125769 $abc$706167$n4107
.sym 125798 $true
.sym 125835 $abc$706167$n276$2
.sym 125836 $false
.sym 125837 $abc$706167$n276
.sym 125838 $false
.sym 125839 $false
.sym 125841 $auto$alumacc.cc:474:replace_alu$531461.C[2]
.sym 125843 $false
.sym 125844 $abc$706167$n275
.sym 125847 $auto$alumacc.cc:474:replace_alu$531461.C[3]
.sym 125849 $true$2
.sym 125850 $abc$706167$n4107
.sym 125853 $auto$alumacc.cc:474:replace_alu$531461.C[4]
.sym 125855 $false
.sym 125856 $abc$706167$n272
.sym 125859 $auto$alumacc.cc:474:replace_alu$531461.C[5]
.sym 125861 $false
.sym 125862 $abc$706167$n270
.sym 125865 $auto$alumacc.cc:474:replace_alu$531461.C[6]
.sym 125867 $true$2
.sym 125868 $abc$706167$n4145
.sym 125871 $auto$alumacc.cc:474:replace_alu$531461.C[7]
.sym 125873 $true$2
.sym 125874 $abc$706167$n4147
.sym 125877 $abc$706167$n4094$2
.sym 125879 $false
.sym 125880 $abc$706167$n266
.sym 125962 $abc$706167$n4094$2
.sym 125965 RHD_init_inst.CMD_C[11]
.sym 125966 RHD_init_inst.CMD_C[3]
.sym 125967 RHD_init_inst.cnt_cmd_bit[2]
.sym 125968 RHD_init_inst.cnt_cmd_bit[3]
.sym 125971 RHD_init_inst.CMD_C[7]
.sym 125972 RHD_init_inst.CMD_C[15]
.sym 125973 RHD_init_inst.cnt_cmd_bit[2]
.sym 125974 $abc$706167$n3585_1
.sym 125977 $false
.sym 125978 $false
.sym 125979 $false
.sym 125980 $false
.sym 125983 $false
.sym 125984 $false
.sym 125985 $false
.sym 125986 $false
.sym 125989 $false
.sym 125990 $false
.sym 125991 $false
.sym 125992 $false
.sym 126005 $abc$706167$n1275
.sym 126006 CLK_16mhz$2$2
.sym 126007 $false
.sym 126082 RHD_init_inst.CMD_C[4]
.sym 126083 RHD_init_inst.CMD_C[0]
.sym 126084 RHD_init_inst.cnt_cmd_bit[2]
.sym 126085 RHD_init_inst.cnt_cmd_bit[3]
.sym 126088 RHD_init_inst.cnt_cmd_bit[3]
.sym 126089 $false
.sym 126090 $false
.sym 126091 $false
.sym 126106 $false
.sym 126107 $false
.sym 126108 $false
.sym 126109 $false
.sym 126124 $false
.sym 126125 $false
.sym 126126 $false
.sym 126127 $false
.sym 126128 $abc$706167$n1275
.sym 126129 CLK_16mhz$2$2
.sym 126130 $false
.sym 126167 $true
.sym 126204 $abc$706167$n261$2
.sym 126205 $false
.sym 126206 $abc$706167$n261
.sym 126207 $false
.sym 126208 $false
.sym 126210 $auto$alumacc.cc:474:replace_alu$531439.C[2]
.sym 126212 $true$2
.sym 126213 $abc$706167$n329
.sym 126216 $auto$alumacc.cc:474:replace_alu$531439.C[3]
.sym 126218 $true$2
.sym 126219 $abc$706167$n327
.sym 126222 $auto$alumacc.cc:474:replace_alu$531439.C[4]
.sym 126224 $false
.sym 126225 $abc$706167$n257
.sym 126228 $auto$alumacc.cc:474:replace_alu$531439.C[5]
.sym 126230 $true$2
.sym 126231 $abc$706167$n4140
.sym 126234 $auto$alumacc.cc:474:replace_alu$531439.C[6]
.sym 126236 $false
.sym 126237 $abc$706167$n324
.sym 126240 $auto$alumacc.cc:474:replace_alu$531439.C[7]
.sym 126242 $false
.sym 126243 $abc$706167$n322
.sym 126246 $abc$706167$n4078
.sym 126248 $false
.sym 126249 $abc$706167$n321
.sym 126254 $abc$706167$n4098
.sym 126328 $abc$706167$n1796
.sym 126329 $abc$706167$n1791
.sym 126330 $abc$706167$n4098
.sym 126331 $abc$706167$n4078
.sym 126340 RHD_init_inst.cnt_cmd_bit[2]
.sym 126341 $false
.sym 126342 $false
.sym 126343 $false
.sym 126352 RHD_init_inst.cnt_cmd_bit[4]
.sym 126353 $false
.sym 126354 $false
.sym 126355 $false
.sym 126358 RHD_init_inst.cnt_cmd_bit[5]
.sym 126359 $false
.sym 126360 $false
.sym 126361 $false
.sym 126364 RHD_init_inst.cnt_cmd_bit[6]
.sym 126365 $false
.sym 126366 $false
.sym 126367 $false
.sym 126413 $true
.sym 126450 spi.tx_cnt[0]$2
.sym 126451 $false
.sym 126452 spi.tx_cnt[0]
.sym 126453 $false
.sym 126454 $false
.sym 126456 $auto$alumacc.cc:474:replace_alu$531542.C[2]
.sym 126458 $false
.sym 126459 spi.tx_cnt[1]
.sym 126462 $auto$alumacc.cc:474:replace_alu$531542.C[3]
.sym 126463 $false
.sym 126464 $false
.sym 126465 spi.tx_cnt[2]
.sym 126466 $auto$alumacc.cc:474:replace_alu$531542.C[2]
.sym 126468 $auto$alumacc.cc:474:replace_alu$531542.C[4]
.sym 126469 $false
.sym 126470 $false
.sym 126471 spi.tx_cnt[3]
.sym 126472 $auto$alumacc.cc:474:replace_alu$531542.C[3]
.sym 126474 $auto$alumacc.cc:474:replace_alu$531542.C[5]
.sym 126475 $false
.sym 126476 $false
.sym 126477 spi.tx_cnt[4]
.sym 126478 $auto$alumacc.cc:474:replace_alu$531542.C[4]
.sym 126480 $auto$alumacc.cc:474:replace_alu$531542.C[6]
.sym 126481 $false
.sym 126482 $false
.sym 126483 spi.tx_cnt[5]
.sym 126484 $auto$alumacc.cc:474:replace_alu$531542.C[5]
.sym 126486 $auto$alumacc.cc:474:replace_alu$531542.C[7]
.sym 126487 $false
.sym 126488 $false
.sym 126489 spi.tx_cnt[6]
.sym 126490 $auto$alumacc.cc:474:replace_alu$531542.C[6]
.sym 126492 $auto$alumacc.cc:474:replace_alu$531542.C[8]
.sym 126493 $false
.sym 126494 $false
.sym 126495 spi.tx_cnt[7]
.sym 126496 $auto$alumacc.cc:474:replace_alu$531542.C[7]
.sym 126500 $abc$706167$n3188_1
.sym 126501 $abc$706167$n4249
.sym 126503 spi.tx_cnt[13]
.sym 126505 spi.tx_cnt[10]
.sym 126506 spi.tx_cnt[14]
.sym 126507 spi.tx_cnt[8]
.sym 126536 $auto$alumacc.cc:474:replace_alu$531542.C[8]
.sym 126573 $auto$alumacc.cc:474:replace_alu$531542.C[9]
.sym 126574 $false
.sym 126575 $false
.sym 126576 spi.tx_cnt[8]
.sym 126577 $auto$alumacc.cc:474:replace_alu$531542.C[8]
.sym 126579 $auto$alumacc.cc:474:replace_alu$531542.C[10]
.sym 126580 $false
.sym 126581 $false
.sym 126582 spi.tx_cnt[9]
.sym 126583 $auto$alumacc.cc:474:replace_alu$531542.C[9]
.sym 126585 $auto$alumacc.cc:474:replace_alu$531542.C[11]
.sym 126586 $false
.sym 126587 $false
.sym 126588 spi.tx_cnt[10]
.sym 126589 $auto$alumacc.cc:474:replace_alu$531542.C[10]
.sym 126591 $auto$alumacc.cc:474:replace_alu$531542.C[12]
.sym 126592 $false
.sym 126593 $false
.sym 126594 spi.tx_cnt[11]
.sym 126595 $auto$alumacc.cc:474:replace_alu$531542.C[11]
.sym 126597 $auto$alumacc.cc:474:replace_alu$531542.C[13]
.sym 126598 $false
.sym 126599 $false
.sym 126600 spi.tx_cnt[12]
.sym 126601 $auto$alumacc.cc:474:replace_alu$531542.C[12]
.sym 126603 $auto$alumacc.cc:474:replace_alu$531542.C[14]
.sym 126604 $false
.sym 126605 $false
.sym 126606 spi.tx_cnt[13]
.sym 126607 $auto$alumacc.cc:474:replace_alu$531542.C[13]
.sym 126609 $auto$alumacc.cc:474:replace_alu$531542.C[15]
.sym 126610 $false
.sym 126611 $false
.sym 126612 spi.tx_cnt[14]
.sym 126613 $auto$alumacc.cc:474:replace_alu$531542.C[14]
.sym 126616 $false
.sym 126617 $false
.sym 126618 spi.tx_cnt[15]
.sym 126619 $auto$alumacc.cc:474:replace_alu$531542.C[15]
.sym 126624 $abc$706167$n2899_1
.sym 126626 $abc$706167$n261
.sym 126630 spi.sclk
.sym 126697 RHD_init_inst.cnt_cmd_bit[5]
.sym 126698 RHD_init_inst.cnt_cmd_bit[6]
.sym 126699 RHD_init_inst.cnt_cmd_bit[7]
.sym 126700 $false
.sym 126703 spi.tx_cnt[5]
.sym 126704 spi.sclk
.sym 126705 $abc$706167$n1871
.sym 126706 $false
.sym 126709 RHD_init_inst.cnt_cmd_bit[7]
.sym 126710 $false
.sym 126711 $false
.sym 126712 $false
.sym 126715 RHD_init_inst.cnt_cmd_bit[0]
.sym 126716 $abc$706167$n1792
.sym 126717 RHD_init_inst.cnt_cmd_bit[4]
.sym 126718 $false
.sym 126721 spi.tx_cnt[3]
.sym 126722 $abc$706167$n4249
.sym 126723 $abc$706167$n2899_1
.sym 126724 $abc$706167$n1715
.sym 126727 $abc$706167$n1717
.sym 126728 $abc$706167$n2895_1
.sym 126729 $abc$706167$n3182_1
.sym 126730 $false
.sym 126739 spi.tx_cnt[9]
.sym 126740 $abc$706167$n4249
.sym 126741 $abc$706167$n2899_1
.sym 126742 $abc$706167$n1721
.sym 126743 $abc$706167$n1323$2
.sym 126744 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 126745 $false
.sym 126782 $true
.sym 126819 RHD_init_inst.cnt_cmd_bit[0]$2
.sym 126820 $false
.sym 126821 RHD_init_inst.cnt_cmd_bit[0]
.sym 126822 $false
.sym 126823 $false
.sym 126825 $auto$alumacc.cc:474:replace_alu$531516.C[2]
.sym 126827 $false
.sym 126828 RHD_init_inst.cnt_cmd_bit[1]
.sym 126831 $auto$alumacc.cc:474:replace_alu$531516.C[3]
.sym 126832 $false
.sym 126833 $false
.sym 126834 RHD_init_inst.cnt_cmd_bit[2]
.sym 126835 $auto$alumacc.cc:474:replace_alu$531516.C[2]
.sym 126837 $auto$alumacc.cc:474:replace_alu$531516.C[4]
.sym 126838 $false
.sym 126839 $false
.sym 126840 RHD_init_inst.cnt_cmd_bit[3]
.sym 126841 $auto$alumacc.cc:474:replace_alu$531516.C[3]
.sym 126843 $auto$alumacc.cc:474:replace_alu$531516.C[5]
.sym 126844 $false
.sym 126845 $false
.sym 126846 RHD_init_inst.cnt_cmd_bit[4]
.sym 126847 $auto$alumacc.cc:474:replace_alu$531516.C[4]
.sym 126849 $auto$alumacc.cc:474:replace_alu$531516.C[6]
.sym 126850 $false
.sym 126851 $false
.sym 126852 RHD_init_inst.cnt_cmd_bit[5]
.sym 126853 $auto$alumacc.cc:474:replace_alu$531516.C[5]
.sym 126855 $auto$alumacc.cc:474:replace_alu$531516.C[7]
.sym 126856 $false
.sym 126857 $false
.sym 126858 RHD_init_inst.cnt_cmd_bit[6]
.sym 126859 $auto$alumacc.cc:474:replace_alu$531516.C[6]
.sym 126862 $false
.sym 126863 $false
.sym 126864 RHD_init_inst.cnt_cmd_bit[7]
.sym 126865 $auto$alumacc.cc:474:replace_alu$531516.C[7]
.sym 126869 $abc$706167$n1941
.sym 126870 $abc$706167$n1937
.sym 126871 $abc$706167$n1940
.sym 126872 $abc$706167$n1938
.sym 126873 RHD_init_inst.cnt_cmd_bit[2]
.sym 126876 RHD_init_inst.cnt_cmd_bit[3]
.sym 126943 $abc$706167$n1790
.sym 126944 $abc$706167$n1476
.sym 126945 $abc$706167$n1365
.sym 126946 $abc$706167$n1798
.sym 126949 $abc$706167$n1798
.sym 126950 $abc$706167$n1365
.sym 126951 $abc$706167$n1926
.sym 126952 RHD_init_inst.cnt_cmd_bit[7]
.sym 126955 $abc$706167$n1480
.sym 126956 $abc$706167$n1365
.sym 126957 $abc$706167$n1798
.sym 126958 $false
.sym 126961 $abc$706167$n1929
.sym 126962 $abc$706167$n1926
.sym 126963 RHD_init_inst.cnt_cmd_bit[6]
.sym 126964 $false
.sym 126967 $abc$706167$n1935
.sym 126968 $abc$706167$n1926
.sym 126969 RHD_init_inst.cnt_cmd_bit[4]
.sym 126970 $false
.sym 126973 $abc$706167$n1922
.sym 126974 $abc$706167$n1790
.sym 126975 $abc$706167$n1480
.sym 126976 $abc$706167$n1928
.sym 126979 $abc$706167$n1922
.sym 126980 $abc$706167$n1790
.sym 126981 $abc$706167$n1482
.sym 126982 $abc$706167$n1925
.sym 126985 $abc$706167$n1922
.sym 126986 $abc$706167$n1790
.sym 126987 $abc$706167$n1476
.sym 126988 $abc$706167$n1934
.sym 126989 $abc$706167$n991
.sym 126990 CLK_16mhz$2$2
.sym 126991 $false
.sym 126992 $abc$706167$n3005_1
.sym 126994 $abc$706167$n3006_1
.sym 126997 $abc$706167$n1468
.sym 126999 RHD_init_inst.cnt_cmd_bit[0]
.sym 127066 $abc$706167$n1790
.sym 127067 RHD_init_inst.cnt_cmd_bit[0]
.sym 127068 RHD_init_inst.cnt_cmd_bit[1]
.sym 127069 $false
.sym 127072 $abc$706167$n1478
.sym 127073 $abc$706167$n1365
.sym 127074 $abc$706167$n1798
.sym 127075 $false
.sym 127078 $abc$706167$n1004
.sym 127079 $abc$706167$n1802
.sym 127080 $false
.sym 127081 $false
.sym 127084 $abc$706167$n2897_1
.sym 127085 $abc$706167$n1871
.sym 127086 spi.spi_en
.sym 127087 $false
.sym 127090 $abc$706167$n1932
.sym 127091 $abc$706167$n1926
.sym 127092 RHD_init_inst.cnt_cmd_bit[5]
.sym 127093 $false
.sym 127096 $abc$706167$n1004
.sym 127097 RHD_init_inst.cnt_cmd_bit[1]
.sym 127098 $abc$706167$n1944
.sym 127099 $abc$706167$n1922
.sym 127102 $abc$706167$n1922
.sym 127103 $abc$706167$n1790
.sym 127104 $abc$706167$n1478
.sym 127105 $abc$706167$n1931
.sym 127112 $abc$706167$n991
.sym 127113 CLK_16mhz$2$2
.sym 127114 $false
.sym 127115 $abc$706167$n2896_1
.sym 127121 spi.data0
.sym 127195 spi.spi_state[0]
.sym 127196 spi.spi_state[1]
.sym 127197 $abc$706167$n1339
.sym 127198 $false
.sym 127201 spi.spi_state[0]
.sym 127202 spi.spi_state[1]
.sym 127203 $abc$706167$n1339
.sym 127204 $false
.sym 127213 spi.spi_state[2]
.sym 127214 spi.spi_en
.sym 127215 $false
.sym 127216 $false
.sym 127219 spi.spi_state[1]
.sym 127220 spi.spi_state[2]
.sym 127221 spi.spi_state[0]
.sym 127222 $false
.sym 127231 spi.spi_state[2]
.sym 127232 spi.spi_state[1]
.sym 127233 spi.spi_state[0]
.sym 127234 $false
.sym 127235 $abc$706167$n1345
.sym 127236 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 127237 $false
.sym 127240 RHD_init_inst.cnt_wait[2]
.sym 127241 RHD_init_inst.cnt_wait[3]
.sym 127242 RHD_init_inst.cnt_wait[4]
.sym 127243 RHD_init_inst.cnt_wait[5]
.sym 127244 RHD_init_inst.cnt_wait[6]
.sym 127245 RHD_init_inst.cnt_wait[7]
.sym 127312 RHD_init_inst.cnt_wait[7]
.sym 127313 $false
.sym 127314 $false
.sym 127315 $false
.sym 127318 RHD_init_inst.cnt_wait[0]
.sym 127319 $abc$706167$n1295$2
.sym 127320 $abc$706167$n1299
.sym 127321 $false
.sym 127330 RHD_init_inst.cnt_wait[0]
.sym 127331 RHD_init_inst.cnt_wait[1]
.sym 127332 RHD_init_inst.cnt_wait[2]
.sym 127333 RHD_init_inst.cnt_wait[3]
.sym 127336 RHD_init_inst.cnt_wait[3]
.sym 127337 $false
.sym 127338 $false
.sym 127339 $false
.sym 127342 RHD_init_inst.cnt_wait[1]
.sym 127343 $false
.sym 127344 $false
.sym 127345 $false
.sym 127348 RHD_init_inst.cnt_wait[6]
.sym 127349 RHD_init_inst.cnt_wait[5]
.sym 127350 RHD_init_inst.cnt_wait[4]
.sym 127351 RHD_init_inst.cnt_wait[7]
.sym 127354 $abc$706167$n247
.sym 127355 $false
.sym 127356 $false
.sym 127357 $false
.sym 127358 $abc$706167$n1300
.sym 127359 CLK_16mhz$2$2
.sym 127360 $abc$706167$n1295$2
.sym 127361 RHD_init_inst.cnt_wait[8]
.sym 127362 RHD_init_inst.cnt_wait[9]
.sym 127363 RHD_init_inst.cnt_wait[10]
.sym 127364 RHD_init_inst.cnt_wait[11]
.sym 127365 RHD_init_inst.cnt_wait[12]
.sym 127366 RHD_init_inst.cnt_wait[13]
.sym 127367 RHD_init_inst.cnt_wait[14]
.sym 127368 RHD_init_inst.cnt_wait[15]
.sym 127435 RHD_init_inst.cnt_wait[13]
.sym 127436 RHD_init_inst.cnt_wait[12]
.sym 127437 RHD_init_inst.cnt_wait[14]
.sym 127438 RHD_init_inst.cnt_wait[15]
.sym 127441 $abc$706167$n1836_1
.sym 127442 $abc$706167$n1837_1
.sym 127443 $abc$706167$n1838_1
.sym 127444 $abc$706167$n1839_1
.sym 127447 RHD_init_inst.cnt_wait[10]
.sym 127448 RHD_init_inst.cnt_wait[9]
.sym 127449 RHD_init_inst.cnt_wait[8]
.sym 127450 RHD_init_inst.cnt_wait[11]
.sym 127453 RHD_init_inst.cnt_wait[0]
.sym 127454 $false
.sym 127455 $false
.sym 127456 $false
.sym 127459 RHD_init_inst.cnt_wait[10]
.sym 127460 $false
.sym 127461 $false
.sym 127462 $false
.sym 127465 RHD_init_inst.cnt_wait[5]
.sym 127466 $false
.sym 127467 $false
.sym 127468 $false
.sym 127471 RHD_init_inst.cnt_wait[15]
.sym 127472 $false
.sym 127473 $false
.sym 127474 $false
.sym 127477 $false
.sym 127478 $false
.sym 127479 RHD_init_inst.cnt_wait[0]
.sym 127480 $false
.sym 127481 $abc$706167$n1299
.sym 127482 CLK_16mhz$2$2
.sym 127483 $abc$706167$n1295$2
.sym 127564 $abc$706167$n1835_1
.sym 127565 $abc$706167$n4090
.sym 127566 $false
.sym 127567 $false
.sym 127570 RHD_init_inst.cnt_wait[8]
.sym 127571 $false
.sym 127572 $false
.sym 127573 $false
.sym 127576 RHD_init_inst.cnt_wait[14]
.sym 127577 $false
.sym 127578 $false
.sym 127579 $false
.sym 127582 RHD_init_inst.cnt_wait[11]
.sym 127583 $false
.sym 127584 $false
.sym 127585 $false
.sym 127588 RHD_init_inst.cnt_wait[12]
.sym 127589 $false
.sym 127590 $false
.sym 127591 $false
.sym 127594 RHD_init_inst.cnt_wait[9]
.sym 127595 $false
.sym 127596 $false
.sym 127597 $false
.sym 127600 RHD_init_inst.cnt_wait[13]
.sym 127601 $false
.sym 127602 $false
.sym 127603 $false
.sym 127609 $abc$706167$n179
.sym 127610 $abc$706167$n182
.sym 127611 $abc$706167$n185
.sym 127613 spi.data1
.sym 127681 spi.csoff_tick[4]
.sym 127682 spi.csoff_tick[6]
.sym 127683 spi.csoff_tick[7]
.sym 127684 spi.csoff_tick[5]
.sym 127687 spi.csoff_tick[5]
.sym 127688 $false
.sym 127689 $false
.sym 127690 $false
.sym 127693 $abc$706167$n1339
.sym 127694 spi.spi_state[1]
.sym 127695 $false
.sym 127696 $false
.sym 127717 $false
.sym 127718 $false
.sym 127719 frame_cnt[0]
.sym 127720 $false
.sym 127727 frame_en$2
.sym 127728 CLK_16mhz$2$2
.sym 127729 $false
.sym 127804 $abc$706167$n1888
.sym 127805 $abc$706167$n1889
.sym 127806 $abc$706167$n1890
.sym 127807 $abc$706167$n1891
.sym 127810 spi.csoff_tick[0]
.sym 127811 spi.csoff_tick[1]
.sym 127812 spi.csoff_tick[2]
.sym 127813 spi.csoff_tick[3]
.sym 127816 spi.csoff_tick[3]
.sym 127817 $false
.sym 127818 $false
.sym 127819 $false
.sym 127822 spi.csoff_tick[7]
.sym 127823 $false
.sym 127824 $false
.sym 127825 $false
.sym 127828 spi.csoff_tick[0]
.sym 127829 $false
.sym 127830 $false
.sym 127831 $false
.sym 127834 spi.csoff_tick[1]
.sym 127835 $false
.sym 127836 $false
.sym 127837 $false
.sym 127840 $abc$706167$n1872
.sym 127841 $abc$706167$n4267
.sym 127842 $abc$706167$n1863
.sym 127843 spi.csoff_tick[3]
.sym 127846 $abc$706167$n1863
.sym 127847 spi.csoff_tick[0]
.sym 127848 $abc$706167$n1872
.sym 127849 spi.csoff_tick[1]
.sym 127850 $abc$706167$n1321
.sym 127851 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 127852 $false
.sym 127927 spi.csoff_tick[8]
.sym 127928 $false
.sym 127929 $false
.sym 127930 $false
.sym 127933 spi.csoff_tick[12]
.sym 127934 spi.csoff_tick[13]
.sym 127935 spi.csoff_tick[14]
.sym 127936 spi.csoff_tick[15]
.sym 127939 spi.csoff_tick[14]
.sym 127940 $false
.sym 127941 $false
.sym 127942 $false
.sym 127945 spi.csoff_tick[13]
.sym 127946 $false
.sym 127947 $false
.sym 127948 $false
.sym 127951 spi.csoff_tick[9]
.sym 127952 $false
.sym 127953 $false
.sym 127954 $false
.sym 127957 spi.csoff_tick[10]
.sym 127958 spi.csoff_tick[11]
.sym 127959 spi.csoff_tick[8]
.sym 127960 spi.csoff_tick[9]
.sym 127963 spi.csoff_tick[11]
.sym 127964 $false
.sym 127965 $false
.sym 127966 $false
.sym 127969 $abc$706167$n1872
.sym 127970 $abc$706167$n4275
.sym 127971 $abc$706167$n1863
.sym 127972 spi.csoff_tick[11]
.sym 127973 $abc$706167$n1321
.sym 127974 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 127975 $false
.sym 127976 $abc$706167$n4083
.sym 127980 $abc$706167$n170
.sym 127982 $abc$706167$n166
.sym 128050 $abc$706167$n1887
.sym 128051 $abc$706167$n1872
.sym 128052 $abc$706167$n4083
.sym 128053 $false
.sym 128062 $false
.sym 128063 $false
.sym 128064 spi.csoff_tick[0]
.sym 128065 $false
.sym 128086 spi.csoff_tick[10]
.sym 128087 $false
.sym 128088 $false
.sym 128089 $false
.sym 128092 $abc$706167$n1872
.sym 128093 $abc$706167$n4265
.sym 128094 $abc$706167$n1863
.sym 128095 spi.csoff_tick[0]
.sym 128096 $abc$706167$n1321
.sym 128097 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 128098 $false
.sym 128099 $abc$706167$n4158
.sym 128102 $0\frame_cnt[31:0][1]
.sym 128104 $abc$706167$n1073
.sym 128106 frame_cnt[1]
.sym 128173 frame_cnt[4]
.sym 128174 $false
.sym 128175 $false
.sym 128176 $false
.sym 128179 frame_cnt[3]
.sym 128180 $false
.sym 128181 $false
.sym 128182 $false
.sym 128191 frame_cnt[0]
.sym 128192 $false
.sym 128193 $false
.sym 128194 $false
.sym 128203 frame_cnt[5]
.sym 128204 $false
.sym 128205 $false
.sym 128206 $false
.sym 128224 frame_cnt[2]
.sym 128225 frame_cnt[3]
.sym 128226 frame_cnt[4]
.sym 128227 frame_cnt[5]
.sym 128228 frame_cnt[6]
.sym 128229 frame_cnt[7]
.sym 128296 frame_cnt[2]
.sym 128297 $false
.sym 128298 $false
.sym 128299 $false
.sym 128302 frame_cnt[12]
.sym 128303 $false
.sym 128304 $false
.sym 128305 $false
.sym 128314 frame_cnt[7]
.sym 128315 $false
.sym 128316 $false
.sym 128317 $false
.sym 128338 frame_cnt[9]
.sym 128339 $false
.sym 128340 $false
.sym 128341 $false
.sym 128345 frame_cnt[8]
.sym 128346 frame_cnt[9]
.sym 128347 frame_cnt[10]
.sym 128348 frame_cnt[11]
.sym 128349 frame_cnt[12]
.sym 128350 frame_cnt[13]
.sym 128351 frame_cnt[14]
.sym 128352 frame_cnt[15]
.sym 128419 frame_cnt[20]
.sym 128420 $false
.sym 128421 $false
.sym 128422 $false
.sym 128425 frame_cnt[22]
.sym 128426 $false
.sym 128427 $false
.sym 128428 $false
.sym 128431 frame_cnt[11]
.sym 128432 $false
.sym 128433 $false
.sym 128434 $false
.sym 128437 frame_cnt[19]
.sym 128438 $false
.sym 128439 $false
.sym 128440 $false
.sym 128443 frame_cnt[10]
.sym 128444 $false
.sym 128445 $false
.sym 128446 $false
.sym 128449 frame_cnt[8]
.sym 128450 $false
.sym 128451 $false
.sym 128452 $false
.sym 128455 frame_cnt[21]
.sym 128456 $false
.sym 128457 $false
.sym 128458 $false
.sym 128461 frame_cnt[23]
.sym 128462 $false
.sym 128463 $false
.sym 128464 $false
.sym 128468 frame_cnt[16]
.sym 128469 frame_cnt[17]
.sym 128470 frame_cnt[18]
.sym 128471 frame_cnt[19]
.sym 128472 frame_cnt[20]
.sym 128473 frame_cnt[21]
.sym 128474 frame_cnt[22]
.sym 128475 frame_cnt[23]
.sym 128542 frame_cnt[17]
.sym 128543 $false
.sym 128544 $false
.sym 128545 $false
.sym 128554 frame_cnt[16]
.sym 128555 $false
.sym 128556 $false
.sym 128557 $false
.sym 128560 frame_cnt[24]
.sym 128561 $false
.sym 128562 $false
.sym 128563 $false
.sym 128566 frame_cnt[31]
.sym 128567 $false
.sym 128568 $false
.sym 128569 $false
.sym 128572 frame_cnt[18]
.sym 128573 $false
.sym 128574 $false
.sym 128575 $false
.sym 128591 frame_cnt[24]
.sym 128592 frame_cnt[25]
.sym 128593 frame_cnt[26]
.sym 128594 frame_cnt[27]
.sym 128595 frame_cnt[28]
.sym 128596 frame_cnt[29]
.sym 128597 frame_cnt[30]
.sym 128598 frame_cnt[31]
.sym 128665 frame_cnt[29]
.sym 128666 $false
.sym 128667 $false
.sym 128668 $false
.sym 128689 frame_cnt[30]
.sym 128690 $false
.sym 128691 $false
.sym 128692 $false
.sym 128707 frame_cnt[28]
.sym 128708 $false
.sym 128709 $false
.sym 128710 $false
.sym 128750 $true
.sym 128787 $abc$706167$n210$3
.sym 128788 $false
.sym 128789 $abc$706167$n210
.sym 128790 $false
.sym 128791 $false
.sym 128793 $auto$alumacc.cc:474:replace_alu$531472.C[2]
.sym 128795 $false
.sym 128796 $abc$706167$n301
.sym 128799 $auto$alumacc.cc:474:replace_alu$531472.C[3]
.sym 128801 $false
.sym 128802 $abc$706167$n299
.sym 128805 $auto$alumacc.cc:474:replace_alu$531472.C[4]
.sym 128807 $false
.sym 128808 $abc$706167$n206
.sym 128811 $auto$alumacc.cc:474:replace_alu$531472.C[5]
.sym 128813 $true$2
.sym 128814 $abc$706167$n4150
.sym 128817 $auto$alumacc.cc:474:replace_alu$531472.C[6]
.sym 128819 $false
.sym 128820 $abc$706167$n296
.sym 128823 $auto$alumacc.cc:474:replace_alu$531472.C[7]
.sym 128825 $false
.sym 128826 $abc$706167$n294
.sym 128829 $auto$alumacc.cc:474:replace_alu$531472.C[8]
.sym 128831 $false
.sym 128832 $abc$706167$n293
.sym 128873 $auto$alumacc.cc:474:replace_alu$531472.C[8]
.sym 128910 $auto$alumacc.cc:474:replace_alu$531472.C[9]
.sym 128912 $false
.sym 128913 $abc$706167$n291
.sym 128916 $auto$alumacc.cc:474:replace_alu$531472.C[10]
.sym 128918 $false
.sym 128919 $abc$706167$n290
.sym 128922 $auto$alumacc.cc:474:replace_alu$531472.C[11]
.sym 128924 $false
.sym 128925 $abc$706167$n288
.sym 128928 $auto$alumacc.cc:474:replace_alu$531472.C[12]
.sym 128930 $false
.sym 128931 $abc$706167$n287
.sym 128934 $auto$alumacc.cc:474:replace_alu$531472.C[13]
.sym 128936 $false
.sym 128937 $abc$706167$n285
.sym 128940 $auto$alumacc.cc:474:replace_alu$531472.C[14]
.sym 128942 $false
.sym 128943 $abc$706167$n284
.sym 128946 $auto$alumacc.cc:474:replace_alu$531472.C[15]
.sym 128948 $false
.sym 128949 $abc$706167$n282
.sym 128952 $abc$706167$n4096$2
.sym 128954 $false
.sym 128955 $abc$706167$n281
.sym 129037 $abc$706167$n4096$2
.sym 129733 $false
.sym 129734 $false
.sym 129735 RHD_init_inst.cnt_idle[0]
.sym 129736 $false
.sym 129773 $abc$706167$n1310
.sym 129774 CLK_16mhz$2$2
.sym 129775 $false
.sym 129844 $true
.sym 129881 RHD_init_inst.cnt_idle[0]$2
.sym 129882 $false
.sym 129883 RHD_init_inst.cnt_idle[0]
.sym 129884 $false
.sym 129885 $false
.sym 129887 $auto$alumacc.cc:474:replace_alu$531513.C[2]
.sym 129889 $false
.sym 129890 RHD_init_inst.cnt_idle[1]
.sym 129893 $auto$alumacc.cc:474:replace_alu$531513.C[3]
.sym 129894 $false
.sym 129895 $false
.sym 129896 RHD_init_inst.cnt_idle[2]
.sym 129897 $auto$alumacc.cc:474:replace_alu$531513.C[2]
.sym 129899 $auto$alumacc.cc:474:replace_alu$531513.C[4]
.sym 129900 $false
.sym 129901 $false
.sym 129902 RHD_init_inst.cnt_idle[3]
.sym 129903 $auto$alumacc.cc:474:replace_alu$531513.C[3]
.sym 129905 $auto$alumacc.cc:474:replace_alu$531513.C[5]
.sym 129906 $false
.sym 129907 $false
.sym 129908 RHD_init_inst.cnt_idle[4]
.sym 129909 $auto$alumacc.cc:474:replace_alu$531513.C[4]
.sym 129911 $auto$alumacc.cc:474:replace_alu$531513.C[6]
.sym 129912 $false
.sym 129913 $false
.sym 129914 RHD_init_inst.cnt_idle[5]
.sym 129915 $auto$alumacc.cc:474:replace_alu$531513.C[5]
.sym 129917 $auto$alumacc.cc:474:replace_alu$531513.C[7]
.sym 129918 $false
.sym 129919 $false
.sym 129920 RHD_init_inst.cnt_idle[6]
.sym 129921 $auto$alumacc.cc:474:replace_alu$531513.C[6]
.sym 129924 $false
.sym 129925 $false
.sym 129926 RHD_init_inst.cnt_idle[7]
.sym 129927 $auto$alumacc.cc:474:replace_alu$531513.C[7]
.sym 129928 $abc$706167$n1310
.sym 129929 CLK_16mhz$2$2
.sym 129930 $false
.sym 130079 RHD_init_inst.cnt_idle[2]
.sym 130080 $false
.sym 130081 $false
.sym 130082 $false
.sym 130464 $true
.sym 130501 $abc$706167$n261$3
.sym 130502 $false
.sym 130503 $abc$706167$n261
.sym 130504 $false
.sym 130505 $false
.sym 130507 $auto$alumacc.cc:474:replace_alu$531490.C[2]
.sym 130509 $false
.sym 130510 $abc$706167$n329
.sym 130513 $auto$alumacc.cc:474:replace_alu$531490.C[3]
.sym 130515 $false
.sym 130516 $abc$706167$n327
.sym 130519 $auto$alumacc.cc:474:replace_alu$531490.C[4]
.sym 130521 $false
.sym 130522 $abc$706167$n257
.sym 130525 $auto$alumacc.cc:474:replace_alu$531490.C[5]
.sym 130527 $true$2
.sym 130528 $abc$706167$n4140
.sym 130531 $auto$alumacc.cc:474:replace_alu$531490.C[6]
.sym 130533 $false
.sym 130534 $abc$706167$n324
.sym 130537 $auto$alumacc.cc:474:replace_alu$531490.C[7]
.sym 130539 $false
.sym 130540 $abc$706167$n322
.sym 130543 $abc$706167$n4098$2
.sym 130545 $false
.sym 130546 $abc$706167$n321
.sym 130660 $abc$706167$n4098$2
.sym 130967 spi.tx_cnt[10]
.sym 130968 spi.sclk
.sym 130969 $abc$706167$n1871
.sym 130970 $false
.sym 130973 spi.sclk
.sym 130974 $abc$706167$n1871
.sym 130975 $false
.sym 130976 $false
.sym 130985 spi.tx_cnt[13]
.sym 130986 $abc$706167$n4249
.sym 130987 $abc$706167$n2899_1
.sym 130988 $abc$706167$n1725
.sym 130997 $abc$706167$n1722
.sym 130998 $abc$706167$n2895_1
.sym 130999 $abc$706167$n3188_1
.sym 131000 $false
.sym 131003 spi.tx_cnt[14]
.sym 131004 $abc$706167$n4249
.sym 131005 $abc$706167$n2899_1
.sym 131006 $abc$706167$n1726
.sym 131009 spi.tx_cnt[8]
.sym 131010 $abc$706167$n4249
.sym 131011 $abc$706167$n2899_1
.sym 131012 $abc$706167$n1720
.sym 131013 $abc$706167$n1323$2
.sym 131014 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 131015 $false
.sym 131128 $abc$706167$n2895_1
.sym 131129 $abc$706167$n1871
.sym 131130 $false
.sym 131131 $false
.sym 131140 RHD_init_inst.cnt_cmd_bit[0]
.sym 131141 $false
.sym 131142 $false
.sym 131143 $false
.sym 131164 $abc$706167$n4249
.sym 131165 $false
.sym 131166 $false
.sym 131167 $false
.sym 131168 $abc$706167$n1343
.sym 131169 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 131170 $false
.sym 131432 $abc$706167$n1790
.sym 131433 $abc$706167$n1472
.sym 131434 $abc$706167$n1365
.sym 131435 $abc$706167$n1798
.sym 131438 $abc$706167$n1938
.sym 131439 $abc$706167$n1926
.sym 131440 RHD_init_inst.cnt_cmd_bit[3]
.sym 131441 $false
.sym 131444 $abc$706167$n1941
.sym 131445 $abc$706167$n1926
.sym 131446 RHD_init_inst.cnt_cmd_bit[2]
.sym 131447 $false
.sym 131450 $abc$706167$n1474
.sym 131451 $abc$706167$n1365
.sym 131452 $abc$706167$n1798
.sym 131453 $false
.sym 131456 $abc$706167$n1922
.sym 131457 $abc$706167$n1790
.sym 131458 $abc$706167$n1472
.sym 131459 $abc$706167$n1940
.sym 131474 $abc$706167$n1922
.sym 131475 $abc$706167$n1790
.sym 131476 $abc$706167$n1474
.sym 131477 $abc$706167$n1937
.sym 131478 $abc$706167$n991
.sym 131479 CLK_16mhz$2$2
.sym 131480 $false
.sym 131587 $abc$706167$n3006_1
.sym 131588 $abc$706167$n1926
.sym 131589 RHD_init_inst.cnt_cmd_bit[0]
.sym 131590 $false
.sym 131599 $abc$706167$n1468
.sym 131600 $abc$706167$n1365
.sym 131601 $abc$706167$n1798
.sym 131602 $false
.sym 131617 $false
.sym 131618 $false
.sym 131619 RHD_init_inst.cnt_cmd_bit[0]
.sym 131620 $false
.sym 131629 $abc$706167$n1922
.sym 131630 $abc$706167$n1790
.sym 131631 $abc$706167$n1468
.sym 131632 $abc$706167$n3005_1
.sym 131633 $abc$706167$n991
.sym 131634 CLK_16mhz$2$2
.sym 131635 $false
.sym 131742 spi.data0
.sym 131743 $abc$706167$n2895_1
.sym 131744 $abc$706167$n1871
.sym 131745 $false
.sym 131778 $abc$706167$n2897_1
.sym 131779 spi.tx_buf[1055]
.sym 131780 $abc$706167$n1946
.sym 131781 $abc$706167$n2896_1
.sym 131788 $abc$706167$n1339
.sym 131789 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 131790 $false
.sym 131859 $true
.sym 131896 RHD_init_inst.cnt_wait[0]$2
.sym 131897 $false
.sym 131898 RHD_init_inst.cnt_wait[0]
.sym 131899 $false
.sym 131900 $false
.sym 131902 $auto$alumacc.cc:474:replace_alu$531522.C[2]
.sym 131904 $false
.sym 131905 RHD_init_inst.cnt_wait[1]
.sym 131908 $auto$alumacc.cc:474:replace_alu$531522.C[3]
.sym 131909 $false
.sym 131910 $false
.sym 131911 RHD_init_inst.cnt_wait[2]
.sym 131912 $auto$alumacc.cc:474:replace_alu$531522.C[2]
.sym 131914 $auto$alumacc.cc:474:replace_alu$531522.C[4]
.sym 131915 $false
.sym 131916 $false
.sym 131917 RHD_init_inst.cnt_wait[3]
.sym 131918 $auto$alumacc.cc:474:replace_alu$531522.C[3]
.sym 131920 $auto$alumacc.cc:474:replace_alu$531522.C[5]
.sym 131921 $false
.sym 131922 $false
.sym 131923 RHD_init_inst.cnt_wait[4]
.sym 131924 $auto$alumacc.cc:474:replace_alu$531522.C[4]
.sym 131926 $auto$alumacc.cc:474:replace_alu$531522.C[6]
.sym 131927 $false
.sym 131928 $false
.sym 131929 RHD_init_inst.cnt_wait[5]
.sym 131930 $auto$alumacc.cc:474:replace_alu$531522.C[5]
.sym 131932 $auto$alumacc.cc:474:replace_alu$531522.C[7]
.sym 131933 $false
.sym 131934 $false
.sym 131935 RHD_init_inst.cnt_wait[6]
.sym 131936 $auto$alumacc.cc:474:replace_alu$531522.C[6]
.sym 131938 $auto$alumacc.cc:474:replace_alu$531522.C[8]
.sym 131939 $false
.sym 131940 $false
.sym 131941 RHD_init_inst.cnt_wait[7]
.sym 131942 $auto$alumacc.cc:474:replace_alu$531522.C[7]
.sym 131943 $abc$706167$n1299
.sym 131944 CLK_16mhz$2$2
.sym 131945 $abc$706167$n1295$2
.sym 132014 $auto$alumacc.cc:474:replace_alu$531522.C[8]
.sym 132051 $auto$alumacc.cc:474:replace_alu$531522.C[9]
.sym 132052 $false
.sym 132053 $false
.sym 132054 RHD_init_inst.cnt_wait[8]
.sym 132055 $auto$alumacc.cc:474:replace_alu$531522.C[8]
.sym 132057 $auto$alumacc.cc:474:replace_alu$531522.C[10]
.sym 132058 $false
.sym 132059 $false
.sym 132060 RHD_init_inst.cnt_wait[9]
.sym 132061 $auto$alumacc.cc:474:replace_alu$531522.C[9]
.sym 132063 $auto$alumacc.cc:474:replace_alu$531522.C[11]
.sym 132064 $false
.sym 132065 $false
.sym 132066 RHD_init_inst.cnt_wait[10]
.sym 132067 $auto$alumacc.cc:474:replace_alu$531522.C[10]
.sym 132069 $auto$alumacc.cc:474:replace_alu$531522.C[12]
.sym 132070 $false
.sym 132071 $false
.sym 132072 RHD_init_inst.cnt_wait[11]
.sym 132073 $auto$alumacc.cc:474:replace_alu$531522.C[11]
.sym 132075 $auto$alumacc.cc:474:replace_alu$531522.C[13]
.sym 132076 $false
.sym 132077 $false
.sym 132078 RHD_init_inst.cnt_wait[12]
.sym 132079 $auto$alumacc.cc:474:replace_alu$531522.C[12]
.sym 132081 $auto$alumacc.cc:474:replace_alu$531522.C[14]
.sym 132082 $false
.sym 132083 $false
.sym 132084 RHD_init_inst.cnt_wait[13]
.sym 132085 $auto$alumacc.cc:474:replace_alu$531522.C[13]
.sym 132087 $auto$alumacc.cc:474:replace_alu$531522.C[15]
.sym 132088 $false
.sym 132089 $false
.sym 132090 RHD_init_inst.cnt_wait[14]
.sym 132091 $auto$alumacc.cc:474:replace_alu$531522.C[14]
.sym 132094 $false
.sym 132095 $false
.sym 132096 RHD_init_inst.cnt_wait[15]
.sym 132097 $auto$alumacc.cc:474:replace_alu$531522.C[15]
.sym 132098 $abc$706167$n1299
.sym 132099 CLK_16mhz$2$2
.sym 132100 $abc$706167$n1295$2
.sym 132374 spi.csoff_tick[6]
.sym 132375 $false
.sym 132376 $false
.sym 132377 $false
.sym 132380 spi.csoff_tick[4]
.sym 132381 $false
.sym 132382 $false
.sym 132383 $false
.sym 132386 spi.csoff_tick[2]
.sym 132387 $false
.sym 132388 $false
.sym 132389 $false
.sym 132398 $abc$706167$n2895_1
.sym 132399 $abc$706167$n1871
.sym 132400 spi.data1
.sym 132401 $false
.sym 132408 $abc$706167$n1339
.sym 132409 clk_pll_inst.clk_div_inst.clk_div2_r$2
.sym 132410 $false
.sym 132479 $true
.sym 132516 $abc$706167$n188$2
.sym 132517 $false
.sym 132518 $abc$706167$n188
.sym 132519 $false
.sym 132520 $false
.sym 132522 $auto$alumacc.cc:474:replace_alu$531368.C[2]
.sym 132524 $false
.sym 132525 $abc$706167$n187
.sym 132528 $auto$alumacc.cc:474:replace_alu$531368.C[3]
.sym 132530 $false
.sym 132531 $abc$706167$n185
.sym 132534 $auto$alumacc.cc:474:replace_alu$531368.C[4]
.sym 132536 $false
.sym 132537 $abc$706167$n184
.sym 132540 $auto$alumacc.cc:474:replace_alu$531368.C[5]
.sym 132542 $false
.sym 132543 $abc$706167$n182
.sym 132546 $auto$alumacc.cc:474:replace_alu$531368.C[6]
.sym 132548 $true$2
.sym 132549 $abc$706167$n4110
.sym 132552 $auto$alumacc.cc:474:replace_alu$531368.C[7]
.sym 132554 $false
.sym 132555 $abc$706167$n179
.sym 132558 $auto$alumacc.cc:474:replace_alu$531368.C[8]
.sym 132560 $false
.sym 132561 $abc$706167$n178
.sym 132634 $auto$alumacc.cc:474:replace_alu$531368.C[8]
.sym 132671 $auto$alumacc.cc:474:replace_alu$531368.C[9]
.sym 132673 $true$2
.sym 132674 $abc$706167$n4111
.sym 132677 $auto$alumacc.cc:474:replace_alu$531368.C[10]
.sym 132679 $true$2
.sym 132680 $abc$706167$n4112
.sym 132683 $auto$alumacc.cc:474:replace_alu$531368.C[11]
.sym 132685 $false
.sym 132686 $abc$706167$n173
.sym 132689 $auto$alumacc.cc:474:replace_alu$531368.C[12]
.sym 132691 $false
.sym 132692 $abc$706167$n172
.sym 132695 $auto$alumacc.cc:474:replace_alu$531368.C[13]
.sym 132697 $false
.sym 132698 $abc$706167$n170
.sym 132701 $auto$alumacc.cc:474:replace_alu$531368.C[14]
.sym 132703 $false
.sym 132704 $abc$706167$n169
.sym 132707 $auto$alumacc.cc:474:replace_alu$531368.C[15]
.sym 132709 $false
.sym 132710 $abc$706167$n167
.sym 132713 $abc$706167$n4083$2
.sym 132715 $false
.sym 132716 $abc$706167$n166
.sym 132830 $abc$706167$n4083$2
.sym 132851 spi.csoff_tick[12]
.sym 132852 $false
.sym 132853 $false
.sym 132854 $false
.sym 132863 spi.csoff_tick[15]
.sym 132864 $false
.sym 132865 $false
.sym 132866 $false
.sym 132982 frame_cnt[6]
.sym 132983 $false
.sym 132984 $false
.sym 132985 $false
.sym 133000 frame_cnt[1]
.sym 133001 $false
.sym 133002 $false
.sym 133003 $false
.sym 133012 frame_cnt[0]
.sym 133013 frame_en$2
.sym 133014 $false
.sym 133015 $false
.sym 133024 $0\frame_cnt[31:0][1]
.sym 133025 $false
.sym 133026 $false
.sym 133027 $false
.sym 133028 $abc$706167$n1073
.sym 133029 CLK_16mhz$2$2
.sym 133030 $false
.sym 133099 $true
.sym 133136 frame_cnt[0]$2
.sym 133137 $false
.sym 133138 frame_cnt[0]
.sym 133139 $false
.sym 133140 $false
.sym 133142 $auto$alumacc.cc:474:replace_alu$531504.C[2]
.sym 133144 $false
.sym 133145 frame_cnt[1]
.sym 133148 $auto$alumacc.cc:474:replace_alu$531504.C[3]
.sym 133149 $false
.sym 133150 $false
.sym 133151 frame_cnt[2]
.sym 133152 $auto$alumacc.cc:474:replace_alu$531504.C[2]
.sym 133154 $auto$alumacc.cc:474:replace_alu$531504.C[4]
.sym 133155 $false
.sym 133156 $false
.sym 133157 frame_cnt[3]
.sym 133158 $auto$alumacc.cc:474:replace_alu$531504.C[3]
.sym 133160 $auto$alumacc.cc:474:replace_alu$531504.C[5]
.sym 133161 $false
.sym 133162 $false
.sym 133163 frame_cnt[4]
.sym 133164 $auto$alumacc.cc:474:replace_alu$531504.C[4]
.sym 133166 $auto$alumacc.cc:474:replace_alu$531504.C[6]
.sym 133167 $false
.sym 133168 $false
.sym 133169 frame_cnt[5]
.sym 133170 $auto$alumacc.cc:474:replace_alu$531504.C[5]
.sym 133172 $auto$alumacc.cc:474:replace_alu$531504.C[7]
.sym 133173 $false
.sym 133174 $false
.sym 133175 frame_cnt[6]
.sym 133176 $auto$alumacc.cc:474:replace_alu$531504.C[6]
.sym 133178 $auto$alumacc.cc:474:replace_alu$531504.C[8]
.sym 133179 $false
.sym 133180 $false
.sym 133181 frame_cnt[7]
.sym 133182 $auto$alumacc.cc:474:replace_alu$531504.C[7]
.sym 133183 frame_en$2
.sym 133184 CLK_16mhz$2$2
.sym 133185 $false
.sym 133254 $auto$alumacc.cc:474:replace_alu$531504.C[8]
.sym 133291 $auto$alumacc.cc:474:replace_alu$531504.C[9]
.sym 133292 $false
.sym 133293 $false
.sym 133294 frame_cnt[8]
.sym 133295 $auto$alumacc.cc:474:replace_alu$531504.C[8]
.sym 133297 $auto$alumacc.cc:474:replace_alu$531504.C[10]
.sym 133298 $false
.sym 133299 $false
.sym 133300 frame_cnt[9]
.sym 133301 $auto$alumacc.cc:474:replace_alu$531504.C[9]
.sym 133303 $auto$alumacc.cc:474:replace_alu$531504.C[11]
.sym 133304 $false
.sym 133305 $false
.sym 133306 frame_cnt[10]
.sym 133307 $auto$alumacc.cc:474:replace_alu$531504.C[10]
.sym 133309 $auto$alumacc.cc:474:replace_alu$531504.C[12]
.sym 133310 $false
.sym 133311 $false
.sym 133312 frame_cnt[11]
.sym 133313 $auto$alumacc.cc:474:replace_alu$531504.C[11]
.sym 133315 $auto$alumacc.cc:474:replace_alu$531504.C[13]
.sym 133316 $false
.sym 133317 $false
.sym 133318 frame_cnt[12]
.sym 133319 $auto$alumacc.cc:474:replace_alu$531504.C[12]
.sym 133321 $auto$alumacc.cc:474:replace_alu$531504.C[14]
.sym 133322 $false
.sym 133323 $false
.sym 133324 frame_cnt[13]
.sym 133325 $auto$alumacc.cc:474:replace_alu$531504.C[13]
.sym 133327 $auto$alumacc.cc:474:replace_alu$531504.C[15]
.sym 133328 $false
.sym 133329 $false
.sym 133330 frame_cnt[14]
.sym 133331 $auto$alumacc.cc:474:replace_alu$531504.C[14]
.sym 133333 $auto$alumacc.cc:474:replace_alu$531504.C[16]
.sym 133334 $false
.sym 133335 $false
.sym 133336 frame_cnt[15]
.sym 133337 $auto$alumacc.cc:474:replace_alu$531504.C[15]
.sym 133338 frame_en$2
.sym 133339 CLK_16mhz$2$2
.sym 133340 $false
.sym 133409 $auto$alumacc.cc:474:replace_alu$531504.C[16]
.sym 133446 $auto$alumacc.cc:474:replace_alu$531504.C[17]
.sym 133447 $false
.sym 133448 $false
.sym 133449 frame_cnt[16]
.sym 133450 $auto$alumacc.cc:474:replace_alu$531504.C[16]
.sym 133452 $auto$alumacc.cc:474:replace_alu$531504.C[18]
.sym 133453 $false
.sym 133454 $false
.sym 133455 frame_cnt[17]
.sym 133456 $auto$alumacc.cc:474:replace_alu$531504.C[17]
.sym 133458 $auto$alumacc.cc:474:replace_alu$531504.C[19]
.sym 133459 $false
.sym 133460 $false
.sym 133461 frame_cnt[18]
.sym 133462 $auto$alumacc.cc:474:replace_alu$531504.C[18]
.sym 133464 $auto$alumacc.cc:474:replace_alu$531504.C[20]
.sym 133465 $false
.sym 133466 $false
.sym 133467 frame_cnt[19]
.sym 133468 $auto$alumacc.cc:474:replace_alu$531504.C[19]
.sym 133470 $auto$alumacc.cc:474:replace_alu$531504.C[21]
.sym 133471 $false
.sym 133472 $false
.sym 133473 frame_cnt[20]
.sym 133474 $auto$alumacc.cc:474:replace_alu$531504.C[20]
.sym 133476 $auto$alumacc.cc:474:replace_alu$531504.C[22]
.sym 133477 $false
.sym 133478 $false
.sym 133479 frame_cnt[21]
.sym 133480 $auto$alumacc.cc:474:replace_alu$531504.C[21]
.sym 133482 $auto$alumacc.cc:474:replace_alu$531504.C[23]
.sym 133483 $false
.sym 133484 $false
.sym 133485 frame_cnt[22]
.sym 133486 $auto$alumacc.cc:474:replace_alu$531504.C[22]
.sym 133488 $auto$alumacc.cc:474:replace_alu$531504.C[24]
.sym 133489 $false
.sym 133490 $false
.sym 133491 frame_cnt[23]
.sym 133492 $auto$alumacc.cc:474:replace_alu$531504.C[23]
.sym 133493 frame_en$2
.sym 133494 CLK_16mhz$2$2
.sym 133495 $false
.sym 133564 $auto$alumacc.cc:474:replace_alu$531504.C[24]
.sym 133601 $auto$alumacc.cc:474:replace_alu$531504.C[25]
.sym 133602 $false
.sym 133603 $false
.sym 133604 frame_cnt[24]
.sym 133605 $auto$alumacc.cc:474:replace_alu$531504.C[24]
.sym 133607 $auto$alumacc.cc:474:replace_alu$531504.C[26]
.sym 133608 $false
.sym 133609 $false
.sym 133610 frame_cnt[25]
.sym 133611 $auto$alumacc.cc:474:replace_alu$531504.C[25]
.sym 133613 $auto$alumacc.cc:474:replace_alu$531504.C[27]
.sym 133614 $false
.sym 133615 $false
.sym 133616 frame_cnt[26]
.sym 133617 $auto$alumacc.cc:474:replace_alu$531504.C[26]
.sym 133619 $auto$alumacc.cc:474:replace_alu$531504.C[28]
.sym 133620 $false
.sym 133621 $false
.sym 133622 frame_cnt[27]
.sym 133623 $auto$alumacc.cc:474:replace_alu$531504.C[27]
.sym 133625 $auto$alumacc.cc:474:replace_alu$531504.C[29]
.sym 133626 $false
.sym 133627 $false
.sym 133628 frame_cnt[28]
.sym 133629 $auto$alumacc.cc:474:replace_alu$531504.C[28]
.sym 133631 $auto$alumacc.cc:474:replace_alu$531504.C[30]
.sym 133632 $false
.sym 133633 $false
.sym 133634 frame_cnt[29]
.sym 133635 $auto$alumacc.cc:474:replace_alu$531504.C[29]
.sym 133637 $auto$alumacc.cc:474:replace_alu$531504.C[31]
.sym 133638 $false
.sym 133639 $false
.sym 133640 frame_cnt[30]
.sym 133641 $auto$alumacc.cc:474:replace_alu$531504.C[30]
.sym 133644 $false
.sym 133645 $false
.sym 133646 frame_cnt[31]
.sym 133647 $auto$alumacc.cc:474:replace_alu$531504.C[31]
.sym 133648 frame_en$2
.sym 133649 CLK_16mhz$2$2
.sym 133650 $false
.sym 134234 spi.cs
.sym 134382 spi.sclk
.sym 134681 $abc$706167$n1323
.sym 134711 $abc$706167$n1295
.sym 134712 spi.data0
.sym 134834 spi.data1
