Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 11 17:26:24 2024
| Host         : DESKTOP-PDOT4RD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ICOBS_light_TOP_control_sets_placed.rpt
| Design       : ICOBS_light_TOP
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   125 |
|    Minimum number of control sets                        |   125 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   261 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   125 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    59 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |             162 |           78 |
| No           | Yes                   | No                     |              10 |            7 |
| Yes          | No                    | No                     |             278 |          124 |
| Yes          | No                    | Yes                    |            1718 |          785 |
| Yes          | Yes                   | No                     |              10 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                           Enable Signal                                          |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  EXTCLK_IBUF_BUFG                                     |                                                                                                  |                                                      |                1 |              1 |         1.00 |
| ~CLK50M_s_BUFG                                        |                                                                                                  |                                                      |                1 |              1 |         1.00 |
|  MCU/periphs/U_MY_PERIPH/U_SEG_CTRL/dut2/CLK          |                                                                                                  | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                1 |              2 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_RSTCLK/SOFTRESET22_out                                                             | MCU/periphs/U_RSTCLK/SigMEMSEL[1]_i_2_n_0            |                1 |              2 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/ctrl_fsm_ns                                          | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                3 |              4 |         1.33 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_DECODER/E[0]                                                                       | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              4 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RegCLKEN_reg[2]_1[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              4 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_UART1/RxStep0                                                                      | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                1 |              4 |         4.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[27]_5[0]                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              4 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_GPIOC/RegODR0                                                                      | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                1 |              4 |         4.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_GPIOC/RegODRAIN0                                                                   | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                1 |              4 |         4.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_GPIOC/RegMODE0                                                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                1 |              4 |         4.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/dcsr_q[prv][1]_i_4_0[0]                                           | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              5 |         2.50 |
|  CLK50M_s_BUFG                                        | POR/RST                                                                                          |                                                      |                1 |              5 |         5.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RESET_reg_5[0]              | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                3 |              5 |         1.67 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_UART1/RxFilter0                                                                    | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              5 |         2.50 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_UART1/TXD_DOUT0                                                                    | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                1 |              5 |         5.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/dcsr_d9_out                                                       | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                1 |              5 |         5.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_RSTCLK/RegCLKEN                                                                    | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              5 |         2.50 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[27]_2[0]                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                5 |              6 |         1.20 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_UART1/RegCR10                                                                      | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                1 |              6 |         6.00 |
|  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100 |                                                                                                  |                                                      |                3 |              6 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/load_store_unit_i/ctrl_update                                                | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                3 |              6 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/g_branch_set_flop.branch_set_q_reg[1]                             | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |              8 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RegCLKEN_reg[3][0]          | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                3 |              8 |         2.67 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RESET_reg_2[0]              | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              8 |         4.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/instr_is_compressed_id_o_reg_0[1]                                 | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |              8 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/instr_valid_id_q_reg_1[1]                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |              8 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RESET_reg_4[0]              | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              8 |         4.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RESET_reg_7[0]              | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              8 |         4.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_RSTCLK/E[0]                                                                        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              8 |         4.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[12][1]                                        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |              8 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[8][1]                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                5 |              8 |         1.60 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_UART1/RxShifter0                                                                   | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              8 |         4.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/div_en_ex                                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |              8 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2][1]                                | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |              8 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_UART1/RegRXDATA[7]_i_1_n_0                                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                1 |              8 |         8.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_UART1/RegTXDATA0                                                                   | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                1 |              8 |         8.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2]_0[1]                              | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                3 |              8 |         2.67 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[7][1]                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                3 |              8 |         2.67 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_UART1/TxShifter0                                                                   | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              8 |         4.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[11][1]                                        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                5 |              8 |         1.60 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2]_1[1]                              | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |              8 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RegCLKEN_reg[0]_0[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              8 |         4.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RegCLKEN_reg[1]_0[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              8 |         4.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RegCLKEN_reg[2]_0[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                2 |              8 |         4.00 |
|  CLK50M_s_BUFG                                        |                                                                                                  |                                                      |                5 |              9 |         1.80 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[3]_4[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |             10 |         2.50 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[3]_2[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |             10 |         2.50 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[4]_0[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                6 |             10 |         1.67 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[3]_1[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                5 |             10 |         2.00 |
|  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25  | MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable                                          | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                7 |             10 |         1.43 |
|  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25  |                                                                                                  | MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0] |                7 |             10 |         1.43 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[3]_0[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |             10 |         2.50 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[4][0]          | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                5 |             10 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[3]_7[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                3 |             10 |         3.33 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[3]_6[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |             10 |         2.50 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[3]_3[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |             10 |         2.50 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[3][0]          | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                3 |             10 |         3.33 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_ahblite_my_vga/X7POS[9]_i_1_n_0                                                    | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                5 |             10 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_ahblite_my_vga/X5POS[9]_i_1_n_0                                                    | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |             10 |         2.50 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_ahblite_my_vga/X6POS[9]_i_1_n_0                                                    | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                5 |             10 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[4]_1[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                3 |             10 |         3.33 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mie_q[irq_software]_i_8_0[0]                                      | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                7 |             12 |         1.71 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/lastaddr_reg[3]_5[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                8 |             12 |         1.50 |
|  CLK50M_s_BUFG                                        |                                                                                                  | POR/RST                                              |                3 |             14 |         4.67 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RegCLKEN_reg[3]_0[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                7 |             16 |         2.29 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RegCLKEN_reg[1]_1[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               13 |             16 |         1.23 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_UART1/RegCR20                                                                      | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                6 |             16 |         2.67 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_TIMER1/RegCR20                                                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |             16 |         4.00 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RegCLKEN_reg[4][0]          | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                6 |             16 |         2.67 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_GPIOB/RegODRAIN0                                                                   | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                6 |             16 |         2.67 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_GPIOB/RegODR0                                                                      | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                9 |             16 |         1.78 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_GPIOB/RegMODE0                                                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                6 |             16 |         2.67 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_GPIOA/RegODRAIN0                                                                   | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                5 |             16 |         3.20 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_GPIOA/RegODR0                                                                      | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               10 |             16 |         1.60 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RegCLKEN_reg[0]_1[0]        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               10 |             16 |         1.60 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_GPIOA/RegMODE0                                                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                6 |             16 |         2.67 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_TIMER1/counter0                                                                    | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |             16 |         4.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_TIMER1/RegARR0                                                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                4 |             16 |         4.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mie_q[irq_software]_i_8_1[0]                                      | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               11 |             18 |         1.64 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_RSTCLK/RegCLKEN_reg[4]_0[3]                                                        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                5 |             19 |         3.80 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_RSTCLK/RegCLKEN_reg[4]_0[4]                                                        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                9 |             19 |         2.11 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/g_branch_set_flop.branch_set_q_reg_1[0]              | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               12 |             24 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/load_store_unit_i/rdata_update                                               | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               12 |             24 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  |                                                                                                  | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               20 |             29 |         1.45 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_req_q_reg_0[0] |                                                      |                8 |             30 |         3.75 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_req_q_reg[0]   |                                                      |               19 |             30 |         1.58 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/id_stage_i/controller_i/E[0]                                                 |                                                      |                8 |             31 |         3.88 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/dcsr_q[prv][1]_i_4[0]                                             | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               17 |             31 |         1.82 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[27]_1[0]                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               20 |             31 |         1.55 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[11][0]                                        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               15 |             32 |         2.13 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q[12]_i_5_0[0]                                      | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               18 |             32 |         1.78 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[2][1]                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               13 |             32 |         2.46 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[12][0]                                        | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               16 |             32 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[0][1]                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               13 |             32 |         2.46 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[0][0]                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               11 |             32 |         2.91 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/instr_valid_id_q_reg_1[0]                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               16 |             32 |         2.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_MY_PERIPH/Reg1                                                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                8 |             32 |         4.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_MY_PERIPH/Reg4                                                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                8 |             32 |         4.00 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_MY_PERIPH/Reg3                                                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                6 |             32 |         5.33 |
|  CLK50M_s_BUFG                                        | MCU/periphs/U_MY_PERIPH/Reg2                                                                     | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               10 |             32 |         3.20 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/instr_is_compressed_id_o_reg_0[0]                                 | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               15 |             32 |         2.13 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/g_branch_set_flop.branch_set_q_reg[0]                             | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               12 |             32 |         2.67 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/load_store_unit_i/addr_update                                                | MCU/periphs/U_RSTCLK/RESET_reg_1                     |                9 |             32 |         3.56 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/imd_val_we_ex[1]                                                  | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               27 |             32 |         1.19 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/RESET_reg_1[0]              | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               18 |             32 |         1.78 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/debug_mode_q_reg_0[0]                                             | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               25 |             32 |         1.28 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/dcsr_q[step]_i_4_0[0]                                             | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               14 |             32 |         2.29 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/dcsr_q[step]_i_4_1[0]                                             | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               18 |             32 |         1.78 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2]_0[0]                              | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               11 |             32 |         2.91 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2]_1[0]                              | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               11 |             32 |         2.91 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/FSM_sequential_ls_fsm_cs_reg[2][0]                                | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               15 |             32 |         2.13 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q                          | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               21 |             32 |         1.52 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[7][0]                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               16 |             32 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[2][0]                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               14 |             32 |         2.29 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/mcountinhibit_q_reg[8][0]                                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               16 |             32 |         2.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q                         | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               20 |             32 |         1.60 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_2           |                                                      |               11 |             33 |         3.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_0           |                                                      |               11 |             33 |         3.00 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_1           |                                                      |               10 |             33 |         3.30 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/imd_val_we_ex[0]                                                  | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               32 |             34 |         1.06 |
|  IBEX/IBEX_VER_1/clk                                  | MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/E[0]                 |                                                      |               56 |             83 |         1.48 |
|  CLK50M_s_BUFG                                        | MCU/IBEX/IBEX_VER_1/gen_regfile_fpga.register_file_i/we__0                                       |                                                      |               11 |             88 |         8.00 |
|  CLK50M_s_BUFG                                        |                                                                                                  | MCU/periphs/U_RSTCLK/RESET_reg_1                     |               54 |            117 |         2.17 |
+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


