
*** Running vivado
    with args -log top_cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_cpu.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_cpu.tcl -notrace
Command: synth_design -top top_cpu -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23332 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 573.367 ; gain = 242.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_cpu' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/top_cpu.v:24]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/pc.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/pc.v:24]
INFO: [Synth 8-6157] synthesizing module 'npc' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/npc.v:24]
INFO: [Synth 8-6155] done synthesizing module 'npc' (2#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/npc.v:24]
INFO: [Synth 8-6157] synthesizing module 'im' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:24]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
WARNING: [Synth 8-3848] Net imem in module/entity im does not have driver. [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:29]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'im' (3#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/im.v:24]
INFO: [Synth 8-6157] synthesizing module 'cu' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/cu.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/cu.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cu' (4#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/cu.v:24]
INFO: [Synth 8-6157] synthesizing module 'rf' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/rf.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rf' (5#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/rf.v:24]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/imm_gen.v:30]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (6#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6157] synthesizing module 'alu_mux' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_mux' (7#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/alu.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'dm' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/dm.v:24]
INFO: [Synth 8-6155] done synthesizing module 'dm' (9#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/dm.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_mux' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/mux.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/mux.v:48]
INFO: [Synth 8-6155] done synthesizing module 'reg_mux' (10#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/mux.v:39]
INFO: [Synth 8-6155] done synthesizing module 'top_cpu' (11#1) [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/top_cpu.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 712.527 ; gain = 381.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 712.527 ; gain = 381.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 712.527 ; gain = 381.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/alu.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/cu.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'alu_src_reg' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/cu.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'reg_src_reg' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/cu.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/cu.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_we_reg' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/cu.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'reg_we_reg' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/cu.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/imm_gen.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/alu.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [D:/VivadoProject/sc-cpu/sc-cpu.srcs/sources_1/new/mux.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 900.723 ; gain = 569.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |muxpart__1042_dm |           1|     32736|
|2     |dm__GB1          |           1|      2552|
|3     |dm__GB2          |           1|      8848|
|4     |dm__GB3          |           1|     11463|
|5     |dm__GB4          |           1|     11904|
|6     |dm__GB5          |           1|     21431|
|7     |im               |           1|     32736|
|8     |top_cpu__GCB1    |           1|      4154|
+------+-----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1057  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  33 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   7 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_cpu 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module dm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1024  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module npc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cu 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module rf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module alu_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cu1/alu_op_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[20]' (LD) to 'i_0/imm_gen1/imm_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[21]' (LD) to 'i_0/imm_gen1/imm_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[22]' (LD) to 'i_0/imm_gen1/imm_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[23]' (LD) to 'i_0/imm_gen1/imm_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[24]' (LD) to 'i_0/imm_gen1/imm_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[25]' (LD) to 'i_0/imm_gen1/imm_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[26]' (LD) to 'i_0/imm_gen1/imm_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[27]' (LD) to 'i_0/imm_gen1/imm_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[28]' (LD) to 'i_0/imm_gen1/imm_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[29]' (LD) to 'i_0/imm_gen1/imm_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/imm_gen1/imm_reg[30]' (LD) to 'i_0/imm_gen1/imm_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 964.199 ; gain = 633.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |muxpart__1042_dm |           1|     32736|
|2     |dm__GB1          |           1|      2553|
|3     |dm__GB2          |           1|      8778|
|4     |dm__GB3          |           1|      9779|
|5     |dm__GB4          |           1|     11904|
|6     |dm__GB5          |           1|      1079|
|7     |im               |           1|         0|
|8     |top_cpu__GCB1    |           1|      3705|
+------+-----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cu1/reg_src_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cu1/reg_src_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cu1/branch_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cu1/branch_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cu1/alu_op_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cu1/alu_op_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cu1/reg_we_reg )
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[17][0]' (FDE) to 'i_0/rf1/regFiles_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[1][0]' (FDE) to 'i_0/rf1/regFiles_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[25][0]' (FDE) to 'i_0/rf1/regFiles_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[9][0]' (FDE) to 'i_0/rf1/regFiles_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[21][0]' (FDE) to 'i_0/rf1/regFiles_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[5][0]' (FDE) to 'i_0/rf1/regFiles_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[29][0]' (FDE) to 'i_0/rf1/regFiles_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[13][0]' (FDE) to 'i_0/rf1/regFiles_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[23][0]' (FDE) to 'i_0/rf1/regFiles_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[7][0]' (FDE) to 'i_0/rf1/regFiles_reg[31][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[31][0]' (FDE) to 'i_0/rf1/regFiles_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[15][0]' (FDE) to 'i_0/rf1/regFiles_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[19][0]' (FDE) to 'i_0/rf1/regFiles_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[3][0]' (FDE) to 'i_0/rf1/regFiles_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[27][0]' (FDE) to 'i_0/rf1/regFiles_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[11][0]' (FDE) to 'i_0/rf1/regFiles_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[22][0]' (FDE) to 'i_0/rf1/regFiles_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[6][0]' (FDE) to 'i_0/rf1/regFiles_reg[30][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[30][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[14][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[18][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[2][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[26][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[10][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[16][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[24][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[8][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[20][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[4][0]' (FDE) to 'i_0/rf1/regFiles_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[28][0]' (FDE) to 'i_0/rf1/regFiles_reg[12][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[12][0] )
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[19][1]' (FDE) to 'i_0/rf1/regFiles_reg[31][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[3][1]' (FDE) to 'i_0/rf1/regFiles_reg[31][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[27][1]' (FDE) to 'i_0/rf1/regFiles_reg[31][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[11][1]' (FDE) to 'i_0/rf1/regFiles_reg[31][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[23][1]' (FDE) to 'i_0/rf1/regFiles_reg[31][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[7][1]' (FDE) to 'i_0/rf1/regFiles_reg[31][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[31][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[15][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[17][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[1][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[25][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[9][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[21][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[5][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[29][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[13][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[16][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[24][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[8][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[20][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[4][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[28][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[12][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[18][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[2][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[26][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[10][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[22][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[6][1]' (FDE) to 'i_0/rf1/regFiles_reg[30][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[30][1]' (FDE) to 'i_0/rf1/regFiles_reg[14][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][1] )
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[19][2]' (FDE) to 'i_0/rf1/regFiles_reg[31][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[3][2]' (FDE) to 'i_0/rf1/regFiles_reg[31][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[27][2]' (FDE) to 'i_0/rf1/regFiles_reg[31][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[11][2]' (FDE) to 'i_0/rf1/regFiles_reg[31][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[23][2]' (FDE) to 'i_0/rf1/regFiles_reg[31][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[7][2]' (FDE) to 'i_0/rf1/regFiles_reg[31][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[31][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[15][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[17][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[1][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[25][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[9][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[21][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[5][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[29][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[13][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[16][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[24][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[8][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[20][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[4][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[28][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[12][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[18][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[2][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[26][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[10][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[22][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rf1/regFiles_reg[6][2]' (FDE) to 'i_0/rf1/regFiles_reg[30][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[12][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[12][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[12][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[12][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[12][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[12][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[12][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf1/regFiles_reg[14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cu1/dmem_we_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cu1/alu_src_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imm_gen1/imm_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dmem_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dmem_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dmem_reg[4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dmem_reg[5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dmem_reg[2][31] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 964.199 ; gain = 633.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top_cpu__GCB1 |           1|        49|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 964.199 ; gain = 633.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 964.199 ; gain = 633.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 964.199 ; gain = 633.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 964.199 ; gain = 633.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 964.199 ; gain = 633.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 964.199 ; gain = 633.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 964.199 ; gain = 633.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |FDCE   |    32|
|5     |IBUF   |     2|
|6     |OBUF   |   417|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   461|
|2     |  pc1    |pc     |    41|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 964.199 ; gain = 633.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1033 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 964.199 ; gain = 633.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:07 . Memory (MB): peak = 964.199 ; gain = 633.324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 964.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 964.199 ; gain = 657.645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.199 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/sc-cpu/sc-cpu.runs/synth_1/top_cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_cpu_utilization_synth.rpt -pb top_cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 29 17:17:26 2023...
