@conference{sy1,
Author={Stephen Yang and Aman Gayasen and Chandra Mulpuri and Sainath Reddy and Rajat Aggarwal},
Title={Routability Driven {FPGA} Placement Contest},
Booktitle={International Symposium on Physical Design (ISPD)},
Pages={139-143},
Year={2016}}
@article{sy2,
Author={Wuxi Li and Shounak Dhar and David Z. Pan},
Title={{UTPlaceF}: A Routability-Driven FPGA Placer with Physical and Congestion Aware Packing},
Journal={{IEEE} Transactions on Computer-Aided Design of Integrated Circuits and Systems {(TCAD)}},
Year={2017}}
@conference{sy3,
Author={C.-W. Pui and G. Chen and W.-K. Chow and K.-C. Lam and J. Kuang and P. Tu and H. Zhang and E. F. Y. Young and B. Yu},
Title={{RippleFPGA}: A routabilitydriven placement for large-scale heterogeneous {FPGAs}},
Booktitle={{IEEE/ACM} International Conference on Computer-Aided Design {(ICCAD)}},
Year={2016},
Pages={67:1–67:8}}

@conference{sy4,
Author={R. Pattison and Z. Abuowaimer and S. Areibi and G. Grewal and A. Vannelli},
Title={{GPlace}: A congestion-aware placement tool for ultrascale {FPGAs}},
Booktitle={{IEEE/ACM} International Conference on Computer-Aided Design {(ICCAD)}},
Year={2016},
Pages={68:1–68:7}}
@conference{sy5,
Author={Stephen Yang and Chandra Mulpuri and Sainath Reddy and Meghraj Kalase and Srinivasan Dasasathyan and Mehrdad E. Dehkordi and Marvin Tom and Rajat Aggarwal},
Title={Clock Aware {FPGA} Placement Contest},
Booktitle={International Symposium on Physical Design {(ISPD)}},
Pages={159-164},
Year={2017}}
@article{sy6,
Author={Wuxi Li and Yibo Lin and Meng Li and Shounak Dhar and David Z. Pan},
Title={{UTPlaceF} 2.0: A High-Performance Clock-Aware {FPGA} Placement Engine},
Journal={{ACM} Transactions on Design Automation of Electronic Systems {(TODAES)}},
Month={December},
Year={2017}}
@conference{sy7,
Author={Y.-C. Chen and S.-Y. Chen and Y.-W. Chang},
Title={Efficient and effective packing and analytical placement for large-scale heterogeneous {FPGAs}},
Booktitle={{IEEE/ACM} International Conference on Computer-Aided Design {(ICCAD)}},
Year={2014},
Pages={647–654}}
@conference{sy8,
Author={C.W Pui and G Chen and Y Ma and EFY Young and B Yu},
Title={Clock-aware ultrascale {FPGA} placement with machine learning routability prediction},
Year={2017},
Booktitle={{IEEE/ACM} International Conference on Computer-Aided Design {(ICCAD)}},
Pages={929-936}}
@conference{sy9,
Author={Wuxi Li and Shounak Dhar and David Z. Pan},
Title={{UTPlaceF}: A Routability-Driven {FPGA} Placer with Physical and Congestion Aware Packing},
Booktitle={{IEEE/ACM} International Conference on Computer-Aided Design {(ICCAD)}},
Year={2016}}
@conference{sy10,
Author={Wuxi Li and Meng Li and Jiajun Wang and David Z. Pan},
Title={{UTPlaceF} 3.0: A Parallelization Framework for Modern {FPGA} Global Placement},
Booktitle={{IEEE/ACM} International Conference on Computer-Aided Design {(ICCAD)}}}
@conference{sy11,
Author={Chang Xu and Gai Liu and Ritchie Zhao and Stephen Yang and Guojie Luo and Zhiru Zhang},
Title={A Parallel Bandit-Based Approach for Autotuning {FPGA} Compilation},
Booktitle={International Symposium on {FPGA}},
Pages={157-166},
Year={2017}}
@conference{sy12,
Author={Chak-Wa Pui and Gengjie Chen and Yuzhe Ma and Evangeline F. Y. Young and Bei Yu},
Title={Clock-Aware UltraScale {FPGA} Placement with Machine Learning Routability Prediction},
Year={2017},
Booktitle={{IEEE/ACM} International Conference on Computer-Aided Design {(ICCAD)}}}


