# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \src "dut.sv:1.1-5.10"
module \wreduce_test0
  wire $auto$expression.cpp:507:import_operation$3
  wire width 16 $auto$module.cpp:513:import_continuous_assign$1
  wire width 16 $auto$rtlil.cc:3008:Xor$6
  attribute \src "dut.sv:1.34-1.35"
  wire width 8 input 1 \a
  attribute \src "dut.sv:1.37-1.38"
  wire width 8 input 2 \b
  attribute \src "dut.sv:1.54-1.55"
  wire width 16 output 3 \x
  attribute \src "dut.sv:1.57-1.58"
  wire width 16 output 4 \y
  attribute \src "dut.sv:1.60-1.61"
  wire width 16 output 5 \z
  cell $xor $auto$expression.cpp:452:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \x
    connect \B \y
    connect \Y $auto$rtlil.cc:3008:Xor$6
  end
  cell $add $auto$expression.cpp:521:import_operation$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 0
    parameter \B_SIGNED 0
    parameter \B_WIDTH 0
    parameter \Y_WIDTH 1
    connect \A { }
    connect \B { }
    connect \Y $auto$expression.cpp:507:import_operation$3
  end
  cell $pos $auto$module.cpp:514:import_continuous_assign$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 0
    parameter \Y_WIDTH 16
    connect \A { }
    connect \Y $auto$module.cpp:513:import_continuous_assign$1
  end
  connect \x $auto$module.cpp:513:import_continuous_assign$1
  connect \y { $auto$expression.cpp:507:import_operation$3 15'000000000000000 }
  connect \z $auto$rtlil.cc:3008:Xor$6
end
