[2025-03-25, 17:09:04.632813] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 17:09:04.634321] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 17:09:04.634321] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 17:09:04.741234] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-25, 17:09:04.744744] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-25, 17:09:04.744744] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: dout not found
[2025-03-25, 17:09:04.744744] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-25, 17:09:13.028445] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 17:09:13.029445] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 17:09:13.029445] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 17:09:13.108315] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-25, 17:09:13.111829] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-25, 17:09:13.111829] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: dout not found
[2025-03-25, 17:09:13.111829] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-25, 17:13:42.621410] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 17:13:42.621410] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 17:13:42.621910] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 17:13:42.700414] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-25, 17:13:42.703420] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-25, 17:13:42.703420] place: INFO : Effort Level  : 10
[2025-03-25, 17:13:42.703420] place: INFO : Mode          : Timing Driven
[2025-03-25, 17:13:42.703420] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 17:13:42.718374] place: INFO : Design        : "lab2", resource statistic:
[2025-03-25, 17:13:42.718374] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 17:13:42.718374] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 17:13:42.718374] place: INFO :   * Amount of IOB: 34
[2025-03-25, 17:13:42.718374] place: INFO :   * Amount of SLICE: 111
[2025-03-25, 17:13:42.718374] place: INFO :   * Amount of Net: 284
[2025-03-25, 17:13:42.718374] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 17:13:42.718374] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 17:13:42.718374] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 17:13:42.718374] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-25, 17:13:42.718374] place: INFO :   * Proportion of SLICE(LUT0): 3.61%
[2025-03-25, 17:13:42.726522] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 17:13:42.747710] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 17:13:42.749717] place: INFO :   * Initial cost = 1
[2025-03-25, 17:13:42.749717] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 17:13:42.750718] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 17:13:42.772782] place: INFO :   * Final cost = 0.998783
[2025-03-25, 17:13:42.772782] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 17:13:42.795329] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-25, 22:20:21.943917] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 22:20:21.944418] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 22:20:21.944418] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 22:20:22.022327] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-25, 22:20:22.025837] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-25, 22:20:22.025837] place: INFO : Effort Level  : 10
[2025-03-25, 22:20:22.026338] place: INFO : Mode          : Timing Driven
[2025-03-25, 22:20:22.026338] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 22:20:22.034857] place: INFO : Design        : "lab2", resource statistic:
[2025-03-25, 22:20:22.034857] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 22:20:22.034857] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 22:20:22.034857] place: INFO :   * Amount of IOB: 34
[2025-03-25, 22:20:22.034857] place: INFO :   * Amount of SLICE: 113
[2025-03-25, 22:20:22.034857] place: INFO :   * Amount of Net: 288
[2025-03-25, 22:20:22.035357] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 22:20:22.035357] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 22:20:22.035357] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 22:20:22.035357] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-25, 22:20:22.035357] place: INFO :   * Proportion of SLICE(LUT0): 3.68%
[2025-03-25, 22:20:22.041872] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 22:20:22.066418] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 22:20:22.068925] place: INFO :   * Initial cost = 1
[2025-03-25, 22:20:22.068925] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 22:20:22.069425] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 22:20:22.093973] place: INFO :   * Final cost = 1
[2025-03-25, 22:20:22.093973] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 22:20:22.119313] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-03-25, 22:33:03.421658] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 22:33:03.422161] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 22:33:03.422661] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 22:33:03.503187] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-25, 22:33:03.506195] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-25, 22:33:03.511203] place: INFO : Effort Level  : 10
[2025-03-25, 22:33:03.511203] place: INFO : Mode          : Timing Driven
[2025-03-25, 22:33:03.511203] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 22:33:03.520229] place: INFO : Design        : "lab2", resource statistic:
[2025-03-25, 22:33:03.520229] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 22:33:03.520229] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 22:33:03.520229] place: INFO :   * Amount of IOB: 34
[2025-03-25, 22:33:03.520229] place: INFO :   * Amount of SLICE: 113
[2025-03-25, 22:33:03.520229] place: INFO :   * Amount of Net: 288
[2025-03-25, 22:33:03.520732] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 22:33:03.520732] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 22:33:03.520732] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 22:33:03.520732] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-25, 22:33:03.520732] place: INFO :   * Proportion of SLICE(LUT0): 3.68%
[2025-03-25, 22:33:03.522237] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 22:33:03.544280] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 22:33:03.547284] place: INFO :   * Initial cost = 1
[2025-03-25, 22:33:03.547284] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 22:33:03.547284] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 22:33:03.570826] place: INFO :   * Final cost = 1
[2025-03-25, 22:33:03.571329] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 22:33:03.592943] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-25, 23:31:21.200180] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 23:31:21.200180] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 23:31:21.200180] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 23:31:21.284629] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-25, 23:31:21.287642] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-25, 23:31:21.287642] place: INFO : Effort Level  : 10
[2025-03-25, 23:31:21.287642] place: INFO : Mode          : Timing Driven
[2025-03-25, 23:31:21.287642] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 23:31:21.295655] place: INFO : Design        : "lab2", resource statistic:
[2025-03-25, 23:31:21.295655] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 23:31:21.295655] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 23:31:21.295655] place: INFO :   * Amount of IOB: 34
[2025-03-25, 23:31:21.295655] place: INFO :   * Amount of SLICE: 113
[2025-03-25, 23:31:21.295655] place: INFO :   * Amount of Net: 288
[2025-03-25, 23:31:21.295655] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 23:31:21.295655] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 23:31:21.295655] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 23:31:21.295655] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-25, 23:31:21.295655] place: INFO :   * Proportion of SLICE(LUT0): 3.68%
[2025-03-25, 23:31:21.297660] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 23:31:21.320715] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 23:31:21.322725] place: INFO :   * Initial cost = 1
[2025-03-25, 23:31:21.322725] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 23:31:21.323727] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 23:31:21.347781] place: INFO :   * Final cost = 0.996781
[2025-03-25, 23:31:21.347781] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 23:31:21.372352] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-25, 23:37:35.645322] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 23:37:35.645825] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 23:37:35.645825] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 23:37:35.724249] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-25, 23:37:35.727260] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-25, 23:37:35.727260] place: INFO : Effort Level  : 10
[2025-03-25, 23:37:35.727260] place: INFO : Mode          : Timing Driven
[2025-03-25, 23:37:35.727260] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 23:37:35.735458] place: INFO : Design        : "lab2", resource statistic:
[2025-03-25, 23:37:35.735458] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 23:37:35.735458] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 23:37:35.735458] place: INFO :   * Amount of IOB: 34
[2025-03-25, 23:37:35.735458] place: INFO :   * Amount of SLICE: 113
[2025-03-25, 23:37:35.735458] place: INFO :   * Amount of Net: 288
[2025-03-25, 23:37:35.735458] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 23:37:35.735458] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 23:37:35.735458] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 23:37:35.735458] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-25, 23:37:35.735458] place: INFO :   * Proportion of SLICE(LUT0): 3.68%
[2025-03-25, 23:37:35.737466] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 23:37:35.757821] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 23:37:35.760830] place: INFO :   * Initial cost = 1
[2025-03-25, 23:37:35.760830] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 23:37:35.761334] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 23:37:35.785610] place: INFO :   * Final cost = 0.999678
[2025-03-25, 23:37:35.786115] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 23:37:35.808778] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-25, 23:41:37.001151] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 23:41:37.001151] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 23:41:37.001151] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 23:41:37.079029] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-25, 23:41:37.082037] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-25, 23:41:37.082037] place: INFO : Effort Level  : 10
[2025-03-25, 23:41:37.082037] place: INFO : Mode          : Timing Driven
[2025-03-25, 23:41:37.082037] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 23:41:37.090057] place: INFO : Design        : "lab2", resource statistic:
[2025-03-25, 23:41:37.090057] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 23:41:37.090057] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 23:41:37.090057] place: INFO :   * Amount of IOB: 34
[2025-03-25, 23:41:37.090057] place: INFO :   * Amount of SLICE: 114
[2025-03-25, 23:41:37.090057] place: INFO :   * Amount of Net: 290
[2025-03-25, 23:41:37.090057] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 23:41:37.090057] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 23:41:37.090057] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 23:41:37.090057] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-25, 23:41:37.090057] place: INFO :   * Proportion of SLICE(LUT0): 3.71%
[2025-03-25, 23:41:37.096179] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 23:41:37.116224] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 23:41:37.118724] place: INFO :   * Initial cost = 1
[2025-03-25, 23:41:37.118724] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 23:41:37.119726] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 23:41:37.143269] place: INFO :   * Final cost = 1
[2025-03-25, 23:41:37.143269] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 23:41:37.164933] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-25, 23:45:42.250750] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 23:45:42.251752] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 23:45:42.252255] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 23:45:42.331707] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-25, 23:45:42.334716] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-25, 23:45:42.334716] place: INFO : Effort Level  : 10
[2025-03-25, 23:45:42.334716] place: INFO : Mode          : Timing Driven
[2025-03-25, 23:45:42.334716] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 23:45:42.342867] place: INFO : Design        : "lab2", resource statistic:
[2025-03-25, 23:45:42.342867] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 23:45:42.342867] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 23:45:42.342867] place: INFO :   * Amount of IOB: 34
[2025-03-25, 23:45:42.342867] place: INFO :   * Amount of SLICE: 119
[2025-03-25, 23:45:42.342867] place: INFO :   * Amount of Net: 299
[2025-03-25, 23:45:42.342867] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 23:45:42.342867] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 23:45:42.342867] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 23:45:42.342867] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-25, 23:45:42.342867] place: INFO :   * Proportion of SLICE(LUT0): 3.87%
[2025-03-25, 23:45:42.349626] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 23:45:42.371714] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 23:45:42.374725] place: INFO :   * Initial cost = 1
[2025-03-25, 23:45:42.374725] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 23:45:42.375225] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 23:45:42.399784] place: INFO :   * Final cost = 0.998546
[2025-03-25, 23:45:42.399784] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 23:45:42.427352] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-25, 23:51:56.967174] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 23:51:56.967174] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 23:51:56.968175] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 23:51:57.044902] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-25, 23:51:57.048407] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-25, 23:51:57.048909] place: INFO : Effort Level  : 10
[2025-03-25, 23:51:57.048909] place: INFO : Mode          : Timing Driven
[2025-03-25, 23:51:57.048909] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 23:51:57.056428] place: INFO : Design        : "lab2", resource statistic:
[2025-03-25, 23:51:57.056428] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 23:51:57.056428] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 23:51:57.056428] place: INFO :   * Amount of IOB: 34
[2025-03-25, 23:51:57.056428] place: INFO :   * Amount of SLICE: 120
[2025-03-25, 23:51:57.056428] place: INFO :   * Amount of Net: 302
[2025-03-25, 23:51:57.056428] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 23:51:57.056428] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 23:51:57.056428] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 23:51:57.056428] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-25, 23:51:57.056931] place: INFO :   * Proportion of SLICE(LUT0): 3.91%
[2025-03-25, 23:51:57.061938] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 23:51:57.082978] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 23:51:57.085986] place: INFO :   * Initial cost = 1
[2025-03-25, 23:51:57.085986] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 23:51:57.086486] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 23:51:57.112032] place: INFO :   * Final cost = 1
[2025-03-25, 23:51:57.112032] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 23:51:57.135820] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-03-26, 00:26:40.268205] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 00:26:40.269207] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 00:26:40.269207] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 00:26:40.378331] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 00:26:40.381337] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 00:26:40.385850] place: INFO : Effort Level  : 10
[2025-03-26, 00:26:40.385850] place: INFO : Mode          : Timing Driven
[2025-03-26, 00:26:40.385850] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 00:26:40.400942] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 00:26:40.400942] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 00:26:40.400942] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 00:26:40.400942] place: INFO :   * Amount of IOB: 34
[2025-03-26, 00:26:40.400942] place: INFO :   * Amount of SLICE: 122
[2025-03-26, 00:26:40.400942] place: INFO :   * Amount of Net: 305
[2025-03-26, 00:26:40.400942] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 00:26:40.400942] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 00:26:40.400942] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 00:26:40.400942] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 00:26:40.400942] place: INFO :   * Proportion of SLICE(LUT0): 3.97%
[2025-03-26, 00:26:40.406969] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 00:26:40.429124] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 00:26:40.431690] place: INFO :   * Initial cost = 1
[2025-03-26, 00:26:40.431690] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 00:26:40.432692] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 00:26:40.458634] place: INFO :   * Final cost = 0.999655
[2025-03-26, 00:26:40.458634] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 00:26:40.484192] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 00:29:23.955383] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 00:29:23.955885] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 00:29:23.955885] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 00:29:24.033229] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 00:29:24.036237] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 00:29:24.036237] place: INFO : Effort Level  : 10
[2025-03-26, 00:29:24.036237] place: INFO : Mode          : Timing Driven
[2025-03-26, 00:29:24.036237] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 00:29:24.044758] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 00:29:24.044758] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 00:29:24.044758] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 00:29:24.044758] place: INFO :   * Amount of IOB: 34
[2025-03-26, 00:29:24.044758] place: INFO :   * Amount of SLICE: 118
[2025-03-26, 00:29:24.044758] place: INFO :   * Amount of Net: 298
[2025-03-26, 00:29:24.044758] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 00:29:24.044758] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 00:29:24.044758] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 00:29:24.044758] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 00:29:24.044758] place: INFO :   * Proportion of SLICE(LUT0): 3.84%
[2025-03-26, 00:29:24.051127] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 00:29:24.071675] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 00:29:24.074682] place: INFO :   * Initial cost = 1
[2025-03-26, 00:29:24.074682] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 00:29:24.075186] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 00:29:24.100760] place: INFO :   * Final cost = 1
[2025-03-26, 00:29:24.101263] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 00:29:24.132195] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-03-26, 00:37:15.211613] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 00:37:15.212116] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 00:37:15.212116] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 00:37:15.290847] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 00:37:15.293352] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 00:37:15.294356] place: INFO : Effort Level  : 10
[2025-03-26, 00:37:15.294356] place: INFO : Mode          : Timing Driven
[2025-03-26, 00:37:15.294356] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 00:37:15.301873] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 00:37:15.301873] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 00:37:15.301873] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 00:37:15.301873] place: INFO :   * Amount of IOB: 34
[2025-03-26, 00:37:15.301873] place: INFO :   * Amount of SLICE: 124
[2025-03-26, 00:37:15.301873] place: INFO :   * Amount of Net: 310
[2025-03-26, 00:37:15.301873] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 00:37:15.301873] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 00:37:15.301873] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 00:37:15.301873] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 00:37:15.301873] place: INFO :   * Proportion of SLICE(LUT0): 4.04%
[2025-03-26, 00:37:15.307886] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 00:37:15.328949] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 00:37:15.331454] place: INFO :   * Initial cost = 1
[2025-03-26, 00:37:15.331454] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 00:37:15.331454] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 00:37:15.359645] place: INFO :   * Final cost = 1
[2025-03-26, 00:37:15.359645] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 00:37:15.387285] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 00:42:48.483730] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 00:42:48.483730] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 00:42:48.484853] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 00:42:48.567199] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 00:42:48.571212] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 00:42:48.571212] place: INFO : Effort Level  : 10
[2025-03-26, 00:42:48.571212] place: INFO : Mode          : Timing Driven
[2025-03-26, 00:42:48.571212] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 00:42:48.578733] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 00:42:48.578733] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 00:42:48.578733] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 00:42:48.578733] place: INFO :   * Amount of IOB: 34
[2025-03-26, 00:42:48.578733] place: INFO :   * Amount of SLICE: 125
[2025-03-26, 00:42:48.578733] place: INFO :   * Amount of Net: 311
[2025-03-26, 00:42:48.578733] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 00:42:48.578733] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 00:42:48.578733] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 00:42:48.578733] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 00:42:48.578733] place: INFO :   * Proportion of SLICE(LUT0): 4.07%
[2025-03-26, 00:42:48.585255] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 00:42:48.608540] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 00:42:48.611048] place: INFO :   * Initial cost = 1
[2025-03-26, 00:42:48.611551] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 00:42:48.612052] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 00:42:48.639231] place: INFO :   * Final cost = 0.99923
[2025-03-26, 00:42:48.639231] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 00:42:48.663791] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 01:04:27.305778] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 01:04:27.306278] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 01:04:27.306778] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 01:04:27.383846] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 01:04:27.386854] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 01:04:27.386854] place: INFO : Effort Level  : 10
[2025-03-26, 01:04:27.386854] place: INFO : Mode          : Timing Driven
[2025-03-26, 01:04:27.386854] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 01:04:27.394367] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 01:04:27.394367] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 01:04:27.394367] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 01:04:27.394367] place: INFO :   * Amount of IOB: 34
[2025-03-26, 01:04:27.394367] place: INFO :   * Amount of SLICE: 110
[2025-03-26, 01:04:27.394367] place: INFO :   * Amount of Net: 282
[2025-03-26, 01:04:27.394367] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 01:04:27.394367] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 01:04:27.394367] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 01:04:27.394367] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 01:04:27.394367] place: INFO :   * Proportion of SLICE(LUT0): 3.58%
[2025-03-26, 01:04:27.401045] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 01:04:27.421608] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 01:04:27.424113] place: INFO :   * Initial cost = 1
[2025-03-26, 01:04:27.424113] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 01:04:27.424613] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 01:04:27.447653] place: INFO :   * Final cost = 0.996945
[2025-03-26, 01:04:27.447653] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 01:04:27.471199] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 01:08:54.134428] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 01:08:54.135432] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 01:08:54.135432] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 01:08:54.219626] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 01:08:54.222132] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 01:08:54.222132] place: INFO : Effort Level  : 10
[2025-03-26, 01:08:54.222132] place: INFO : Mode          : Timing Driven
[2025-03-26, 01:08:54.222132] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 01:08:54.229210] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 01:08:54.229210] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 01:08:54.230212] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 01:08:54.230212] place: INFO :   * Amount of IOB: 34
[2025-03-26, 01:08:54.230212] place: INFO :   * Amount of SLICE: 111
[2025-03-26, 01:08:54.230212] place: INFO :   * Amount of Net: 284
[2025-03-26, 01:08:54.230212] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 01:08:54.230212] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 01:08:54.230212] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 01:08:54.230212] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 01:08:54.230212] place: INFO :   * Proportion of SLICE(LUT0): 3.61%
[2025-03-26, 01:08:54.298351] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 01:08:54.321890] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 01:08:54.324891] place: INFO :   * Initial cost = 1
[2025-03-26, 01:08:54.324891] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 01:08:54.325391] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 01:08:54.349487] place: INFO :   * Final cost = 0.999443
[2025-03-26, 01:08:54.349986] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 01:08:54.372289] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 01:14:49.861548] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 01:14:49.862047] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 01:14:49.862047] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 01:14:49.944694] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 01:14:49.947198] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 01:14:49.947198] place: INFO : Effort Level  : 10
[2025-03-26, 01:14:49.947198] place: INFO : Mode          : Timing Driven
[2025-03-26, 01:14:49.947198] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 01:14:49.956223] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 01:14:49.956223] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 01:14:49.956223] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 01:14:49.956223] place: INFO :   * Amount of IOB: 34
[2025-03-26, 01:14:49.956223] place: INFO :   * Amount of SLICE: 94
[2025-03-26, 01:14:49.956223] place: INFO :   * Amount of Net: 247
[2025-03-26, 01:14:49.956223] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 01:14:49.956223] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 01:14:49.956223] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 01:14:49.956223] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 01:14:49.956223] place: INFO :   * Proportion of SLICE(LUT0): 3.06%
[2025-03-26, 01:14:49.962230] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 01:14:49.986274] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 01:14:49.988777] place: INFO :   * Initial cost = 1
[2025-03-26, 01:14:49.988777] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 01:14:49.989279] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 01:14:50.007309] place: INFO :   * Final cost = 1
[2025-03-26, 01:14:50.007809] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 01:14:50.029048] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-03-26, 01:18:23.628196] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 01:18:23.628196] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 01:18:23.629200] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 01:18:23.713220] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 01:18:23.715728] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 01:18:23.716231] place: INFO : Effort Level  : 10
[2025-03-26, 01:18:23.716231] place: INFO : Mode          : Timing Driven
[2025-03-26, 01:18:23.716231] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 01:18:23.723745] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 01:18:23.723745] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 01:18:23.723745] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 01:18:23.724245] place: INFO :   * Amount of IOB: 34
[2025-03-26, 01:18:23.724245] place: INFO :   * Amount of SLICE: 93
[2025-03-26, 01:18:23.724245] place: INFO :   * Amount of Net: 245
[2025-03-26, 01:18:23.724245] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 01:18:23.724245] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 01:18:23.724245] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 01:18:23.724245] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 01:18:23.724245] place: INFO :   * Proportion of SLICE(LUT0): 3.03%
[2025-03-26, 01:18:23.729754] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 01:18:23.754116] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 01:18:23.756125] place: INFO :   * Initial cost = 1
[2025-03-26, 01:18:23.756125] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 01:18:23.756625] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 01:18:23.774190] place: INFO :   * Final cost = 0.997356
[2025-03-26, 01:18:23.774692] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 01:18:23.794235] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 01:20:07.394620] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 01:20:07.394620] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 01:20:07.395621] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 01:20:07.477369] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 01:20:07.479876] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 01:20:07.479876] place: INFO : Effort Level  : 10
[2025-03-26, 01:20:07.479876] place: INFO : Mode          : Timing Driven
[2025-03-26, 01:20:07.479876] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 01:20:07.488398] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 01:20:07.488398] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 01:20:07.488398] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 01:20:07.488398] place: INFO :   * Amount of IOB: 34
[2025-03-26, 01:20:07.488398] place: INFO :   * Amount of SLICE: 94
[2025-03-26, 01:20:07.488398] place: INFO :   * Amount of Net: 248
[2025-03-26, 01:20:07.488398] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 01:20:07.488898] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 01:20:07.488898] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 01:20:07.488898] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 01:20:07.488898] place: INFO :   * Proportion of SLICE(LUT0): 3.06%
[2025-03-26, 01:20:07.490403] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 01:20:07.513959] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 01:20:07.516970] place: INFO :   * Initial cost = 1
[2025-03-26, 01:20:07.516970] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 01:20:07.517471] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 01:20:07.536027] place: INFO :   * Final cost = 1
[2025-03-26, 01:20:07.536027] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 01:20:07.557078] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 08:30:49.382542] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 08:30:49.383046] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 08:30:49.383046] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 08:30:49.483770] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 08:30:49.486275] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 08:30:49.491793] place: INFO : Effort Level  : 10
[2025-03-26, 08:30:49.491793] place: INFO : Mode          : Timing Driven
[2025-03-26, 08:30:49.491793] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 08:30:49.503313] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 08:30:49.503313] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 08:30:49.503313] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 08:30:49.503313] place: INFO :   * Amount of IOB: 34
[2025-03-26, 08:30:49.503313] place: INFO :   * Amount of SLICE: 92
[2025-03-26, 08:30:49.503313] place: INFO :   * Amount of Net: 243
[2025-03-26, 08:30:49.503313] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 08:30:49.503313] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 08:30:49.503313] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 08:30:49.503313] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 08:30:49.503313] place: INFO :   * Proportion of SLICE(LUT0): 2.99%
[2025-03-26, 08:30:49.509335] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 08:30:49.529382] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 08:30:49.531390] place: INFO :   * Initial cost = 1
[2025-03-26, 08:30:49.531390] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 08:30:49.531890] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 08:30:49.549927] place: INFO :   * Final cost = 0.99944
[2025-03-26, 08:30:49.549927] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 08:30:49.571868] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 08:53:52.372432] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 08:53:52.372935] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 08:53:52.372935] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 08:53:52.456565] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 08:53:52.459574] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 08:53:52.459574] place: INFO : Effort Level  : 10
[2025-03-26, 08:53:52.459574] place: INFO : Mode          : Timing Driven
[2025-03-26, 08:53:52.459574] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 08:53:52.467747] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 08:53:52.467747] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 08:53:52.467747] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 08:53:52.467747] place: INFO :   * Amount of IOB: 34
[2025-03-26, 08:53:52.467747] place: INFO :   * Amount of SLICE: 92
[2025-03-26, 08:53:52.467747] place: INFO :   * Amount of Net: 245
[2025-03-26, 08:53:52.467747] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 08:53:52.467747] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 08:53:52.467747] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 08:53:52.467747] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 08:53:52.468247] place: INFO :   * Proportion of SLICE(LUT0): 2.99%
[2025-03-26, 08:53:52.469726] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 08:53:52.492180] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 08:53:52.494799] place: INFO :   * Initial cost = 1
[2025-03-26, 08:53:52.494799] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 08:53:52.494799] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 08:53:52.512333] place: INFO :   * Final cost = 1
[2025-03-26, 08:53:52.512333] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 08:53:52.532898] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 09:30:27.640841] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 09:30:27.641844] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 09:30:27.641844] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 09:30:27.724670] place: INFO : Progress   20%: loading netlist "fde_i2c_lab2_dc_pack.xml" ...
[2025-03-26, 09:30:27.727174] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\fde_i2c_lab2\fde_i2c_lab2_cons.xml" ...
[2025-03-26, 09:30:27.727174] place: INFO : Effort Level  : 10
[2025-03-26, 09:30:27.727174] place: INFO : Mode          : Timing Driven
[2025-03-26, 09:30:27.727174] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 09:30:27.736695] place: INFO : Design        : "lab2", resource statistic:
[2025-03-26, 09:30:27.736695] place: INFO :   * Amount of GCLK: 1
[2025-03-26, 09:30:27.736695] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-26, 09:30:27.736695] place: INFO :   * Amount of IOB: 34
[2025-03-26, 09:30:27.736695] place: INFO :   * Amount of SLICE: 92
[2025-03-26, 09:30:27.736695] place: INFO :   * Amount of Net: 243
[2025-03-26, 09:30:27.736695] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 09:30:27.736695] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-26, 09:30:27.736695] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-26, 09:30:27.736695] place: INFO :   * Proportion of IOB: 23.94%
[2025-03-26, 09:30:27.736695] place: INFO :   * Proportion of SLICE(LUT0): 2.99%
[2025-03-26, 09:30:27.738727] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 09:30:27.766317] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 09:30:27.768516] place: INFO :   * Initial cost = 1
[2025-03-26, 09:30:27.768516] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 09:30:27.769020] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 09:30:27.787079] place: INFO :   * Final cost = 0.99944
[2025-03-26, 09:30:27.787079] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 09:30:27.807573] place: INFO : Successfully finish the placement. Elapsed Time: 0s
