<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml logipi_camera.twx logipi_camera.ncd -o logipi_camera.twr
logipi_camera.pcf -ucf logipi_ra3.ucf

</twCmdLine><twDesign>logipi_camera.ncd</twDesign><twDesignPath>logipi_camera.ncd</twDesignPath><twPCF>logipi_camera.pcf</twPCF><twPcfPath>logipi_camera.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="17.780" period="20.000" constraintValue="20.000" deviceLimit="2.220" freqLimit="450.450" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_PER_CLK32 = PERIOD &quot;clk32_grp&quot; 20.0 ns;" ScopeName="">TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>859</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>212</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.218</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_2 (SLICE_X3Y57.B2), 4 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.782</twSlack><twSrc BELType="FF">mem_interface0/bit_count_1</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_2</twDest><twTotPathDel>5.165</twTotPathDel><twClkSkew dest = "0.330" src = "0.348">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_1</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp><twBEL>mem_interface0/GND_63_o_GND_63_o_equal_7_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.822</twDelInfo><twComp>mem_interface0/GND_63_o_GND_63_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8</twBEL><twBEL>mem_interface0/data_out_sr_2</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>4.103</twRouteDel><twTotDel>5.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.232</twSlack><twSrc BELType="FF">mem_interface0/bit_count_2</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_2</twDest><twTotPathDel>4.777</twTotPathDel><twClkSkew dest = "0.697" src = "0.653">-0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_2</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y46.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/data_confn_GND_63_o_AND_2_o</twComp><twBEL>mem_interface0/bit_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>mem_interface0/bit_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp><twBEL>mem_interface0/GND_63_o_GND_63_o_equal_7_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.822</twDelInfo><twComp>mem_interface0/GND_63_o_GND_63_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8</twBEL><twBEL>mem_interface0/data_out_sr_2</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>3.627</twRouteDel><twTotDel>4.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.234</twSlack><twSrc BELType="FF">mem_interface0/bit_count_0</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_2</twDest><twTotPathDel>4.713</twTotPathDel><twClkSkew dest = "0.330" src = "0.348">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_0</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>mem_interface0/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp><twBEL>mem_interface0/GND_63_o_GND_63_o_equal_7_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.B2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.822</twDelInfo><twComp>mem_interface0/GND_63_o_GND_63_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8</twBEL><twBEL>mem_interface0/data_out_sr_2</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>3.651</twRouteDel><twTotDel>4.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_4 (SLICE_X3Y57.D2), 4 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.970</twSlack><twSrc BELType="FF">mem_interface0/bit_count_1</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_4</twDest><twTotPathDel>4.977</twTotPathDel><twClkSkew dest = "0.330" src = "0.348">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_1</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.281</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp><twBEL>mem_interface0/GND_63_o_GND_63_o_equal_7_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>mem_interface0/GND_63_o_GND_63_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT10</twBEL><twBEL>mem_interface0/data_out_sr_4</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>3.915</twRouteDel><twTotDel>4.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.420</twSlack><twSrc BELType="FF">mem_interface0/bit_count_2</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_4</twDest><twTotPathDel>4.589</twTotPathDel><twClkSkew dest = "0.697" src = "0.653">-0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_2</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y46.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mem_interface0/data_confn_GND_63_o_AND_2_o</twComp><twBEL>mem_interface0/bit_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>mem_interface0/bit_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp><twBEL>mem_interface0/GND_63_o_GND_63_o_equal_7_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>mem_interface0/GND_63_o_GND_63_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT10</twBEL><twBEL>mem_interface0/data_out_sr_4</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>3.439</twRouteDel><twTotDel>4.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.422</twSlack><twSrc BELType="FF">mem_interface0/bit_count_0</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_4</twDest><twTotPathDel>4.525</twTotPathDel><twClkSkew dest = "0.330" src = "0.348">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/bit_count_0</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>mem_interface0/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;1</twComp><twBEL>mem_interface0/GND_63_o_GND_63_o_equal_7_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.634</twDelInfo><twComp>mem_interface0/GND_63_o_GND_63_o_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT10</twBEL><twBEL>mem_interface0/data_out_sr_4</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>3.463</twRouteDel><twTotDel>4.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_3 (SLICE_X3Y57.C4), 2 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.080</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_1</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_3</twDest><twTotPathDel>4.929</twTotPathDel><twClkSkew dest = "0.697" src = "0.653">-0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_1</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.092</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/srazA</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>N98</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9</twBEL><twBEL>mem_interface0/data_out_sr_3</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>3.821</twRouteDel><twTotDel>4.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.197</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_0</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_3</twDest><twTotPathDel>4.812</twTotPathDel><twClkSkew dest = "0.697" src = "0.653">-0.044</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_0</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;2&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.975</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/srazA</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>N98</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9</twBEL><twBEL>mem_interface0/data_out_sr_3</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>3.704</twRouteDel><twTotDel>4.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_11 (SLICE_X13Y48.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_10</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_11</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_10</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>mem_interface0/data_in_sr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_sr&lt;11&gt;</twComp><twBEL>mem_interface0/data_in_sr_11</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_byte (SLICE_X7Y49.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">mem_interface0/data_byte</twSrc><twDest BELType="FF">mem_interface0/data_byte</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_byte</twSrc><twDest BELType='FF'>mem_interface0/data_byte</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/data_byte</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>mem_interface0/data_byte</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/data_byte_rstpot</twBEL><twBEL>mem_interface0/data_byte</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_7 (SLICE_X8Y47.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_6</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_7</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_6</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/data_in_sr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>mem_interface0/data_in_sr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/data_in_sr_7</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="SYS_SPI_SCK_BUFGP/BUFG/I0" logResource="SYS_SPI_SCK_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SYS_SPI_SCK_BUFGP/IBUFG"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mem_interface0/rd_latched/CLK" logResource="mem_interface0/rd_latched/CK" locationPin="SLICE_X4Y49.CLK" clockNet="SYS_SPI_SCK_BUFGP"/><twPinLimit anchorID="36" type="MINHIGHPULSE" name="Trpw" slack="19.520" period="20.000" constraintValue="10.000" deviceLimit="0.240" physResource="mem_interface0/rd_latched/SR" logResource="mem_interface0/rd_latched/SR" locationPin="SLICE_X4Y49.SR" clockNet="RP_SPI_CE0N_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;         TS_PER_CLK50 / 0.48 HIGH 50%;</twConstName><twItemCnt>4205</twItemCnt><twErrCntSetup>90</twErrCntSetup><twErrCntEndPt>90</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>534</twEndPtCnt><twPathErrCnt>90</twPathErrCnt><twMinPer>103.514</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="1" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_4 (SLICE_X21Y17.A6), 10 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.473</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_4</twDest><twTotPathDel>3.234</twTotPathDel><twClkSkew dest = "1.329" src = "1.963">0.634</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X20Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N161</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N242</twComp><twBEL>camera_conf_block/_n0110_inv_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>N242</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;4&gt;</twComp><twBEL>camera_conf_block/i2c_data_4_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_4</twBEL></twPathDel><twLogDel>1.494</twLogDel><twRouteDel>1.740</twRouteDel><twTotDel>3.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.880</twSlack><twSrc BELType="FF">camera_conf_block/reg_state_FSM_FFd3</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_4</twDest><twTotPathDel>4.623</twTotPathDel><twClkSkew dest = "0.302" src = "0.314">0.012</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>camera_conf_block/reg_state_FSM_FFd3</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X17Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>camera_conf_block/reg_state_FSM_FFd3</twComp><twBEL>camera_conf_block/reg_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">2.336</twDelInfo><twComp>camera_conf_block/reg_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N161</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N242</twComp><twBEL>camera_conf_block/_n0110_inv_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>N242</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;4&gt;</twComp><twBEL>camera_conf_block/i2c_data_4_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_4</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>3.224</twRouteDel><twTotDel>4.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.986</twSlack><twSrc BELType="FF">camera_conf_block/reg_state_FSM_FFd1</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_4</twDest><twTotPathDel>4.503</twTotPathDel><twClkSkew dest = "0.694" src = "0.720">0.026</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>camera_conf_block/reg_state_FSM_FFd1</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X19Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>camera_conf_block/reg_state_FSM_FFd2</twComp><twBEL>camera_conf_block/reg_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.216</twDelInfo><twComp>camera_conf_block/reg_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>N161</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N242</twComp><twBEL>camera_conf_block/_n0110_inv_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>N242</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;4&gt;</twComp><twBEL>camera_conf_block/i2c_data_4_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_4</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>3.104</twRouteDel><twTotDel>4.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="1" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_2 (SLICE_X22Y20.C5), 7 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.469</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_2</twDest><twTotPathDel>3.225</twTotPathDel><twClkSkew dest = "1.324" src = "1.963">0.639</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X20Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N161</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N255</twComp><twBEL>camera_conf_block/_n0110_inv_SW13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N249</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_2_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_2</twBEL></twPathDel><twLogDel>1.392</twLogDel><twRouteDel>1.833</twRouteDel><twTotDel>3.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.990</twSlack><twSrc BELType="FF">camera_conf_block/reg_state_FSM_FFd1</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_2</twDest><twTotPathDel>4.494</twTotPathDel><twClkSkew dest = "0.689" src = "0.720">0.031</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>camera_conf_block/reg_state_FSM_FFd1</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X19Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>camera_conf_block/reg_state_FSM_FFd2</twComp><twBEL>camera_conf_block/reg_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.216</twDelInfo><twComp>camera_conf_block/reg_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N161</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N255</twComp><twBEL>camera_conf_block/_n0110_inv_SW13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N249</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_2_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_2</twBEL></twPathDel><twLogDel>1.297</twLogDel><twRouteDel>3.197</twRouteDel><twTotDel>4.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.686</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_2</twDest><twTotPathDel>3.820</twTotPathDel><twClkSkew dest = "0.297" src = "0.306">0.009</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y10.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y10.DOADO10</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>rom_data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N255</twComp><twBEL>camera_conf_block/_n0110_inv_SW13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>N249</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_2_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_2</twBEL></twPathDel><twLogDel>2.408</twLogDel><twRouteDel>1.412</twRouteDel><twTotDel>3.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="1" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_1 (SLICE_X22Y20.B3), 7 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.444</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_1</twDest><twTotPathDel>3.200</twTotPathDel><twClkSkew dest = "1.324" src = "1.963">0.639</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X20Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N161</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N246</twComp><twBEL>camera_conf_block/_n0110_inv_SW15</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N252</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_1_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_1</twBEL></twPathDel><twLogDel>1.368</twLogDel><twRouteDel>1.832</twRouteDel><twTotDel>3.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.015</twSlack><twSrc BELType="FF">camera_conf_block/reg_state_FSM_FFd1</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_1</twDest><twTotPathDel>4.469</twTotPathDel><twClkSkew dest = "0.689" src = "0.720">0.031</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>camera_conf_block/reg_state_FSM_FFd1</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X19Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>camera_conf_block/reg_state_FSM_FFd2</twComp><twBEL>camera_conf_block/reg_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.216</twDelInfo><twComp>camera_conf_block/reg_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N161</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>N161</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N246</twComp><twBEL>camera_conf_block/_n0110_inv_SW15</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N252</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_1_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_1</twBEL></twPathDel><twLogDel>1.273</twLogDel><twRouteDel>3.196</twRouteDel><twTotDel>4.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.241</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_1</twDest><twTotPathDel>4.265</twTotPathDel><twClkSkew dest = "0.297" src = "0.306">0.009</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y10.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y10.DOADO9</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>rom_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N246</twComp><twBEL>camera_conf_block/_n0110_inv_SW15</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y20.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>N252</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_1_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_1</twBEL></twPathDel><twLogDel>2.384</twLogDel><twRouteDel>1.881</twRouteDel><twTotDel>4.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;
        TS_PER_CLK50 / 0.48 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/slave_addr_i_5 (SLICE_X21Y25.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_4</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_5</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_4</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X21Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/slave_addr_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/Mmux__n037151</twBEL><twBEL>camera_conf_block/i2c_master0/slave_addr_i_5</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/slave_addr_i_3 (SLICE_X21Y25.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_2</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_3</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_2</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X21Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/slave_addr_i_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y25.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/Mmux__n037131</twBEL><twBEL>camera_conf_block/i2c_master0/slave_addr_i_3</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twDestClk><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/tick_count_3 (SLICE_X18Y33.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/tick_count_3</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/tick_count_3</twDest><twTotPathDel>0.427</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/tick_count_3</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/tick_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X18Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>camera_conf_block/i2c_master0/tick_count&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/tick_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y33.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.037</twDelInfo><twComp>camera_conf_block/i2c_master0/tick_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>camera_conf_block/i2c_master0/tick_count&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT84</twBEL><twBEL>camera_conf_block/i2c_master0/tick_count_3</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.037</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twDestClk><twPctLog>91.3</twPctLog><twPctRoute>8.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="62"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;
        TS_PER_CLK50 / 0.48 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="63" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="38.096" period="41.666" constraintValue="41.666" deviceLimit="3.570" freqLimit="280.112" physResource="conf_rom/Mram_rom/CLKAWRCLK" logResource="conf_rom/Mram_rom/CLKAWRCLK" locationPin="RAMB8_X1Y10.CLKAWRCLK" clockNet="PMOD4_4_OBUF"/><twPinLimit anchorID="64" type="MINPERIOD" name="Tbcper_I" slack="39.000" period="41.666" constraintValue="41.666" deviceLimit="2.666" freqLimit="375.094" physResource="sys_clocks_gen/clkout2_buf/I0" logResource="sys_clocks_gen/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="sys_clocks_gen/clkout1"/><twPinLimit anchorID="65" type="MINPERIOD" name="Tcp" slack="41.186" period="41.666" constraintValue="41.666" deviceLimit="0.480" freqLimit="2083.333" physResource="debouncer/Qp&lt;3&gt;/CLK" logResource="debouncer/Qp_0/CK" locationPin="SLICE_X20Y33.CLK" clockNet="PMOD4_4_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;         TS_PER_CLK50 / 2 HIGH 50%;</twConstName><twItemCnt>142303</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9444</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.612</twMinPer></twConstHead><twPathRptBanner iPaths="776" iCriticalPaths="0" sType="EndPoint">Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X0Y18.DIADI13), 776 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.388</twSlack><twSrc BELType="FF">sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.466</twTotPathDel><twClkSkew dest = "0.725" src = "0.753">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X5Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv1_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>sobel0/raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>ds_image/sum&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ds_image/line_ram_data_in&lt;13&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in51</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y18.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>ds_image/line_ram_data_in&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y18.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>4.981</twRouteDel><twTotDel>8.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.460</twSlack><twSrc BELType="FF">sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.394</twTotPathDel><twClkSkew dest = "0.725" src = "0.753">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X5Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv1_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>sobel0/raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_lut&lt;0&gt;4</twBEL><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>ds_image/sum&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ds_image/line_ram_data_in&lt;13&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in51</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y18.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>ds_image/line_ram_data_in&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y18.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.676</twLogDel><twRouteDel>4.718</twRouteDel><twTotDel>8.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.571</twSlack><twSrc BELType="FF">sobel0/raw_from_conv1_latched_4</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.277</twTotPathDel><twClkSkew dest = "0.725" src = "0.759">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv1_latched_4</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X2Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;7&gt;</twComp><twBEL>sobel0/raw_from_conv1_latched_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv1_latched[4]_raw_from_conv1_latched[15]_XOR_246_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>sobel0/raw_from_conv1_latched[4]_raw_from_conv1_latched[15]_XOR_246_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd4</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>ds_image/sum&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ds_image/line_ram_data_in&lt;13&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in51</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y18.DIADI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>ds_image/line_ram_data_in&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y18.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.359</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>8.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="774" iCriticalPaths="0" sType="EndPoint">Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X0Y18.DIADI11), 774 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.434</twSlack><twSrc BELType="FF">sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.420</twTotPathDel><twClkSkew dest = "0.725" src = "0.753">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X5Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv1_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>sobel0/raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>ds_image/sum&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ds_image/line_ram_data_in&lt;11&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in31</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y18.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>ds_image/line_ram_data_in&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y18.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.378</twLogDel><twRouteDel>5.042</twRouteDel><twTotDel>8.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.506</twSlack><twSrc BELType="FF">sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.348</twTotPathDel><twClkSkew dest = "0.725" src = "0.753">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X5Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv1_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>sobel0/raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_lut&lt;0&gt;4</twBEL><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>ds_image/sum&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ds_image/line_ram_data_in&lt;11&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in31</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y18.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>ds_image/line_ram_data_in&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y18.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.569</twLogDel><twRouteDel>4.779</twRouteDel><twTotDel>8.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.617</twSlack><twSrc BELType="FF">sobel0/raw_from_conv1_latched_4</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.231</twTotPathDel><twClkSkew dest = "0.725" src = "0.759">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv1_latched_4</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X2Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;7&gt;</twComp><twBEL>sobel0/raw_from_conv1_latched_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv1_latched[4]_raw_from_conv1_latched[15]_XOR_246_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>sobel0/raw_from_conv1_latched[4]_raw_from_conv1_latched[15]_XOR_246_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd4</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>ds_image/sum&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>ds_image/line_ram_data_in&lt;11&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in31</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y18.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>ds_image/line_ram_data_in&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y18.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.252</twLogDel><twRouteDel>4.979</twRouteDel><twTotDel>8.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="775" iCriticalPaths="0" sType="EndPoint">Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X0Y18.DIADI12), 775 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.445</twSlack><twSrc BELType="FF">sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.409</twTotPathDel><twClkSkew dest = "0.725" src = "0.753">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X5Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv1_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>sobel0/raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>ds_image/sum&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ds_image/line_ram_data_in&lt;12&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in41</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y18.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>ds_image/line_ram_data_in&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y18.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.395</twLogDel><twRouteDel>5.014</twRouteDel><twTotDel>8.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.517</twSlack><twSrc BELType="FF">sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.337</twTotPathDel><twClkSkew dest = "0.725" src = "0.753">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv1_latched_3</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X5Y28.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv1_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>sobel0/raw_from_conv1_latched[3]_raw_from_conv1_latched[15]_XOR_247_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd3</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_lut&lt;0&gt;4</twBEL><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>ds_image/sum&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ds_image/line_ram_data_in&lt;12&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in41</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y18.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>ds_image/line_ram_data_in&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y18.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.586</twLogDel><twRouteDel>4.751</twRouteDel><twTotDel>8.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.628</twSlack><twSrc BELType="FF">sobel0/raw_from_conv1_latched_4</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.220</twTotPathDel><twClkSkew dest = "0.725" src = "0.759">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv1_latched_4</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X2Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;7&gt;</twComp><twBEL>sobel0/raw_from_conv1_latched_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv1_latched[4]_raw_from_conv1_latched[15]_XOR_246_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>sobel0/raw_from_conv1_latched[4]_raw_from_conv1_latched[15]_XOR_246_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd4</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_xor&lt;0&gt;_9</twBEL><twBEL>pixel_from_sobel&lt;5&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y34.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>pixel_from_sobel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y34.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ds_image/pixel_data_out&lt;5&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;5&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ds_image/pixel_data_out&lt;7&gt;</twComp><twBEL>ds_image/Madd_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ds_image/Madd_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>ds_image/sum&lt;15&gt;</twComp><twBEL>ds_image/Madd_sum_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>ds_image/sum&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ds_image/line_ram_data_in&lt;12&gt;</twComp><twBEL>ds_image/Mmux_line_ram_data_in41</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y18.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>ds_image/line_ram_data_in&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y18.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.269</twLogDel><twRouteDel>4.951</twRouteDel><twTotDel>8.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;
        TS_PER_CLK50 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_preview/fifo_B/dp_ram0/Mram_RAM4 (RAMB16_X0Y26.ADDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">fifo_preview/fifo_B/wr_addr_6</twSrc><twDest BELType="RAM">fifo_preview/fifo_B/dp_ram0/Mram_RAM4</twDest><twTotPathDel>0.307</twTotPathDel><twClkSkew dest = "0.113" src = "0.107">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_preview/fifo_B/wr_addr_6</twSrc><twDest BELType='RAM'>fifo_preview/fifo_B/dp_ram0/Mram_RAM4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X2Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fifo_preview/fifo_B/wr_addr&lt;7&gt;</twComp><twBEL>fifo_preview/fifo_B/wr_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>fifo_preview/fifo_B/wr_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo_preview/fifo_B/dp_ram0/Mram_RAM4</twComp><twBEL>fifo_preview/fifo_B/dp_ram0/Mram_RAM4</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.173</twRouteDel><twTotDel>0.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_preview/fifo_B/dp_ram0/Mram_RAM8 (RAMB16_X0Y28.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">fifo_preview/fifo_B/wr_addr_12</twSrc><twDest BELType="RAM">fifo_preview/fifo_B/dp_ram0/Mram_RAM8</twDest><twTotPathDel>0.311</twTotPathDel><twClkSkew dest = "0.111" src = "0.105">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_preview/fifo_B/wr_addr_12</twSrc><twDest BELType='RAM'>fifo_preview/fifo_B/dp_ram0/Mram_RAM8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X2Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fifo_preview/fifo_B/wr_addr&lt;12&gt;</twComp><twBEL>fifo_preview/fifo_B/wr_addr_12</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y28.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.177</twDelInfo><twComp>fifo_preview/fifo_B/wr_addr&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y28.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo_preview/fifo_B/dp_ram0/Mram_RAM8</twComp><twBEL>fifo_preview/fifo_B/dp_ram0/Mram_RAM8</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.177</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point harris_detector/add_cols_gradxy/Mshreg_pipeline_registers_22 (SLICE_X12Y31.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">harris_detector/gradxy_sum_col_4_12</twSrc><twDest BELType="FF">harris_detector/add_cols_gradxy/Mshreg_pipeline_registers_22</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>harris_detector/gradxy_sum_col_4_12</twSrc><twDest BELType='FF'>harris_detector/add_cols_gradxy/Mshreg_pipeline_registers_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X13Y31.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>harris_detector/gradxy_sum_col_3&lt;13&gt;</twComp><twBEL>harris_detector/gradxy_sum_col_4_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y31.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.014</twDelInfo><twComp>harris_detector/gradxy_sum_col_4&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y31.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.050</twDelInfo><twComp>harris_detector/add_cols_gradxy/pipeline_registers_24</twComp><twBEL>harris_detector/add_cols_gradxy/Mshreg_pipeline_registers_22</twBEL></twPathDel><twLogDel>0.294</twLogDel><twRouteDel>0.014</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;
        TS_PER_CLK50 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKA" logResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="clk_96"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKB" logResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKB" locationPin="RAMB16_X0Y6.CLKB" clockNet="clk_96"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM2/CLKA" logResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM2/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="clk_96"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="95"><twConstRollup name="TS_PER_CLK50" fullName="TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="49.687" errors="0" errorRollup="90" items="0" itemsRollup="146508"/><twConstRollup name="TS_sys_clocks_gen_clkout1" fullName="TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;         TS_PER_CLK50 / 0.48 HIGH 50%;" type="child" depth="1" requirement="41.667" prefType="period" actual="103.514" actualRollup="N/A" errors="90" errorRollup="0" items="4205" itemsRollup="0"/><twConstRollup name="TS_sys_clocks_gen_clkout2" fullName="TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;         TS_PER_CLK50 / 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.612" actualRollup="N/A" errors="0" errorRollup="0" items="142303" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="96">1</twUnmetConstCnt><twDataSheet anchorID="97" twNameLen="15"><twClk2SUList anchorID="98" twDestWidth="8"><twDest>OSC_FPGA</twDest><twClk2SU><twSrc>OSC_FPGA</twSrc><twRiseRise>8.612</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="99" twDestWidth="11"><twDest>SYS_SPI_SCK</twDest><twClk2SU><twSrc>SYS_SPI_SCK</twSrc><twRiseRise>5.218</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>90</twErrCnt><twScore>171393</twScore><twSetupScore>171393</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>147367</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7971</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>103.514</twMinPer><twFootnote number="1" /><twMaxFreq>9.661</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Mar 30 09:57:33 2014 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 265 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
