Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 30 13:27:42 2018
| Host         : DESKTOP-F0JIDD9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 238 register/latch pins with no clock driven by root clock pin: cloak (HIGH)

 There are 238 register/latch pins with no clock driven by root clock pin: next (HIGH)

 There are 238 register/latch pins with no clock driven by root clock pin: c1/q_reg[0]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: c2/q_reg[17]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1413 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.431        0.000                      0                   19        0.324        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.431        0.000                      0                   19        0.324        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.714     5.073    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.291    c2/q_reg_n_1_[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.965 r  c2/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    c2/q_reg[0]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  c2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    c2/q_reg[4]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  c2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    c2/q_reg[8]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  c2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    c2/q_reg[12]_i_1_n_1
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.641 r  c2/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.641    c2/q_reg[16]_i_1_n_7
    SLICE_X0Y72          FDRE                                         r  c2/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.591    14.777    c2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  c2/q_reg[17]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.062    15.071    c2/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.714     5.073    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.291    c2/q_reg_n_1_[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.965 r  c2/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    c2/q_reg[0]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  c2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    c2/q_reg[4]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  c2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    c2/q_reg[8]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  c2/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.307    c2/q_reg[12]_i_1_n_1
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.530 r  c2/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.530    c2/q_reg[16]_i_1_n_8
    SLICE_X0Y72          FDRE                                         r  c2/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.591    14.777    c2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  c2/q_reg[16]/C
                         clock pessimism              0.268    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.062    15.071    c2/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.714     5.073    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.291    c2/q_reg_n_1_[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.965 r  c2/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    c2/q_reg[0]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  c2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    c2/q_reg[4]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  c2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    c2/q_reg[8]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.527 r  c2/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.527    c2/q_reg[12]_i_1_n_7
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.593    14.779    c2/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[13]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.062    15.073    c2/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.714     5.073    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.291    c2/q_reg_n_1_[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.965 r  c2/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    c2/q_reg[0]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  c2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    c2/q_reg[4]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  c2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    c2/q_reg[8]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.506 r  c2/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.506    c2/q_reg[12]_i_1_n_5
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.593    14.779    c2/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[15]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.062    15.073    c2/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.714     5.073    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.291    c2/q_reg_n_1_[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.965 r  c2/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    c2/q_reg[0]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  c2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    c2/q_reg[4]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  c2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    c2/q_reg[8]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.432 r  c2/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.432    c2/q_reg[12]_i_1_n_6
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.593    14.779    c2/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[14]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.062    15.073    c2/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.714     5.073    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.291    c2/q_reg_n_1_[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.965 r  c2/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    c2/q_reg[0]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  c2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    c2/q_reg[4]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  c2/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.193    c2/q_reg[8]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.416 r  c2/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.416    c2/q_reg[12]_i_1_n_8
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.593    14.779    c2/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[12]/C
                         clock pessimism              0.268    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.062    15.073    c2/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.714     5.073    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.291    c2/q_reg_n_1_[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.965 r  c2/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    c2/q_reg[0]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  c2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    c2/q_reg[4]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.413 r  c2/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.413    c2/q_reg[8]_i_1_n_7
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.594    14.780    c2/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[9]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)        0.062    15.074    c2/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.714     5.073    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.291    c2/q_reg_n_1_[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.965 r  c2/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    c2/q_reg[0]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  c2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    c2/q_reg[4]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.392 r  c2/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.392    c2/q_reg[8]_i_1_n_5
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.594    14.780    c2/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[11]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)        0.062    15.074    c2/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.483ns (66.062%)  route 0.762ns (33.938%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.714     5.073    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.291    c2/q_reg_n_1_[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.965 r  c2/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    c2/q_reg[0]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  c2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    c2/q_reg[4]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.318 r  c2/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.318    c2/q_reg[8]_i_1_n_6
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.594    14.780    c2/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[10]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)        0.062    15.074    c2/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.467ns (65.818%)  route 0.762ns (34.182%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.714     5.073    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.291    c2/q_reg_n_1_[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.965 r  c2/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    c2/q_reg[0]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  c2/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.079    c2/q_reg[4]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.302 r  c2/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.302    c2/q_reg[8]_i_1_n_8
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.594    14.780    c2/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[8]/C
                         clock pessimism              0.268    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)        0.062    15.074    c2/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.597     1.430    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.571 f  c2/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.744    c2/q_reg_n_1_[0]
    SLICE_X0Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.789 r  c2/q[0]_i_5/O
                         net (fo=1, routed)           0.000     1.789    c2/q[0]_i_5_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.859 r  c2/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.859    c2/q_reg[0]_i_1_n_8
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     1.937    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[0]/C
                         clock pessimism             -0.506     1.430    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.535    c2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c2/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.428    c2/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  c2/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.752    c2/q_reg_n_1_[11]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  c2/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    c2/q_reg[8]_i_1_n_5
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.866     1.935    c2/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  c2/q_reg[11]/C
                         clock pessimism             -0.506     1.428    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.533    c2/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.597     1.430    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.571 r  c2/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.754    c2/q_reg_n_1_[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  c2/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    c2/q_reg[0]_i_1_n_5
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     1.937    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[3]/C
                         clock pessimism             -0.506     1.430    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.535    c2/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c2/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594     1.427    c2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  c2/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  c2/q_reg[16]/Q
                         net (fo=1, routed)           0.176     1.745    c2/q_reg_n_1_[16]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  c2/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    c2/q_reg[16]_i_1_n_8
    SLICE_X0Y72          FDRE                                         r  c2/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     1.933    c2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  c2/q_reg[16]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.532    c2/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.596     1.429    c2/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  c2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.570 r  c2/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.747    c2/q_reg_n_1_[4]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.862 r  c2/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.862    c2/q_reg[4]_i_1_n_8
    SLICE_X0Y69          FDRE                                         r  c2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.867     1.936    c2/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  c2/q_reg[4]/C
                         clock pessimism             -0.506     1.429    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.534    c2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c2/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594     1.427    c2/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  c2/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.745    c2/q_reg_n_1_[12]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  c2/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    c2/q_reg[12]_i_1_n_8
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.934    c2/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[12]/C
                         clock pessimism             -0.506     1.427    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.532    c2/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 c2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.597     1.430    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.571 f  c2/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.744    c2/q_reg_n_1_[0]
    SLICE_X0Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.789 r  c2/q[0]_i_5/O
                         net (fo=1, routed)           0.000     1.789    c2/q[0]_i_5_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.895 r  c2/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    c2/q_reg[0]_i_1_n_7
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     1.937    c2/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  c2/q_reg[1]/C
                         clock pessimism             -0.506     1.430    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.535    c2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c2/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594     1.427    c2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  c2/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  c2/q_reg[16]/Q
                         net (fo=1, routed)           0.176     1.745    c2/q_reg_n_1_[16]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.896 r  c2/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.896    c2/q_reg[16]_i_1_n_7
    SLICE_X0Y72          FDRE                                         r  c2/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.864     1.933    c2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  c2/q_reg[17]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.532    c2/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c2/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.594     1.427    c2/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.568 r  c2/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.745    c2/q_reg_n_1_[12]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.896 r  c2/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.896    c2/q_reg[12]_i_1_n_7
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.865     1.934    c2/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  c2/q_reg[13]/C
                         clock pessimism             -0.506     1.427    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.532    c2/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 c2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.596     1.429    c2/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  c2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.570 r  c2/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.747    c2/q_reg_n_1_[4]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.898 r  c2/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.898    c2/q_reg[4]_i_1_n_7
    SLICE_X0Y69          FDRE                                         r  c2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.867     1.936    c2/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  c2/q_reg[5]/C
                         clock pessimism             -0.506     1.429    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.534    c2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y84    c1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68     c2/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     c2/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     c2/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     c2/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     c2/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     c2/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     c2/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     c2/q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     c2/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     c2/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c2/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c2/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c2/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c2/q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     c2/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     c2/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     c2/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     c2/q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y84    c1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     c2/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     c2/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     c2/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     c2/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c2/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c2/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c2/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     c2/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     c2/q_reg[1]/C



