# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do questao_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3 {C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/FSM_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:18 on Jan 02,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3" C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/FSM_Control.v 
# -- Compiling module FSM_Control
# 
# Top level modules:
# 	FSM_Control
# End time: 17:51:18 on Jan 02,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3 {C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/TB_FSM_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:18 on Jan 02,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3" C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/TB_FSM_Control.v 
# -- Compiling module TB_FSM_Control
# 
# Top level modules:
# 	TB_FSM_Control
# End time: 17:51:18 on Jan 02,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3 {C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/FSM_Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:18 on Jan 02,2026
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3" C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/FSM_Control.v 
# -- Compiling module FSM_Control
# 
# Top level modules:
# 	FSM_Control
# End time: 17:51:18 on Jan 02,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_FSM_Control
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_FSM_Control 
# Start time: 17:51:18 on Jan 02,2026
# Loading work.TB_FSM_Control
# Loading work.FSM_Control
# 
# do C:/Users/TELMA/Documents/PCID/ENGG56_PCID_TRABALHO/questao_3/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider {Estados FSM}
# add wave -noupdate /TB_FSM_Control/DUV/EstadoAtual
# add wave -noupdate /TB_FSM_Control/DUV/EstadoFuturo
# add wave -noupdate -divider Entradas
# add wave -noupdate /TB_FSM_Control/Clock
# add wave -noupdate /TB_FSM_Control/Reset
# add wave -noupdate /TB_FSM_Control/Start
# add wave -noupdate -divider Saídas
# add wave -noupdate /TB_FSM_Control/u
# add wave -noupdate /TB_FSM_Control/v
# add wave -noupdate /TB_FSM_Control/x
# add wave -noupdate /TB_FSM_Control/y
# add wave -noupdate /TB_FSM_Control/Read_Enable
# add wave -noupdate /TB_FSM_Control/Address
# add wave -noupdate /TB_FSM_Control/Active_MAC
# add wave -noupdate /TB_FSM_Control/Ready
# add wave -noupdate -divider {Registradores aux}
# add wave -noupdate /TB_FSM_Control/DUV/U_Atual
# add wave -noupdate /TB_FSM_Control/DUV/V_Atual
# add wave -noupdate /TB_FSM_Control/DUV/X_Atual
# add wave -noupdate /TB_FSM_Control/DUV/Y_Atual
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {3 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 84
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {145776 ps}
run
# Time=0 | Reset=1 Start=0 | State=0 (u,v)=(0,0) | Read_Enable=0 Active_MAC=0 Address=000000 Ready=0
# Time=10000 | Reset=0 Start=0 | State=0 (u,v)=(0,0) | Read_Enable=0 Active_MAC=0 Address=000000 Ready=0
# Time=20000 | Reset=0 Start=1 | State=0 (u,v)=(0,0) | Read_Enable=0 Active_MAC=0 Address=000000 Ready=0
# Time=25000 | Reset=0 Start=1 | State=1 (u,v)=(0,0) | Read_Enable=1 Active_MAC=0 Address=000000 Ready=0
# Time=30000 | Reset=0 Start=0 | State=1 (u,v)=(0,0) | Read_Enable=1 Active_MAC=0 Address=000000 Ready=0
# Time=35000 | Reset=0 Start=0 | State=2 (u,v)=(0,0) | Read_Enable=0 Active_MAC=0 Address=000000 Ready=0
# Time=45000 | Reset=0 Start=0 | State=3 (u,v)=(0,0) | Read_Enable=0 Active_MAC=1 Address=000000 Ready=0
# Time=55000 | Reset=0 Start=0 | State=4 (u,v)=(0,1) | Read_Enable=0 Active_MAC=0 Address=000001 Ready=0
# Time=65000 | Reset=0 Start=0 | State=1 (u,v)=(0,1) | Read_Enable=1 Active_MAC=0 Address=000001 Ready=0
# Time=75000 | Reset=0 Start=0 | State=2 (u,v)=(0,1) | Read_Enable=0 Active_MAC=0 Address=000001 Ready=0
# Time=85000 | Reset=0 Start=0 | State=3 (u,v)=(0,1) | Read_Enable=0 Active_MAC=1 Address=000001 Ready=0
# Time=95000 | Reset=0 Start=0 | State=4 (u,v)=(0,2) | Read_Enable=0 Active_MAC=0 Address=000010 Ready=0
run
# Time=105000 | Reset=0 Start=0 | State=1 (u,v)=(0,2) | Read_Enable=1 Active_MAC=0 Address=000010 Ready=0
# Time=115000 | Reset=0 Start=0 | State=2 (u,v)=(0,2) | Read_Enable=0 Active_MAC=0 Address=000010 Ready=0
# Time=125000 | Reset=0 Start=0 | State=3 (u,v)=(0,2) | Read_Enable=0 Active_MAC=1 Address=000010 Ready=0
# Time=135000 | Reset=0 Start=0 | State=4 (u,v)=(0,3) | Read_Enable=0 Active_MAC=0 Address=000011 Ready=0
# Time=145000 | Reset=0 Start=0 | State=1 (u,v)=(0,3) | Read_Enable=1 Active_MAC=0 Address=000011 Ready=0
# Time=155000 | Reset=0 Start=0 | State=2 (u,v)=(0,3) | Read_Enable=0 Active_MAC=0 Address=000011 Ready=0
# Time=165000 | Reset=0 Start=0 | State=3 (u,v)=(0,3) | Read_Enable=0 Active_MAC=1 Address=000011 Ready=0
# Time=175000 | Reset=0 Start=0 | State=4 (u,v)=(0,4) | Read_Enable=0 Active_MAC=0 Address=000100 Ready=0
# Time=185000 | Reset=0 Start=0 | State=1 (u,v)=(0,4) | Read_Enable=1 Active_MAC=0 Address=000100 Ready=0
# Time=195000 | Reset=0 Start=0 | State=2 (u,v)=(0,4) | Read_Enable=0 Active_MAC=0 Address=000100 Ready=0
# End time: 17:51:37 on Jan 02,2026, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
