
*********************************************
***         Starting AutoBridge           ***
*********************************************

Version: 0.0.20220512.dev1

Running details logged to /home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/autobridge/autobridge-May-09-2023-20:42.log

----------------------------------------------

*** CRITICAL WARNING: Gurobi solver not detected. Floorplanning may take extra time. 
The Gurobi solver is much faster than the open-source solver, and it is free for academia. 
  - Register and download the Gurobi Optimizer at https://www.gurobi.com/downloads/gurobi-optimizer-eula/
  - Unzip the package to your desired directory
  - Obtain an academic license at https://www.gurobi.com/downloads/end-user-license-agreement-academic/
  - Set environment variables GUROBI_HOME and GRB_LICENSE_FILE
      export GUROBI_HOME=[WHERE-YOU-INSTALL] 
      export GRB_LICENSE_FILE=[ADDRESS-OF-YOUR-LICENSE-FILE] 
      export PATH="${PATH}:${GUROBI_HOME}/bin" 
      export LD_LIBRARY_PATH="${LD_LIBRARY_PATH}:${GUROBI_HOME}/lib" 

Generate task graph visualization in graphviz format: /home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/autobridge/task_graph.dot
we are in get_floorplan

Floorplan parameters:

  floorplan_strategy: HALF_SLR_LEVEL_FLOORPLANNING
  threshold for switching to iterative partitioning: 200
  floorplan_opt_priority: AREA_PRIORITIZED
  min_area_limit: 0.650000
  max_area_limit: 0.850000
  min_slr_width_limit: 10000
  max_slr_width_limit: 15000
  max_search_time per solving: 600

Start floorplanning, please check the log for the progress...

[INFO:__init__:76] The following modules are grouped to the same location:
[INFO:Utilities:203] The pre-determined floorplanning is shown as below:
[INFO:Utilities:205]     PORT_VERTEX_bank_0_t0_external_controller  =>  CR_X0Y0_To_CR_X3Y3
[INFO:Utilities:205]     PORT_VERTEX_bank_0_t1_external_controller  =>  CR_X0Y0_To_CR_X3Y3
[INFO:Utilities:177] The area of each vertex is listed as below.
[INFO:Utilities:178] Note that the area of each vertex includes the area of all its in-bound FIFOs.
[INFO:Utilities:180]     TASK_VERTEX_Mmap2Stream_0: BRAM: 0 DSP: 0 FF: 975 LUT: 1500 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module0Func_0: BRAM: 0 DSP: 0 FF: 95 LUT: 417.9375 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module1Func_0: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module1Func_1: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module1Func_2: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module1Func_3: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module1Func_4: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module1Func_5: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module3Func1_0: BRAM: 0 DSP: 2 FF: 569 LUT: 795.375 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module3Func2_0: BRAM: 0 DSP: 2 FF: 569 LUT: 801.5625 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module6Func1_0: BRAM: 0 DSP: 7 FF: 1293 LUT: 1314.6875 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module6Func2_0: BRAM: 0 DSP: 7 FF: 1328 LUT: 1358.0 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Module8Func_0: BRAM: 0 DSP: 0 FF: 96 LUT: 308.25 URAM: 0
[INFO:Utilities:180]     TASK_VERTEX_Stream2Mmap_0: BRAM: 0 DSP: 0 FF: 1058 LUT: 1715.9375 URAM: 0
[INFO:Utilities:180]     PORT_VERTEX_bank_0_t0_external_controller: BRAM: 0 DSP: 0 FF: 6500 LUT: 5000 URAM: 0
[INFO:Utilities:180]     PORT_VERTEX_bank_0_t1_external_controller: BRAM: 0 DSP: 0 FF: 6500 LUT: 5000 URAM: 0
The total area of the design:
  BRAM: 0 / 3504 = 0.0%
  DSP: 18 / 8496 = 0.2%
  FF: 19289 / 2331840 = 0.8%
  LUT: 19712.125 / 1165920 = 1.7%
  URAM: 0 / 960 = 0.0%

[INFO:__init__:139] There are 16 vertices in the design, use eight way partition
[INFO:Partition:32] Use partition method: EIGHT_WAY_PARTITION with floorplan_opt_priority AREA_PRIORITIZED
[INFO:Partition:33] partition method
[INFO:Partition:34] EIGHT_WAY_PARTITION
[INFO:Partition:222] Binary search of min_area_limit between 0.650000 and 0.850000, with slr_width_limit 15000
[INFO:Partition:234] Try area limit 0.75
[INFO:Partition:255] succeed with actual area usage 0.089300
[INFO:Partition:263] Found solution with usage_ratio 0.0893 and slr_width_limit 15000
[INFO:Partition:107] partition succeeds with max_usage_ratio 0.0893 and slr_width_limit 0
[INFO:Utilities:134] Slot CR_X0Y0_To_CR_X3Y3:
[INFO:Utilities:138]   [BRAM]: 0.0% (0 / 768)
[INFO:Utilities:138]   [DSP ]: 1.2% (18 / 1440)
[INFO:Utilities:138]   [FF  ]: 4.4% (19289 / 441600)
[INFO:Utilities:138]   [LUT ]: 8.9% (19712.125 / 220800)
[INFO:Utilities:138]   [URAM]: 0.0% (0 / 128)
[INFO:Utilities:141] Slot CR_X0Y0_To_CR_X3Y3 contains:
[INFO:Utilities:144]   TASK_VERTEX_Mmap2Stream_0: BRAM: 0 DSP: 0 FF: 975 LUT: 1500 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module0Func_0: BRAM: 0 DSP: 0 FF: 95 LUT: 417.9375 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module1Func_0: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module1Func_1: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module1Func_2: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module1Func_3: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module1Func_4: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module1Func_5: BRAM: 0 DSP: 0 FF: 51 LUT: 250.0625 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module3Func1_0: BRAM: 0 DSP: 2 FF: 569 LUT: 795.375 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module3Func2_0: BRAM: 0 DSP: 2 FF: 569 LUT: 801.5625 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module6Func1_0: BRAM: 0 DSP: 7 FF: 1293 LUT: 1314.6875 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module6Func2_0: BRAM: 0 DSP: 7 FF: 1328 LUT: 1358.0 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Module8Func_0: BRAM: 0 DSP: 0 FF: 96 LUT: 308.25 URAM: 0
[INFO:Utilities:144]   TASK_VERTEX_Stream2Mmap_0: BRAM: 0 DSP: 0 FF: 1058 LUT: 1715.9375 URAM: 0
[INFO:Utilities:144]   PORT_VERTEX_bank_0_t0_external_controller: BRAM: 0 DSP: 0 FF: 6500 LUT: 5000 URAM: 0
[INFO:Utilities:144]   PORT_VERTEX_bank_0_t1_external_controller: BRAM: 0 DSP: 0 FF: 6500 LUT: 5000 URAM: 0
total wire length: 0
SLR boundary 0 - 1 has 0 crossings
SLR boundary 1 - 2 has 0 crossings
SLR boundary 2 - 3 has 0 crossings
[INFO:global_route:510] Global routing attempt with routing usage limit 0.6
[INFO:global_route:518] there are 22 dataflow edges
[INFO:global_route:519] there are 22 potential paths to select from
[WARNING:global_route:530] Succeeded: global routing attempt with routing usage limit 0.6
[INFO:latency_balancing:57] FIFO_EDGE_bank_0_t0_buf: pipeline_level: 0, original depth: 32, added_depth_for_rebalance: 1, width: 65 
[INFO:latency_balancing:57] FIFO_EDGE_bank_0_t1_buf: pipeline_level: 0, original depth: 32, added_depth_for_rebalance: 1, width: 65 
[INFO:latency_balancing:57] FIFO_EDGE_from_super_source_to_t1_offset_0: pipeline_level: 0, original depth: 2, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_super_source_to_t1_offset_1: pipeline_level: 0, original depth: 2, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_t0_pe_0_to_super_sink: pipeline_level: 0, original depth: 4, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_t0_pe_1_to_super_sink: pipeline_level: 0, original depth: 2, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_t1_offset_0_to_t1_offset_2000: pipeline_level: 0, original depth: 2, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_t1_offset_0_to_tcse_var_0_pe_1: pipeline_level: 0, original depth: 4, added_depth_for_rebalance: 2, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_t1_offset_1_to_t1_offset_2001: pipeline_level: 0, original depth: 2, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_t1_offset_1_to_tcse_var_0_pe_0: pipeline_level: 0, original depth: 6, added_depth_for_rebalance: 2, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_t1_offset_2000_to_t0_pe_1: pipeline_level: 0, original depth: 58, added_depth_for_rebalance: 3, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_t1_offset_2000_to_tcse_var_0_pe_0: pipeline_level: 0, original depth: 53, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_t1_offset_2001_to_t0_pe_0: pipeline_level: 0, original depth: 56, added_depth_for_rebalance: 3, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_t1_offset_2001_to_tcse_var_0_pe_1: pipeline_level: 0, original depth: 52, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_tcse_var_0_offset_0_to_t0_pe_0: pipeline_level: 0, original depth: 52, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_tcse_var_0_offset_0_to_t0_pe_1: pipeline_level: 0, original depth: 6, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_tcse_var_0_offset_1_to_t0_pe_0: pipeline_level: 0, original depth: 2, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_tcse_var_0_offset_1_to_t0_pe_1: pipeline_level: 0, original depth: 51, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_tcse_var_0_pe_0_to_tcse_var_0_offset_1: pipeline_level: 0, original depth: 2, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] FIFO_EDGE_from_tcse_var_0_pe_1_to_tcse_var_0_offset_0: pipeline_level: 0, original depth: 2, added_depth_for_rebalance: 1, width: 33 
[INFO:latency_balancing:57] AXI_EDGE_axi_edge_from_bank_0_t1_external_controller_to_Mmap2Stream_0: pipeline_level: 0, original depth: 0, added_depth_for_rebalance: 1, width: 250 
[INFO:latency_balancing:57] AXI_EDGE_axi_edge_from_bank_0_t0_external_controller_to_Stream2Mmap_0: pipeline_level: 0, original depth: 0, added_depth_for_rebalance: 1, width: 250 
Floorplan finishes

+--------------------+----------+---------+--------+---------+----------+
|     Slot Name      | BRAM (%) | DSP (%) | FF (%) | LUT (%) | URAM (%) |
+--------------------+----------+---------+--------+---------+----------+
| CR_X0Y0_To_CR_X3Y3 |   0.0    |   1.3   |  4.4   |   8.9   |   0.0    |
+--------------------+----------+---------+--------+---------+----------+

The device could be partitioned into 1 slots.

The number of wires between slots are:


*********************************************
***          AutoBridge Finishes          ***
*********************************************

