//defines the number of ports to the cache
//1 when only the processor, 2 when accelerator present
`define NUM_CACHE_PORTS 1

//defines the associativity of the cache
`define NUM_CACHE_WAYS 1

//this is defined if an accelerator is present
//`define ACCELERATOR_PORT
