Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/51-openroad-fillinsertion/pll_top.nl.v'…
Linking design 'pll_top' from netlist…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_tt_025C_5v00' corner at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/53-openroad-rcx/nom/pll_top.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170128    0.001765    0.857872 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003648    0.103127    0.653050    1.510923 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.103127    0.000038    1.510960 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002761    0.101499    0.242765    1.753725 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.101499    0.000026    1.753752 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.753752   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170130    0.001928    0.858036 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.108036   clock uncertainty
                                  0.000000    1.108036   clock reconvergence pessimism
                                  0.098294    1.206330   library hold time
                                              1.206330   data required time
---------------------------------------------------------------------------------------------
                                              1.206330   data required time
                                             -1.753752   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547422   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.001072    0.850062 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003678    0.103393    0.651158    1.501219 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.103393    0.000038    1.501258 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002775    0.101619    0.242956    1.744213 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.101619    0.000027    1.744240 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.744240   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.001012    0.850002 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100002   clock uncertainty
                                  0.000000    1.100002   clock reconvergence pessimism
                                  0.096231    1.196233   library hold time
                                              1.196233   data required time
---------------------------------------------------------------------------------------------
                                              1.196233   data required time
                                             -1.744240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548007   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000939    0.849929 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011085    0.237302    0.801075    1.651004 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.237302    0.000133    1.651137 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003597    0.131651    0.110803    1.761940 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.131651    0.000037    1.761977 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.761977   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000918    0.849907 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099907   clock uncertainty
                                  0.000000    1.099907   clock reconvergence pessimism
                                  0.089230    1.189137   library hold time
                                              1.189137   data required time
---------------------------------------------------------------------------------------------
                                              1.189137   data required time
                                             -1.761977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572840   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.001012    0.850002 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012177    0.176029    0.714279    1.564280 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.176029    0.000148    1.564428 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003081    0.103965    0.267128    1.831556 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.103965    0.000031    1.831587 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.831587   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000642    0.849632 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099632   clock uncertainty
                                  0.000000    1.099632   clock reconvergence pessimism
                                  0.095684    1.195316   library hold time
                                              1.195316   data required time
---------------------------------------------------------------------------------------------
                                              1.195316   data required time
                                             -1.831587   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636271   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170127    0.001611    0.857719 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015035    0.199691    0.735463    1.593182 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.199691    0.000377    1.593560 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005109    0.165060    0.152223    1.745783 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.165060    0.000094    1.745877 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003133    0.114014    0.104049    1.849926 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.114014    0.000032    1.849958 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.849958   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170123    0.000651    0.856758 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106758   clock uncertainty
                                  0.000000    1.106758   clock reconvergence pessimism
                                  0.095419    1.202177   library hold time
                                              1.202177   data required time
---------------------------------------------------------------------------------------------
                                              1.202177   data required time
                                             -1.849958   data arrival time
---------------------------------------------------------------------------------------------
                                              0.647782   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179476    0.001109    0.863038 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011132    0.167313    0.711304    1.574342 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.167313    0.000250    1.574592 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005950    0.171926    0.152088    1.726680 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.171926    0.000068    1.726748 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002769    0.162670    0.134129    1.860877 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.162670    0.000027    1.860904 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.860904   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179476    0.001109    0.863038 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.113038   clock uncertainty
                                  0.000000    1.113038   clock reconvergence pessimism
                                  0.085133    1.198171   library hold time
                                              1.198171   data required time
---------------------------------------------------------------------------------------------
                                              1.198171   data required time
                                             -1.860904   data arrival time
---------------------------------------------------------------------------------------------
                                              0.662732   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170123    0.000651    0.856758 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010209    0.224145    0.795237    1.651995 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.224145    0.000074    1.652069 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010638    0.219959    0.176302    1.828371 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.219959    0.000183    1.828554 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.828554   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000325    0.850825 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100825   clock uncertainty
                                  0.000000    1.100825   clock reconvergence pessimism
                                  0.064984    1.165809   library hold time
                                              1.165809   data required time
---------------------------------------------------------------------------------------------
                                              1.165809   data required time
                                             -1.828554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.662745   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170124    0.000828    0.856936 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012159    0.175870    0.716273    1.573209 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.175870    0.000202    1.573411 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010130    0.213888    0.172381    1.745792 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.213888    0.000090    1.745882 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004256    0.142050    0.119563    1.865445 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.142050    0.000085    1.865530 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.865530   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170124    0.000828    0.856936 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106936   clock uncertainty
                                  0.000000    1.106936   clock reconvergence pessimism
                                  0.088980    1.195916   library hold time
                                              1.195916   data required time
---------------------------------------------------------------------------------------------
                                              1.195916   data required time
                                             -1.865530   data arrival time
---------------------------------------------------------------------------------------------
                                              0.669614   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170130    0.001928    0.858036 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004559    0.110900    0.660338    1.518374 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.110900    0.000044    1.518418 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015336    0.290345    0.202830    1.721248 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.290345    0.000113    1.721361 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003104    0.161496    0.135124    1.856484 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.161496    0.000055    1.856540 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.856540   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000668    0.849658 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099658   clock uncertainty
                                  0.000000    1.099658   clock reconvergence pessimism
                                  0.081308    1.180966   library hold time
                                              1.180966   data required time
---------------------------------------------------------------------------------------------
                                              1.180966   data required time
                                             -1.856540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.675574   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000370    0.850870 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009584    0.154575    0.697439    1.548308 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.154575    0.000089    1.548397 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005234    0.270997    0.227311    1.775708 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.270997    0.000056    1.775764 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003638    0.127741    0.138199    1.913963 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.127741    0.000069    1.914032 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.914032   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179479    0.001758    0.863687 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.113687   clock uncertainty
                                  0.000000    1.113687   clock reconvergence pessimism
                                  0.094197    1.207885   library hold time
                                              1.207885   data required time
---------------------------------------------------------------------------------------------
                                              1.207885   data required time
                                             -1.914032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.706148   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000489    0.849404 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020836    0.249271    0.771618    1.621022 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.249271    0.000253    1.621275 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005263    0.159965    0.142836    1.764111 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.159965    0.000099    1.764210 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003438    0.147963    0.130244    1.894454 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.147963    0.000064    1.894519 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.894519   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000489    0.849404 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099404   clock uncertainty
                                  0.000000    1.099404   clock reconvergence pessimism
                                  0.085424    1.184827   library hold time
                                              1.184827   data required time
---------------------------------------------------------------------------------------------
                                              1.184827   data required time
                                             -1.894519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.709691   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000790    0.847341 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019974    0.241794    0.765501    1.612842 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.241794    0.000324    1.613165 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005361    0.206381    0.187654    1.800820 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.206381    0.000057    1.800877 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003513    0.123641    0.102910    1.903787 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.123641    0.000067    1.903854 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.903854   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000790    0.847341 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097341   clock uncertainty
                                  0.000000    1.097341   clock reconvergence pessimism
                                  0.090440    1.187781   library hold time
                                              1.187781   data required time
---------------------------------------------------------------------------------------------
                                              1.187781   data required time
                                             -1.903854   data arrival time
---------------------------------------------------------------------------------------------
                                              0.716073   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170130    0.001968    0.858075 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012271    0.176804    0.717043    1.575119 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.176804    0.000195    1.575314 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004536    0.254623    0.187584    1.762898 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.254623    0.000047    1.762945 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002919    0.172964    0.155679    1.918624 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.172964    0.000029    1.918653 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.918653   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170130    0.001968    0.858075 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.108075   clock uncertainty
                                  0.000000    1.108075   clock reconvergence pessimism
                                  0.080189    1.188265   library hold time
                                              1.188265   data required time
---------------------------------------------------------------------------------------------
                                              1.188265   data required time
                                             -1.918653   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730388   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171110    0.001259    0.856982 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016131    0.208799    0.743025    1.600006 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.208800    0.000292    1.600298 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005282    0.260512    0.214118    1.814416 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.260512    0.000056    1.814472 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003958    0.134764    0.115230    1.929702 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.134764    0.000075    1.929778 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.929778   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171110    0.001259    0.856982 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106982   clock uncertainty
                                  0.000000    1.106982   clock reconvergence pessimism
                                  0.090859    1.197841   library hold time
                                              1.197841   data required time
---------------------------------------------------------------------------------------------
                                              1.197841   data required time
                                             -1.929778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.731937   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000371    0.853701 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008576    0.146250    0.691297    1.544998 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.146250    0.000089    1.545087 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.034457    0.309834    0.223921    1.769008 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.309836    0.000438    1.769446 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003837    0.150618    0.152301    1.921747 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.150618    0.000072    1.921819 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.921819   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000371    0.853701 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.103701   clock uncertainty
                                  0.000000    1.103701   clock reconvergence pessimism
                                  0.085586    1.189287   library hold time
                                              1.189287   data required time
---------------------------------------------------------------------------------------------
                                              1.189287   data required time
                                             -1.921819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.732532   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000660    0.847211 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012117    0.175542    0.713232    1.560443 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.175542    0.000187    1.560630 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005525    0.166898    0.149968    1.710598 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.166898    0.000107    1.710704 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004364    0.222994    0.183311    1.894015 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.222994    0.000088    1.894103 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.894103   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000660    0.847211 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097211   clock uncertainty
                                  0.000000    1.097211   clock reconvergence pessimism
                                  0.062925    1.160136   library hold time
                                              1.160136   data required time
---------------------------------------------------------------------------------------------
                                              1.160136   data required time
                                             -1.894103   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733967   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171110    0.001283    0.857005 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014832    0.198038    0.734436    1.591441 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.198038    0.000173    1.591614 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005279    0.167300    0.153570    1.745184 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.167300    0.000099    1.745283 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003143    0.198354    0.171952    1.917234 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.198354    0.000032    1.917267 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.917267   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171110    0.001283    0.857005 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.107005   clock uncertainty
                                  0.000000    1.107005   clock reconvergence pessimism
                                  0.073088    1.180093   library hold time
                                              1.180093   data required time
---------------------------------------------------------------------------------------------
                                              1.180093   data required time
                                             -1.917267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737174   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171111    0.001314    0.857036 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018959    0.232734    0.761998    1.619035 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.232734    0.000263    1.619297 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006345    0.189320    0.174679    1.793976 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.189320    0.000133    1.794110 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003015    0.169893    0.138092    1.932202 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.169893    0.000029    1.932230 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.932230   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171111    0.001314    0.857036 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.107036   clock uncertainty
                                  0.000000    1.107036   clock reconvergence pessimism
                                  0.081281    1.188318   library hold time
                                              1.188318   data required time
---------------------------------------------------------------------------------------------
                                              1.188318   data required time
                                             -1.932230   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743913   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000707    0.849573 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026090    0.295207    0.803848    1.653422 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.295207    0.000218    1.653639 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005377    0.186564    0.181245    1.834884 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.186564    0.000056    1.834940 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003263    0.122552    0.100895    1.935835 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.122552    0.000059    1.935894 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.935894   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000707    0.849573 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099573   clock uncertainty
                                  0.000000    1.099573   clock reconvergence pessimism
                                  0.091751    1.191324   library hold time
                                              1.191324   data required time
---------------------------------------------------------------------------------------------
                                              1.191324   data required time
                                             -1.935894   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744570   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170125    0.001151    0.857259 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013942    0.190641    0.728188    1.585447 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.190641    0.000263    1.585710 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004927    0.291830    0.213819    1.799529 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.291830    0.000051    1.799579 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003461    0.164190    0.139222    1.938801 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.164190    0.000038    1.938838 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.938838   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170125    0.001151    0.857259 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.107259   clock uncertainty
                                  0.000000    1.107259   clock reconvergence pessimism
                                  0.082714    1.189973   library hold time
                                              1.189973   data required time
---------------------------------------------------------------------------------------------
                                              1.189973   data required time
                                             -1.938838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748866   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000371    0.851519 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023342    0.271075    0.787127    1.638645 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.271075    0.000275    1.638921 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005164    0.187797    0.194493    1.833413 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.187797    0.000052    1.833465 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004484    0.132448    0.111327    1.944791 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.132448    0.000086    1.944878 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.944878   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000371    0.851519 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.101519   clock uncertainty
                                  0.000000    1.101519   clock reconvergence pessimism
                                  0.089547    1.191066   library hold time
                                              1.191066   data required time
---------------------------------------------------------------------------------------------
                                              1.191066   data required time
                                             -1.944878   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753812   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158930    0.001207    0.847915 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028125    0.313106    0.815432    1.663347 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.313106    0.000331    1.663678 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006740    0.192531    0.175038    1.838716 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.192531    0.000141    1.838857 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003018    0.122656    0.104793    1.943650 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.122656    0.000030    1.943680 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.943680   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158930    0.001207    0.847915 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097915   clock uncertainty
                                  0.000000    1.097915   clock reconvergence pessimism
                                  0.091143    1.189058   library hold time
                                              1.189058   data required time
---------------------------------------------------------------------------------------------
                                              1.189058   data required time
                                             -1.943680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754622   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000558    0.860817 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019571    0.238315    0.767451    1.628268 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.238315    0.000236    1.628504 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007134    0.265149    0.219451    1.847955 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.265149    0.000157    1.848112 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003939    0.138930    0.109386    1.957498 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.138930    0.000072    1.957569 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.957569   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000558    0.860817 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.110817   clock uncertainty
                                  0.000000    1.110817   clock reconvergence pessimism
                                  0.091260    1.202077   library hold time
                                              1.202077   data required time
---------------------------------------------------------------------------------------------
                                              1.202077   data required time
                                             -1.957569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755492   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000696    0.842578 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028175    0.313584    0.814360    1.656938 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.313584    0.000211    1.657149 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005104    0.171313    0.156086    1.813235 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.171313    0.000096    1.813331 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002874    0.144109    0.126373    1.939704 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.144109    0.000029    1.939733 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.939733   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000696    0.842578 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.092578   clock uncertainty
                                  0.000000    1.092578   clock reconvergence pessimism
                                  0.084642    1.177220   library hold time
                                              1.177220   data required time
---------------------------------------------------------------------------------------------
                                              1.177220   data required time
                                             -1.939733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.762513   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000719    0.847270 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024066    0.277402    0.790313    1.637583 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.277402    0.000204    1.637787 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006340    0.222893    0.208833    1.846619 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.222893    0.000181    1.846800 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004009    0.132545    0.108317    1.955117 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.132545    0.000078    1.955195 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.955195   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000719    0.847270 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097270   clock uncertainty
                                  0.000000    1.097270   clock reconvergence pessimism
                                  0.088355    1.185625   library hold time
                                              1.185625   data required time
---------------------------------------------------------------------------------------------
                                              1.185625   data required time
                                             -1.955195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769570   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000716    0.851216 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014183    0.192649    0.728204    1.579420 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.192649    0.000215    1.579635 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005241    0.274391    0.215123    1.794758 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.274391    0.000062    1.794821 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003382    0.140087    0.164388    1.959208 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.140087    0.000064    1.959272 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.959272   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000716    0.851216 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.101216   clock uncertainty
                                  0.000000    1.101216   clock reconvergence pessimism
                                  0.087766    1.188982   library hold time
                                              1.188982   data required time
---------------------------------------------------------------------------------------------
                                              1.188982   data required time
                                             -1.959272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770290   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000678    0.847359 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022955    0.267694    0.783943    1.631303 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.267694    0.000206    1.631509 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005312    0.180605    0.172979    1.804488 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.180605    0.000060    1.804548 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003316    0.173799    0.141147    1.945695 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.173799    0.000061    1.945757 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.945757   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000678    0.847359 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097359   clock uncertainty
                                  0.000000    1.097359   clock reconvergence pessimism
                                  0.077441    1.174800   library hold time
                                              1.174800   data required time
---------------------------------------------------------------------------------------------
                                              1.174800   data required time
                                             -1.945757   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770957   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170127    0.001611    0.857719 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015035    0.199691    0.735463    1.593182 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.199691    0.000339    1.593521 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005006    0.266461    0.202279    1.795800 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.266461    0.000099    1.795899 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003454    0.183224    0.163920    1.959820 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.183224    0.000065    1.959885 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.959885   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170127    0.001611    0.857719 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.107719   clock uncertainty
                                  0.000000    1.107719   clock reconvergence pessimism
                                  0.077235    1.184954   library hold time
                                              1.184954   data required time
---------------------------------------------------------------------------------------------
                                              1.184954   data required time
                                             -1.959885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774930   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000651    0.849566 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026191    0.296051    0.804102    1.653668 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.296052    0.000314    1.653981 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005445    0.237055    0.214653    1.868635 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.237055    0.000059    1.868694 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003009    0.122871    0.099168    1.967861 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.122871    0.000031    1.967892 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.967892   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000651    0.849566 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099566   clock uncertainty
                                  0.000000    1.099566   clock reconvergence pessimism
                                  0.091489    1.191054   library hold time
                                              1.191054   data required time
---------------------------------------------------------------------------------------------
                                              1.191054   data required time
                                             -1.967892   data arrival time
---------------------------------------------------------------------------------------------
                                              0.776838   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179479    0.001753    0.863683 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024275    0.279241    0.796446    1.660129 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.279241    0.000210    1.660339 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005159    0.229340    0.205785    1.866124 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.229340    0.000051    1.866176 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004708    0.142130    0.115362    1.981538 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.142130    0.000099    1.981637 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.981637   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179479    0.001753    0.863683 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.113683   clock uncertainty
                                  0.000000    1.113683   clock reconvergence pessimism
                                  0.090938    1.204621   library hold time
                                              1.204621   data required time
---------------------------------------------------------------------------------------------
                                              1.204621   data required time
                                             -1.981637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777016   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000636    0.853965 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025377    0.288876    0.800032    1.653997 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.288877    0.000367    1.654364 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004638    0.175000    0.171014    1.825378 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.175000    0.000085    1.825463 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003098    0.164749    0.142199    1.967663 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.164749    0.000031    1.967694 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.967694   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000636    0.853965 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.103965   clock uncertainty
                                  0.000000    1.103965   clock reconvergence pessimism
                                  0.081518    1.185483   library hold time
                                              1.185483   data required time
---------------------------------------------------------------------------------------------
                                              1.185483   data required time
                                             -1.967694   data arrival time
---------------------------------------------------------------------------------------------
                                              0.782211   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000742    0.842623 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025676    0.291496    0.798987    1.641610 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.291497    0.000374    1.641984 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004864    0.178671    0.174308    1.816291 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.178671    0.000091    1.816383 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003144    0.170444    0.138984    1.955367 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.170444    0.000057    1.955423 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.955423   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000742    0.842623 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.092623   clock uncertainty
                                  0.000000    1.092623   clock reconvergence pessimism
                                  0.077061    1.169684   library hold time
                                              1.169684   data required time
---------------------------------------------------------------------------------------------
                                              1.169684   data required time
                                             -1.955423   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785739   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000577    0.849443 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019911    0.241254    0.766219    1.615662 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.241254    0.000252    1.615914 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005509    0.178602    0.167911    1.783825 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.178602    0.000060    1.783885 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003142    0.202122    0.172211    1.956095 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.202122    0.000032    1.956128 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.956128   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000577    0.849443 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099443   clock uncertainty
                                  0.000000    1.099443   clock reconvergence pessimism
                                  0.070026    1.169469   library hold time
                                              1.169469   data required time
---------------------------------------------------------------------------------------------
                                              1.169469   data required time
                                             -1.956128   data arrival time
---------------------------------------------------------------------------------------------
                                              0.786658   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177565    0.001135    0.861395 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023392    0.271498    0.790620    1.652014 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.271498    0.000170    1.652185 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005138    0.178817    0.172047    1.824232 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.178817    0.000057    1.824289 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004197    0.189094    0.151522    1.975812 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.189094    0.000082    1.975893 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.975893   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177565    0.001135    0.861395 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.111395   clock uncertainty
                                  0.000000    1.111395   clock reconvergence pessimism
                                  0.077121    1.188516   library hold time
                                              1.188516   data required time
---------------------------------------------------------------------------------------------
                                              1.188516   data required time
                                             -1.975893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.787378   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000306    0.853635 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028885    0.319795    0.821286    1.674921 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.319796    0.000322    1.675243 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005764    0.205574    0.215753    1.890996 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.205574    0.000113    1.891109 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002891    0.115848    0.096964    1.988072 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.115848    0.000029    1.988101 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.988101   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000306    0.853635 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.103635   clock uncertainty
                                  0.000000    1.103635   clock reconvergence pessimism
                                  0.094009    1.197644   library hold time
                                              1.197644   data required time
---------------------------------------------------------------------------------------------
                                              1.197644   data required time
                                             -1.988101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790457   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170123    0.000651    0.856758 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010209    0.224145    0.795237    1.651995 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.224145    0.000074    1.652069 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010638    0.219959    0.176302    1.828371 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.219959    0.000194    1.828564 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003400    0.129239    0.116532    1.945096 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.129239    0.000036    1.945132 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.945132   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000435    0.850934 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100934   clock uncertainty
                                  0.000000    1.100934   clock reconvergence pessimism
                                  0.052640    1.153574   library hold time
                                              1.153574   data required time
---------------------------------------------------------------------------------------------
                                              1.153574   data required time
                                             -1.945132   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791557   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000650    0.849516 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019607    0.238651    0.764447    1.613963 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.238651    0.000126    1.614089 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005857    0.183209    0.171015    1.785104 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.183209    0.000064    1.785169 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003627    0.208807    0.177384    1.962552 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.208807    0.000067    1.962619 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.962619   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000650    0.849516 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099516   clock uncertainty
                                  0.000000    1.099516   clock reconvergence pessimism
                                  0.068102    1.167618   library hold time
                                              1.167618   data required time
---------------------------------------------------------------------------------------------
                                              1.167618   data required time
                                             -1.962619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.795001   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000376    0.847058 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027172    0.304712    0.809573    1.656631 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.304712    0.000168    1.656798 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005784    0.244726    0.221866    1.878664 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.244726    0.000110    1.878775 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003874    0.134654    0.107917    1.986691 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.134654    0.000042    1.986734 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.986734   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000376    0.847058 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097057   clock uncertainty
                                  0.000000    1.097057   clock reconvergence pessimism
                                  0.088208    1.185266   library hold time
                                              1.185266   data required time
---------------------------------------------------------------------------------------------
                                              1.185266   data required time
                                             -1.986734   data arrival time
---------------------------------------------------------------------------------------------
                                              0.801468   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162101    0.001183    0.850260 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020226    0.243978    0.768176    1.618436 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.243978    0.000244    1.618680 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005965    0.185738    0.173698    1.792378 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.185738    0.000067    1.792445 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003654    0.209547    0.177749    1.970194 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.209547    0.000070    1.970264 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.970264   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162101    0.001183    0.850260 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100260   clock uncertainty
                                  0.000000    1.100260   clock reconvergence pessimism
                                  0.067957    1.168217   library hold time
                                              1.168217   data required time
---------------------------------------------------------------------------------------------
                                              1.168217   data required time
                                             -1.970264   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802048   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000771    0.851270 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019822    0.240465    0.765730    1.617000 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.240465    0.000307    1.617307 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006969    0.297495    0.268042    1.885349 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.297495    0.000149    1.885498 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002810    0.130470    0.111404    1.996902 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.130470    0.000027    1.996929 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.996929   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.101230   clock uncertainty
                                  0.000000    1.101230   clock reconvergence pessimism
                                  0.090001    1.191231   library hold time
                                              1.191231   data required time
---------------------------------------------------------------------------------------------
                                              1.191231   data required time
                                             -1.996929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805698   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179474    0.000583    0.862513 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.045681    0.278837    0.846594    1.709107 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.278838    0.000366    1.709473 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005412    0.234291    0.209090    1.918563 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.234291    0.000106    1.918669 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003521    0.128592    0.104052    2.022721 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.128592    0.000066    2.022787 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              2.022787   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179474    0.000583    0.862513 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    1.112513   clock uncertainty
                                  0.000000    1.112513   clock reconvergence pessimism
                                  0.103815    1.216328   library hold time
                                              1.216328   data required time
---------------------------------------------------------------------------------------------
                                              1.216328   data required time
                                             -2.022787   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806458   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000704    0.849570 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024945    0.285112    0.796776    1.646346 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.285112    0.000190    1.646536 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010250    0.234933    0.203702    1.850237 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.234933    0.000076    1.850314 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003308    0.161964    0.137849    1.988162 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.161964    0.000062    1.988224 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.988224   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000704    0.849570 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099570   clock uncertainty
                                  0.000000    1.099570   clock reconvergence pessimism
                                  0.081587    1.181158   library hold time
                                              1.181158   data required time
---------------------------------------------------------------------------------------------
                                              1.181158   data required time
                                             -1.988224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807066   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000342    0.847023 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024901    0.284715    0.795725    1.642748 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.284715    0.000340    1.643088 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004633    0.174132    0.169856    1.812945 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.174132    0.000047    1.812992 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004987    0.202358    0.160588    1.973580 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.202358    0.000104    1.973684 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.973684   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000342    0.847023 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097023   clock uncertainty
                                  0.000000    1.097023   clock reconvergence pessimism
                                  0.069219    1.166242   library hold time
                                              1.166242   data required time
---------------------------------------------------------------------------------------------
                                              1.166242   data required time
                                             -1.973684   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807442   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000612    0.853941 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012780    0.181021    0.719416    1.573357 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.181021    0.000184    1.573542 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.021160    0.384031    0.276041    1.849582 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.384031    0.000306    1.849888 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003280    0.140065    0.151667    2.001554 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.140065    0.000034    2.001589 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.001589   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000612    0.853941 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.103941   clock uncertainty
                                  0.000000    1.103941   clock reconvergence pessimism
                                  0.088407    1.192349   library hold time
                                              1.192349   data required time
---------------------------------------------------------------------------------------------
                                              1.192349   data required time
                                             -2.001589   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809240   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000668    0.849658 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010574    0.162750    0.703576    1.553234 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.162750    0.000099    1.553333 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005472    0.345349    0.258743    1.812075 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.345349    0.000104    1.812179 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002865    0.209539    0.174268    1.986448 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.209539    0.000028    1.986476 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.986476   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000628    0.849617 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099617   clock uncertainty
                                  0.000000    1.099617   clock reconvergence pessimism
                                  0.067477    1.167094   library hold time
                                              1.167094   data required time
---------------------------------------------------------------------------------------------
                                              1.167094   data required time
                                             -1.986476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819382   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000445    0.849311 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018409    0.228027    0.756481    1.605792 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.228027    0.000109    1.605900 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005610    0.254552    0.264578    1.870479 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.254552    0.000060    1.870539 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004510    0.151770    0.134721    2.005260 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.151770    0.000091    2.005351 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.005351   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000445    0.849311 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099311   clock uncertainty
                                  0.000000    1.099311   clock reconvergence pessimism
                                  0.084522    1.183833   library hold time
                                              1.183833   data required time
---------------------------------------------------------------------------------------------
                                              1.183833   data required time
                                             -2.005351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821518   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170126    0.001471    0.857578 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017979    0.224360    0.755286    1.612864 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.224360    0.000143    1.613007 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004926    0.279875    0.259141    1.872149 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.279875    0.000050    1.872198 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003687    0.165375    0.139975    2.012173 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.165375    0.000073    2.012246 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.012246   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170126    0.001471    0.857578 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.107578   clock uncertainty
                                  0.000000    1.107578   clock reconvergence pessimism
                                  0.082374    1.189952   library hold time
                                              1.189952   data required time
---------------------------------------------------------------------------------------------
                                              1.189952   data required time
                                             -2.012246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.822294   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000634    0.842516 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024979    0.285414    0.794890    1.637406 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.285414    0.000315    1.637721 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004893    0.177934    0.173005    1.810726 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.177934    0.000091    1.810817 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003178    0.202692    0.172508    1.983325 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.202692    0.000033    1.983358 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.983358   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000634    0.842516 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.092516   clock uncertainty
                                  0.000000    1.092516   clock reconvergence pessimism
                                  0.067777    1.160293   library hold time
                                              1.160293   data required time
---------------------------------------------------------------------------------------------
                                              1.160293   data required time
                                             -1.983358   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823065   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158931    0.001475    0.848183 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028178    0.313534    0.815587    1.663771 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.313535    0.000440    1.664211 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005746    0.195035    0.190601    1.854812 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.195035    0.000065    1.854876 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003488    0.179140    0.144102    1.998978 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.179140    0.000066    1.999044 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.999044   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158931    0.001475    0.848183 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.098183   clock uncertainty
                                  0.000000    1.098183   clock reconvergence pessimism
                                  0.076039    1.174222   library hold time
                                              1.174222   data required time
---------------------------------------------------------------------------------------------
                                              1.174222   data required time
                                             -1.999044   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824822   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170130    0.002009    0.858117 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022058    0.259906    0.781039    1.639156 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.259906    0.000148    1.639304 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004440    0.250922    0.213261    1.852565 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.250922    0.000044    1.852609 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002826    0.197711    0.165872    2.018480 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.197711    0.000028    2.018508 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.018508   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170130    0.002009    0.858117 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.108117   clock uncertainty
                                  0.000000    1.108117   clock reconvergence pessimism
                                  0.073065    1.181182   library hold time
                                              1.181182   data required time
---------------------------------------------------------------------------------------------
                                              1.181182   data required time
                                             -2.018508   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837326   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000476    0.849343 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025076    0.286248    0.797510    1.646852 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.286249    0.000448    1.647300 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005931    0.192746    0.185115    1.832415 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.192746    0.000120    1.832535 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003239    0.205904    0.174843    2.007378 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.205904    0.000034    2.007411 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.007411   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003815    0.531030 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836    0.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000476    0.849343 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099343   clock uncertainty
                                  0.000000    1.099343   clock reconvergence pessimism
                                  0.068938    1.168280   library hold time
                                              1.168280   data required time
---------------------------------------------------------------------------------------------
                                              1.168280   data required time
                                             -2.007411   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839131   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158928    0.000752    0.847460 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029351    0.323936    0.822816    1.670276 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.323936    0.000365    1.670641 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006160    0.202586    0.198358    1.868999 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.202586    0.000127    1.869126 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003915    0.187814    0.149721    2.018847 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.187814    0.000076    2.018923 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.018923   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158928    0.000752    0.847460 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097460   clock uncertainty
                                  0.000000    1.097460   clock reconvergence pessimism
                                  0.073541    1.171001   library hold time
                                              1.171001   data required time
---------------------------------------------------------------------------------------------
                                              1.171001   data required time
                                             -2.018923   data arrival time
---------------------------------------------------------------------------------------------
                                              0.847921   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000626    0.849540 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.027439    0.307036    0.811619    1.661159 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.307037    0.000346    1.661505 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004821    0.181005    0.178006    1.839511 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.181005    0.000045    1.839556 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003664    0.209295    0.177691    2.017247 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.209295    0.000067    2.017314 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.017314   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000626    0.849540 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099540   clock uncertainty
                                  0.000000    1.099540   clock reconvergence pessimism
                                  0.067767    1.167307   library hold time
                                              1.167307   data required time
---------------------------------------------------------------------------------------------
                                              1.167307   data required time
                                             -2.017314   data arrival time
---------------------------------------------------------------------------------------------
                                              0.850006   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000936    0.850847 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027128    0.304331    0.809964    1.660811 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.304331    0.000209    1.661020 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005107    0.246365    0.247308    1.908328 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.246365    0.000095    1.908423 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002883    0.151813    0.128462    2.036886 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.151813    0.000029    2.036915 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.036915   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000936    0.850847 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100847   clock uncertainty
                                  0.000000    1.100847   clock reconvergence pessimism
                                  0.084403    1.185250   library hold time
                                              1.185250   data required time
---------------------------------------------------------------------------------------------
                                              1.185250   data required time
                                             -2.036915   data arrival time
---------------------------------------------------------------------------------------------
                                              0.851664   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000787    0.861046 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029208    0.322618    0.825767    1.686813 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.322618    0.000410    1.687223 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004934    0.185497    0.183522    1.870745 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.185497    0.000049    1.870794 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003045    0.201348    0.172001    2.042795 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.201348    0.000030    2.042825 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.042825   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000787    0.861046 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.111046   clock uncertainty
                                  0.000000    1.111046   clock reconvergence pessimism
                                  0.073593    1.184639   library hold time
                                              1.184639   data required time
---------------------------------------------------------------------------------------------
                                              1.184639   data required time
                                             -2.042825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.858185   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000364    0.847046 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028717    0.318348    0.818906    1.665952 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.318349    0.000436    1.666388 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006038    0.199926    0.195353    1.861741 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.199926    0.000121    1.861862 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002815    0.199275    0.171232    2.033094 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.199275    0.000027    2.033122 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.033122   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000364    0.847046 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097046   clock uncertainty
                                  0.000000    1.097046   clock reconvergence pessimism
                                  0.070106    1.167152   library hold time
                                              1.167152   data required time
---------------------------------------------------------------------------------------------
                                              1.167152   data required time
                                             -2.033122   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865969   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000332    0.849322 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031360    0.341761    0.835226    1.684548 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.341761    0.000179    1.684726 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003918    0.116143    0.390061    2.074787 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.116143    0.000074    2.074861 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.074861   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000332    0.849322 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099322   clock uncertainty
                                  0.000000    1.099322   clock reconvergence pessimism
                                  0.092845    1.192167   library hold time
                                              1.192167   data required time
---------------------------------------------------------------------------------------------
                                              1.192167   data required time
                                             -2.074861   data arrival time
---------------------------------------------------------------------------------------------
                                              0.882694   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000706    0.850618 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032092    0.348251    0.839945    1.690563 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.348251    0.000366    1.690929 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003397    0.113526    0.387734    2.078663 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.113526    0.000064    2.078727 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.078727   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000706    0.850618 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100618   clock uncertainty
                                  0.000000    1.100618   clock reconvergence pessimism
                                  0.093747    1.194365   library hold time
                                              1.194365   data required time
---------------------------------------------------------------------------------------------
                                              1.194365   data required time
                                             -2.078727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884362   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000799    0.851946 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.036137    0.384008    0.864966    1.716912 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.384008    0.000397    1.717309 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006747    0.276546    0.256367    1.973676 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.276546    0.000140    1.973816 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003822    0.139493    0.108674    2.082489 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.139493    0.000074    2.082563 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.082563   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000799    0.851946 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.101946   clock uncertainty
                                  0.000000    1.101946   clock reconvergence pessimism
                                  0.087911    1.189857   library hold time
                                              1.189857   data required time
---------------------------------------------------------------------------------------------
                                              1.189857   data required time
                                             -2.082563   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892706   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000323    0.850235 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029495    0.325226    0.824243    1.674477 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.325226    0.000338    1.674815 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006056    0.201385    0.197494    1.872309 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.201385    0.000123    1.872432 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004211    0.224567    0.185997    2.058429 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.224567    0.000086    2.058515 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.058515   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000323    0.850235 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100235   clock uncertainty
                                  0.000000    1.100235   clock reconvergence pessimism
                                  0.063458    1.163692   library hold time
                                              1.163692   data required time
---------------------------------------------------------------------------------------------
                                              1.163692   data required time
                                             -2.058515   data arrival time
---------------------------------------------------------------------------------------------
                                              0.894823   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000382    0.853711 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031375    0.341842    0.836273    1.689984 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.341844    0.000602    1.690587 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005107    0.191655    0.190058    1.880645 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.191655    0.000095    1.880739 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004567    0.229805    0.188502    2.069242 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.229805    0.000090    2.069331 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.069331   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000382    0.853711 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.103711   clock uncertainty
                                  0.000000    1.103711   clock reconvergence pessimism
                                  0.062789    1.166501   library hold time
                                              1.166501   data required time
---------------------------------------------------------------------------------------------
                                              1.166501   data required time
                                             -2.069331   data arrival time
---------------------------------------------------------------------------------------------
                                              0.902831   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000876    0.850787 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014272    0.193388    0.728592    1.579379 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.193388    0.000234    1.579613 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.012294    0.405958    0.387114    1.966727 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.405958    0.000195    1.966922 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004532    0.162090    0.123085    2.090007 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.162090    0.000095    2.090102 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.090102   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000876    0.850787 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100787   clock uncertainty
                                  0.000000    1.100787   clock reconvergence pessimism
                                  0.081444    1.182231   library hold time
                                              1.182231   data required time
---------------------------------------------------------------------------------------------
                                              1.182231   data required time
                                             -2.090102   data arrival time
---------------------------------------------------------------------------------------------
                                              0.907871   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000448    0.850947 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006308    0.125857    0.672674    1.523621 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.125857    0.000127    1.523748 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.028401    0.502329    0.334396    1.858144 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.502329    0.000342    1.858487 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009226    0.182600    0.227594    2.086080 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.182600    0.000126    2.086207 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.086207   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000448    0.850947 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100947   clock uncertainty
                                  0.000000    1.100947   clock reconvergence pessimism
                                  0.075739    1.176686   library hold time
                                              1.176686   data required time
---------------------------------------------------------------------------------------------
                                              1.176686   data required time
                                             -2.086207   data arrival time
---------------------------------------------------------------------------------------------
                                              0.909520   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000918    0.849907 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018472    0.228556    0.756469    1.606376 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.228556    0.000169    1.606545 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.024766    0.490267    0.359131    1.965676 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.490267    0.000339    1.966015 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003221    0.185145    0.118851    2.084865 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.185145    0.000034    2.084899 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.084899   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000849    0.849838 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099838   clock uncertainty
                                  0.000000    1.099838   clock reconvergence pessimism
                                  0.074500    1.174338   library hold time
                                              1.174338   data required time
---------------------------------------------------------------------------------------------
                                              1.174338   data required time
                                             -2.084899   data arrival time
---------------------------------------------------------------------------------------------
                                              0.910561   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000670    0.847221 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020924    0.250068    0.771348    1.618569 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.250068    0.000158    1.618727 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012597    0.509291    0.357850    1.976577 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.509291    0.000220    1.976798 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002962    0.162309    0.115201    2.091999 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.162309    0.000029    2.092028 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.092028   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000670    0.847221 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097221   clock uncertainty
                                  0.000000    1.097221   clock reconvergence pessimism
                                  0.080395    1.177616   library hold time
                                              1.177616   data required time
---------------------------------------------------------------------------------------------
                                              1.177616   data required time
                                             -2.092028   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914412   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000510    0.853840 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030896    0.337587    0.833360    1.687199 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.337589    0.000536    1.687735 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007124    0.219168    0.213237    1.900972 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.219168    0.000154    1.901126 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004456    0.231205    0.190786    2.091912 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.231205    0.000091    2.092002 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.092002   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000510    0.853840 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.103840   clock uncertainty
                                  0.000000    1.103840   clock reconvergence pessimism
                                  0.062386    1.166226   library hold time
                                              1.166226   data required time
---------------------------------------------------------------------------------------------
                                              1.166226   data required time
                                             -2.092002   data arrival time
---------------------------------------------------------------------------------------------
                                              0.925776   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170124    0.000869    0.856977 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.026351    0.297398    0.806837    1.663814 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.297400    0.000521    1.664335 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.021798    0.398302    0.315611    1.979945 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.398302    0.000342    1.980287 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005188    0.144604    0.143583    2.123870 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.144604    0.000106    2.123976 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.123976   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170124    0.000869    0.856977 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106977   clock uncertainty
                                  0.000000    1.106977   clock reconvergence pessimism
                                  0.088353    1.195330   library hold time
                                              1.195330   data required time
---------------------------------------------------------------------------------------------
                                              1.195330   data required time
                                             -2.123976   data arrival time
---------------------------------------------------------------------------------------------
                                              0.928647   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.001055    0.856777 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036471    0.386652    0.868301    1.725078 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.386652    0.000257    1.725335 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005529    0.206491    0.205155    1.930489 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.206491    0.000104    1.930593 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003318    0.209251    0.177252    2.107846 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.209251    0.000034    2.107879 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.107879   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.001055    0.856777 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106777   clock uncertainty
                                  0.000000    1.106777   clock reconvergence pessimism
                                  0.069950    1.176727   library hold time
                                              1.176727   data required time
---------------------------------------------------------------------------------------------
                                              1.176727   data required time
                                             -2.107879   data arrival time
---------------------------------------------------------------------------------------------
                                              0.931152   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000771    0.851270 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019822    0.240465    0.765730    1.617000 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.240465    0.000355    1.617355 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011093    0.382546    0.295962    1.913316 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.382546    0.000186    1.913502 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004247    0.213832    0.188007    2.101509 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.213832    0.000083    2.101592 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.101592   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000771    0.851270 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.101270   clock uncertainty
                                  0.000000    1.101270   clock reconvergence pessimism
                                  0.066748    1.168018   library hold time
                                              1.168018   data required time
---------------------------------------------------------------------------------------------
                                              1.168018   data required time
                                             -2.101592   data arrival time
---------------------------------------------------------------------------------------------
                                              0.933574   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000370    0.850870 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009584    0.214704    0.787894    1.638763 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.214704    0.000076    1.638840 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021794    0.395078    0.385431    2.024271 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.395078    0.000291    2.024562 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002943    0.117914    0.114453    2.139015 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.117914    0.000029    2.139044 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.139044   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000370    0.850870 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100870   clock uncertainty
                                  0.000000    1.100870   clock reconvergence pessimism
                                  0.092917    1.193787   library hold time
                                              1.193787   data required time
---------------------------------------------------------------------------------------------
                                              1.193787   data required time
                                             -2.139044   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945257   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000771    0.851270 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019822    0.240465    0.765730    1.617000 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.240465    0.000281    1.617281 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.007411    0.555915    0.390614    2.007896 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.555915    0.000101    2.007997 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003013    0.176133    0.152197    2.160194 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.176133    0.000030    2.160224 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.160224   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000625    0.851125 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.101125   clock uncertainty
                                  0.000000    1.101125   clock reconvergence pessimism
                                  0.077601    1.178726   library hold time
                                              1.178726   data required time
---------------------------------------------------------------------------------------------
                                              1.178726   data required time
                                             -2.160224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.981498   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000998    0.856721 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.042015    0.438072    0.901131    1.757852 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.438074    0.000491    1.758343 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005770    0.220234    0.219768    1.978112 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.220234    0.000115    1.978227 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003719    0.218238    0.183095    2.161322 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.218238    0.000069    2.161391 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.161391   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000998    0.856721 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106721   clock uncertainty
                                  0.000000    1.106721   clock reconvergence pessimism
                                  0.067363    1.174084   library hold time
                                              1.174084   data required time
---------------------------------------------------------------------------------------------
                                              1.174084   data required time
                                             -2.161391   data arrival time
---------------------------------------------------------------------------------------------
                                              0.987307   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000363    0.851511 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021320    0.253448    0.774801    1.626312 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.253448    0.000460    1.626772 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017216    0.660798    0.435421    2.062193 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.660798    0.000185    2.062378 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003537    0.135488    0.123344    2.185723 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.135488    0.000066    2.185788 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.185788   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000363    0.851511 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.101511   clock uncertainty
                                  0.000000    1.101511   clock reconvergence pessimism
                                  0.088841    1.190352   library hold time
                                              1.190352   data required time
---------------------------------------------------------------------------------------------
                                              1.190352   data required time
                                             -2.185788   data arrival time
---------------------------------------------------------------------------------------------
                                              0.995437   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000643    0.853972 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011991    0.174488    0.714144    1.568116 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.174488    0.000196    1.568313 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.021836    0.776846    0.491746    2.060059 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.776846    0.000296    2.060355 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004164    0.168544    0.130562    2.190916 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.168544    0.000047    2.190964 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.190964   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000643    0.853972 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.103973   clock uncertainty
                                  0.000000    1.103973   clock reconvergence pessimism
                                  0.080426    1.184398   library hold time
                                              1.184398   data required time
---------------------------------------------------------------------------------------------
                                              1.184398   data required time
                                             -2.190964   data arrival time
---------------------------------------------------------------------------------------------
                                              1.006566   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162102    0.001437    0.850514 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022296    0.261921    0.780660    1.631174 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.261922    0.000363    1.631537 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016764    0.647192    0.430200    2.061737 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.647192    0.000123    2.061859 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004816    0.162909    0.144519    2.206378 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.162909    0.000097    2.206475 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.206475   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162102    0.001437    0.850514 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100514   clock uncertainty
                                  0.000000    1.100514   clock reconvergence pessimism
                                  0.081384    1.181898   library hold time
                                              1.181898   data required time
---------------------------------------------------------------------------------------------
                                              1.181898   data required time
                                             -2.206475   data arrival time
---------------------------------------------------------------------------------------------
                                              1.024578   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000496    0.847178 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021570    0.255668    0.775605    1.622783 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.255668    0.000170    1.622953 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016640    0.643469    0.426478    2.049431 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.643469    0.000184    2.049614 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005256    0.173848    0.150584    2.200198 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.173848    0.000114    2.200312 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.200312   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000496    0.847178 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097178   clock uncertainty
                                  0.000000    1.097178   clock reconvergence pessimism
                                  0.077426    1.174604   library hold time
                                              1.174604   data required time
---------------------------------------------------------------------------------------------
                                              1.174604   data required time
                                             -2.200312   data arrival time
---------------------------------------------------------------------------------------------
                                              1.025708   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158928    0.000787    0.847495 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004738    0.112447    0.659457    1.506951 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.112447    0.000053    1.507005 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015886    0.281653    0.313195    1.820200 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.281653    0.000274    1.820474 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006735    0.203451    0.193000    2.013474 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.203451    0.000144    2.013618 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003706    0.215748    0.180962    2.194580 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.215748    0.000040    2.194620 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.194620   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158928    0.000787    0.847495 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097495   clock uncertainty
                                  0.000000    1.097495   clock reconvergence pessimism
                                  0.065499    1.162994   library hold time
                                              1.162994   data required time
---------------------------------------------------------------------------------------------
                                              1.162994   data required time
                                             -2.194620   data arrival time
---------------------------------------------------------------------------------------------
                                              1.031626   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000826    0.856548 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044450    0.460608    0.915004    1.771552 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.460608    0.000330    1.771882 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007101    0.240747    0.242300    2.014182 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.240747    0.000150    2.014332 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004461    0.233972    0.193536    2.207868 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.233972    0.000088    2.207956 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.207956   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000826    0.856548 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106548   clock uncertainty
                                  0.000000    1.106548   clock reconvergence pessimism
                                  0.062833    1.169381   library hold time
                                              1.169381   data required time
---------------------------------------------------------------------------------------------
                                              1.169381   data required time
                                             -2.207956   data arrival time
---------------------------------------------------------------------------------------------
                                              1.038575   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000712    0.854041 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014411    0.194546    0.730391    1.584433 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.194546    0.000178    1.584610 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008696    0.220069    0.188117    1.772727 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.220069    0.000083    1.772810 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.031155    0.248969    0.206234    1.979045 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.248970    0.000544    1.979588 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002924    0.210726    0.226043    2.205631 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.210726    0.000028    2.205659 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.205659   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000664    0.853993 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.103993   clock uncertainty
                                  0.000000    1.103993   clock reconvergence pessimism
                                  0.049778    1.153771   library hold time
                                              1.153771   data required time
---------------------------------------------------------------------------------------------
                                              1.153771   data required time
                                             -2.205659   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051888   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000385    0.847066 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014204    0.284404    0.829213    1.676280 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.284404    0.000123    1.676403 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.021457    0.388059    0.292894    1.969297 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.388059    0.000175    1.969472 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003027    0.220476    0.234341    2.203812 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.220476    0.000031    2.203843 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.203843   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000385    0.847066 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097067   clock uncertainty
                                  0.000000    1.097067   clock reconvergence pessimism
                                  0.048364    1.145430   library hold time
                                              1.145430   data required time
---------------------------------------------------------------------------------------------
                                              1.145430   data required time
                                             -2.203843   data arrival time
---------------------------------------------------------------------------------------------
                                              1.058413   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000473    0.850972 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.038227    0.659606    1.049147    1.900119 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.659606    0.000645    1.900764 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.008556    0.201784    0.207757    2.108521 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.201784    0.000270    2.108791 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002952    0.119438    0.108146    2.216937 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.119438    0.000029    2.216966 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.216966   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000473    0.850972 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100972   clock uncertainty
                                  0.000000    1.100972   clock reconvergence pessimism
                                  0.054216    1.155188   library hold time
                                              1.155188   data required time
---------------------------------------------------------------------------------------------
                                              1.155188   data required time
                                             -2.216966   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061778   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000643    0.853972 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011991    0.174488    0.714144    1.568116 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.174488    0.000146    1.568262 v _1212_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008451    0.146806    0.292778    1.861041 v _1212_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0622_ (net)
                      0.146806    0.000162    1.861202 v _1219_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.020894    0.366308    0.268674    2.129876 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.366308    0.000165    2.130041 ^ _1221_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004179    0.160592    0.119533    2.249574 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.160592    0.000079    2.249652 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.249652   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000712    0.854041 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.104041   clock uncertainty
                                  0.000000    1.104041   clock reconvergence pessimism
                                  0.082715    1.186756   library hold time
                                              1.186756   data required time
---------------------------------------------------------------------------------------------
                                              1.186756   data required time
                                             -2.249652   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062896   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.001055    0.856777 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036471    0.386652    0.868301    1.725078 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.386653    0.000642    1.725720 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.011616    0.480796    0.415487    2.141207 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.480796    0.000101    2.141308 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004581    0.134505    0.122792    2.264100 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.134505    0.000094    2.264195 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.264195   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000974    0.856696 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106696   clock uncertainty
                                  0.000000    1.106696   clock reconvergence pessimism
                                  0.090918    1.197615   library hold time
                                              1.197615   data required time
---------------------------------------------------------------------------------------------
                                              1.197615   data required time
                                             -2.264195   data arrival time
---------------------------------------------------------------------------------------------
                                              1.066580   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000626    0.851773 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022549    0.264123    0.782231    1.634005 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.264124    0.000412    1.634417 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.022785    0.804437    0.530522    2.164938 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.804437    0.000403    2.165342 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002889    0.163181    0.084989    2.250331 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.163181    0.000028    2.250359 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.250359   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000626    0.851773 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.101773   clock uncertainty
                                  0.000000    1.101773   clock reconvergence pessimism
                                  0.081336    1.183109   library hold time
                                              1.183109   data required time
---------------------------------------------------------------------------------------------
                                              1.183109   data required time
                                             -2.250359   data arrival time
---------------------------------------------------------------------------------------------
                                              1.067250   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000876    0.850787 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014272    0.285333    0.830414    1.681201 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.285333    0.000232    1.681434 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011175    0.239892    0.190667    1.872101 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.239892    0.000088    1.872189 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.014013    0.311242    0.254887    2.127076 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.311242    0.000282    2.127358 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005376    0.165186    0.131880    2.259238 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.165186    0.000107    2.259345 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.259345   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.001029    0.850941 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100941   clock uncertainty
                                  0.000000    1.100941   clock reconvergence pessimism
                                  0.080553    1.181494   library hold time
                                              1.181494   data required time
---------------------------------------------------------------------------------------------
                                              1.181494   data required time
                                             -2.259345   data arrival time
---------------------------------------------------------------------------------------------
                                              1.077851   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000673    0.849587 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014222    0.284672    0.829898    1.679485 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.284672    0.000195    1.679680 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005507    0.177494    0.143760    1.823440 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.177494    0.000058    1.823498 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.025821    0.461823    0.325499    2.148997 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.461823    0.000224    2.149221 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003748    0.130274    0.126039    2.275259 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.130274    0.000068    2.275327 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.275327   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000673    0.849587 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099587   clock uncertainty
                                  0.000000    1.099587   clock reconvergence pessimism
                                  0.089765    1.189353   library hold time
                                              1.189353   data required time
---------------------------------------------------------------------------------------------
                                              1.189353   data required time
                                             -2.275327   data arrival time
---------------------------------------------------------------------------------------------
                                              1.085974   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177567    0.001487    0.861746 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013163    0.268691    0.823747    1.685494 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.268691    0.000120    1.685614 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.013879    0.278720    0.221821    1.907435 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.278720    0.000144    1.907579 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005173    0.298295    0.244607    2.152186 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.298295    0.000104    2.152290 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002790    0.159988    0.132737    2.285027 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.159988    0.000027    2.285054 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.285054   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177567    0.001487    0.861746 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.111746   clock uncertainty
                                  0.000000    1.111746   clock reconvergence pessimism
                                  0.085501    1.197247   library hold time
                                              1.197247   data required time
---------------------------------------------------------------------------------------------
                                              1.197247   data required time
                                             -2.285054   data arrival time
---------------------------------------------------------------------------------------------
                                              1.087808   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179474    0.000574    0.862504 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010409    0.161351    0.706484    1.568988 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.161351    0.000162    1.569149 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027812    0.312853    0.412771    1.981921 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.312854    0.000318    1.982239 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006690    0.263733    0.236055    2.218294 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.263733    0.000137    2.218431 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002907    0.126378    0.099075    2.317506 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.126378    0.000029    2.317535 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.317535   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179474    0.000574    0.862504 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.112504   clock uncertainty
                                  0.000000    1.112504   clock reconvergence pessimism
                                  0.094505    1.207009   library hold time
                                              1.207009   data required time
---------------------------------------------------------------------------------------------
                                              1.207009   data required time
                                             -2.317535   data arrival time
---------------------------------------------------------------------------------------------
                                              1.110526   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162100    0.001141    0.850218 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013959    0.190793    0.726665    1.576883 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.190793    0.000206    1.577089 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023045    0.387056    0.399700    1.976789 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.387056    0.000271    1.977060 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005053    0.244166    0.233819    2.210878 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.244166    0.000050    2.210929 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002935    0.123240    0.098691    2.309619 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.123240    0.000029    2.309648 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.309648   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162100    0.001141    0.850218 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100218   clock uncertainty
                                  0.000000    1.100218   clock reconvergence pessimism
                                  0.091656    1.191874   library hold time
                                              1.191874   data required time
---------------------------------------------------------------------------------------------
                                              1.191874   data required time
                                             -2.309648   data arrival time
---------------------------------------------------------------------------------------------
                                              1.117774   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151937    0.000852    0.842734 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019679    0.239212    0.762688    1.605422 v _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.239212    0.000328    1.605750 v _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008156    0.389787    0.281655    1.887404 ^ _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.389787    0.000085    1.887490 ^ _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004907    0.192925    0.144398    2.031887 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.192925    0.000050    2.031937 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006030    0.296605    0.228380    2.260317 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.296605    0.000135    2.260452 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.260452   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151937    0.000852    0.842734 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.092734   clock uncertainty
                                  0.000000    1.092734   clock reconvergence pessimism
                                  0.045988    1.138722   library hold time
                                              1.138722   data required time
---------------------------------------------------------------------------------------------
                                              1.138722   data required time
                                             -2.260452   data arrival time
---------------------------------------------------------------------------------------------
                                              1.121730   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158289    0.000742    0.847424 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020931    0.250055    0.771562    1.618986 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.250055    0.000531    1.619516 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.023560    0.851795    0.540068    2.159584 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.851795    0.000277    2.159862 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004685    0.183411    0.138005    2.297866 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.183411    0.000091    2.297957 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.297957   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158289    0.000742    0.847424 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097424   clock uncertainty
                                  0.000000    1.097424   clock reconvergence pessimism
                                  0.074673    1.172097   library hold time
                                              1.172097   data required time
---------------------------------------------------------------------------------------------
                                              1.172097   data required time
                                             -2.297957   data arrival time
---------------------------------------------------------------------------------------------
                                              1.125860   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000329    0.851476 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015781    0.308206    0.844416    1.695892 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.308206    0.000144    1.696036 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011137    0.248459    0.204976    1.901012 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.248459    0.000160    1.901172 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.017553    0.331472    0.262319    2.163491 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.331472    0.000196    2.163686 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005182    0.179290    0.141473    2.305159 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.179290    0.000109    2.305268 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.305268   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000329    0.851476 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.101476   clock uncertainty
                                  0.000000    1.101476   clock reconvergence pessimism
                                  0.076698    1.178174   library hold time
                                              1.178174   data required time
---------------------------------------------------------------------------------------------
                                              1.178174   data required time
                                             -2.305268   data arrival time
---------------------------------------------------------------------------------------------
                                              1.127094   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000787    0.847338 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012165    0.175934    0.713527    1.560865 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.175934    0.000179    1.561044 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030093    0.333043    0.431256    1.992300 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.333043    0.000272    1.992572 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005557    0.244025    0.226969    2.219541 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.244025    0.000107    2.219648 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003112    0.125354    0.100422    2.320070 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.125354    0.000032    2.320101 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.320101   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000787    0.847338 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097338   clock uncertainty
                                  0.000000    1.097338   clock reconvergence pessimism
                                  0.090039    1.187377   library hold time
                                              1.187377   data required time
---------------------------------------------------------------------------------------------
                                              1.187377   data required time
                                             -2.320101   data arrival time
---------------------------------------------------------------------------------------------
                                              1.132725   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000939    0.849929 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011085    0.166966    0.706991    1.556920 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.166966    0.000089    1.557009 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021783    0.368152    0.382334    1.939343 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.368152    0.000354    1.939697 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003462    0.112812    0.392561    2.332257 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.112812    0.000063    2.332321 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.332321   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000939    0.849929 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099929   clock uncertainty
                                  0.000000    1.099929   clock reconvergence pessimism
                                  0.093622    1.193550   library hold time
                                              1.193550   data required time
---------------------------------------------------------------------------------------------
                                              1.193550   data required time
                                             -2.332321   data arrival time
---------------------------------------------------------------------------------------------
                                              1.138770   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158927    0.000508    0.847216 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027598    0.308450    0.812220    1.659437 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.308451    0.000506    1.659942 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007821    0.319032    0.291038    1.950980 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.319032    0.000075    1.951056 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006465    0.197246    0.158315    2.109371 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.197246    0.000136    2.109506 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003082    0.218304    0.179226    2.288733 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.218304    0.000031    2.288763 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.288763   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158928    0.000626    0.847334 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097334   clock uncertainty
                                  0.000000    1.097334   clock reconvergence pessimism
                                  0.048514    1.145848   library hold time
                                              1.145848   data required time
---------------------------------------------------------------------------------------------
                                              1.145848   data required time
                                             -2.288763   data arrival time
---------------------------------------------------------------------------------------------
                                              1.142915   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000659    0.860918 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013077    0.183478    0.723992    1.584911 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.183478    0.000156    1.585066 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024784    0.286369    0.401562    1.986629 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.286369    0.000215    1.986843 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005041    0.180208    0.174962    2.161805 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.180208    0.000093    2.161899 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003040    0.200486    0.171344    2.333242 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.200486    0.000031    2.333273 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.333273   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000659    0.860918 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.110918   clock uncertainty
                                  0.000000    1.110918   clock reconvergence pessimism
                                  0.073841    1.184759   library hold time
                                              1.184759   data required time
---------------------------------------------------------------------------------------------
                                              1.184759   data required time
                                             -2.333273   data arrival time
---------------------------------------------------------------------------------------------
                                              1.148513   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000349    0.849264 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011837    0.173214    0.712198    1.561462 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.173214    0.000156    1.561617 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027697    0.311874    0.415845    1.977462 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.311874    0.000166    1.977628 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005232    0.187606    0.184095    2.161723 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.187606    0.000101    2.161824 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002855    0.198193    0.170273    2.332097 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.198193    0.000028    2.332124 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.332124   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000349    0.849264 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099264   clock uncertainty
                                  0.000000    1.099264   clock reconvergence pessimism
                                  0.070963    1.170227   library hold time
                                              1.170227   data required time
---------------------------------------------------------------------------------------------
                                              1.170227   data required time
                                             -2.332124   data arrival time
---------------------------------------------------------------------------------------------
                                              1.161898   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000636    0.860895 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018720    0.230641    0.761763    1.622658 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.230641    0.000254    1.622913 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.014159    0.527678    0.361940    1.984853 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.527678    0.000229    1.985082 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004055    0.163306    0.135225    2.120307 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.163306    0.000045    2.120352 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004279    0.109386    0.255805    2.376157 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.109386    0.000079    2.376235 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.376235   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000976    0.856698 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106698   clock uncertainty
                                  0.000000    1.106698   clock reconvergence pessimism
                                  0.096679    1.203377   library hold time
                                              1.203377   data required time
---------------------------------------------------------------------------------------------
                                              1.203377   data required time
                                             -2.376235   data arrival time
---------------------------------------------------------------------------------------------
                                              1.172859   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000685    0.850596 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019121    0.358616    0.874645    1.725241 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.358616    0.000279    1.725520 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.013811    0.284430    0.236075    1.961595 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.284430    0.000125    1.961720 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006439    0.333843    0.266886    2.228606 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.333843    0.000138    2.228744 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002769    0.168805    0.136666    2.365410 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.168805    0.000027    2.365437 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.365437   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000685    0.850596 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100596   clock uncertainty
                                  0.000000    1.100596   clock reconvergence pessimism
                                  0.079511    1.180107   library hold time
                                              1.180107   data required time
---------------------------------------------------------------------------------------------
                                              1.180107   data required time
                                             -2.365437   data arrival time
---------------------------------------------------------------------------------------------
                                              1.185330   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000827    0.851974 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019241    0.360472    0.876018    1.727992 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.360472    0.000146    1.728139 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.017401    0.334159    0.268205    1.996344 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.334159    0.000229    1.996573 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006667    0.322532    0.269711    2.266284 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.322532    0.000138    2.266422 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003274    0.137454    0.112812    2.379234 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.137454    0.000034    2.379267 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.379267   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000827    0.851974 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.101974   clock uncertainty
                                  0.000000    1.101974   clock reconvergence pessimism
                                  0.088385    1.190359   library hold time
                                              1.190359   data required time
---------------------------------------------------------------------------------------------
                                              1.190359   data required time
                                             -2.379267   data arrival time
---------------------------------------------------------------------------------------------
                                              1.188909   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000967    0.850879 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010995    0.166206    0.706651    1.557530 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.166206    0.000147    1.557677 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030335    0.335109    0.429376    1.987053 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.335110    0.000397    1.987450 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006249    0.205970    0.202225    2.189676 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.205970    0.000076    2.189751 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002941    0.199205    0.173228    2.362979 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.199205    0.000029    2.363008 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.363008   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000967    0.850879 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100879   clock uncertainty
                                  0.000000    1.100879   clock reconvergence pessimism
                                  0.070759    1.171638   library hold time
                                              1.171638   data required time
---------------------------------------------------------------------------------------------
                                              1.171638   data required time
                                             -2.363008   data arrival time
---------------------------------------------------------------------------------------------
                                              1.191370   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162101    0.001365    0.850442 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011888    0.173636    0.712813    1.563255 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.173636    0.000109    1.563365 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028309    0.317246    0.419592    1.982957 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.317248    0.000400    1.983357 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007699    0.224005    0.214385    2.197741 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.224005    0.000173    2.197914 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002756    0.195792    0.173299    2.371213 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.195792    0.000027    2.371240 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.371240   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162101    0.001365    0.850442 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100442   clock uncertainty
                                  0.000000    1.100442   clock reconvergence pessimism
                                  0.071917    1.172359   library hold time
                                              1.172359   data required time
---------------------------------------------------------------------------------------------
                                              1.172359   data required time
                                             -2.371240   data arrival time
---------------------------------------------------------------------------------------------
                                              1.198881   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000673    0.849587 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014222    0.192982    0.728205    1.577792 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.192982    0.000152    1.577945 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012822    0.288175    0.229092    1.807037 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.288175    0.000235    1.807272 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008096    0.190630    0.162333    1.969606 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.190630    0.000083    1.969688 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005997    0.321152    0.263594    2.233283 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.321152    0.000121    2.233404 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003446    0.173338    0.143134    2.376538 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.173338    0.000036    2.376574 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.376574   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000830    0.842712 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.092712   clock uncertainty
                                  0.000000    1.092712   clock reconvergence pessimism
                                  0.076228    1.168940   library hold time
                                              1.168940   data required time
---------------------------------------------------------------------------------------------
                                              1.168940   data required time
                                             -2.376574   data arrival time
---------------------------------------------------------------------------------------------
                                              1.207635   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000636    0.860895 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018720    0.230641    0.761763    1.622658 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.230641    0.000248    1.622907 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005941    0.231865    0.572592    2.195498 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.231865    0.000121    2.195619 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002935    0.218861    0.182710    2.378329 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.218861    0.000028    2.378357 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.378357   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000636    0.860895 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.110895   clock uncertainty
                                  0.000000    1.110895   clock reconvergence pessimism
                                  0.051887    1.162782   library hold time
                                              1.162782   data required time
---------------------------------------------------------------------------------------------
                                              1.162782   data required time
                                             -2.378357   data arrival time
---------------------------------------------------------------------------------------------
                                              1.215575   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000503    0.849418 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011571    0.170950    0.710380    1.559798 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.170950    0.000187    1.559985 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030519    0.336761    0.432069    1.992054 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.336761    0.000207    1.992260 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007206    0.220237    0.214019    2.206280 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.220237    0.000157    2.206436 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003322    0.211245    0.178882    2.385318 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.211245    0.000062    2.385381 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.385381   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000503    0.849418 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099418   clock uncertainty
                                  0.000000    1.099418   clock reconvergence pessimism
                                  0.067206    1.166624   library hold time
                                              1.166624   data required time
---------------------------------------------------------------------------------------------
                                              1.166624   data required time
                                             -2.385381   data arrival time
---------------------------------------------------------------------------------------------
                                              1.218756   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162250    0.001102    0.852249 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012455    0.178320    0.716564    1.568813 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.178320    0.000218    1.569031 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030274    0.334654    0.433105    2.002136 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.334656    0.000427    2.002564 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007242    0.220343    0.213946    2.216510 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.220343    0.000155    2.216665 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003625    0.216602    0.182111    2.398776 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.216602    0.000069    2.398844 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.398844   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162250    0.001102    0.852249 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.102249   clock uncertainty
                                  0.000000    1.102249   clock reconvergence pessimism
                                  0.065957    1.168206   library hold time
                                              1.168206   data required time
---------------------------------------------------------------------------------------------
                                              1.168206   data required time
                                             -2.398844   data arrival time
---------------------------------------------------------------------------------------------
                                              1.230638   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177566    0.001397    0.861656 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010835    0.164882    0.708975    1.570631 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.164882    0.000143    1.570773 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.021100    0.426644    0.303904    1.874677 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.426644    0.000317    1.874995 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010154    0.208838    0.177416    2.052411 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.208838    0.000221    2.052632 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005956    0.318771    0.236353    2.288985 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.318771    0.000117    2.289102 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002987    0.167540    0.137617    2.426720 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.167540    0.000029    2.426749 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.426749   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177566    0.001397    0.861656 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.111656   clock uncertainty
                                  0.000000    1.111656   clock reconvergence pessimism
                                  0.083326    1.194982   library hold time
                                              1.194982   data required time
---------------------------------------------------------------------------------------------
                                              1.194982   data required time
                                             -2.426749   data arrival time
---------------------------------------------------------------------------------------------
                                              1.231767   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158929    0.001085    0.847793 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013385    0.186030    0.722139    1.569932 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.186030    0.000164    1.570096 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034164    0.369191    0.459130    2.029225 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.369193    0.000391    2.029617 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005573    0.203580    0.201787    2.231403 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.203580    0.000107    2.231511 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003010    0.203321    0.173686    2.405196 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.203321    0.000030    2.405226 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.405226   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158929    0.001085    0.847793 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097793   clock uncertainty
                                  0.000000    1.097793   clock reconvergence pessimism
                                  0.069077    1.166870   library hold time
                                              1.166870   data required time
---------------------------------------------------------------------------------------------
                                              1.166870   data required time
                                             -2.405226   data arrival time
---------------------------------------------------------------------------------------------
                                              1.238356   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000769    0.847320 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.024268    0.279183    0.791573    1.638892 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.279184    0.000400    1.639293 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005409    0.191910    0.580012    2.219305 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.191910    0.000060    2.219365 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002949    0.213860    0.176033    2.395397 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.213860    0.000029    2.395426 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.395426   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000769    0.847320 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097320   clock uncertainty
                                  0.000000    1.097320   clock reconvergence pessimism
                                  0.048167    1.145486   library hold time
                                              1.145486   data required time
---------------------------------------------------------------------------------------------
                                              1.145486   data required time
                                             -2.395426   data arrival time
---------------------------------------------------------------------------------------------
                                              1.249940   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158931    0.001468    0.848176 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016343    0.210591    0.741988    1.590164 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.210591    0.000237    1.590401 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.018642    0.385649    0.292671    1.883072 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.385649    0.000415    1.883487 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008944    0.219742    0.164371    2.047858 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.219742    0.000178    2.048036 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006197    0.326187    0.243595    2.291632 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.326187    0.000131    2.291763 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002930    0.167830    0.137941    2.429704 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.167830    0.000029    2.429734 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.429734   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158931    0.001468    0.848176 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.098176   clock uncertainty
                                  0.000000    1.098176   clock reconvergence pessimism
                                  0.079295    1.177471   library hold time
                                              1.177471   data required time
---------------------------------------------------------------------------------------------
                                              1.177471   data required time
                                             -2.429734   data arrival time
---------------------------------------------------------------------------------------------
                                              1.252263   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000878    0.856600 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.020229    0.243923    0.769876    1.626476 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.243923    0.000269    1.626745 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025152    0.418687    0.431979    2.058724 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.418687    0.000159    2.058884 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005070    0.206564    0.206495    2.265378 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.206564    0.000095    2.265473 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003283    0.208630    0.176889    2.442362 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.208630    0.000035    2.442397 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.442397   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000878    0.856600 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106600   clock uncertainty
                                  0.000000    1.106600   clock reconvergence pessimism
                                  0.070129    1.176729   library hold time
                                              1.176729   data required time
---------------------------------------------------------------------------------------------
                                              1.176729   data required time
                                             -2.442397   data arrival time
---------------------------------------------------------------------------------------------
                                              1.265668   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158927    0.000508    0.847216 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027598    0.491749    0.951348    1.798564 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.491749    0.000370    1.798934 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011238    0.249699    0.223032    2.021966 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.249699    0.000166    2.022133 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011753    0.397141    0.306297    2.328429 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.397141    0.000095    2.328524 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003723    0.145620    0.120360    2.448885 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.145620    0.000071    2.448955 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.448955   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158927    0.000508    0.847216 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097216   clock uncertainty
                                  0.000000    1.097216   clock reconvergence pessimism
                                  0.085688    1.182905   library hold time
                                              1.182905   data required time
---------------------------------------------------------------------------------------------
                                              1.182905   data required time
                                             -2.448955   data arrival time
---------------------------------------------------------------------------------------------
                                              1.266051   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000927    0.852075 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012368    0.177609    0.716034    1.568109 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.177609    0.000177    1.568286 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029770    0.330194    0.429830    1.998115 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.330194    0.000244    1.998360 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008333    0.300783    0.295411    2.293770 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.300783    0.000191    2.293962 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004834    0.183760    0.149929    2.443891 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.183760    0.000100    2.443990 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.443990   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000927    0.852075 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.102075   clock uncertainty
                                  0.000000    1.102075   clock reconvergence pessimism
                                  0.075412    1.177487   library hold time
                                              1.177487   data required time
---------------------------------------------------------------------------------------------
                                              1.177487   data required time
                                             -2.443990   data arrival time
---------------------------------------------------------------------------------------------
                                              1.266504   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179477    0.001457    0.863387 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013681    0.188477    0.728426    1.591812 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.188477    0.000164    1.591977 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029790    0.487863    0.461351    2.053327 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.487863    0.000413    2.053740 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006003    0.233041    0.234140    2.287880 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.233041    0.000123    2.288002 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005549    0.217590    0.171698    2.459701 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.217590    0.000119    2.459820 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.459820   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179477    0.001457    0.863387 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.113387   clock uncertainty
                                  0.000000    1.113387   clock reconvergence pessimism
                                  0.069323    1.182709   library hold time
                                              1.182709   data required time
---------------------------------------------------------------------------------------------
                                              1.182709   data required time
                                             -2.459820   data arrival time
---------------------------------------------------------------------------------------------
                                              1.277110   slack (MET)


Startpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000688    0.847370 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009451    0.212680    0.785860    1.633230 ^ _2310_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[23] (net)
                      0.212680    0.000082    1.633311 ^ _1360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016370    0.295049    0.225487    1.858798 v _1360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0749_ (net)
                      0.295049    0.000291    1.859090 v _1361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007572    0.213937    0.227476    2.086566 ^ _1361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0750_ (net)
                      0.213937    0.000142    2.086708 ^ _1363_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004683    0.161034    0.129687    2.216394 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.161034    0.000095    2.216489 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002795    0.098253    0.260025    2.476515 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.098253    0.000027    2.476541 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.476541   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000688    0.847370 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.097370   clock uncertainty
                                  0.000000    1.097370   clock reconvergence pessimism
                                  0.096714    1.194083   library hold time
                                              1.194083   data required time
---------------------------------------------------------------------------------------------
                                              1.194083   data required time
                                             -2.476541   data arrival time
---------------------------------------------------------------------------------------------
                                              1.282458   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158931    0.001410    0.848118 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016092    0.208479    0.740253    1.588371 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.208479    0.000296    1.588667 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012097    0.277737    0.226439    1.815106 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.277737    0.000095    1.815202 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009726    0.202090    0.175898    1.991099 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.202090    0.000205    1.991304 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.009057    0.345562    0.345239    2.336544 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.345562    0.000215    2.336758 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.119208    0.140093    2.476851 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.119208    0.000029    2.476880 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.476880   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162099    0.000263    0.849340 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099340   clock uncertainty
                                  0.000000    1.099340   clock reconvergence pessimism
                                  0.092593    1.191933   library hold time
                                              1.191933   data required time
---------------------------------------------------------------------------------------------
                                              1.191933   data required time
                                             -2.476880   data arrival time
---------------------------------------------------------------------------------------------
                                              1.284947   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162099    0.000822    0.849899 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016174    0.209163    0.741458    1.591357 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.209163    0.000203    1.591560 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036848    0.392678    0.482916    2.074476 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.392680    0.000482    2.074958 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007375    0.312299    0.295842    2.370800 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.312299    0.000163    2.370962 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002950    0.142872    0.125148    2.496110 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.142872    0.000030    2.496140 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.496140   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162099    0.000822    0.849899 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.099899   clock uncertainty
                                  0.000000    1.099899   clock reconvergence pessimism
                                  0.087094    1.186993   library hold time
                                              1.186993   data required time
---------------------------------------------------------------------------------------------
                                              1.186993   data required time
                                             -2.496140   data arrival time
---------------------------------------------------------------------------------------------
                                              1.309147   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158931    0.001410    0.848118 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016092    0.208479    0.740253    1.588371 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.208480    0.000307    1.588678 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014608    0.567559    0.379871    1.968549 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.567559    0.000268    1.968817 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023139    0.417623    0.448163    2.416981 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.417623    0.000454    2.417434 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006528    0.196794    0.159500    2.576935 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.196794    0.000161    2.577095 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.577095   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158931    0.001410    0.848118 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.098118   clock uncertainty
                                  0.000000    1.098118   clock reconvergence pessimism
                                  0.070957    1.169075   library hold time
                                              1.169075   data required time
---------------------------------------------------------------------------------------------
                                              1.169075   data required time
                                             -2.577095   data arrival time
---------------------------------------------------------------------------------------------
                                              1.408020   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005126    0.076645    0.031290    4.831290 v ref_clk (in)
                                                         ref_clk (net)
                      0.076645    0.000000    4.831290 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003182    0.102807    0.180432    5.011722 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.102807    0.000031    5.011753 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002869    0.102434    0.243580    5.255332 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.102434    0.000028    5.255360 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.255360   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.001072    0.850062 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.100062   clock uncertainty
                                  0.000000    1.100062   clock reconvergence pessimism
                                  0.096041    1.196103   library hold time
                                              1.196103   data required time
---------------------------------------------------------------------------------------------
                                              1.196103   data required time
                                             -5.255360   data arrival time
---------------------------------------------------------------------------------------------
                                              4.059258   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589785    0.001010    6.652328 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026534    0.471309    0.481942    7.134270 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.471315    0.000918    7.135189 ^ _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.135189   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170124    0.000810    0.856918 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.106918   clock uncertainty
                                  0.000000    1.106918   clock reconvergence pessimism
                                  0.049700    1.156618   library hold time
                                              1.156618   data required time
---------------------------------------------------------------------------------------------
                                              1.156618   data required time
                                             -7.135189   data arrival time
---------------------------------------------------------------------------------------------
                                              5.978570   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000967    0.850879 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010995    0.166206    0.706651    1.557530 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.166206    0.000202    1.557731 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073905    0.340155    0.428441    1.986172 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.340162    0.000883    1.987055 v debug_dco_word[13] (out)
                                              1.987055   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.987055   data arrival time
---------------------------------------------------------------------------------------------
                                              6.537055   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000503    0.849418 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011571    0.170950    0.710380    1.559798 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.170950    0.000320    1.560118 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074031    0.340558    0.430057    1.990175 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.340565    0.000911    1.991085 v debug_dco_word[22] (out)
                                              1.991085   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.991085   data arrival time
---------------------------------------------------------------------------------------------
                                              6.541085   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000349    0.849264 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011837    0.173214    0.712198    1.561462 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.173214    0.000224    1.561685 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073544    0.338930    0.429464    1.991150 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.338936    0.000847    1.991997 v debug_dco_word[21] (out)
                                              1.991997   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.991997   data arrival time
---------------------------------------------------------------------------------------------
                                              6.541997   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162101    0.001365    0.850442 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011888    0.173636    0.712813    1.563255 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.173636    0.000200    1.563455 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073625    0.339237    0.429792    1.993247 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.339244    0.000848    1.994095 v debug_dco_word[14] (out)
                                              1.994095   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.994095   data arrival time
---------------------------------------------------------------------------------------------
                                              6.544095   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179474    0.000574    0.862504 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010409    0.161351    0.706484    1.568988 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.161351    0.000192    1.569180 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073601    0.339110    0.426338    1.995518 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.339117    0.000847    1.996365 v debug_dco_word[11] (out)
                                              1.996365   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.996365   data arrival time
---------------------------------------------------------------------------------------------
                                              6.546365   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000927    0.852075 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012368    0.177609    0.716034    1.568109 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.177609    0.000250    1.568359 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074303    0.341451    0.432602    2.000961 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.341459    0.000914    2.001875 v debug_dco_word[8] (out)
                                              2.001875   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.001875   data arrival time
---------------------------------------------------------------------------------------------
                                              6.551875   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162250    0.001102    0.852249 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012455    0.178320    0.716564    1.568813 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.178320    0.000356    1.569170 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074821    0.343203    0.434084    2.003253 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.343212    0.000994    2.004248 v debug_dco_word[9] (out)
                                              2.004248   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.004248   data arrival time
---------------------------------------------------------------------------------------------
                                              6.554248   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158929    0.001085    0.847793 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013385    0.186030    0.722139    1.569932 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.186030    0.000300    1.570231 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073669    0.339439    0.433342    2.003574 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.339446    0.000829    2.004402 v debug_dco_word[17] (out)
                                              2.004402   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.004402   data arrival time
---------------------------------------------------------------------------------------------
                                              6.554402   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162100    0.001141    0.850218 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013959    0.190793    0.726665    1.576883 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.190793    0.000256    1.577139 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073968    0.340420    0.435369    2.012508 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.340428    0.000910    2.013418 v debug_dco_word[15] (out)
                                              2.013418   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.013418   data arrival time
---------------------------------------------------------------------------------------------
                                              6.563418   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000659    0.860918 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013077    0.183478    0.723992    1.584911 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.183478    0.000154    1.585064 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075301    0.344878    0.436278    2.021343 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.344902    0.001589    2.022931 v debug_dco_word[26] (out)
                                              2.022931   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.022931   data arrival time
---------------------------------------------------------------------------------------------
                                              6.572932   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162099    0.000822    0.849899 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016174    0.209163    0.741458    1.591357 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.209164    0.000353    1.591710 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073511    0.338915    0.439321    2.031031 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.338921    0.000827    2.031858 v debug_dco_word[19] (out)
                                              2.031858   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.031858   data arrival time
---------------------------------------------------------------------------------------------
                                              6.581858   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000878    0.856600 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.020229    0.243923    0.769876    1.626476 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.243923    0.000742    1.627218 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075670    0.346734    0.454362    2.081580 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.346743    0.000953    2.082532 v debug_dco_word[29] (out)
                                              2.082532   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.082532   data arrival time
---------------------------------------------------------------------------------------------
                                              6.632533   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000634    0.842516 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024979    0.285414    0.794890    1.637406 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.285415    0.000451    1.637857 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074560    0.342710    0.463134    2.100991 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.342715    0.000786    2.101777 v debug_dco_word[25] (out)
                                              2.101777   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.101777   data arrival time
---------------------------------------------------------------------------------------------
                                              6.651777   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000636    0.853965 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025377    0.288876    0.800032    1.653997 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.288878    0.000468    1.654465 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074501    0.342378    0.463440    2.117904 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.342397    0.001410    2.119314 v debug_dco_word[4] (out)
                                              2.119314   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.119314   data arrival time
---------------------------------------------------------------------------------------------
                                              6.669314   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000651    0.849566 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026191    0.296051    0.804102    1.653668 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.296053    0.000503    1.654171 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075167    0.344749    0.466994    2.121165 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.344773    0.001608    2.122773 v debug_dco_word[23] (out)
                                              2.122773   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.122773   data arrival time
---------------------------------------------------------------------------------------------
                                              6.672773   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000696    0.842578 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028175    0.313584    0.814360    1.656938 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.313585    0.000476    1.657414 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074583    0.342882    0.470955    2.128369 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.342888    0.000800    2.129169 v debug_dco_word[24] (out)
                                              2.129169   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.129169   data arrival time
---------------------------------------------------------------------------------------------
                                              6.679169   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170124    0.000869    0.856977 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.026351    0.297398    0.806837    1.663814 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.297403    0.000760    1.664573 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073716    0.339944    0.464182    2.128756 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.339951    0.000868    2.129624 v lock_detect (out)
                                              2.129624   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.129624   data arrival time
---------------------------------------------------------------------------------------------
                                              6.679624   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000936    0.850847 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027128    0.304331    0.809964    1.660811 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.304332    0.000383    1.661194 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.342601    0.468120    2.129314 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.342609    0.000944    2.130259 v debug_dco_word[12] (out)
                                              2.130259   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.130259   data arrival time
---------------------------------------------------------------------------------------------
                                              6.680258   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158930    0.001207    0.847915 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028125    0.313106    0.815432    1.663347 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.313107    0.000462    1.663808 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073495    0.339169    0.467979    2.131788 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.339176    0.000827    2.132615 v debug_dco_word[16] (out)
                                              2.132615   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.132615   data arrival time
---------------------------------------------------------------------------------------------
                                              6.682615   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000364    0.847046 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028717    0.318348    0.818906    1.665952 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.318349    0.000479    1.666431 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074024    0.341008    0.470751    2.137181 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.341015    0.000885    2.138066 v debug_dco_word[20] (out)
                                              2.138066   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.138066   data arrival time
---------------------------------------------------------------------------------------------
                                              6.688066   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470289    0.000957    6.068484 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.366039    0.544781    6.613265 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.366039    0.000242    6.613507 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.408939    0.452639    7.066146 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.408940    0.000477    7.066624 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034001    0.369115    0.528845    7.595469 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.369122    0.000859    7.596327 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003347    0.106225    0.308100    7.904428 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.106225    0.000036    7.904463 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.904463   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170128    0.001765    0.857872 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.107872   clock uncertainty
                                  0.000000    1.107872   clock reconvergence pessimism
                                  0.097208    1.205081   library hold time
                                              1.205081   data required time
---------------------------------------------------------------------------------------------
                                              1.205081   data required time
                                             -7.904463   data arrival time
---------------------------------------------------------------------------------------------
                                              6.699382   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000323    0.850235 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029495    0.325226    0.824243    1.674477 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.325228    0.000549    1.675027 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074343    0.342079    0.473452    2.148479 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.342087    0.000915    2.149394 v debug_dco_word[10] (out)
                                              2.149394   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.149394   data arrival time
---------------------------------------------------------------------------------------------
                                              6.699394   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000787    0.861046 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029208    0.322618    0.825767    1.686813 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.322621    0.000736    1.687549 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074383    0.342241    0.472982    2.160531 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.342246    0.000733    2.161264 v debug_dco_word[27] (out)
                                              2.161264   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.161264   data arrival time
---------------------------------------------------------------------------------------------
                                              6.711264   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000332    0.849322 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031360    0.341761    0.835226    1.684548 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.341764    0.000770    1.685318 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074806    0.343954    0.478806    2.164124 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.343958    0.000700    2.164824 v debug_dco_word[1] (out)
                                              2.164824   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.164824   data arrival time
---------------------------------------------------------------------------------------------
                                              6.714824   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000510    0.853840 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030896    0.337587    0.833360    1.687199 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.337593    0.000903    1.688102 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074657    0.343172    0.476846    2.164948 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.343192    0.001464    2.166412 v debug_dco_word[3] (out)
                                              2.166412   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.166412   data arrival time
---------------------------------------------------------------------------------------------
                                              6.716413   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000382    0.853711 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031375    0.341842    0.836273    1.689984 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.341846    0.000858    1.690842 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074210    0.341892    0.477291    2.168133 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.341896    0.000692    2.168825 v debug_dco_word[2] (out)
                                              2.168825   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.168825   data arrival time
---------------------------------------------------------------------------------------------
                                              6.718825   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000799    0.851946 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.036137    0.384008    0.864966    1.716912 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.384008    0.000445    1.717357 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074251    0.342656    0.487253    2.204610 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.342660    0.000699    2.205309 v debug_dco_word[7] (out)
                                              2.205309   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.205309   data arrival time
---------------------------------------------------------------------------------------------
                                              6.755309   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.001055    0.856777 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036471    0.386652    0.868301    1.725078 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.386664    0.001419    1.726496 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.340229    0.485911    2.212407 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.340235    0.000814    2.213222 v debug_dco_word[31] (out)
                                              2.213222   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.213222   data arrival time
---------------------------------------------------------------------------------------------
                                              6.763221   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000998    0.856721 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.042015    0.438072    0.901131    1.757852 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.438085    0.001327    1.759179 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073698    0.341627    0.498360    2.257539 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.341633    0.000829    2.258368 v debug_dco_word[30] (out)
                                              2.258368   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.258368   data arrival time
---------------------------------------------------------------------------------------------
                                              6.808368   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000826    0.856548 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044450    0.460608    0.915004    1.771552 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.460633    0.001945    1.773497 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075318    0.347431    0.507270    2.280767 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.347453    0.001538    2.282306 v debug_dco_word[28] (out)
                                              2.282306   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.282306   data arrival time
---------------------------------------------------------------------------------------------
                                              6.832305   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000660    0.847211 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012117    0.175542    0.713232    1.560443 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.175542    0.000094    1.560537 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025241    0.290309    0.401704    1.962241 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.290311    0.000339    1.962580 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074370    0.342094    0.464056    2.426636 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.342099    0.000701    2.427337 v debug_dco_word[6] (out)
                                              2.427337   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.427337   data arrival time
---------------------------------------------------------------------------------------------
                                              6.977337   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000787    0.847338 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012165    0.175934    0.713527    1.560865 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.175934    0.000179    1.561044 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030093    0.333043    0.431256    1.992300 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.333046    0.000498    1.992798 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074749    0.343428    0.476039    2.468837 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.343447    0.001440    2.470277 v debug_dco_word[5] (out)
                                              2.470277   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.470277   data arrival time
---------------------------------------------------------------------------------------------
                                              7.020277   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000939    0.849929 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011085    0.166966    0.706991    1.556920 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.166966    0.000089    1.557009 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021783    0.368152    0.382334    1.939343 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.368152    0.000333    1.939676 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006417    0.152205    0.282929    2.222605 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.152205    0.000120    2.222725 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076607    0.349873    0.430815    2.653540 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.349899    0.001706    2.655246 v debug_dco_word[0] (out)
                                              2.655246   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.655246   data arrival time
---------------------------------------------------------------------------------------------
                                              7.205246   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158928    0.000787    0.847495 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004738    0.112447    0.659457    1.506951 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.112447    0.000053    1.507005 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015886    0.281653    0.313195    1.820200 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.281653    0.000216    1.820416 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026991    0.306191    0.446789    2.267206 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.306192    0.000409    2.267615 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074326    0.341955    0.468150    2.735765 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.341963    0.000916    2.736681 v debug_dco_word[18] (out)
                                              2.736681   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.736681   data arrival time
---------------------------------------------------------------------------------------------
                                              7.286682   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000974    0.856696 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005768    0.121227    0.670197    1.526893 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.121227    0.000116    1.527010 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019062    0.327511    0.345194    1.872203 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.327511    0.000321    1.872524 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020919    0.355759    0.412703    2.285227 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.355761    0.000518    2.285746 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025547    0.425005    0.460771    2.746517 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.425007    0.000578    2.747095 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010256    0.206596    0.331030    3.078125 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.206596    0.000236    3.078361 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020058    0.342544    0.375818    3.454179 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.342544    0.000330    3.454509 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073395    0.339066    0.475262    3.929771 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.339071    0.000793    3.930564 v pll_out (out)
                                              3.930564   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.930564   data arrival time
---------------------------------------------------------------------------------------------
                                              8.480564   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000154   10.693357 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016318    0.473491    0.273871   10.967228 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.473491    0.000413   10.967641 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.018023    0.264972    0.531910   11.499551 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.264972    0.000300   11.499851 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.018651    0.685246    0.467725   11.967576 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.685246    0.000415   11.967991 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.023021    0.382100    0.266284   12.234274 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.382100    0.000571   12.234845 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.016504    0.814166    0.546101   12.780947 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      0.814166    0.000196   12.781143 ^ _2247_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007993    0.288669    0.155487   12.936630 v _2247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0555_ (net)
                      0.288669    0.000156   12.936787 v _2248_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005558    0.277105    0.367450   13.304236 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.277105    0.000107   13.304344 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003318    0.391455    0.240965   13.545308 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.391455    0.000034   13.545342 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.545342   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004087   24.531301 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324420   24.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.001053   24.856775 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606775   clock uncertainty
                                  0.000000   24.606775   clock reconvergence pessimism
                                 -0.231833   24.374943   library setup time
                                             24.374943   data required time
---------------------------------------------------------------------------------------------
                                             24.374943   data required time
                                            -13.545342   data arrival time
---------------------------------------------------------------------------------------------
                                             10.829599   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000081   10.693285 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.009092    0.196783    0.271809   10.965094 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.196783    0.000095   10.965189 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.014002    0.363085    0.190269   11.155458 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.363085    0.000135   11.155593 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015396    0.599608    0.433045   11.588638 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.599608    0.000179   11.588818 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011033    0.419087    0.257213   11.846030 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      0.419087    0.000171   11.846201 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011367    0.533653    0.416826   12.263026 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.533653    0.000274   12.263300 ^ _2186_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007938    0.354121    0.276786   12.540086 v _2186_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0502_ (net)
                      0.354121    0.000081   12.540167 v _2187_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005686    0.262677    0.498284   13.038450 v _2187_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0503_ (net)
                      0.262677    0.000112   13.038563 v _2188_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005445    0.425732    0.317925   13.356488 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.425732    0.000059   13.356546 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003009    0.157361    0.101765   13.458311 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.157361    0.000030   13.458342 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.458342   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004535   24.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165   24.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000650   24.849566 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599566   clock uncertainty
                                  0.000000   24.599566   clock reconvergence pessimism
                                 -0.229642   24.369925   library setup time
                                             24.369925   data required time
---------------------------------------------------------------------------------------------
                                             24.369925   data required time
                                            -13.458342   data arrival time
---------------------------------------------------------------------------------------------
                                             10.911582   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000154   10.693357 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016318    0.473491    0.273871   10.967228 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.473491    0.000413   10.967641 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.018023    0.264972    0.531910   11.499551 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.264972    0.000300   11.499851 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.018651    0.685246    0.467725   11.967576 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.685246    0.000415   11.967991 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.023021    0.382100    0.266284   12.234274 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.382100    0.000571   12.234845 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.016504    0.814166    0.546101   12.780947 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      0.814166    0.000167   12.781114 ^ _2244_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005374    0.376763    0.374635   13.155749 ^ _2244_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0553_ (net)
                      0.376763    0.000054   13.155803 ^ _2246_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003719    0.277470    0.206041   13.361843 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.277470    0.000069   13.361913 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.361913   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004087   24.531301 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324420   24.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000998   24.856720 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606720   clock uncertainty
                                  0.000000   24.606720   clock reconvergence pessimism
                                 -0.266109   24.340612   library setup time
                                             24.340612   data required time
---------------------------------------------------------------------------------------------
                                             24.340612   data required time
                                            -13.361913   data arrival time
---------------------------------------------------------------------------------------------
                                             10.978699   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000154   10.693357 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016318    0.473491    0.273871   10.967228 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.473491    0.000413   10.967641 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.018023    0.264972    0.531910   11.499551 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.264972    0.000300   11.499851 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.018651    0.685246    0.467725   11.967576 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.685246    0.000415   11.967991 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.023021    0.382100    0.266284   12.234274 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.382100    0.000397   12.234672 v _2236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.010290    0.448080    0.330953   12.565624 ^ _2236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0546_ (net)
                      0.448080    0.000233   12.565857 ^ _2237_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006367    0.392133    0.389019   12.954876 ^ _2237_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0547_ (net)
                      0.392133    0.000128   12.955004 ^ _2239_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003283    0.273150    0.202188   13.157192 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.273150    0.000035   13.157227 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.157227   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004087   24.531301 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324420   24.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000878   24.856600 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606600   clock uncertainty
                                  0.000000   24.606600   clock reconvergence pessimism
                                 -0.264717   24.341883   library setup time
                                             24.341883   data required time
---------------------------------------------------------------------------------------------
                                             24.341883   data required time
                                            -13.157227   data arrival time
---------------------------------------------------------------------------------------------
                                             11.184655   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000154   10.693357 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016318    0.473491    0.273871   10.967228 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.473491    0.000448   10.967676 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.007343    0.365887    0.308229   11.275905 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.365887    0.000155   11.276059 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015953    0.384966    0.252124   11.528183 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.384966    0.000274   11.528458 v _2209_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010986    0.312691    0.265522   11.793980 ^ _2209_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0522_ (net)
                      0.312691    0.000202   11.794181 ^ _2211_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.010737    0.386977    0.234085   12.028266 v _2211_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0524_ (net)
                      0.386977    0.000155   12.028420 v _2217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008973    0.283751    0.268177   12.296597 ^ _2217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0529_ (net)
                      0.283751    0.000179   12.296778 ^ _2218_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007079    0.417068    0.416358   12.713135 ^ _2218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0530_ (net)
                      0.417068    0.000151   12.713285 ^ _2220_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003045    0.293023    0.201894   12.915179 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.293023    0.000029   12.915209 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.915209   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356   24.531570 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688   24.860258 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000787   24.861046 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.611046   clock uncertainty
                                  0.000000   24.611046   clock reconvergence pessimism
                                 -0.269773   24.341272   library setup time
                                             24.341272   data required time
---------------------------------------------------------------------------------------------
                                             24.341272   data required time
                                            -12.915209   data arrival time
---------------------------------------------------------------------------------------------
                                             11.426064   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000154   10.693357 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016318    0.473491    0.273871   10.967228 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.473491    0.000413   10.967641 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.018023    0.264972    0.531910   11.499551 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.264972    0.000300   11.499851 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.018651    0.685246    0.467725   11.967576 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.685246    0.000415   11.967991 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.023021    0.382100    0.266284   12.234274 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.382100    0.000344   12.234618 v _2228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006998    0.253453    0.246329   12.480947 ^ _2228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0539_ (net)
                      0.253453    0.000146   12.481093 ^ _2230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004461    0.282934    0.195768   12.676861 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.282934    0.000088   12.676949 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.676949   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004087   24.531301 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324420   24.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000826   24.856548 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606548   clock uncertainty
                                  0.000000   24.606548   clock reconvergence pessimism
                                 -0.267869   24.338680   library setup time
                                             24.338680   data required time
---------------------------------------------------------------------------------------------
                                             24.338680   data required time
                                            -12.676949   data arrival time
---------------------------------------------------------------------------------------------
                                             11.661731   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000081   10.693285 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.009092    0.196783    0.271809   10.965094 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.196783    0.000095   10.965189 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.014002    0.363085    0.190269   11.155458 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.363085    0.000135   11.155593 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015396    0.599608    0.433045   11.588638 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.599608    0.000179   11.588818 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011033    0.419087    0.257213   11.846030 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      0.419087    0.000171   11.846201 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011367    0.533653    0.416826   12.263026 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.533653    0.000275   12.263302 ^ _2184_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003322    0.259259    0.179379   12.442681 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.259259    0.000062   12.442743 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.442743   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004535   24.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165   24.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000503   24.849417 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599419   clock uncertainty
                                  0.000000   24.599419   clock reconvergence pessimism
                                 -0.262400   24.337019   library setup time
                                             24.337019   data required time
---------------------------------------------------------------------------------------------
                                             24.337019   data required time
                                            -12.442743   data arrival time
---------------------------------------------------------------------------------------------
                                             11.894276   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000154   10.693357 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016318    0.473491    0.273871   10.967228 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.473491    0.000448   10.967676 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.007343    0.365887    0.308229   11.275905 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.365887    0.000155   11.276059 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015953    0.384966    0.252124   11.528183 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.384966    0.000274   11.528458 v _2209_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010986    0.312691    0.265522   11.793980 ^ _2209_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0522_ (net)
                      0.312691    0.000202   11.794181 ^ _2211_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.010737    0.386977    0.234085   12.028266 v _2211_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0524_ (net)
                      0.386977    0.000151   12.028417 v _2212_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006250    0.243837    0.239236   12.267653 ^ _2212_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0525_ (net)
                      0.243837    0.000124   12.267777 ^ _2214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003040    0.249099    0.176862   12.444639 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.249099    0.000030   12.444670 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.444670   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356   24.531570 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688   24.860258 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000659   24.860918 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.610918   clock uncertainty
                                  0.000000   24.610918   clock reconvergence pessimism
                                 -0.255609   24.355310   library setup time
                                             24.355310   data required time
---------------------------------------------------------------------------------------------
                                             24.355310   data required time
                                            -12.444670   data arrival time
---------------------------------------------------------------------------------------------
                                             11.910640   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000154   10.693357 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016318    0.473491    0.273871   10.967228 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.473491    0.000413   10.967641 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.018023    0.264972    0.531910   11.499551 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.264972    0.000152   11.499702 v _2198_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005753    0.269733    0.486901   11.986604 v _2198_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0513_ (net)
                      0.269733    0.000062   11.986667 v _2199_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002874    0.557741    0.413536   12.400202 ^ _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.557741    0.000028   12.400230 ^ _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.400230   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558   24.531773 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310107   24.841881 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000696   24.842577 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.592577   clock uncertainty
                                  0.000000   24.592577   clock reconvergence pessimism
                                 -0.246477   24.346102   library setup time
                                             24.346102   data required time
---------------------------------------------------------------------------------------------
                                             24.346102   data required time
                                            -12.400230   data arrival time
---------------------------------------------------------------------------------------------
                                             11.945870   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000081   10.693285 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.009092    0.196783    0.271809   10.965094 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.196783    0.000095   10.965189 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.014002    0.363085    0.190269   11.155458 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.363085    0.000135   11.155593 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015396    0.599608    0.433045   11.588638 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.599608    0.000183   11.588820 ^ _2176_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007746    0.436137    0.466884   12.055705 ^ _2176_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0494_ (net)
                      0.436137    0.000169   12.055874 ^ _2178_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002855    0.275116    0.201489   12.257363 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.275116    0.000028   12.257391 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.257391   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004535   24.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165   24.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000348   24.849262 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599264   clock uncertainty
                                  0.000000   24.599264   clock reconvergence pessimism
                                 -0.267497   24.331766   library setup time
                                             24.331766   data required time
---------------------------------------------------------------------------------------------
                                             24.331766   data required time
                                            -12.257391   data arrival time
---------------------------------------------------------------------------------------------
                                             12.074375   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000154   10.693357 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016318    0.473491    0.273871   10.967228 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.473491    0.000448   10.967676 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.007343    0.365887    0.308229   11.275905 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.365887    0.000155   11.276059 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015953    0.384966    0.252124   11.528183 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.384966    0.000261   11.528444 v _2204_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005348    0.257303    0.511239   12.039683 v _2204_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0518_ (net)
                      0.257303    0.000054   12.039738 v _2206_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003178    0.389908    0.235267   12.275004 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.389908    0.000033   12.275038 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.275038   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558   24.531773 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310107   24.841881 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000634   24.842514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.592516   clock uncertainty
                                  0.000000   24.592516   clock reconvergence pessimism
                                 -0.235516   24.357000   library setup time
                                             24.357000   data required time
---------------------------------------------------------------------------------------------
                                             24.357000   data required time
                                            -12.275038   data arrival time
---------------------------------------------------------------------------------------------
                                             12.081964   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000081   10.693285 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.009092    0.196783    0.271809   10.965094 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.196783    0.000095   10.965189 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.014002    0.363085    0.190269   11.155458 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.363085    0.000139   11.155598 v _2169_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007518    0.310271    0.406569   11.562166 v _2169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0488_ (net)
                      0.310271    0.000165   11.562332 v _2171_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002815    0.380665    0.237844   11.800177 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.380665    0.000027   11.800203 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.800203   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336   24.531551 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315129   24.846680 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000364   24.847044 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597046   clock uncertainty
                                  0.000000   24.597046   clock reconvergence pessimism
                                 -0.233666   24.363380   library setup time
                                             24.363380   data required time
---------------------------------------------------------------------------------------------
                                             24.363380   data required time
                                            -11.800203   data arrival time
---------------------------------------------------------------------------------------------
                                             12.563177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459190    0.001126    5.458591 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.293766    0.461415    5.920006 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.293943    0.004043    5.924049 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.196168    0.176523    6.100572 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196168    0.000168    6.100740 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.539349    0.465668    6.566408 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.539359    0.001294    6.567702 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.510110    0.498202    7.065904 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.510110    0.000166    7.066070 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.329930    0.389422    7.455492 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.329930    0.000234    7.455726 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.557150    0.493297    7.949023 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.557158    0.001179    7.950202 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.221882    0.330243    8.280444 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.221882    0.000084    8.280528 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.268210    0.177512    8.458041 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.268211    0.000315    8.458356 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.552086    0.519839    8.978195 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.552086    0.000174    8.978370 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.406980    0.484632    9.463001 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.406986    0.000884    9.463885 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.380941    0.442404    9.906289 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.380941    0.000252    9.906542 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014225    0.260976    0.360128   10.266669 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.260976    0.000099   10.266768 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028290    0.465572    0.464915   10.731684 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.465575    0.000630   10.732313 v _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.006983    0.734397    0.544462   11.276775 ^ _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      0.734397    0.000151   11.276926 ^ _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003018    0.350614    0.238252   11.515179 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.350614    0.000030   11.515208 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.515208   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055   24.531271 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315437   24.846706 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158930    0.001208   24.847914 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597916   clock uncertainty
                                  0.000000   24.597916   clock reconvergence pessimism
                                 -0.293378   24.304537   library setup time
                                             24.304537   data required time
---------------------------------------------------------------------------------------------
                                             24.304537   data required time
                                            -11.515208   data arrival time
---------------------------------------------------------------------------------------------
                                             12.789330   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434510    0.000884    9.631700 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.407829    0.425838   10.057537 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.407830    0.000767   10.058305 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031892    0.562057    0.501500   10.559805 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.562059    0.000579   10.560384 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028007    0.494809    0.492281   11.052665 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.494809    0.000321   11.052985 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007375    0.386664    0.228546   11.281531 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.386664    0.000163   11.281694 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002950    0.291476    0.257390   11.539083 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.291476    0.000030   11.539114 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.539114   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003935   24.531149 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927   24.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162099    0.000821   24.849897 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599897   clock uncertainty
                                  0.000000   24.599897   clock reconvergence pessimism
                                 -0.225513   24.374384   library setup time
                                             24.374384   data required time
---------------------------------------------------------------------------------------------
                                             24.374384   data required time
                                            -11.539114   data arrival time
---------------------------------------------------------------------------------------------
                                             12.835270   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434505    0.000149    9.630964 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024289    0.435402    0.441887   10.072851 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.435406    0.000767   10.073619 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030851    0.545461    0.493596   10.567215 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.545463    0.000635   10.567850 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031510    0.556354    0.507328   11.075178 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.556354    0.000291   11.075470 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005931    0.215148    0.136716   11.212185 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.215148    0.000120   11.212305 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003239    0.396441    0.257954   11.470259 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.396441    0.000034   11.470293 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.470293   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003814   24.531029 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836   24.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000476   24.849340 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599342   clock uncertainty
                                  0.000000   24.599342   clock reconvergence pessimism
                                 -0.233994   24.365347   library setup time
                                             24.365347   data required time
---------------------------------------------------------------------------------------------
                                             24.365347   data required time
                                            -11.470293   data arrival time
---------------------------------------------------------------------------------------------
                                             12.895055   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434510    0.000884    9.631700 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.407829    0.425838   10.057537 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.407830    0.000767   10.058305 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031892    0.562057    0.501500   10.559805 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.562059    0.000579   10.560384 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028007    0.494809    0.492281   11.052665 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.494809    0.000494   11.053159 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005784    0.468477    0.149621   11.202780 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.468477    0.000110   11.202889 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003874    0.227146    0.232789   11.435678 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.227146    0.000043   11.435721 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.435721   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336   24.531551 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315129   24.846680 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000377   24.847057 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597057   clock uncertainty
                                  0.000000   24.597057   clock reconvergence pessimism
                                 -0.219180   24.377878   library setup time
                                             24.377878   data required time
---------------------------------------------------------------------------------------------
                                             24.377878   data required time
                                            -11.435721   data arrival time
---------------------------------------------------------------------------------------------
                                             12.942157   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434505    0.000149    9.630964 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024289    0.435402    0.441887   10.072851 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.435406    0.000767   10.073619 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030851    0.545461    0.493596   10.567215 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.545463    0.000635   10.567850 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031510    0.556354    0.507328   11.075178 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.556357    0.000795   11.075974 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004864    0.203051    0.123693   11.199666 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.203051    0.000091   11.199758 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003144    0.252878    0.180589   11.380346 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.252878    0.000057   11.380404 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.380404   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558   24.531773 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310107   24.841881 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000743   24.842623 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.592625   clock uncertainty
                                  0.000000   24.592625   clock reconvergence pessimism
                                 -0.223258   24.369366   library setup time
                                             24.369366   data required time
---------------------------------------------------------------------------------------------
                                             24.369366   data required time
                                            -11.380404   data arrival time
---------------------------------------------------------------------------------------------
                                             12.988962   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434505    0.000149    9.630964 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024289    0.435402    0.441887   10.072851 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.435406    0.000767   10.073619 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030851    0.545461    0.493596   10.567215 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.545461    0.000171   10.567386 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026746    0.480838    0.463619   11.031005 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.480839    0.000497   11.031502 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007134    0.381522    0.163658   11.195160 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.381522    0.000156   11.195316 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003939    0.210898    0.211832   11.407148 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.210898    0.000072   11.407221 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.407221   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356   24.531570 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688   24.860258 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000558   24.860817 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.610817   clock uncertainty
                                  0.000000   24.610817   clock reconvergence pessimism
                                 -0.213530   24.397289   library setup time
                                             24.397289   data required time
---------------------------------------------------------------------------------------------
                                             24.397289   data required time
                                            -11.407221   data arrival time
---------------------------------------------------------------------------------------------
                                             12.990068   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434510    0.000884    9.631700 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.407829    0.425838   10.057537 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.407830    0.000767   10.058305 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031892    0.562057    0.501500   10.559805 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.562059    0.000579   10.560384 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028007    0.494809    0.492281   11.052665 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.494811    0.000625   11.053290 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004633    0.192353    0.120425   11.173716 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.192353    0.000047   11.173762 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004987    0.283655    0.199022   11.372785 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.283655    0.000104   11.372889 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.372889   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336   24.531551 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315129   24.846680 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000343   24.847023 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597023   clock uncertainty
                                  0.000000   24.597023   clock reconvergence pessimism
                                 -0.225391   24.371632   library setup time
                                             24.371632   data required time
---------------------------------------------------------------------------------------------
                                             24.371632   data required time
                                            -11.372889   data arrival time
---------------------------------------------------------------------------------------------
                                             12.998744   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434510    0.000884    9.631700 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.407829    0.425838   10.057537 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.407830    0.000767   10.058305 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031892    0.562057    0.501500   10.559805 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.562063    0.001026   10.560831 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026943    0.483989    0.466534   11.027365 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.483989    0.000490   11.027855 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005312    0.194910    0.128251   11.156107 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.194910    0.000060   11.156167 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003316    0.248863    0.180187   11.336353 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.248863    0.000061   11.336414 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.336414   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336   24.531551 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315129   24.846680 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000679   24.847359 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597359   clock uncertainty
                                  0.000000   24.597359   clock reconvergence pessimism
                                 -0.221567   24.375793   library setup time
                                             24.375793   data required time
---------------------------------------------------------------------------------------------
                                             24.375793   data required time
                                            -11.336414   data arrival time
---------------------------------------------------------------------------------------------
                                             13.039378   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434505    0.000149    9.630964 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024289    0.435402    0.441887   10.072851 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.435406    0.000767   10.073619 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030851    0.545461    0.493596   10.567215 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.545461    0.000171   10.567386 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026746    0.480838    0.463619   11.031005 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.480838    0.000650   11.031655 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005138    0.194073    0.126186   11.157841 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.194073    0.000058   11.157899 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004197    0.266798    0.190272   11.348170 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.266798    0.000082   11.348252 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.348252   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356   24.531570 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688   24.860258 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177565    0.001135   24.861393 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.611395   clock uncertainty
                                  0.000000   24.611395   clock reconvergence pessimism
                                 -0.219769   24.391626   library setup time
                                             24.391626   data required time
---------------------------------------------------------------------------------------------
                                             24.391626   data required time
                                            -11.348252   data arrival time
---------------------------------------------------------------------------------------------
                                             13.043373   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434510    0.000884    9.631700 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.407829    0.425838   10.057537 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.407829    0.000252   10.057790 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014225    0.278128    0.345953   10.403743 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.278128    0.000099   10.403842 ^ fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028290    0.498833    0.456765   10.860607 ^ fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.498833    0.000385   10.860992 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005965    0.204800    0.136112   10.997105 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.204800    0.000067   10.997171 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003654    0.394758    0.279265   11.276436 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.394758    0.000070   11.276506 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.276506   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003935   24.531149 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927   24.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162101    0.001183   24.850260 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600260   clock uncertainty
                                  0.000000   24.600260   clock reconvergence pessimism
                                 -0.233823   24.366436   library setup time
                                             24.366436   data required time
---------------------------------------------------------------------------------------------
                                             24.366436   data required time
                                            -11.276506   data arrival time
---------------------------------------------------------------------------------------------
                                             13.089931   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434505    0.000149    9.630964 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024289    0.435402    0.441887   10.072851 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.435406    0.000767   10.073619 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030851    0.545461    0.493596   10.567215 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.545463    0.000635   10.567850 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031510    0.556354    0.507328   11.075178 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.556356    0.000567   11.075745 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003438    0.346276    0.137565   11.213309 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.346276    0.000064   11.213373 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.213373   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004535   24.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165   24.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000488   24.849403 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599403   clock uncertainty
                                  0.000000   24.599403   clock reconvergence pessimism
                                 -0.291349   24.308054   library setup time
                                             24.308054   data required time
---------------------------------------------------------------------------------------------
                                             24.308054   data required time
                                            -11.213373   data arrival time
---------------------------------------------------------------------------------------------
                                             13.094682   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515286    0.000338    9.678859 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042967    0.738741    0.610748   10.289607 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.738746    0.001005   10.290612 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029824    0.530529    0.499572   10.790184 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.530532    0.000657   10.790841 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005107    0.318188    0.207488   10.998330 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.318188    0.000095   10.998425 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002883    0.467174    0.260171   11.258595 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.467174    0.000028   11.258624 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.258624   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267   24.532482 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317430   24.849911 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000934   24.850845 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600847   clock uncertainty
                                  0.000000   24.600847   clock reconvergence pessimism
                                 -0.238639   24.362207   library setup time
                                             24.362207   data required time
---------------------------------------------------------------------------------------------
                                             24.362207   data required time
                                            -11.258624   data arrival time
---------------------------------------------------------------------------------------------
                                             13.103583   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515286    0.000338    9.678859 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042967    0.738741    0.610748   10.289607 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.738746    0.001005   10.290612 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029824    0.530529    0.499572   10.790184 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.530529    0.000512   10.790697 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007699    0.245360    0.157247   10.947944 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.245360    0.000173   10.948116 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002756    0.377903    0.261390   11.209507 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.377903    0.000027   11.209533 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.209533   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003935   24.531149 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927   24.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162101    0.001364   24.850441 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600441   clock uncertainty
                                  0.000000   24.600441   clock reconvergence pessimism
                                 -0.232741   24.367701   library setup time
                                             24.367701   data required time
---------------------------------------------------------------------------------------------
                                             24.367701   data required time
                                            -11.209533   data arrival time
---------------------------------------------------------------------------------------------
                                             13.158167   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434510    0.000884    9.631700 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.407829    0.425838   10.057537 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.407829    0.000252   10.057790 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014225    0.278128    0.345953   10.403743 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.278128    0.000266   10.404010 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021718    0.394165    0.396049   10.800059 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.394165    0.000324   10.800384 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006735    0.194236    0.142593   10.942976 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.194236    0.000145   10.943121 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003706    0.398509    0.257160   11.200280 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.398509    0.000040   11.200320 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.200320   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055   24.531271 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315437   24.846706 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158928    0.000787   24.847494 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597494   clock uncertainty
                                  0.000000   24.597494   clock reconvergence pessimism
                                 -0.234692   24.362803   library setup time
                                             24.362803   data required time
---------------------------------------------------------------------------------------------
                                             24.362803   data required time
                                            -11.200320   data arrival time
---------------------------------------------------------------------------------------------
                                             13.162482   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434510    0.000884    9.631700 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.407829    0.425838   10.057537 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.407829    0.000252   10.057790 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014225    0.278128    0.345953   10.403743 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.278128    0.000266   10.404010 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021718    0.394165    0.396049   10.800059 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.394165    0.000213   10.800272 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005573    0.234771    0.129921   10.930193 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.234771    0.000107   10.930301 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003010    0.384663    0.261166   11.191466 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.384663    0.000030   11.191497 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.191497   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055   24.531271 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315437   24.846706 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158929    0.001085   24.847792 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597794   clock uncertainty
                                  0.000000   24.597794   clock reconvergence pessimism
                                 -0.233799   24.363995   library setup time
                                             24.363995   data required time
---------------------------------------------------------------------------------------------
                                             24.363995   data required time
                                            -11.191497   data arrival time
---------------------------------------------------------------------------------------------
                                             13.172497   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459190    0.001126    5.458591 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.293766    0.461415    5.920006 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.293943    0.004043    5.924049 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.196168    0.176523    6.100572 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196168    0.000168    6.100740 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.539349    0.465668    6.566408 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.539359    0.001294    6.567702 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.510110    0.498202    7.065904 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.510110    0.000166    7.066070 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.329930    0.389422    7.455492 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.329930    0.000234    7.455726 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.557150    0.493297    7.949023 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.557158    0.001179    7.950202 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.221882    0.330243    8.280444 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.221882    0.000084    8.280528 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.268210    0.177512    8.458041 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.268211    0.000315    8.458356 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.552086    0.519839    8.978195 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.552086    0.000174    8.978370 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.406980    0.484632    9.463001 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.406986    0.000884    9.463885 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.380941    0.442404    9.906289 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.380941    0.000252    9.906542 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014225    0.260976    0.360128   10.266669 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.260976    0.000099   10.266768 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.028290    0.465572    0.464915   10.731684 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.465574    0.000560   10.732244 v _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005053    0.427998    0.363935   11.096178 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.427998    0.000051   11.096230 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002935    0.157504    0.100928   11.197157 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.157504    0.000028   11.197186 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.197186   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003935   24.531149 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927   24.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162100    0.001140   24.850216 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600218   clock uncertainty
                                  0.000000   24.600218   clock reconvergence pessimism
                                 -0.229420   24.370798   library setup time
                                             24.370798   data required time
---------------------------------------------------------------------------------------------
                                             24.370798   data required time
                                            -11.197186   data arrival time
---------------------------------------------------------------------------------------------
                                             13.173612   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.185193    0.769240    1.620470 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.185193    0.000123    1.620593 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.321393    0.336877    1.957470 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.321393    0.000292    1.957762 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.257514    0.322832    2.280594 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.257514    0.000251    2.280845 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.267719    0.317654    2.598499 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.267719    0.000167    2.598666 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.414307    0.405947    3.004613 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.414307    0.000411    3.005024 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.224072    0.314480    3.319504 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.224072    0.000167    3.319672 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.389902    0.384083    3.703755 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.389902    0.000128    3.703883 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.179365    0.149549    3.853432 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.179365    0.000104    3.853536 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.417000    0.488789    4.342324 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.417006    0.000921    4.343245 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.328837    0.503291    4.846536 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.328842    0.000724    4.847260 v fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.253130    0.400376    5.247636 v fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.253133    0.000486    5.248123 v _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.294280    0.231138    5.479261 ^ _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.294280    0.000110    5.479371 ^ fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.496096    0.443636    5.923006 ^ fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.496098    0.000582    5.923588 ^ fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.415867    0.413947    6.337535 ^ fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.415870    0.000635    6.338171 ^ _1821_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.040180    0.370191    0.308436    6.646606 v _1821_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                                         _0187_ (net)
                      0.370194    0.001528    6.648135 v _1862_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.756533    0.428783    7.076918 ^ _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.756533    0.000452    7.077369 ^ _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.410369    0.250390    7.327759 v _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.410369    0.000768    7.328527 v _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.021074    0.808326    0.557169    7.885696 ^ _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      0.808326    0.000526    7.886222 ^ _1953_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.020441    0.413555    0.608163    8.494385 ^ _1953_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0304_ (net)
                      0.413555    0.000411    8.494796 ^ _1975_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     2    0.017788    0.369882    0.198679    8.693476 v _1975_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0324_ (net)
                      0.369882    0.000473    8.693949 v _1976_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.017813    0.282057    0.560685    9.254634 v _1976_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0325_ (net)
                      0.282057    0.000176    9.254809 v _1988_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     2    0.019340    0.505889    0.370112    9.624922 ^ _1988_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _0335_ (net)
                      0.505889    0.000413    9.625335 ^ _1996_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.011899    0.321568    0.226484    9.851818 v _1996_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0342_ (net)
                      0.321568    0.000324    9.852142 v _1997_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.016314    0.342527    0.584430   10.436573 v _1997_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0343_ (net)
                      0.342527    0.000141   10.436714 v _1998_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007812    0.269031    0.527072   10.963786 v _1998_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0344_ (net)
                      0.269031    0.000172   10.963958 v _2001_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003143    0.384157    0.236611   11.200569 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.384157    0.000032   11.200601 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.200601   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004087   24.531301 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324420   24.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171110    0.001283   24.857004 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.607006   clock uncertainty
                                  0.000000   24.607006   clock reconvergence pessimism
                                 -0.231372   24.375633   library setup time
                                             24.375633   data required time
---------------------------------------------------------------------------------------------
                                             24.375633   data required time
                                            -11.200601   data arrival time
---------------------------------------------------------------------------------------------
                                             13.175032   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515286    0.000338    9.678859 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042967    0.738741    0.610748   10.289607 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.738746    0.001005   10.290612 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029824    0.530529    0.499572   10.790184 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.530533    0.000824   10.791008 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005412    0.472472    0.145570   10.936578 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.472472    0.000106   10.936684 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003521    0.222929    0.229588   11.166272 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.222929    0.000066   11.166338 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                             11.166338   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004887   24.532101 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329827   24.861929 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179474    0.000584   24.862513 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 -0.250000   24.612514   clock uncertainty
                                  0.000000   24.612514   clock reconvergence pessimism
                                 -0.231822   24.380692   library setup time
                                             24.380692   data required time
---------------------------------------------------------------------------------------------
                                             24.380692   data required time
                                            -11.166338   data arrival time
---------------------------------------------------------------------------------------------
                                             13.214355   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434510    0.000884    9.631700 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.407829    0.425838   10.057537 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.407829    0.000252   10.057790 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014225    0.278128    0.345953   10.403743 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.278128    0.000266   10.404010 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021718    0.394165    0.396049   10.800059 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.394165    0.000201   10.800260 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006160    0.226466    0.136319   10.936578 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.226466    0.000127   10.936706 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003915    0.264212    0.196644   11.133348 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.264212    0.000075   11.133424 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.133424   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055   24.531271 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315437   24.846706 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158928    0.000753   24.847460 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597462   clock uncertainty
                                  0.000000   24.597462   clock reconvergence pessimism
                                 -0.223128   24.374332   library setup time
                                             24.374332   data required time
---------------------------------------------------------------------------------------------
                                             24.374332   data required time
                                            -11.133424   data arrival time
---------------------------------------------------------------------------------------------
                                             13.240909   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515286    0.000338    9.678859 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042967    0.738741    0.610748   10.289607 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.738746    0.001005   10.290612 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029824    0.530529    0.499572   10.790184 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.530529    0.000333   10.790517 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005746    0.217217    0.134060   10.924577 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.217217    0.000065   10.924642 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003488    0.249046    0.188849   11.113491 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.249046    0.000067   11.113558 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.113558   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055   24.531271 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315437   24.846706 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158931    0.001476   24.848183 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.598185   clock uncertainty
                                  0.000000   24.598185   clock reconvergence pessimism
                                 -0.221460   24.376724   library setup time
                                             24.376724   data required time
---------------------------------------------------------------------------------------------
                                             24.376724   data required time
                                            -11.113558   data arrival time
---------------------------------------------------------------------------------------------
                                             13.263166   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434510    0.000884    9.631700 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.407829    0.425838   10.057537 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.407830    0.000767   10.058305 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031892    0.562057    0.501500   10.559805 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.562057    0.000207   10.560012 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005610    0.345448    0.246535   10.806547 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.345448    0.000060   10.806607 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004510    0.304774    0.261858   11.068465 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.304774    0.000091   11.068556 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.068556   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003814   24.531029 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836   24.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000446   24.849310 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599312   clock uncertainty
                                  0.000000   24.599312   clock reconvergence pessimism
                                 -0.227041   24.372271   library setup time
                                             24.372271   data required time
---------------------------------------------------------------------------------------------
                                             24.372271   data required time
                                            -11.068556   data arrival time
---------------------------------------------------------------------------------------------
                                             13.303714   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515297    0.001303    9.679824 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011137    0.231984    0.331317   10.011141 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.231984    0.000126   10.011267 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030892    0.545931    0.473215   10.484482 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.545943    0.001361   10.485843 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008333    0.366943    0.241076   10.726918 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.366943    0.000191   10.727109 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004834    0.557460    0.294366   11.021476 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.557460    0.000099   11.021575 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.021575   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005766   24.532980 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165   24.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000927   24.852074 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.602074   clock uncertainty
                                  0.000000   24.602074   clock reconvergence pessimism
                                 -0.244229   24.357845   library setup time
                                             24.357845   data required time
---------------------------------------------------------------------------------------------
                                             24.357845   data required time
                                            -11.021575   data arrival time
---------------------------------------------------------------------------------------------
                                             13.336269   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434505    0.000149    9.630964 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024289    0.435402    0.441887   10.072851 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.435404    0.000604   10.073455 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.515928    0.476637   10.550092 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.515930    0.000584   10.550676 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005857    0.206756    0.135132   10.685808 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.206756    0.000065   10.685873 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003627    0.394237    0.279536   10.965409 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.394237    0.000068   10.965477 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.965477   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003814   24.531029 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836   24.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000650   24.849516 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599516   clock uncertainty
                                  0.000000   24.599516   clock reconvergence pessimism
                                 -0.233853   24.365664   library setup time
                                             24.365664   data required time
---------------------------------------------------------------------------------------------
                                             24.365664   data required time
                                            -10.965477   data arrival time
---------------------------------------------------------------------------------------------
                                             13.400187   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434510    0.000884    9.631700 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022554    0.407829    0.425838   10.057537 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.407830    0.000767   10.058305 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031892    0.562057    0.501500   10.559805 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.562063    0.000989   10.560794 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004821    0.203633    0.123238   10.684032 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.203633    0.000044   10.684077 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003664    0.394939    0.279026   10.963102 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.394939    0.000067   10.963169 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.963169   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004535   24.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165   24.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000625   24.849541 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599541   clock uncertainty
                                  0.000000   24.599541   clock reconvergence pessimism
                                 -0.234079   24.365461   library setup time
                                             24.365461   data required time
---------------------------------------------------------------------------------------------
                                             24.365461   data required time
                                            -10.963169   data arrival time
---------------------------------------------------------------------------------------------
                                             13.402292   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434505    0.000149    9.630964 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024289    0.435402    0.441887   10.072851 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.435404    0.000604   10.073455 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.515928    0.476637   10.550092 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.515928    0.000408   10.550500 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005509    0.202801    0.130996   10.681495 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.202801    0.000060   10.681555 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003142    0.396037    0.253095   10.934649 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.396037    0.000032   10.934682 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.934682   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003814   24.531029 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836   24.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000577   24.849442 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599443   clock uncertainty
                                  0.000000   24.599443   clock reconvergence pessimism
                                 -0.233968   24.365477   library setup time
                                             24.365477   data required time
---------------------------------------------------------------------------------------------
                                             24.365477   data required time
                                            -10.934682   data arrival time
---------------------------------------------------------------------------------------------
                                             13.430794   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523383    0.000395    4.863048 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006719    0.259864    0.197570    5.060618 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.259864    0.000092    5.060710 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.022792    0.383392    0.413651    5.474361 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.383392    0.000292    5.474653 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024718    0.412915    0.458221    5.932874 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.412915    0.000272    5.933146 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028535    0.321306    0.496917    6.430063 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.321309    0.000549    6.430612 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017748    0.354585    0.594795    7.025407 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.354585    0.000233    7.025640 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.018655    0.430757    0.942372    7.968012 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.430757    0.000393    7.968406 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.020055    0.780131    0.550481    8.518888 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      0.780131    0.000373    8.519260 ^ _2080_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.010133    0.240604    0.420377    8.939637 ^ _2080_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0411_ (net)
                      0.240604    0.000147    8.939784 ^ _2083_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.018010    0.413054    0.318542    9.258326 v _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.413054    0.000339    9.258665 v _2092_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012972    0.525773    0.417280    9.675945 ^ _2092_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0421_ (net)
                      0.525773    0.000247    9.676192 ^ _2093_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.014448    0.377957    0.224268    9.900460 v _2093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0422_ (net)
                      0.377957    0.000232    9.900692 v _2099_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008949    0.281576    0.265403   10.166095 ^ _2099_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0427_ (net)
                      0.281576    0.000179   10.166274 ^ _2100_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005631    0.369799    0.367182   10.533456 ^ _2100_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0428_ (net)
                      0.369799    0.000107   10.533564 ^ _2101_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006690    0.305003    0.234533   10.768097 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.305003    0.000138   10.768234 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002907    0.181636    0.180540   10.948774 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.181636    0.000028   10.948803 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.948803   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004887   24.532101 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329827   24.861929 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179474    0.000576   24.862503 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.612505   clock uncertainty
                                  0.000000   24.612505   clock reconvergence pessimism
                                 -0.209875   24.402630   library setup time
                                             24.402630   data required time
---------------------------------------------------------------------------------------------
                                             24.402630   data required time
                                            -10.948803   data arrival time
---------------------------------------------------------------------------------------------
                                             13.453827   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515297    0.001303    9.679824 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011137    0.231984    0.331317   10.011141 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.231984    0.000126   10.011267 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030892    0.545931    0.473215   10.484482 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.545942    0.001312   10.485794 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007242    0.245494    0.152426   10.638220 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.245494    0.000155   10.638374 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003625    0.401194    0.271576   10.909949 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.401194    0.000068   10.910018 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.910018   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005766   24.532980 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165   24.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162250    0.001103   24.852249 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.602249   clock uncertainty
                                  0.000000   24.602249   clock reconvergence pessimism
                                 -0.234206   24.368044   library setup time
                                             24.368044   data required time
---------------------------------------------------------------------------------------------
                                             24.368044   data required time
                                            -10.910018   data arrival time
---------------------------------------------------------------------------------------------
                                             13.458026   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434505    0.000149    9.630964 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024289    0.435402    0.441887   10.072851 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.435404    0.000604   10.073455 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.515928    0.476637   10.550092 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.515928    0.000390   10.550482 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006345    0.212320    0.140918   10.691400 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.212320    0.000133   10.691532 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003015    0.247685    0.181830   10.873363 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.247685    0.000028   10.873390 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.873390   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004087   24.531301 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324420   24.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171111    0.001315   24.857037 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.607037   clock uncertainty
                                  0.000000   24.607037   clock reconvergence pessimism
                                 -0.218908   24.388130   library setup time
                                             24.388130   data required time
---------------------------------------------------------------------------------------------
                                             24.388130   data required time
                                            -10.873390   data arrival time
---------------------------------------------------------------------------------------------
                                             13.514739   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459190    0.001126    5.458591 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.293766    0.461415    5.920006 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.293943    0.004043    5.924049 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.196168    0.176523    6.100572 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196168    0.000168    6.100740 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.539349    0.465668    6.566408 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.539359    0.001294    6.567702 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.510110    0.498202    7.065904 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.510110    0.000166    7.066070 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.329930    0.389422    7.455492 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.329930    0.000234    7.455726 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.557150    0.493297    7.949023 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.557158    0.001179    7.950202 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.221882    0.330243    8.280444 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.221882    0.000084    8.280528 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.268210    0.177512    8.458041 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.268211    0.000315    8.458356 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.552086    0.519839    8.978195 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.552093    0.001153    8.979348 v fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.482248    0.531463    9.510811 v fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.482248    0.000338    9.511149 v fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042967    0.450713    0.604119   10.115269 v fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.450727    0.001394   10.116663 v _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.008556    0.762730    0.571259   10.687922 ^ _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.762730    0.000270   10.688192 ^ _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002952    0.218737    0.142730   10.830922 v _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.218737    0.000029   10.830952 v _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.830952   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084   24.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318201   24.850500 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000473   24.850971 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600973   clock uncertainty
                                  0.000000   24.600973   clock reconvergence pessimism
                                 -0.249085   24.351889   library setup time
                                             24.351889   data required time
---------------------------------------------------------------------------------------------
                                             24.351889   data required time
                                            -10.830952   data arrival time
---------------------------------------------------------------------------------------------
                                             13.520937   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515297    0.001303    9.679824 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011137    0.231984    0.331317   10.011141 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.231984    0.000126   10.011267 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030892    0.545931    0.473215   10.484482 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.545940    0.001227   10.485709 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006747    0.315772    0.160910   10.646620 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.315772    0.000140   10.646760 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003822    0.196520    0.193558   10.840319 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.196520    0.000074   10.840392 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.840392   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005766   24.532980 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165   24.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000799   24.851946 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.601946   clock uncertainty
                                  0.000000   24.601946   clock reconvergence pessimism
                                 -0.215015   24.386932   library setup time
                                             24.386932   data required time
---------------------------------------------------------------------------------------------
                                             24.386932   data required time
                                            -10.840392   data arrival time
---------------------------------------------------------------------------------------------
                                             13.546540   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591036    0.000174    9.170018 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.024208    0.434505    0.460798    9.630816 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.434505    0.000149    9.630964 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.024289    0.435402    0.441887   10.072851 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.435404    0.000604   10.073455 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.515928    0.476637   10.550092 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.515930    0.000624   10.550716 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005377    0.205743    0.129429   10.680145 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.205743    0.000056   10.680201 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003263    0.216873    0.134195   10.814396 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.216873    0.000060   10.814455 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.814455   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003814   24.531029 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836   24.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000707   24.849571 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599573   clock uncertainty
                                  0.000000   24.599573   clock reconvergence pessimism
                                 -0.217352   24.382219   library setup time
                                             24.382219   data required time
---------------------------------------------------------------------------------------------
                                             24.382219   data required time
                                            -10.814455   data arrival time
---------------------------------------------------------------------------------------------
                                             13.567764   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515286    0.000338    9.678859 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042967    0.738741    0.610748   10.289607 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.738748    0.001251   10.290858 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006249    0.252075    0.140220   10.431079 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.252075    0.000075   10.431154 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002941    0.397906    0.265564   10.696718 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.397906    0.000029   10.696748 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.696748   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267   24.532482 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317430   24.849911 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000966   24.850878 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600878   clock uncertainty
                                  0.000000   24.600878   clock reconvergence pessimism
                                 -0.234188   24.366692   library setup time
                                             24.366692   data required time
---------------------------------------------------------------------------------------------
                                             24.366692   data required time
                                            -10.696748   data arrival time
---------------------------------------------------------------------------------------------
                                             13.669943   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515286    0.000338    9.678859 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042967    0.738741    0.610748   10.289607 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.738741    0.000369   10.289976 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005159    0.421948    0.138711   10.428687 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.421948    0.000052   10.428739 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004708    0.229592    0.230783   10.659522 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.229592    0.000099   10.659622 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.659622   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004887   24.532101 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329827   24.861929 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179479    0.001753   24.863682 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.613682   clock uncertainty
                                  0.000000   24.613682   clock reconvergence pessimism
                                 -0.215235   24.398447   library setup time
                                             24.398447   data required time
---------------------------------------------------------------------------------------------
                                             24.398447   data required time
                                            -10.659622   data arrival time
---------------------------------------------------------------------------------------------
                                             13.738825   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515294    0.001131    9.679651 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031788    0.560588    0.507683   10.187334 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.560594    0.000999   10.188334 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005525    0.211337    0.131825   10.320158 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.211337    0.000107   10.320265 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004364    0.412370    0.270011   10.590276 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.412370    0.000088   10.590364 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.590364   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005539   24.532753 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797   24.846550 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000661   24.847212 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597212   clock uncertainty
                                  0.000000   24.597212   clock reconvergence pessimism
                                 -0.236047   24.361164   library setup time
                                             24.361164   data required time
---------------------------------------------------------------------------------------------
                                             24.361164   data required time
                                            -10.590364   data arrival time
---------------------------------------------------------------------------------------------
                                             13.770801   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515294    0.001131    9.679651 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031788    0.560588    0.507683   10.187334 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.560588    0.000504   10.187838 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006003    0.225055    0.137671   10.325509 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.225055    0.000123   10.325631 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005549    0.292136    0.215498   10.541129 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.292136    0.000119   10.541248 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.541248   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004887   24.532101 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329827   24.861929 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179477    0.001458   24.863386 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.613388   clock uncertainty
                                  0.000000   24.613388   clock reconvergence pessimism
                                 -0.222227   24.391159   library setup time
                                             24.391159   data required time
---------------------------------------------------------------------------------------------
                                             24.391159   data required time
                                            -10.541248   data arrival time
---------------------------------------------------------------------------------------------
                                             13.849912   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515294    0.001131    9.679651 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031788    0.560588    0.507683   10.187334 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.560593    0.000957   10.188291 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005557    0.315575    0.147686   10.335977 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.315575    0.000107   10.336083 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003112    0.186579    0.185842   10.521925 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.186579    0.000032   10.521957 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.521957   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005539   24.532753 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797   24.846550 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000787   24.847338 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597338   clock uncertainty
                                  0.000000   24.597338   clock reconvergence pessimism
                                 -0.215059   24.382280   library setup time
                                             24.382280   data required time
---------------------------------------------------------------------------------------------
                                             24.382280   data required time
                                            -10.521957   data arrival time
---------------------------------------------------------------------------------------------
                                             13.860323   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591044    0.001153    9.170997 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.029310    0.515286    0.507524    9.678520 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.515294    0.001131    9.679651 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031788    0.560588    0.507683   10.187334 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.560590    0.000579   10.187913 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005950    0.216154    0.137049   10.324963 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.216154    0.000068   10.325030 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002769    0.249434    0.180061   10.505092 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.249434    0.000027   10.505118 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.505118   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004887   24.532101 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329827   24.861929 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179476    0.001108   24.863037 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.613037   clock uncertainty
                                  0.000000   24.613037   clock reconvergence pessimism
                                 -0.217454   24.395582   library setup time
                                             24.395582   data required time
---------------------------------------------------------------------------------------------
                                             24.395582   data required time
                                            -10.505118   data arrival time
---------------------------------------------------------------------------------------------
                                             13.890465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589783    0.000845    6.652164 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034496    0.603770    0.537602    7.189765 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.603773    0.000816    7.190581 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025623    0.456990    0.475453    7.666034 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.456993    0.000673    7.666708 ^ _1802_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.012021    0.263139    0.404398    8.071106 ^ _1802_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.263139    0.000356    8.071462 ^ fanout232/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019483    0.358409    0.372522    8.443983 ^ fanout232/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net232 (net)
                      0.358409    0.000117    8.444100 ^ fanout225/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.033736    0.591251    0.515135    8.959235 ^ fanout225/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net225 (net)
                      0.591251    0.000460    8.959696 ^ fanout223/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037989    0.659240    0.569766    9.529461 ^ fanout223/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net223 (net)
                      0.659245    0.000959    9.530420 ^ fanout222/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023742    0.427688    0.463847    9.994267 ^ fanout222/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net222 (net)
                      0.427688    0.000299    9.994566 ^ _2095_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008086    0.233255    0.176030   10.170596 v _2095_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0424_ (net)
                      0.233255    0.000180   10.170776 v _2097_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004211    0.408556    0.248968   10.419744 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.408556    0.000086   10.419830 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.419830   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267   24.532482 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317430   24.849911 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000323   24.850235 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600235   clock uncertainty
                                  0.000000   24.600235   clock reconvergence pessimism
                                 -0.234873   24.365364   library setup time
                                             24.365364   data required time
---------------------------------------------------------------------------------------------
                                             24.365364   data required time
                                            -10.419830   data arrival time
---------------------------------------------------------------------------------------------
                                             13.945533   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591046    0.001350    9.171194 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034033    0.596351    0.533415    9.704609 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.596354    0.000756    9.705365 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007124    0.245245    0.152373    9.857738 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.245245    0.000154    9.857892 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004456    0.412370    0.281207   10.139099 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.412370    0.000091   10.139190 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.139190   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523   24.532738 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320592   24.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000510   24.853838 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.603840   clock uncertainty
                                  0.000000   24.603840   clock reconvergence pessimism
                                 -0.234326   24.369513   library setup time
                                             24.369513   data required time
---------------------------------------------------------------------------------------------
                                             24.369513   data required time
                                            -10.139190   data arrival time
---------------------------------------------------------------------------------------------
                                             14.230324   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591046    0.001350    9.171194 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034033    0.596351    0.533415    9.704609 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.596351    0.000591    9.705199 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005107    0.218985    0.127113    9.832313 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.218985    0.000095    9.832408 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004567    0.414246    0.274681   10.107089 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.414246    0.000090   10.107179 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.107179   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523   24.532738 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320592   24.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000382   24.853710 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.603712   clock uncertainty
                                  0.000000   24.603712   clock reconvergence pessimism
                                 -0.234446   24.369267   library setup time
                                             24.369267   data required time
---------------------------------------------------------------------------------------------
                                             24.369267   data required time
                                            -10.107179   data arrival time
---------------------------------------------------------------------------------------------
                                             14.262088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591046    0.001350    9.171194 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034033    0.596351    0.533415    9.704609 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.596354    0.000665    9.705275 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003918    0.120319    0.406956   10.112230 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.120319    0.000074   10.112304 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.112304   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512   24.532726 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316263   24.848989 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000332   24.849321 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599323   clock uncertainty
                                  0.000000   24.599323   clock reconvergence pessimism
                                 -0.221425   24.377897   library setup time
                                             24.377897   data required time
---------------------------------------------------------------------------------------------
                                             24.377897   data required time
                                            -10.112304   data arrival time
---------------------------------------------------------------------------------------------
                                             14.265594   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000084    8.333293 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010994    0.444205    0.302961    8.636253 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.444205    0.000315    8.636569 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.034077    0.591036    0.533275    9.169844 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.591046    0.001350    9.171194 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034033    0.596351    0.533415    9.704609 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.596356    0.000940    9.705548 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004638    0.207988    0.121241    9.826790 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.207988    0.000085    9.826875 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003098    0.235734    0.199878   10.026753 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.235734    0.000031   10.026784 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.026784   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523   24.532738 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320592   24.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000636   24.853966 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.603966   clock uncertainty
                                  0.000000   24.603966   clock reconvergence pessimism
                                 -0.218746   24.385220   library setup time
                                             24.385220   data required time
---------------------------------------------------------------------------------------------
                                             24.385220   data required time
                                            -10.026784   data arrival time
---------------------------------------------------------------------------------------------
                                             14.358436   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000974    0.856696 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005768    0.159680    0.753521    1.610218 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.159680    0.000116    1.610334 ^ fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019062    0.351247    0.350037    1.960371 ^ fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.351247    0.000321    1.960692 ^ fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020919    0.381695    0.400398    2.361090 ^ fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.381696    0.000518    2.361609 ^ fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025547    0.455410    0.447055    2.808664 ^ fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.455412    0.000578    2.809241 ^ fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010256    0.217618    0.315514    3.124755 ^ fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.217618    0.000236    3.124992 ^ fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020058    0.367391    0.369800    3.494791 ^ fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.367391    0.000330    3.495121 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073395    0.335728    0.457855    3.952976 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.335735    0.000793    3.953769 ^ pll_out (out)
                                              3.953769   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.953769   data arrival time
---------------------------------------------------------------------------------------------
                                             14.996230   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503710    0.000203    6.600256 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018527    0.323442    0.423189    7.023445 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.323445    0.000530    7.023975 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027475    0.453498    0.472280    7.496255 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.453501    0.000627    7.496882 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035778    0.385066    0.553064    8.049947 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.385072    0.000892    8.050838 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031704    0.516992    0.523046    8.573885 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.516992    0.000346    8.574231 v fanout328/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026281    0.303608    0.514836    9.089067 v fanout328/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net328 (net)
                      0.303611    0.000512    9.089580 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002930    0.225424    0.197961    9.287539 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.225424    0.000029    9.287569 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.287569   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055   24.531271 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315437   24.846706 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158931    0.001469   24.848175 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.598177   clock uncertainty
                                  0.000000   24.598177   clock reconvergence pessimism
                                 -0.218862   24.379314   library setup time
                                             24.379314   data required time
---------------------------------------------------------------------------------------------
                                             24.379314   data required time
                                             -9.287569   data arrival time
---------------------------------------------------------------------------------------------
                                             15.091743   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477129    0.001195    7.122173 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.030153    0.494284    0.525362    7.647535 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.494289    0.000830    7.648365 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031013    0.344077    0.536581    8.184947 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.344078    0.000405    8.185352 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034349    0.371362    0.510845    8.696197 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.371377    0.001322    8.697519 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.013456    0.329400    0.287380    8.984900 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.329400    0.000151    8.985050 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004009    0.160743    0.122189    9.107240 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.160743    0.000078    9.107318 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.107318   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005539   24.532753 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797   24.846550 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000719   24.847269 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597271   clock uncertainty
                                  0.000000   24.597271   clock reconvergence pessimism
                                 -0.231646   24.365625   library setup time
                                             24.365625   data required time
---------------------------------------------------------------------------------------------
                                             24.365625   data required time
                                             -9.107318   data arrival time
---------------------------------------------------------------------------------------------
                                             15.258307   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503710    0.000203    6.600256 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018527    0.323442    0.423189    7.023445 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.323445    0.000530    7.023975 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027475    0.453498    0.472280    7.496255 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.453501    0.000627    7.496882 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035778    0.385066    0.553064    8.049947 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.385072    0.000892    8.050838 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.031704    0.516992    0.523046    8.573885 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.516996    0.000774    8.574659 v fanout329/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011574    0.227285    0.360449    8.935109 v fanout329/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net329 (net)
                      0.227285    0.000158    8.935267 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.237009    0.177003    9.112270 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.237009    0.000028    9.112299 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.112299   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003935   24.531149 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927   24.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162099    0.000263   24.849339 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599340   clock uncertainty
                                  0.000000   24.599340   clock reconvergence pessimism
                                 -0.219509   24.379831   library setup time
                                             24.379831   data required time
---------------------------------------------------------------------------------------------
                                             24.379831   data required time
                                             -9.112299   data arrival time
---------------------------------------------------------------------------------------------
                                             15.267533   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477129    0.001195    7.122173 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.030153    0.494284    0.525362    7.647535 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.494289    0.000830    7.648365 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031013    0.344077    0.536581    8.184947 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.344078    0.000405    8.185352 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034349    0.371362    0.510845    8.696197 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.371381    0.001501    8.697698 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012639    0.316930    0.278987    8.976685 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.316930    0.000197    8.976882 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003513    0.152096    0.115396    9.092278 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.152096    0.000067    9.092344 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.092344   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005539   24.532753 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797   24.846550 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000789   24.847340 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597340   clock uncertainty
                                  0.000000   24.597340   clock reconvergence pessimism
                                 -0.228869   24.368471   library setup time
                                             24.368471   data required time
---------------------------------------------------------------------------------------------
                                             24.368471   data required time
                                             -9.092344   data arrival time
---------------------------------------------------------------------------------------------
                                             15.276126   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309339    0.000513    7.530717 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029686    0.486502    0.489318    8.020035 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.486505    0.000729    8.020763 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016625    0.296580    0.402168    8.422932 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.296580    0.000225    8.423157 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004862    0.348472    0.292843    8.716000 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.348472    0.000047    8.716046 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002865    0.267881    0.236113    8.952160 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.267881    0.000028    8.952188 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.952188   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512   24.532726 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316263   24.848989 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000627   24.849617 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599617   clock uncertainty
                                  0.000000   24.599617   clock reconvergence pessimism
                                 -0.265389   24.334229   library setup time
                                             24.334229   data required time
---------------------------------------------------------------------------------------------
                                             24.334229   data required time
                                             -8.952188   data arrival time
---------------------------------------------------------------------------------------------
                                             15.382039   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309339    0.000513    7.530717 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029686    0.486502    0.489318    8.020035 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.486506    0.000810    8.020844 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027896    0.316964    0.515366    8.536211 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.316969    0.000663    8.536875 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010996    0.287181    0.247451    8.784326 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.287181    0.000107    8.784432 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003280    0.204716    0.164015    8.948446 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.204716    0.000035    8.948482 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.948482   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523   24.532738 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320592   24.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000611   24.853941 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.603941   clock uncertainty
                                  0.000000   24.603941   clock reconvergence pessimism
                                 -0.243931   24.360010   library setup time
                                             24.360010   data required time
---------------------------------------------------------------------------------------------
                                             24.360010   data required time
                                             -8.948482   data arrival time
---------------------------------------------------------------------------------------------
                                             15.411529   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346853    0.001323    8.015024 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028550    0.320393    0.477036    8.492061 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.320395    0.000455    8.492516 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005834    0.215800    0.193543    8.686058 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.215800    0.000066    8.686124 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009226    0.304232    0.214180    8.900304 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.304232    0.000126    8.900430 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.900430   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084   24.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318201   24.850500 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000448   24.850946 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600948   clock uncertainty
                                  0.000000   24.600948   clock reconvergence pessimism
                                 -0.276577   24.324371   library setup time
                                             24.324371   data required time
---------------------------------------------------------------------------------------------
                                             24.324371   data required time
                                             -8.900430   data arrival time
---------------------------------------------------------------------------------------------
                                             15.423940   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477129    0.001195    7.122173 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.030153    0.494284    0.525362    7.647535 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.494289    0.000830    7.648365 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031013    0.344077    0.536581    8.184947 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.344078    0.000405    8.185352 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034349    0.371362    0.510845    8.696197 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.371379    0.001407    8.697604 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002949    0.235909    0.216684    8.914289 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.235909    0.000028    8.914316 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.914316   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005539   24.532753 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797   24.846550 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000769   24.847319 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597321   clock uncertainty
                                  0.000000   24.597321   clock reconvergence pessimism
                                 -0.220473   24.376848   library setup time
                                             24.376848   data required time
---------------------------------------------------------------------------------------------
                                             24.376848   data required time
                                             -8.914316   data arrival time
---------------------------------------------------------------------------------------------
                                             15.462531   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309339    0.000513    7.530717 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029686    0.486502    0.489318    8.020035 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.486506    0.000810    8.020844 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027896    0.316964    0.515366    8.536211 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.316966    0.000353    8.536565 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011366    0.296788    0.251099    8.787663 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.296788    0.000251    8.787914 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002891    0.140349    0.106622    8.894537 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.140349    0.000028    8.894566 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.894566   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523   24.532738 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320592   24.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000306   24.853634 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.603636   clock uncertainty
                                  0.000000   24.603636   clock reconvergence pessimism
                                 -0.223746   24.379889   library setup time
                                             24.379889   data required time
---------------------------------------------------------------------------------------------
                                             24.379889   data required time
                                             -8.894566   data arrival time
---------------------------------------------------------------------------------------------
                                             15.485324   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309339    0.000513    7.530717 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029686    0.486502    0.489318    8.020035 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.486505    0.000729    8.020763 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016625    0.296580    0.402168    8.422932 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.296581    0.000380    8.423312 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012858    0.322715    0.260077    8.683390 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.322715    0.000213    8.683602 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003837    0.202495    0.172056    8.855659 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.202495    0.000072    8.855731 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.855731   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523   24.532738 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320592   24.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000371   24.853701 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.603701   clock uncertainty
                                  0.000000   24.603701   clock reconvergence pessimism
                                 -0.243216   24.360485   library setup time
                                             24.360485   data required time
---------------------------------------------------------------------------------------------
                                             24.360485   data required time
                                             -8.855731   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504755   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000092    8.333301 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010638    0.506880    0.375683    8.708983 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.506880    0.000194    8.709177 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003400    0.179031    0.135530    8.844707 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.179031    0.000036    8.844742 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.844742   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084   24.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318201   24.850500 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000433   24.850933 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600933   clock uncertainty
                                  0.000000   24.600933   clock reconvergence pessimism
                                 -0.236317   24.364616   library setup time
                                             24.364616   data required time
---------------------------------------------------------------------------------------------
                                             24.364616   data required time
                                             -8.844742   data arrival time
---------------------------------------------------------------------------------------------
                                             15.519874   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346853    0.001323    8.015024 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028550    0.320393    0.477036    8.492061 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.320394    0.000359    8.492419 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004247    0.410168    0.286060    8.778480 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.410168    0.000083    8.778563 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.778563   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084   24.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318201   24.850500 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000769   24.851269 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.601269   clock uncertainty
                                  0.000000   24.601269   clock reconvergence pessimism
                                 -0.234788   24.366482   library setup time
                                             24.366482   data required time
---------------------------------------------------------------------------------------------
                                             24.366482   data required time
                                             -8.778563   data arrival time
---------------------------------------------------------------------------------------------
                                             15.587919   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346850    0.001179    8.014879 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010436    0.207037    0.318328    8.333208 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.207037    0.000092    8.333301 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010638    0.506880    0.375683    8.708983 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.506880    0.000183    8.709167 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.709167   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084   24.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318201   24.850500 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000325   24.850824 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600824   clock uncertainty
                                  0.000000   24.600824   clock reconvergence pessimism
                                 -0.240992   24.359835   library setup time
                                             24.359835   data required time
---------------------------------------------------------------------------------------------
                                             24.359835   data required time
                                             -8.709167   data arrival time
---------------------------------------------------------------------------------------------
                                             15.650667   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346853    0.001323    8.015024 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028550    0.320393    0.477036    8.492061 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.320394    0.000339    8.492400 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003013    0.237099    0.204313    8.696712 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.237099    0.000030    8.696743 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.696743   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084   24.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318201   24.850500 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000625   24.851124 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.601126   clock uncertainty
                                  0.000000   24.601126   clock reconvergence pessimism
                                 -0.219495   24.381630   library setup time
                                             24.381630   data required time
---------------------------------------------------------------------------------------------
                                             24.381630   data required time
                                             -8.696743   data arrival time
---------------------------------------------------------------------------------------------
                                             15.684887   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503710    0.000203    6.600256 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018527    0.323442    0.423189    7.023445 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.323442    0.000103    7.023548 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042628    0.446223    0.553595    7.577144 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.446234    0.001291    7.578435 v fanout324/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036384    0.390049    0.554807    8.133242 v fanout324/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net324 (net)
                      0.390049    0.000356    8.133598 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003300    0.253441    0.227859    8.361457 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.253441    0.000032    8.361488 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004279    0.146003    0.288954    8.650442 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.146003    0.000079    8.650521 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.650521   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004087   24.531301 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324420   24.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000975   24.856697 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606697   clock uncertainty
                                  0.000000   24.606697   clock reconvergence pessimism
                                 -0.207617   24.399080   library setup time
                                             24.399080   data required time
---------------------------------------------------------------------------------------------
                                             24.399080   data required time
                                             -8.650521   data arrival time
---------------------------------------------------------------------------------------------
                                             15.748558   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589779    0.000242    6.651561 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.438650    0.463152    7.114713 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.438652    0.000477    7.115190 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034001    0.595671    0.523034    7.638224 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.595671    0.000242    7.638465 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023213    0.418953    0.452506    8.090971 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.418953    0.000167    8.091138 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005428    0.357957    0.191724    8.282862 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.357957    0.000061    8.282923 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003221    0.320758    0.275011    8.557934 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.320758    0.000034    8.557968 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.557968   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512   24.532726 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316263   24.848989 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000849   24.849838 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599840   clock uncertainty
                                  0.000000   24.599840   clock reconvergence pessimism
                                 -0.229175   24.370665   library setup time
                                             24.370665   data required time
---------------------------------------------------------------------------------------------
                                             24.370665   data required time
                                             -8.557968   data arrival time
---------------------------------------------------------------------------------------------
                                             15.812696   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470289    0.000957    6.068484 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.366039    0.544781    6.613265 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.366039    0.000242    6.613507 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.408939    0.452639    7.066146 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.408940    0.000477    7.066624 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034001    0.369115    0.528845    7.595469 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.369115    0.000242    7.595710 v fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023213    0.390424    0.441794    8.037504 v fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.390424    0.000166    8.037670 v _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005335    0.327633    0.283584    8.321254 ^ _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.327633    0.000059    8.321313 ^ _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003597    0.244201    0.201012    8.522325 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.244201    0.000037    8.522362 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.522362   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512   24.532726 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316263   24.848989 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000917   24.849905 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599907   clock uncertainty
                                  0.000000   24.599907   clock reconvergence pessimism
                                 -0.257778   24.342129   library setup time
                                             24.342129   data required time
---------------------------------------------------------------------------------------------
                                             24.342129   data required time
                                             -8.522362   data arrival time
---------------------------------------------------------------------------------------------
                                             15.819767   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503710    0.000203    6.600256 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018527    0.323442    0.423189    7.023445 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.323442    0.000103    7.023548 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042628    0.446223    0.553595    7.577144 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.446226    0.000685    7.577828 v fanout326/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035053    0.378791    0.546610    8.124438 v fanout326/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net326 (net)
                      0.378792    0.000415    8.124853 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006030    0.313791    0.272054    8.396907 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.313791    0.000135    8.397041 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.397041   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558   24.531773 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310107   24.841881 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151937    0.000853   24.842733 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.592733   clock uncertainty
                                  0.000000   24.592733   clock reconvergence pessimism
                                 -0.229918   24.362814   library setup time
                                             24.362814   data required time
---------------------------------------------------------------------------------------------
                                             24.362814   data required time
                                             -8.397041   data arrival time
---------------------------------------------------------------------------------------------
                                             15.965774   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477129    0.001195    7.122173 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.030153    0.494284    0.525362    7.647535 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.494289    0.000830    7.648365 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031013    0.344077    0.536581    8.184947 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.344083    0.000830    8.185777 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002769    0.227036    0.206425    8.392201 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.227036    0.000027    8.392228 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.392228   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267   24.532482 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317430   24.849911 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000684   24.850595 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600595   clock uncertainty
                                  0.000000   24.600595   clock reconvergence pessimism
                                 -0.218573   24.382023   library setup time
                                             24.382023   data required time
---------------------------------------------------------------------------------------------
                                             24.382023   data required time
                                             -8.392228   data arrival time
---------------------------------------------------------------------------------------------
                                             15.989795   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589779    0.000242    6.651561 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.438650    0.463152    7.114713 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.438652    0.000477    7.115190 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034001    0.595671    0.523034    7.638224 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.595671    0.000242    7.638465 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023213    0.418953    0.452506    8.090971 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.418953    0.000303    8.091273 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002869    0.127274    0.309072    8.400346 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.127274    0.000028    8.400373 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.400373   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512   24.532726 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316263   24.848989 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.001071   24.850061 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600061   clock uncertainty
                                  0.000000   24.600061   clock reconvergence pessimism
                                 -0.206594   24.393467   library setup time
                                             24.393467   data required time
---------------------------------------------------------------------------------------------
                                             24.393467   data required time
                                             -8.400373   data arrival time
---------------------------------------------------------------------------------------------
                                             15.993095   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589779    0.000242    6.651561 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.438650    0.463152    7.114713 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.438652    0.000477    7.115190 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034001    0.595671    0.523034    7.638224 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.595671    0.000242    7.638465 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023213    0.418953    0.452506    8.090971 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.418953    0.000271    8.091242 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002775    0.125889    0.308108    8.399350 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.125889    0.000027    8.399377 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.399377   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512   24.532726 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316263   24.848989 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.001011   24.850000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600000   clock uncertainty
                                  0.000000   24.600000   clock reconvergence pessimism
                                 -0.206334   24.393667   library setup time
                                             24.393667   data required time
---------------------------------------------------------------------------------------------
                                             24.393667   data required time
                                             -8.399377   data arrival time
---------------------------------------------------------------------------------------------
                                             15.994289   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000939    0.849929 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011085    0.237302    0.801075    1.651004 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.237302    0.000089    1.651093 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021783    0.394981    0.389318    2.040411 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.394981    0.000301    2.040712 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.024766    0.422567    0.308912    2.349624 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.422567    0.000236    2.349861 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.022974    0.552153    0.433516    2.783376 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.552153    0.000369    2.783745 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.020894    0.367302    0.199147    2.982892 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.367302    0.000206    2.983098 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.031155    0.674518    0.486511    3.469609 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.674519    0.000936    3.470546 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.015523    0.613407    0.299683    3.770229 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      0.613407    0.000352    3.770581 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.018856    1.217249    0.845305    4.615886 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.217249    0.000397    4.616283 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.033484    0.460937    0.266607    4.882890 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.460937    0.000721    4.883611 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.040161    0.519270    0.414373    5.297985 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.519274    0.002720    5.300704 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.045469    0.430575    0.279155    5.579859 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.430578    0.001879    5.581739 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.037997    0.757059    0.457735    6.039474 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      0.757059    0.000869    6.040343 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.036949    0.400226    0.269835    6.310178 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.400229    0.001727    6.311905 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.025782    0.626394    0.376691    6.688596 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0773_ (net)
                      0.626395    0.000870    6.689465 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004750    0.321946    0.209025    6.898490 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.321946    0.000095    6.898584 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.029922    0.335552    0.497191    7.395775 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.335558    0.000759    7.396534 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     3    0.014399    0.692014    0.433853    7.830386 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0799_ (net)
                      0.692014    0.000163    7.830550 ^ _1422_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.005014    0.323921    0.199620    8.030169 v _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.323921    0.000052    8.030222 v _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004581    0.339616    0.292562    8.322783 ^ _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.339616    0.000094    8.322878 ^ _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.322878   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004087   24.531301 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324420   24.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000973   24.856695 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606695   clock uncertainty
                                  0.000000   24.606695   clock reconvergence pessimism
                                 -0.228561   24.378136   library setup time
                                             24.378136   data required time
---------------------------------------------------------------------------------------------
                                             24.378136   data required time
                                             -8.322878   data arrival time
---------------------------------------------------------------------------------------------
                                             16.055258   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503710    0.000203    6.600256 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018527    0.323442    0.423189    7.023445 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.323445    0.000530    7.023975 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027475    0.453498    0.472280    7.496255 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.453498    0.000382    7.496637 v fanout332/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036915    0.394739    0.559891    8.056528 v fanout332/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net332 (net)
                      0.394739    0.000198    8.056726 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003446    0.252424    0.231734    8.288460 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.252424    0.000036    8.288496 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.288496   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558   24.531773 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310107   24.841881 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000831   24.842712 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.592712   clock uncertainty
                                  0.000000   24.592712   clock reconvergence pessimism
                                 -0.223208   24.369505   library setup time
                                             24.369505   data required time
---------------------------------------------------------------------------------------------
                                             24.369505   data required time
                                             -8.288496   data arrival time
---------------------------------------------------------------------------------------------
                                             16.081007   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503710    0.000203    6.600256 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018527    0.323442    0.423189    7.023445 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.323442    0.000103    7.023548 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042628    0.446223    0.553595    7.577144 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.446223    0.000218    7.577362 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030850    0.342003    0.521133    8.098495 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.342004    0.000385    8.098880 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002987    0.232368    0.209729    8.308609 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.232368    0.000029    8.308639 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.308639   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356   24.531570 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688   24.860258 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177566    0.001396   24.861654 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.611656   clock uncertainty
                                  0.000000   24.611656   clock reconvergence pessimism
                                 -0.215925   24.395731   library setup time
                                             24.395731   data required time
---------------------------------------------------------------------------------------------
                                             24.395731   data required time
                                             -8.308639   data arrival time
---------------------------------------------------------------------------------------------
                                             16.087093   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503710    0.000203    6.600256 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018527    0.323442    0.423189    7.023445 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.323442    0.000103    7.023548 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042628    0.446223    0.553595    7.577144 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.446223    0.000218    7.577362 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030850    0.342003    0.521133    8.098495 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.342005    0.000523    8.099019 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002935    0.231013    0.208809    8.307828 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.231013    0.000028    8.307856 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.307856   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356   24.531570 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688   24.860258 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000636   24.860895 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.610895   clock uncertainty
                                  0.000000   24.610895   clock reconvergence pessimism
                                 -0.215775   24.395121   library setup time
                                             24.395121   data required time
---------------------------------------------------------------------------------------------
                                             24.395121   data required time
                                             -8.307856   data arrival time
---------------------------------------------------------------------------------------------
                                             16.087265   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503710    0.000203    6.600256 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018527    0.323442    0.423189    7.023445 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.323442    0.000103    7.023548 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042628    0.446223    0.553595    7.577144 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.446223    0.000218    7.577362 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030850    0.342003    0.521133    8.098495 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.342004    0.000379    8.098875 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002790    0.227249    0.206251    8.305125 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.227249    0.000027    8.305152 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.305152   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356   24.531570 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688   24.860258 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177567    0.001487   24.861746 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.611746   clock uncertainty
                                  0.000000   24.611746   clock reconvergence pessimism
                                 -0.215354   24.396391   library setup time
                                             24.396391   data required time
---------------------------------------------------------------------------------------------
                                             24.396391   data required time
                                             -8.305152   data arrival time
---------------------------------------------------------------------------------------------
                                             16.091240   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309337    0.000234    7.530438 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031607    0.346837    0.483263    8.013701 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.346856    0.001463    8.015163 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002826    0.356392    0.261402    8.276566 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.356392    0.000028    8.276593 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.276593   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170130    0.002009   24.858116 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.608118   clock uncertainty
                                  0.000000   24.608118   clock reconvergence pessimism
                                 -0.229809   24.378307   library setup time
                                             24.378307   data required time
---------------------------------------------------------------------------------------------
                                             24.378307   data required time
                                             -8.276593   data arrival time
---------------------------------------------------------------------------------------------
                                             16.101715   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503710    0.000203    6.600256 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018527    0.323442    0.423189    7.023445 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.323445    0.000530    7.023975 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.027475    0.453498    0.472280    7.496255 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.453501    0.000627    7.496882 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035778    0.385066    0.553064    8.049947 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.385073    0.000959    8.050906 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003082    0.241474    0.222632    8.273538 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.241474    0.000031    8.273569 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.273569   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055   24.531271 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315437   24.846706 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158928    0.000627   24.847334 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597334   clock uncertainty
                                  0.000000   24.597334   clock reconvergence pessimism
                                 -0.220628   24.376705   library setup time
                                             24.376705   data required time
---------------------------------------------------------------------------------------------
                                             24.376705   data required time
                                             -8.273569   data arrival time
---------------------------------------------------------------------------------------------
                                             16.103138   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477119    0.000166    7.121144 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017550    0.309337    0.409059    7.530203 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.309339    0.000513    7.530717 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029686    0.486502    0.489318    8.020035 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.486502    0.000482    8.020517 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003104    0.255757    0.249466    8.269983 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.255757    0.000055    8.270039 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.270039   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512   24.532726 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316263   24.848989 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000668   24.849657 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599659   clock uncertainty
                                  0.000000   24.599659   clock reconvergence pessimism
                                 -0.222022   24.377636   library setup time
                                             24.377636   data required time
---------------------------------------------------------------------------------------------
                                             24.377636   data required time
                                             -8.270039   data arrival time
---------------------------------------------------------------------------------------------
                                             16.107599   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158928    0.000787    0.847495 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004738    0.145265    0.741080    1.588575 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.145265    0.000053    1.588628 ^ fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015886    0.301726    0.318151    1.906778 ^ fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.301726    0.000216    1.906995 ^ fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026991    0.484084    0.447347    2.354342 ^ fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.484084    0.000409    2.354751 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074326    0.340646    0.481601    2.836353 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.340647    0.000916    2.837269 ^ debug_dco_word[18] (out)
                                              2.837269   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.837269   data arrival time
---------------------------------------------------------------------------------------------
                                             16.112732   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000939    0.849929 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011085    0.237302    0.801075    1.651004 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.237302    0.000089    1.651093 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021783    0.394981    0.389318    2.040411 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.394981    0.000333    2.040745 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006417    0.159798    0.271725    2.312470 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.159798    0.000120    2.312590 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076607    0.346109    0.419803    2.732393 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.346128    0.001706    2.734099 ^ debug_dco_word[0] (out)
                                              2.734099   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.734099   data arrival time
---------------------------------------------------------------------------------------------
                                             16.215900   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589783    0.000845    6.652164 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034496    0.603770    0.537602    7.189765 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.603773    0.000816    7.190581 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025623    0.456990    0.475453    7.666034 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.456993    0.000666    7.666700 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009467    0.255665    0.192705    7.859405 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.255665    0.000160    7.859565 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005188    0.352768    0.291524    8.151089 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.352768    0.000107    8.151196 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.151196   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170124    0.000869   24.856976 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606977   clock uncertainty
                                  0.000000   24.606977   clock reconvergence pessimism
                                 -0.229581   24.377396   library setup time
                                             24.377396   data required time
---------------------------------------------------------------------------------------------
                                             24.377396   data required time
                                             -8.151196   data arrival time
---------------------------------------------------------------------------------------------
                                             16.226200   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773050    0.000344    6.116156 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029526    0.519779    0.527468    6.643624 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.519781    0.000551    6.644175 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038778    0.671407    0.571672    7.215847 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.671410    0.000748    7.216595 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020089    0.370058    0.431413    7.648008 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.370058    0.000155    7.648163 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004661    0.301274    0.182268    7.830431 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.301274    0.000087    7.830518 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005182    0.365851    0.298965    8.129483 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.365851    0.000109    8.129592 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.129592   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005766   24.532980 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165   24.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000329   24.851475 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.601475   clock uncertainty
                                  0.000000   24.601475   clock reconvergence pessimism
                                 -0.231940   24.369537   library setup time
                                             24.369537   data required time
---------------------------------------------------------------------------------------------
                                             24.369537   data required time
                                             -8.129592   data arrival time
---------------------------------------------------------------------------------------------
                                             16.239944   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589783    0.000845    6.652164 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034496    0.603770    0.537602    7.189765 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.603773    0.000816    7.190581 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025623    0.456990    0.475453    7.666034 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.456993    0.000666    7.666700 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009467    0.255665    0.192705    7.859405 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.255665    0.000170    7.859574 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004256    0.336557    0.275628    8.135203 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.336557    0.000085    8.135288 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.135288   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170124    0.000828   24.856936 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606936   clock uncertainty
                                  0.000000   24.606936   clock reconvergence pessimism
                                 -0.228556   24.378382   library setup time
                                             24.378382   data required time
---------------------------------------------------------------------------------------------
                                             24.378382   data required time
                                             -8.135288   data arrival time
---------------------------------------------------------------------------------------------
                                             16.243093   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589783    0.000845    6.652164 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034496    0.603770    0.537602    7.189765 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.603773    0.000816    7.190581 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025623    0.456990    0.475453    7.666034 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.456990    0.000415    7.666449 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004656    0.306896    0.185420    7.851869 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.306896    0.000089    7.851957 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002943    0.295501    0.261677    8.113634 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.295501    0.000029    8.113664 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.113664   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084   24.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318201   24.850500 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000369   24.850868 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600870   clock uncertainty
                                  0.000000   24.600870   clock reconvergence pessimism
                                 -0.225934   24.374935   library setup time
                                             24.374935   data required time
---------------------------------------------------------------------------------------------
                                             24.374935   data required time
                                             -8.113664   data arrival time
---------------------------------------------------------------------------------------------
                                             16.261272   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503721    0.001294    6.601347 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.028981    0.477119    0.519631    7.120978 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.477129    0.001195    7.122173 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.030153    0.494284    0.525362    7.647535 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.494297    0.001434    7.648970 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011607    0.314848    0.301101    7.950071 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.314848    0.000099    7.950170 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004484    0.163616    0.126221    8.076390 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.163616    0.000086    8.076477 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.076477   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005766   24.532980 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165   24.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000371   24.851517 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.601519   clock uncertainty
                                  0.000000   24.601519   clock reconvergence pessimism
                                 -0.231353   24.370165   library setup time
                                             24.370165   data required time
---------------------------------------------------------------------------------------------
                                             24.370165   data required time
                                             -8.076477   data arrival time
---------------------------------------------------------------------------------------------
                                             16.293688   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000787    0.847338 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012165    0.253550    0.810228    1.657566 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.253550    0.000179    1.657745 ^ fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030093    0.533456    0.469287    2.127032 ^ fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.533456    0.000498    2.127530 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074749    0.342259    0.491429    2.618959 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.342262    0.001440    2.620399 ^ debug_dco_word[5] (out)
                                              2.620399   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.620399   data arrival time
---------------------------------------------------------------------------------------------
                                             16.329599   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589779    0.000242    6.651561 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.438650    0.463152    7.114713 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.438652    0.000477    7.115190 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034001    0.595671    0.523034    7.638224 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.595674    0.000656    7.638880 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003462    0.117326    0.403726    8.042606 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.117326    0.000063    8.042669 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.042669   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512   24.532726 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316263   24.848989 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000938   24.849928 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599928   clock uncertainty
                                  0.000000   24.599928   clock reconvergence pessimism
                                 -0.220902   24.379026   library setup time
                                             24.379026   data required time
---------------------------------------------------------------------------------------------
                                             24.379026   data required time
                                             -8.042669   data arrival time
---------------------------------------------------------------------------------------------
                                             16.336357   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773050    0.000344    6.116156 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029526    0.519779    0.527468    6.643624 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.519781    0.000551    6.644175 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038778    0.671407    0.571672    7.215847 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.671410    0.000748    7.216595 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020089    0.370058    0.431413    7.648008 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.370058    0.000428    7.648436 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003397    0.116449    0.392760    8.041196 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.116449    0.000064    8.041260 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.041260   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267   24.532482 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317430   24.849911 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000705   24.850616 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600616   clock uncertainty
                                  0.000000   24.600616   clock reconvergence pessimism
                                 -0.220439   24.380178   library setup time
                                             24.380178   data required time
---------------------------------------------------------------------------------------------
                                             24.380178   data required time
                                             -8.041260   data arrival time
---------------------------------------------------------------------------------------------
                                             16.338921   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589785    0.001010    6.652328 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026534    0.471309    0.481942    7.134270 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.471316    0.001008    7.135278 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010812    0.258499    0.185714    7.320992 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.258499    0.000181    7.321173 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023467    0.393566    0.419862    7.741035 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.393566    0.000344    7.741378 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003454    0.370339    0.290181    8.031560 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.370339    0.000065    8.031625 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.031625   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170127    0.001611   24.857718 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.607719   clock uncertainty
                                  0.000000   24.607719   clock reconvergence pessimism
                                 -0.230692   24.377028   library setup time
                                             24.377028   data required time
---------------------------------------------------------------------------------------------
                                             24.377028   data required time
                                             -8.031625   data arrival time
---------------------------------------------------------------------------------------------
                                             16.345404   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589785    0.001010    6.652328 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026534    0.471309    0.481942    7.134270 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.471316    0.001008    7.135278 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010812    0.258499    0.185714    7.320992 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.258499    0.000181    7.321173 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023467    0.393566    0.419862    7.741035 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.393566    0.000327    7.741362 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002919    0.350622    0.277593    8.018954 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.350622    0.000029    8.018984 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.018984   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170130    0.001968   24.858076 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.608076   clock uncertainty
                                  0.000000   24.608076   clock reconvergence pessimism
                                 -0.229444   24.378632   library setup time
                                             24.378632   data required time
---------------------------------------------------------------------------------------------
                                             24.378632   data required time
                                             -8.018984   data arrival time
---------------------------------------------------------------------------------------------
                                             16.359646   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467509    0.004046    5.933901 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007298    0.224889    0.186265    6.120166 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.224889    0.000168    6.120334 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.030847    0.503710    0.479719    6.600054 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.503710    0.000203    6.600256 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018527    0.323442    0.423189    7.023445 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.323442    0.000103    7.023548 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.042628    0.446223    0.553595    7.577144 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.446253    0.002087    7.579231 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003308    0.500224    0.408511    7.987742 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.500224    0.000061    7.987803 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.987803   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304526    0.003814   24.531029 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052583    0.161780    0.317836   24.848866 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.161780    0.000703   24.849569 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599569   clock uncertainty
                                  0.000000   24.599569   clock reconvergence pessimism
                                 -0.240656   24.358912   library setup time
                                             24.358912   data required time
---------------------------------------------------------------------------------------------
                                             24.358912   data required time
                                             -7.987803   data arrival time
---------------------------------------------------------------------------------------------
                                             16.371107   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005538    0.532754 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797    0.846551 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000660    0.847211 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012117    0.252848    0.809814    1.657025 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.252848    0.000094    1.657120 ^ fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025241    0.456249    0.424304    2.081424 ^ fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.456249    0.000339    2.081763 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074370    0.340570    0.476696    2.558458 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.340570    0.000701    2.559160 ^ debug_dco_word[6] (out)
                                              2.559160   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.559160   data arrival time
---------------------------------------------------------------------------------------------
                                             16.390839   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589785    0.001010    6.652328 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026534    0.471309    0.481942    7.134270 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.471316    0.001008    7.135278 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010812    0.258499    0.185714    7.320992 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.258499    0.000181    7.321173 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023467    0.393566    0.419862    7.741035 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.393566    0.000237    7.741272 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003687    0.255858    0.235763    7.977035 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.255858    0.000073    7.977107 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.977107   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170126    0.001471   24.857578 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.607578   clock uncertainty
                                  0.000000   24.607578   clock reconvergence pessimism
                                 -0.220009   24.387569   library setup time
                                             24.387569   data required time
---------------------------------------------------------------------------------------------
                                             24.387569   data required time
                                             -7.977107   data arrival time
---------------------------------------------------------------------------------------------
                                             16.410463   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589785    0.001010    6.652328 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026534    0.471309    0.481942    7.134270 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.471316    0.001008    7.135278 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010812    0.258499    0.185714    7.320992 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.258499    0.000181    7.321173 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023467    0.393566    0.419862    7.741035 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.393566    0.000206    7.741241 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003461    0.252632    0.231695    7.972935 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.252632    0.000037    7.972973 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.972973   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170125    0.001151   24.857258 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.607260   clock uncertainty
                                  0.000000   24.607260   clock reconvergence pessimism
                                 -0.219652   24.387608   library setup time
                                             24.387608   data required time
---------------------------------------------------------------------------------------------
                                             24.387608   data required time
                                             -7.972973   data arrival time
---------------------------------------------------------------------------------------------
                                             16.414635   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589779    0.000242    6.651561 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.438650    0.463152    7.114713 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.438652    0.000477    7.115190 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034001    0.595671    0.523034    7.638224 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.595674    0.000655    7.638878 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003081    0.134120    0.333178    7.972056 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.134120    0.000030    7.972086 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.972086   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512   24.532726 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316263   24.848989 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000641   24.849630 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599632   clock uncertainty
                                  0.000000   24.599632   clock reconvergence pessimism
                                 -0.207878   24.391754   library setup time
                                             24.391754   data required time
---------------------------------------------------------------------------------------------
                                             24.391754   data required time
                                             -7.972086   data arrival time
---------------------------------------------------------------------------------------------
                                             16.419666   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589779    0.000242    6.651561 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.438650    0.463152    7.114713 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.438652    0.000477    7.115190 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034001    0.595671    0.523034    7.638224 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.595675    0.000860    7.639083 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003347    0.137988    0.335907    7.974991 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.137988    0.000036    7.975026 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.975026   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170128    0.001764   24.857872 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.607872   clock uncertainty
                                  0.000000   24.607872   clock reconvergence pessimism
                                 -0.206474   24.401400   library setup time
                                             24.401400   data required time
---------------------------------------------------------------------------------------------
                                             24.401400   data required time
                                             -7.975026   data arrival time
---------------------------------------------------------------------------------------------
                                             16.426374   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000826    0.856548 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.044450    0.758633    1.108091    1.964639 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.758649    0.001946    1.966584 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075318    0.347048    0.528139    2.494723 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.347050    0.001538    2.496261 ^ debug_dco_word[28] (out)
                                              2.496261   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.496261   data arrival time
---------------------------------------------------------------------------------------------
                                             16.453739   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000998    0.856721 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.042015    0.719966    1.085963    1.942684 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.719974    0.001327    1.944011 ^ output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073698    0.341182    0.519325    2.463336 ^ output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.341183    0.000829    2.464165 ^ debug_dco_word[30] (out)
                                              2.464165   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.464165   data arrival time
---------------------------------------------------------------------------------------------
                                             16.485834   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470289    0.000957    6.068484 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.366039    0.544781    6.613265 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.366047    0.001010    6.614275 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026534    0.439694    0.471467    7.085742 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.439701    0.001008    7.086750 v _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010812    0.321202    0.301863    7.388613 ^ _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.321202    0.000077    7.388690 ^ fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010894    0.225616    0.303896    7.692586 ^ fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.225616    0.000094    7.692680 ^ _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003133    0.213235    0.175507    7.868187 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.213235    0.000032    7.868219 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.868219   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170123    0.000650   24.856758 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606758   clock uncertainty
                                  0.000000   24.606758   clock reconvergence pessimism
                                 -0.245630   24.361130   library setup time
                                             24.361130   data required time
---------------------------------------------------------------------------------------------
                                             24.361130   data required time
                                             -7.868219   data arrival time
---------------------------------------------------------------------------------------------
                                             16.492908   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589785    0.001010    6.652328 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026534    0.471309    0.481942    7.134270 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.471316    0.001008    7.135278 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010812    0.258499    0.185714    7.320992 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.258499    0.000077    7.321069 v fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010894    0.211937    0.302451    7.623520 v fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.211937    0.000123    7.623643 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003382    0.362726    0.232700    7.856343 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.362726    0.000064    7.856407 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.856407   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084   24.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318201   24.850500 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000716   24.851215 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.601215   clock uncertainty
                                  0.000000   24.601215   clock reconvergence pessimism
                                 -0.231745   24.369471   library setup time
                                             24.369471   data required time
---------------------------------------------------------------------------------------------
                                             24.369471   data required time
                                             -7.856407   data arrival time
---------------------------------------------------------------------------------------------
                                             16.513063   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.001055    0.856777 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.036471    0.631430    1.034512    1.891289 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.631440    0.001419    1.892708 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073529    0.339474    0.506416    2.399124 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.339475    0.000814    2.399939 ^ debug_dco_word[31] (out)
                                              2.399939   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.399939   data arrival time
---------------------------------------------------------------------------------------------
                                             16.550062   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000799    0.851946 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.036137    0.626476    1.030065    1.882011 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.626476    0.000445    1.882457 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074251    0.342170    0.507485    2.389941 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.342171    0.000699    2.390640 ^ debug_dco_word[7] (out)
                                              2.390640   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.390640   data arrival time
---------------------------------------------------------------------------------------------
                                             16.559359   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000939    0.849929 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011085    0.237302    0.801075    1.651004 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.237302    0.000089    1.651093 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021783    0.394981    0.389318    2.040411 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.394981    0.000301    2.040712 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.024766    0.422567    0.308912    2.349624 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.422567    0.000236    2.349861 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.022974    0.552153    0.433516    2.783376 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.552153    0.000369    2.783745 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.020894    0.367302    0.199147    2.982892 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.367302    0.000206    2.983098 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.031155    0.674518    0.486511    3.469609 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.674519    0.000936    3.470546 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.015523    0.613407    0.299683    3.770229 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      0.613407    0.000352    3.770581 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.018856    1.217249    0.845305    4.615886 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.217249    0.000397    4.616283 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.033484    0.460937    0.266607    4.882890 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.460937    0.000721    4.883611 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.040161    0.519270    0.414373    5.297985 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.519274    0.002720    5.300704 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.045469    0.430575    0.279155    5.579859 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.430578    0.001879    5.581739 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.037997    0.757059    0.457735    6.039474 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      0.757059    0.000780    6.040254 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.025719    0.379723    0.252554    6.292809 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0734_ (net)
                      0.379723    0.000555    6.293364 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.017195    0.659799    0.476177    6.769541 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      0.659799    0.000155    6.769696 ^ _1356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005840    0.297041    0.135933    6.905628 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0746_ (net)
                      0.297041    0.000065    6.905693 v _1362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009141    0.271128    0.243493    7.149186 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.271128    0.000192    7.149378 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004683    0.331378    0.389560    7.538939 ^ _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.331378    0.000095    7.539033 ^ _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002795    0.124302    0.280674    7.819708 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.124302    0.000027    7.819735 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.819735   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336   24.531551 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315129   24.846680 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000689   24.847370 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597370   clock uncertainty
                                  0.000000   24.597370   clock reconvergence pessimism
                                 -0.206356   24.391014   library setup time
                                             24.391014   data required time
---------------------------------------------------------------------------------------------
                                             24.391014   data required time
                                             -7.819735   data arrival time
---------------------------------------------------------------------------------------------
                                             16.571280   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000382    0.853711 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031375    0.551196    0.986938    1.840649 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.551200    0.000858    1.841507 ^ output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074210    0.341100    0.493940    2.335447 ^ output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.341101    0.000692    2.336139 ^ debug_dco_word[2] (out)
                                              2.336139   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.336139   data arrival time
---------------------------------------------------------------------------------------------
                                             16.613861   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159826    0.000332    0.849322 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031360    0.551078    0.985808    1.835129 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.551082    0.000770    1.835899 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074806    0.343385    0.495307    2.331206 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.343385    0.000700    2.331906 ^ debug_dco_word[1] (out)
                                              2.331906   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.331906   data arrival time
---------------------------------------------------------------------------------------------
                                             16.618093   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000510    0.853840 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.030896    0.543641    0.982567    1.836406 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.543646    0.000903    1.837310 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074657    0.342010    0.493088    2.330398 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.342013    0.001464    2.331862 ^ debug_dco_word[3] (out)
                                              2.331862   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.331862   data arrival time
---------------------------------------------------------------------------------------------
                                             16.618139   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000787    0.861046 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029208    0.517085    0.969876    1.830922 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.517089    0.000736    1.831659 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074383    0.341340    0.487989    2.319647 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.341341    0.000733    2.320381 ^ debug_dco_word[27] (out)
                                              2.320381   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.320381   data arrival time
---------------------------------------------------------------------------------------------
                                             16.629620   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161275    0.000323    0.850235 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.029495    0.521710    0.969152    1.819386 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.521712    0.000549    1.819936 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074343    0.341171    0.488624    2.308560 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.341172    0.000915    2.309475 ^ debug_dco_word[10] (out)
                                              2.309475   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.309475   data arrival time
---------------------------------------------------------------------------------------------
                                             16.640524   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336    0.531552 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315130    0.846682 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000364    0.847046 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028717    0.509463    0.961435    1.808481 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.509463    0.000479    1.808959 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074024    0.339798    0.485625    2.294585 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.339799    0.000885    2.295470 ^ debug_dco_word[20] (out)
                                              2.295470   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.295470   data arrival time
---------------------------------------------------------------------------------------------
                                             16.654530   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158930    0.001207    0.847915 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028125    0.500125    0.956161    1.804076 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.500125    0.000462    1.804538 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073495    0.337720    0.482692    2.287230 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.337720    0.000827    2.288057 ^ debug_dco_word[16] (out)
                                              2.288057   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.288057   data arrival time
---------------------------------------------------------------------------------------------
                                             16.661942   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000696    0.842578 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028175    0.500977    0.955210    1.797788 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.500977    0.000476    1.798263 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074583    0.341898    0.485424    2.283688 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.341898    0.000800    2.284488 ^ debug_dco_word[24] (out)
                                              2.284488   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.284488   data arrival time
---------------------------------------------------------------------------------------------
                                             16.665512   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000936    0.850847 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027128    0.484425    0.947663    1.798510 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.484425    0.000383    1.798893 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074520    0.341396    0.482102    2.280996 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.341397    0.000944    2.281940 ^ debug_dco_word[12] (out)
                                              2.281940   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.281940   data arrival time
---------------------------------------------------------------------------------------------
                                             16.668060   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005186    0.532401 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323706    0.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170124    0.000869    0.856977 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.026351    0.472021    0.942220    1.799197 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.472021    0.000760    1.799956 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073716    0.338160    0.477968    2.277925 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.338161    0.000868    2.278793 ^ lock_detect (out)
                                              2.278793   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.278793   data arrival time
---------------------------------------------------------------------------------------------
                                             16.671207   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000651    0.849566 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026191    0.469618    0.938954    1.788520 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.469618    0.000503    1.789023 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075167    0.342902    0.480456    2.269479 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.342905    0.001608    2.271087 ^ debug_dco_word[23] (out)
                                              2.271087   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.271087   data arrival time
---------------------------------------------------------------------------------------------
                                             16.678913   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470283    0.000344    6.067871 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029526    0.485008    0.518537    6.586408 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.485010    0.000551    6.586958 v fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038778    0.411947    0.579714    7.166672 v fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.411978    0.001993    7.168665 v _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005869    0.340612    0.295437    7.464102 ^ _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.340612    0.000069    7.464172 ^ _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002962    0.241263    0.195779    7.659951 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.241263    0.000029    7.659980 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.659980   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304616    0.005539   24.532753 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049530    0.156621    0.313797   24.846550 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.156622    0.000670   24.847219 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597221   clock uncertainty
                                  0.000000   24.597221   clock reconvergence pessimism
                                 -0.257512   24.339710   library setup time
                                             24.339710   data required time
---------------------------------------------------------------------------------------------
                                             24.339710   data required time
                                             -7.659980   data arrival time
---------------------------------------------------------------------------------------------
                                             16.679728   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523    0.532739 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320591    0.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000636    0.853965 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025377    0.456780    0.932424    1.786390 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.456780    0.000468    1.786857 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074501    0.340376    0.476645    2.263503 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.340378    0.001410    2.264913 ^ debug_dco_word[4] (out)
                                              2.264913   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.264913   data arrival time
---------------------------------------------------------------------------------------------
                                             16.685085   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304561    0.004558    0.531774 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.046754    0.151936    0.310108    0.841882 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.151936    0.000634    0.842516 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024979    0.450559    0.926027    1.768543 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.450559    0.000451    1.768994 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074560    0.341211    0.476030    2.245025 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.341212    0.000786    2.245811 ^ debug_dco_word[25] (out)
                                              2.245811   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.245811   data arrival time
---------------------------------------------------------------------------------------------
                                             16.704189   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004088    0.531303 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324419    0.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.000878    0.856600 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.020229    0.375687    0.886617    1.743217 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.375687    0.000742    1.743959 ^ output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075670    0.344511    0.464602    2.208561 ^ output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.344512    0.000953    2.209513 ^ debug_dco_word[29] (out)
                                              2.209513   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.209513   data arrival time
---------------------------------------------------------------------------------------------
                                             16.740486   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467401    0.000805    5.930660 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039364    0.681045    0.574130    6.504789 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.681053    0.001369    6.506158 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.041226    0.711032    0.602651    7.108809 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.711032    0.000266    7.109075 ^ _1348_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005127    0.272671    0.196639    7.305714 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.272671    0.000098    7.305812 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005256    0.361552    0.295470    7.601282 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.361552    0.000114    7.601395 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.601395   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336   24.531551 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315129   24.846680 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000497   24.847178 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597178   clock uncertainty
                                  0.000000   24.597178   clock reconvergence pessimism
                                 -0.232432   24.364748   library setup time
                                             24.364748   data required time
---------------------------------------------------------------------------------------------
                                             24.364748   data required time
                                             -7.601395   data arrival time
---------------------------------------------------------------------------------------------
                                             16.763351   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470283    0.000344    6.067871 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029526    0.485008    0.518537    6.586408 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.485008    0.000304    6.586712 v fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028009    0.317921    0.515625    7.102337 v fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.317921    0.000199    7.102536 v _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005996    0.343035    0.268330    7.370865 ^ _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.343035    0.000074    7.370939 ^ _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002889    0.241185    0.195281    7.566220 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.241185    0.000028    7.566248 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.566248   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005766   24.532980 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165   24.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000627   24.851772 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.601774   clock uncertainty
                                  0.000000   24.601774   clock reconvergence pessimism
                                 -0.256296   24.345478   library setup time
                                             24.345478   data required time
---------------------------------------------------------------------------------------------
                                             24.345478   data required time
                                             -7.566248   data arrival time
---------------------------------------------------------------------------------------------
                                             16.779228   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470289    0.000957    6.068484 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.366039    0.544781    6.613265 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.366039    0.000242    6.613507 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.408939    0.452639    7.066146 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.408940    0.000421    7.066568 v _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004714    0.322496    0.282693    7.349261 ^ _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.322496    0.000047    7.349308 ^ _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004179    0.275597    0.206199    7.555507 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.275597    0.000079    7.555586 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.555586   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523   24.532738 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320592   24.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000712   24.854042 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.604042   clock uncertainty
                                  0.000000   24.604042   clock reconvergence pessimism
                                 -0.266736   24.337307   library setup time
                                             24.337307   data required time
---------------------------------------------------------------------------------------------
                                             24.337307   data required time
                                             -7.555586   data arrival time
---------------------------------------------------------------------------------------------
                                             16.781719   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470289    0.000957    6.068484 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.366039    0.544781    6.613265 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.366039    0.000242    6.613507 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.408939    0.452639    7.066146 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.408941    0.000561    7.066708 v _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004678    0.321980    0.282314    7.349021 ^ _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.321980    0.000048    7.349069 ^ _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004164    0.265457    0.205933    7.555002 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.265457    0.000047    7.555049 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.555049   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523   24.532738 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320592   24.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000643   24.853971 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.603973   clock uncertainty
                                  0.000000   24.603973   clock reconvergence pessimism
                                 -0.263473   24.340500   library setup time
                                             24.340500   data required time
---------------------------------------------------------------------------------------------
                                             24.340500   data required time
                                             -7.555049   data arrival time
---------------------------------------------------------------------------------------------
                                             16.785450   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470289    0.000957    6.068484 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.366039    0.544781    6.613265 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.366039    0.000242    6.613507 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024462    0.408939    0.452639    7.066146 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.408939    0.000151    7.066298 v _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004717    0.324452    0.282731    7.349029 ^ _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.324452    0.000048    7.349076 ^ _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002924    0.291650    0.193142    7.542219 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.291650    0.000028    7.542247 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.542247   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304615    0.005523   24.532738 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.054621    0.165238    0.320592   24.853329 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.165238    0.000663   24.853992 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.603992   clock uncertainty
                                  0.000000   24.603992   clock reconvergence pessimism
                                 -0.271901   24.332092   library setup time
                                             24.332092   data required time
---------------------------------------------------------------------------------------------
                                             24.332092   data required time
                                             -7.542247   data arrival time
---------------------------------------------------------------------------------------------
                                             16.789845   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470283    0.000344    6.067871 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029526    0.485008    0.518537    6.586408 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.485008    0.000304    6.586712 v fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028009    0.317921    0.515625    7.102337 v fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.317923    0.000454    7.102791 v _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004409    0.298133    0.252487    7.355278 ^ _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.298133    0.000043    7.355321 ^ _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003537    0.236270    0.194356    7.549677 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.236270    0.000066    7.549743 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.549743   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005766   24.532980 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165   24.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162248    0.000364   24.851509 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.601511   clock uncertainty
                                  0.000000   24.601511   clock reconvergence pessimism
                                 -0.254716   24.346796   library setup time
                                             24.346796   data required time
---------------------------------------------------------------------------------------------
                                             24.346796   data required time
                                             -7.549743   data arrival time
---------------------------------------------------------------------------------------------
                                             16.797052   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162099    0.000822    0.849899 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016174    0.314087    0.847893    1.697791 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.314087    0.000353    1.698144 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073511    0.335607    0.447679    2.145823 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.335614    0.000827    2.146651 ^ debug_dco_word[19] (out)
                                              2.146651   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.146651   data arrival time
---------------------------------------------------------------------------------------------
                                             16.803349   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467401    0.000805    5.930660 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039364    0.681045    0.574130    6.504789 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.681053    0.001369    6.506158 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.041226    0.711032    0.602651    7.108809 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.711032    0.000469    7.109279 ^ _1343_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004969    0.298534    0.194918    7.304196 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.298534    0.000052    7.304248 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003027    0.299743    0.261721    7.565969 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.299743    0.000030    7.566000 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.566000   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336   24.531551 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315129   24.846680 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158288    0.000385   24.847065 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597067   clock uncertainty
                                  0.000000   24.597067   clock reconvergence pessimism
                                 -0.227159   24.369907   library setup time
                                             24.369907   data required time
---------------------------------------------------------------------------------------------
                                             24.369907   data required time
                                             -7.566000   data arrival time
---------------------------------------------------------------------------------------------
                                             16.803907   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589783    0.000845    6.652164 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034496    0.603770    0.537602    7.189765 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.603774    0.000831    7.190596 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005234    0.249362    0.197132    7.387728 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.249362    0.000056    7.387784 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003638    0.255815    0.197826    7.585610 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.255815    0.000069    7.585680 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.585680   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004887   24.532101 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329827   24.861929 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179479    0.001759   24.863688 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.613688   clock uncertainty
                                  0.000000   24.613688   clock reconvergence pessimism
                                 -0.218167   24.395521   library setup time
                                             24.395521   data required time
---------------------------------------------------------------------------------------------
                                             24.395521   data required time
                                             -7.585680   data arrival time
---------------------------------------------------------------------------------------------
                                             16.809841   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304551    0.004356    0.531571 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.061209    0.177563    0.328688    0.860259 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.177564    0.000659    0.860918 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013077    0.267386    0.822947    1.683866 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.267386    0.000154    1.684020 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075301    0.341479    0.440942    2.124962 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.341484    0.001589    2.126551 ^ debug_dco_word[26] (out)
                                              2.126551   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.126551   data arrival time
---------------------------------------------------------------------------------------------
                                             16.823448   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000939    0.849929 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011085    0.237302    0.801075    1.651004 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.237302    0.000089    1.651093 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021783    0.394981    0.389318    2.040411 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.394981    0.000301    2.040712 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.024766    0.422567    0.308912    2.349624 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.422567    0.000236    2.349861 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.022974    0.552153    0.433516    2.783376 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.552153    0.000369    2.783745 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.020894    0.367302    0.199147    2.982892 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.367302    0.000206    2.983098 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.031155    0.674518    0.486511    3.469609 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.674519    0.000936    3.470546 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.015523    0.613407    0.299683    3.770229 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      0.613407    0.000352    3.770581 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.018856    1.217249    0.845305    4.615886 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.217249    0.000397    4.616283 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.033484    0.460937    0.266607    4.882890 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.460937    0.000721    4.883611 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.040161    0.519270    0.414373    5.297985 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.519274    0.002720    5.300704 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.045469    0.430575    0.279155    5.579859 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.430578    0.001879    5.581739 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.037997    0.757059    0.457735    6.039474 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      0.757059    0.000869    6.040343 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.036949    0.400226    0.269835    6.310178 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.400228    0.001510    6.311689 v _1374_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.009073    0.160097    0.361790    6.673479 v _1374_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0762_ (net)
                      0.160097    0.000075    6.673554 v _1375_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.013497    0.244374    0.479492    7.153046 v _1375_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0763_ (net)
                      0.244374    0.000203    7.153249 v _1376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005341    0.213447    0.188229    7.341478 ^ _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.213447    0.000060    7.341537 ^ _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003748    0.217993    0.179248    7.520785 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.217993    0.000068    7.520854 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.520854   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004535   24.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165   24.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160864    0.000671   24.849586 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.599586   clock uncertainty
                                  0.000000   24.599586   clock reconvergence pessimism
                                 -0.249133   24.350452   library setup time
                                             24.350452   data required time
---------------------------------------------------------------------------------------------
                                             24.350452   data required time
                                             -7.520854   data arrival time
---------------------------------------------------------------------------------------------
                                             16.829599   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162100    0.001141    0.850218 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013959    0.280614    0.827730    1.677948 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.280614    0.000256    1.678205 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073968    0.337177    0.441200    2.119405 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.337185    0.000911    2.120316 ^ debug_dco_word[15] (out)
                                              2.120316   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.120316   data arrival time
---------------------------------------------------------------------------------------------
                                             16.829685   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470289    0.000957    6.068484 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.366039    0.544781    6.613265 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.366045    0.000845    6.614110 v fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.034496    0.372980    0.518792    7.132902 v fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.372984    0.000694    7.133595 v _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006969    0.351579    0.294778    7.428374 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.351579    0.000148    7.428522 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002810    0.141442    0.116586    7.545108 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.141442    0.000027    7.545135 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.545135   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084   24.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318201   24.850500 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730   24.851229 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.601231   clock uncertainty
                                  0.000000   24.601231   clock reconvergence pessimism
                                 -0.224592   24.376638   library setup time
                                             24.376638   data required time
---------------------------------------------------------------------------------------------
                                             24.376638   data required time
                                             -7.545135   data arrival time
---------------------------------------------------------------------------------------------
                                             16.831503   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055    0.531270 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315438    0.846708 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158929    0.001085    0.847793 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013385    0.271927    0.821808    1.669601 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.271927    0.000300    1.669900 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073669    0.336032    0.438608    2.108509 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.336039    0.000829    2.109337 ^ debug_dco_word[17] (out)
                                              2.109337   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.109337   data arrival time
---------------------------------------------------------------------------------------------
                                             16.840662   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162250    0.001102    0.852249 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012455    0.257889    0.813989    1.666238 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.257889    0.000356    1.666594 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074821    0.340407    0.438067    2.104661 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.340408    0.000994    2.105656 ^ debug_dco_word[9] (out)
                                              2.105656   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.105656   data arrival time
---------------------------------------------------------------------------------------------
                                             16.844343   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005767    0.532982 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165    0.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000927    0.852075 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012368    0.256618    0.813242    1.665317 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.256618    0.000250    1.665567 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074303    0.338406    0.436617    2.102184 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.338409    0.000914    2.103099 ^ debug_dco_word[8] (out)
                                              2.103099   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.103099   data arrival time
---------------------------------------------------------------------------------------------
                                             16.846901   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003934    0.531150 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927    0.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162101    0.001365    0.850442 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011888    0.249397    0.808853    1.659295 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.249397    0.000200    1.659495 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073625    0.335780    0.433447    2.092942 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.335787    0.000848    2.093790 ^ debug_dco_word[14] (out)
                                              2.093790   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.093790   data arrival time
---------------------------------------------------------------------------------------------
                                             16.856209   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000349    0.849264 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011837    0.248613    0.808114    1.657378 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.248613    0.000224    1.657602 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073544    0.335477    0.433080    2.090682 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.335484    0.000847    2.091529 ^ debug_dco_word[21] (out)
                                              2.091529   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.091529   data arrival time
---------------------------------------------------------------------------------------------
                                             16.858471   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304578    0.004886    0.532102 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.062314    0.179474    0.329828    0.861930 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.179474    0.000574    0.862504 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010409    0.227165    0.798976    1.661480 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.227165    0.000192    1.661672 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073601    0.335610    0.428413    2.090085 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.335617    0.000847    2.090932 ^ debug_dco_word[11] (out)
                                              2.090932   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.090932   data arrival time
---------------------------------------------------------------------------------------------
                                             16.859068   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304560    0.004534    0.531750 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052024    0.160863    0.317165    0.848915 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.160863    0.000503    0.849418 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011571    0.244572    0.805651    1.655069 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.244572    0.000320    1.655389 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074031    0.337292    0.433280    2.088669 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.337300    0.000911    2.089580 ^ debug_dco_word[22] (out)
                                              2.089580   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.089580   data arrival time
---------------------------------------------------------------------------------------------
                                             16.860420   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267    0.532483 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317428    0.849912 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000967    0.850879 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010995    0.235920    0.800522    1.651401 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.235920    0.000202    1.651603 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073905    0.336781    0.431065    2.082668 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.336788    0.000883    2.083551 ^ debug_dco_word[13] (out)
                                              2.083551   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.083551   data arrival time
---------------------------------------------------------------------------------------------
                                             16.866447   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773050    0.000344    6.116156 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029526    0.519779    0.527468    6.643624 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.519779    0.000304    6.643928 ^ fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028009    0.500811    0.473523    7.117451 ^ fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.500812    0.000511    7.117962 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005327    0.211720    0.146841    7.264803 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.211720    0.000057    7.264861 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003274    0.251092    0.185028    7.449889 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.251092    0.000033    7.449922 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.449922   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304630    0.005766   24.532980 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.052883    0.162248    0.318165   24.851147 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.162249    0.000828   24.851974 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.601974   clock uncertainty
                                  0.000000   24.601974   clock reconvergence pessimism
                                 -0.221032   24.380943   library setup time
                                             24.380943   data required time
---------------------------------------------------------------------------------------------
                                             24.380943   data required time
                                             -7.449922   data arrival time
---------------------------------------------------------------------------------------------
                                             16.931021   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773054    0.000957    6.116769 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.589779    0.534549    6.651319 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.589785    0.001010    6.652328 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026534    0.471309    0.481942    7.134270 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.471309    0.000420    7.134690 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002761    0.126808    0.314466    7.449156 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.126808    0.000026    7.449182 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.449182   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170130    0.001927   24.858034 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.608036   clock uncertainty
                                  0.000000   24.608036   clock reconvergence pessimism
                                 -0.204370   24.403666   library setup time
                                             24.403666   data required time
---------------------------------------------------------------------------------------------
                                             24.403666   data required time
                                             -7.449182   data arrival time
---------------------------------------------------------------------------------------------
                                             16.954485   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467401    0.000805    5.930660 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039364    0.681045    0.574130    6.504789 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.681055    0.001485    6.506275 ^ fanout349/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013534    0.270762    0.372262    6.878537 ^ fanout349/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net349 (net)
                      0.270762    0.000104    6.878641 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004231    0.292022    0.172210    7.050851 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.292022    0.000040    7.050891 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004685    0.344386    0.289041    7.339932 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.344386    0.000091    7.340023 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.340023   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304550    0.004336   24.531551 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.050504    0.158288    0.315129   24.846680 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.158289    0.000743   24.847424 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597424   clock uncertainty
                                  0.000000   24.597424   clock reconvergence pessimism
                                 -0.231323   24.366100   library setup time
                                             24.366100   data required time
---------------------------------------------------------------------------------------------
                                             24.366100   data required time
                                             -7.340023   data arrival time
---------------------------------------------------------------------------------------------
                                             17.026079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470283    0.000344    6.067871 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029526    0.485008    0.518537    6.586408 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.485014    0.000981    6.587389 v _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007062    0.374176    0.329818    6.917207 ^ _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.374176    0.000152    6.917359 ^ _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005376    0.276904    0.226056    7.143415 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.276904    0.000107    7.143522 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.143522   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267   24.532482 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317430   24.849911 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.001029   24.850941 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600941   clock uncertainty
                                  0.000000   24.600941   clock reconvergence pessimism
                                 -0.267986   24.332954   library setup time
                                             24.332954   data required time
---------------------------------------------------------------------------------------------
                                             24.332954   data required time
                                             -7.143522   data arrival time
---------------------------------------------------------------------------------------------
                                             17.189432   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470289    0.000957    6.068484 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033568    0.366039    0.544781    6.613265 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.366047    0.001010    6.614275 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.026534    0.439694    0.471467    7.085742 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.439700    0.000918    7.086660 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.086660   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304595    0.005185   24.532400 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.057312    0.170123    0.323707   24.856108 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.170124    0.000810   24.856916 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606918   clock uncertainty
                                  0.000000   24.606918   clock reconvergence pessimism
                                 -0.324358   24.282560   library setup time
                                             24.282560   data required time
---------------------------------------------------------------------------------------------
                                             24.282560   data required time
                                             -7.086660   data arrival time
---------------------------------------------------------------------------------------------
                                             17.195900   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491834    0.000218    5.486654 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.773050    0.629158    6.115812 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.773050    0.000344    6.116156 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.029526    0.519779    0.527468    6.643624 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.519787    0.001080    6.644704 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004148    0.200020    0.132161    6.776866 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.200020    0.000039    6.776905 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004532    0.335000    0.271104    7.048008 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.335000    0.000095    7.048104 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.048104   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304600    0.005267   24.532482 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.052294    0.161275    0.317430   24.849911 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.161276    0.000876   24.850786 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600788   clock uncertainty
                                  0.000000   24.600788   clock reconvergence pessimism
                                 -0.230146   24.370642   library setup time
                                             24.370642   data required time
---------------------------------------------------------------------------------------------
                                             24.370642   data required time
                                             -7.048104   data arrival time
---------------------------------------------------------------------------------------------
                                             17.322536   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467401    0.000805    5.930660 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039364    0.681045    0.574130    6.504789 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.681047    0.000753    6.505542 ^ _1313_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004827    0.264317    0.193303    6.698845 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.264317    0.000049    6.698894 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006528    0.391092    0.315476    7.014370 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.391092    0.000161    7.014531 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.014531   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055   24.531271 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315437   24.846706 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158931    0.001410   24.848118 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.598118   clock uncertainty
                                  0.000000   24.598118   clock reconvergence pessimism
                                 -0.234213   24.363905   library setup time
                                             24.363905   data required time
---------------------------------------------------------------------------------------------
                                             24.363905   data required time
                                             -7.014531   data arrival time
---------------------------------------------------------------------------------------------
                                             17.349375   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304614    0.005512    0.532727 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.051447    0.159826    0.316262    0.848990 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.159827    0.000939    0.849929 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011085    0.237302    0.801075    1.651004 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.237302    0.000089    1.651093 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021783    0.394981    0.389318    2.040411 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.394981    0.000301    2.040712 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.024766    0.422567    0.308912    2.349624 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.422567    0.000236    2.349861 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.022974    0.552153    0.433516    2.783376 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.552153    0.000369    2.783745 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.020894    0.367302    0.199147    2.982892 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.367302    0.000206    2.983098 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.031155    0.674518    0.486511    3.469609 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.674519    0.000936    3.470546 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.015523    0.613407    0.299683    3.770229 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      0.613407    0.000352    3.770581 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.018856    1.217249    0.845305    4.615886 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.217249    0.000397    4.616283 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.033484    0.460937    0.266607    4.882890 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.460937    0.000721    4.883611 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.040161    0.519270    0.414373    5.297985 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.519274    0.002720    5.300704 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.045469    0.430575    0.279155    5.579859 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.430578    0.001911    5.581770 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.024338    0.552127    0.400240    5.982010 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0707_ (net)
                      0.552127    0.000431    5.982441 ^ _1325_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.015310    0.459635    0.314754    6.297194 v _1325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0719_ (net)
                      0.459635    0.000289    6.297483 v _1328_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.008864    0.369998    0.322374    6.619858 ^ _1328_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0722_ (net)
                      0.369998    0.000203    6.620060 ^ _1330_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004773    0.239116    0.120996    6.741056 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.239116    0.000049    6.741105 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003723    0.257022    0.197476    6.938581 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.257022    0.000071    6.938652 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.938652   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304537    0.004055   24.531271 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.050953    0.158927    0.315437   24.846706 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.158927    0.000508   24.847216 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.597216   clock uncertainty
                                  0.000000   24.597216   clock reconvergence pessimism
                                 -0.222338   24.374878   library setup time
                                             24.374878   data required time
---------------------------------------------------------------------------------------------
                                             24.374878   data required time
                                             -6.938652   data arrival time
---------------------------------------------------------------------------------------------
                                             17.436226   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004414    0.069909    0.027024    4.827024 v rst_n (in)
                                                         rst_n (net)
                      0.069909    0.000000    4.827024 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.132198    0.200486    5.027511 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.132198    0.000064    5.027575 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.459182    0.429890    5.457464 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.459182    0.000218    5.457682 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.045103    0.470283    0.609845    6.067527 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.470291    0.001126    6.068653 v _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005378    0.346459    0.307780    6.376433 ^ _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.346459    0.000144    6.376578 ^ _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004816    0.262608    0.216697    6.593275 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.262608    0.000097    6.593372 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.593372   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304531    0.003935   24.531149 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.052834    0.162099    0.317927   24.849077 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.162102    0.001437   24.850513 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.600513   clock uncertainty
                                  0.000000   24.600513   clock reconvergence pessimism
                                 -0.263216   24.337299   library setup time
                                             24.337299   data required time
---------------------------------------------------------------------------------------------
                                             24.337299   data required time
                                             -6.593372   data arrival time
---------------------------------------------------------------------------------------------
                                             17.743927   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004414    0.120323    0.043773    4.843773 ^ rst_n (in)
                                                         rst_n (net)
                      0.120323    0.000000    4.843773 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005349    0.139853    0.214437    5.058210 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.139853    0.000064    5.058274 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027882    0.491834    0.428162    5.486436 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.491842    0.001126    5.487563 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.053938    0.467397    0.442292    5.929855 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.467452    0.002788    5.932643 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004824    0.257220    0.182642    6.115285 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.257220    0.000048    6.115333 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003958    0.246944    0.204700    6.320032 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.246944    0.000075    6.320108 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.320108   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004087   24.531301 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324420   24.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171110    0.001259   24.856981 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606981   clock uncertainty
                                  0.000000   24.606981   clock reconvergence pessimism
                                 -0.218826   24.388157   library setup time
                                             24.388157   data required time
---------------------------------------------------------------------------------------------
                                             24.388157   data required time
                                             -6.320108   data arrival time
---------------------------------------------------------------------------------------------
                                             18.068048   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.051478    0.239961    0.126777    0.126777 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000    0.126777 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439    0.527216 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304589    0.005084    0.532299 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.052838    0.162217    0.318200    0.850499 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.162217    0.000730    0.851230 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.007590    0.136997    0.682951    1.534181 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.136997    0.000123    1.534304 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017128    0.299690    0.331537    1.865841 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.299690    0.000292    1.866133 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012951    0.241545    0.331563    2.197695 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.241545    0.000251    2.197947 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013644    0.250668    0.324112    2.522058 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.250668    0.000167    2.522225 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022985    0.386362    0.413553    2.935778 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.386363    0.000411    2.936189 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010713    0.211958    0.328197    3.264386 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.211958    0.000167    3.264554 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021465    0.363573    0.390231    3.654785 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.363573    0.000128    3.654913 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005144    0.181967    0.166093    3.821006 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.181967    0.000104    3.821110 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.039478    0.683501    0.546347    4.367456 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.683505    0.000921    4.368377 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029394    0.523383    0.494275    4.862652 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.523386    0.000724    4.863377 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044976    0.397286    0.405010    5.268387 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.397287    0.000486    5.268873 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005781    0.213346    0.146104    5.414977 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.213346    0.000110    5.415087 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.057485    0.307984    0.402164    5.817251 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.307988    0.000582    5.817833 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047313    0.263354    0.401160    6.218993 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263356    0.000420    6.219412 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.038399    0.936937    0.546990    6.766402 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.936938    0.001367    6.767769 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027097    0.442336    0.322868    7.090637 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.442336    0.000452    7.091088 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.039206    0.768715    0.558941    7.650029 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.768715    0.000457    7.650486 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015501    0.408063    0.286548    7.937034 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.408063    0.000131    7.937166 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014299    0.618422    0.427178    8.364345 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.618422    0.000205    8.364550 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031384    0.264460    1.224478    9.589027 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264460    0.000377    9.589405 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006748    1.206822    0.713344   10.302750 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.206822    0.000155   10.302904 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010604    0.236515    0.390300   10.693204 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.236515    0.000154   10.693357 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016318    0.473491    0.273871   10.967228 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.473491    0.000413   10.967641 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.018023    0.264972    0.531910   11.499551 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.264972    0.000300   11.499851 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.018651    0.685246    0.467725   11.967576 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.685246    0.000415   11.967991 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.023021    0.382100    0.266284   12.234274 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.382100    0.000571   12.234845 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.016504    0.814166    0.546101   12.780947 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      0.814166    0.000196   12.781143 ^ _2247_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007993    0.288669    0.155487   12.936630 v _2247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0555_ (net)
                      0.288669    0.000156   12.936787 v _2248_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005558    0.277105    0.367450   13.304236 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.277105    0.000107   13.304344 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003318    0.391455    0.240965   13.545308 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.391455    0.000034   13.545342 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.545342   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.051478    0.239961    0.126777   24.126776 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.240038    0.000000   24.126776 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.259757    0.304475    0.400439   24.527214 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.304538    0.004087   24.531301 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.057688    0.171108    0.324420   24.855722 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.171109    0.001053   24.856775 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.606775   clock uncertainty
                                  0.000000   24.606775   clock reconvergence pessimism
                                 -0.231833   24.374943   library setup time
                                             24.374943   data required time
---------------------------------------------------------------------------------------------
                                             24.374943   data required time
                                            -13.545342   data arrival time
---------------------------------------------------------------------------------------------
                                             10.829599   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_sys_clk/Z                        4     16    -12 (VIOLATED)
clkbuf_4_2_0_sys_clk/Z                    4     11     -7 (VIOLATED)
clkbuf_4_0_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_13_0_sys_clk/Z                   4     10     -6 (VIOLATED)
clkbuf_4_1_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_3_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_8_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_15_0_sys_clk/Z                   4      9     -5 (VIOLATED)
clkbuf_4_5_0_sys_clk/Z                    4      9     -5 (VIOLATED)
clkbuf_4_10_0_sys_clk/Z                   4      8     -4 (VIOLATED)
clkbuf_4_7_0_sys_clk/Z                    4      8     -4 (VIOLATED)
clkbuf_4_12_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_14_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_4_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_6_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_9_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_11_0_sys_clk/Z                   4      6     -2 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
clkbuf_0_sys_clk/Z                      0.200000    0.259757   -0.059757 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 clkload0/Z
 clkload1/Z
 clkload10/ZN
 clkload11/ZN
 clkload12/Z
 clkload13/ZN
 clkload14/ZN
 clkload2/Z
 clkload3/ZN
 clkload4/ZN
 clkload5/ZN
 clkload6/ZN
 clkload7/Z
 clkload8/ZN
 clkload9/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 0
max fanout violation count 17
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 17
max cap violation count 1
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           3.479596e-03 4.184740e-04 6.105127e-08 3.898130e-03  34.2%
Combinational        2.248631e-03 2.531052e-03 1.879645e-07 4.779872e-03  42.0%
Clock                1.550299e-03 1.164108e-03 1.415880e-07 2.714548e-03  23.8%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                7.278525e-03 4.113633e-03 3.906043e-07 1.139255e-02 100.0%
                            63.9%        36.1%         0.0%
%OL_METRIC_F power__internal__total 0.007278525270521641
%OL_METRIC_F power__switching__total 0.004113632719963789
%OL_METRIC_F power__leakage__total 3.9060429912751715e-7
%OL_METRIC_F power__total 0.011392547748982906

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 1.8771009722334324
======================= nom_tt_025C_5v00 Corner ===================================

Clock sys_clk
2.984973 source latency _2319_/CLK ^
-0.857872 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
1.877101 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 2.377101027744585
======================= nom_tt_025C_5v00 Corner ===================================

Clock sys_clk
2.984973 source latency _2319_/CLK ^
-0.857872 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
2.377101 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.547421679036957
nom_tt_025C_5v00: 0.547421679036957
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 10.82959974571451
nom_tt_025C_5v00: 10.82959974571451
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.547422
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 10.829599
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: yes
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.842516         network latency _2400_/CLK
        3.495145 network latency _2408_/CLK
---------------
0.842516 3.495145 latency
        2.652629 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.285615         network latency _2415_/CLK
        3.454533 network latency _2408_/CLK
---------------
2.285615 3.454533 latency
        1.168917 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.807574         network latency _2400_/CLK
        0.831871 network latency _2372_/CLK
---------------
0.807574 0.831871 latency
        0.024296 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 13.17 fmax = 75.93
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_tt_025C_5v00 corner to /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/54-openroad-stapostpnr/nom_tt_025C_5v00/pll_top__nom_tt_025C_5v00.lib…
