// Seed: 3265130119
module module_0 #(
    parameter id_2 = 32'd6
);
  wire id_1 = id_1;
  wire _id_2;
  ;
  supply1 id_3 = id_2;
  logic [7:0][1  <=  -1 'b0 : -1  -  -1] id_4;
  assign id_1 = id_4[id_2 :-1];
  assign id_4[-1] = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  inout wire id_1;
  always @(-1'h0 or negedge -1'b0) id_8[1] <= 1;
endmodule
