
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Puszek/Desktop/Nowe_coS/ip_repo/VGA_SQUAREDRAW_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Puszek/Downloads/Mods/Nexys-Video-AXI-PS2-Keyboard-2018.2-1/vivado_proj/Nexys-Video-AXI-PS2-Keyboard.ipdefs/repo_0/local/ip/axi_ps2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Puszek/Desktop/Nowe_coS/ip_repo/VGA_Drawing_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 335.395 ; gain = 41.262
Command: synth_design -top system_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 442.508 ; gain = 102.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [E:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1019]
INFO: [Synth 8-6157] synthesizing module 'system_RGB_Decoder_0_0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_RGB_Decoder_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_RGB_Decoder_0_0' (2#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_RGB_Decoder_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_VGA_SQUAREDRAW_0_1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_VGA_SQUAREDRAW_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_VGA_SQUAREDRAW_0_1' (3#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_VGA_SQUAREDRAW_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'VGA_SQUAREDRAW_0' of module 'system_VGA_SQUAREDRAW_0_1' requires 35 connections, but only 31 given [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1233]
INFO: [Synth 8-6157] synthesizing module 'system_Video_Background_0_0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_Video_Background_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_Video_Background_0_0' (4#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_Video_Background_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_Video_timing_control_0_0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_Video_timing_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_Video_timing_control_0_0' (5#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_Video_timing_control_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ps2_0_0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_axi_ps2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ps2_0_0' (6#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_axi_ps2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_0_0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_0_0' (7#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1318]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_0_0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_0_0' (8#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_mdm_1_0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_mdm_1_0' (9#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_1' (10#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_microblaze_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_intc_1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_microblaze_0_axi_intc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_intc_1' (11#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_microblaze_0_axi_intc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_periph_1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1585]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1RZ0IW6' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (12#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_K87I2F' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_K87I2F' (13#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_QYRHL1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_QYRHL1' (14#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1LIFQL0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:422]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_0' (15#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1LIFQL0' (16#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:422]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LZPV07' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:872]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LZPV07' (17#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:872]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_1' (18#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_periph_1' (19#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1585]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:638]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_bram_if_cntlr_1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_bram_if_cntlr_1' (20#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_v10_1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_v10_1' (21#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_1' requires 25 connections, but only 24 given [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:784]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_bram_if_cntlr_1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_bram_if_cntlr_1' (22#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_v10_1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_v10_1' (23#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_1' requires 25 connections, but only 24 given [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:830]
INFO: [Synth 8-6157] synthesizing module 'system_lmb_bram_1' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_lmb_bram_1' (24#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_1' requires 16 connections, but only 14 given [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:855]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (25#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:638]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_xlconcat_0' [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/synth/system_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (26#1) [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_xlconcat_0' (27#1) [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/synth/system_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_rst_clk_wiz_0_100M_0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_clk_wiz_0_100M_0' (28#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'system_rst_clk_wiz_0_100M_0' requires 10 connections, but only 8 given [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1567]
INFO: [Synth 8-6157] synthesizing module 'system_rst_clk_wiz_0_40M_0' [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_rst_clk_wiz_0_40M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_clk_wiz_0_40M_0' (29#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/.Xil/Vivado-7248-Vrael/realtime/system_rst_clk_wiz_0_40M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_40M' of module 'system_rst_clk_wiz_0_40M_0' requires 10 connections, but only 6 given [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'system' (30#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/synth/system.v:1019]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (31#1) [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In1[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 499.723 ; gain = 159.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 499.723 ; gain = 159.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 499.723 ; gain = 159.359
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_Video_timing_control_0_0/system_Video_timing_control_0_0/system_Video_timing_control_0_0_in_context.xdc] for cell 'system_i/Video_timing_control_0'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_Video_timing_control_0_0/system_Video_timing_control_0_0/system_Video_timing_control_0_0_in_context.xdc] for cell 'system_i/Video_timing_control_0'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_Video_Background_0_0/system_Video_Background_0_0/system_Video_Background_0_0_in_context.xdc] for cell 'system_i/Video_Background_0'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_Video_Background_0_0/system_Video_Background_0_0/system_Video_Background_0_0_in_context.xdc] for cell 'system_i/Video_Background_0'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_RGB_Decoder_0_0/system_RGB_Decoder_0_0/system_RGB_Decoder_0_0_in_context.xdc] for cell 'system_i/RGB_Decoder_0'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_RGB_Decoder_0_0/system_RGB_Decoder_0_0/system_RGB_Decoder_0_0_in_context.xdc] for cell 'system_i/RGB_Decoder_0'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_0_100M_0/system_rst_clk_wiz_0_100M_0/system_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_0_100M_0/system_rst_clk_wiz_0_100M_0/system_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_0_40M_0/system_rst_clk_wiz_0_40M_0/system_rst_clk_wiz_0_40M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_40M'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_0_40M_0/system_rst_clk_wiz_0_40M_0/system_rst_clk_wiz_0_40M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_40M'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_ps2_0_0/system_axi_ps2_0_0/system_axi_ps2_0_0_in_context.xdc] for cell 'system_i/axi_ps2_0'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_ps2_0_0/system_axi_ps2_0_0/system_axi_ps2_0_0_in_context.xdc] for cell 'system_i/axi_ps2_0'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_microblaze_0_1/system_microblaze_0_1/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_microblaze_0_1/system_microblaze_0_1/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_VGA_SQUAREDRAW_0_1/system_VGA_SQUAREDRAW_0_1/system_VGA_SQUAREDRAW_0_1_in_context.xdc] for cell 'system_i/VGA_SQUAREDRAW_0'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_VGA_SQUAREDRAW_0_1/system_VGA_SQUAREDRAW_0_1/system_VGA_SQUAREDRAW_0_1_in_context.xdc] for cell 'system_i/VGA_SQUAREDRAW_0'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_dlmb_v10_1/system_dlmb_v10_1/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_dlmb_v10_1/system_dlmb_v10_1/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_ilmb_v10_1/system_ilmb_v10_1/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_ilmb_v10_1/system_ilmb_v10_1/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_1/system_dlmb_bram_if_cntlr_1/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_1/system_dlmb_bram_if_cntlr_1/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_1/system_ilmb_bram_if_cntlr_1/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_1/system_ilmb_bram_if_cntlr_1/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_lmb_bram_1/system_lmb_bram_1/system_lmb_bram_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_lmb_bram_1/system_lmb_bram_1/system_lmb_bram_1_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1/system_xbar_1_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1/system_xbar_1_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_1/system_microblaze_0_axi_intc_1/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_1/system_microblaze_0_axi_intc_1/system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0/system_auto_cc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m03_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0/system_auto_cc_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/m03_couplers/auto_cc'
Parsing XDC File [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/constrs_1/new/Constraints_for_Basys3.xdc]
Finished Parsing XDC File [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/constrs_1/new/Constraints_for_Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/constrs_1/new/Constraints_for_Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.441 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 809.441 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 809.441 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 809.441 ; gain = 469.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 809.441 ; gain = 469.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Video_timing_control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Video_Background_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/RGB_Decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_0_40M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_ps2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/VGA_SQUAREDRAW_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 809.441 ; gain = 469.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 809.441 ; gain = 469.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 809.441 ; gain = 469.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk100MHz' to pin 'system_i/clk_wiz_0/bbstub_clk100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk40MHz' to pin 'system_i/clk_wiz_0/bbstub_clk40MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 809.441 ; gain = 469.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 809.441 ; gain = 469.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 815.918 ; gain = 475.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 815.918 ; gain = 475.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 815.918 ; gain = 475.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 815.918 ; gain = 475.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 815.918 ; gain = 475.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 815.918 ; gain = 475.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 815.918 ; gain = 475.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |system_xbar_1                   |         1|
|2     |system_auto_cc_0                |         1|
|3     |system_RGB_Decoder_0_0          |         1|
|4     |system_VGA_SQUAREDRAW_0_1       |         1|
|5     |system_Video_Background_0_0     |         1|
|6     |system_Video_timing_control_0_0 |         1|
|7     |system_axi_ps2_0_0              |         1|
|8     |system_axi_uartlite_0_0         |         1|
|9     |system_clk_wiz_0_0              |         1|
|10    |system_mdm_1_0                  |         1|
|11    |system_microblaze_0_1           |         1|
|12    |system_microblaze_0_axi_intc_1  |         1|
|13    |system_rst_clk_wiz_0_100M_0     |         1|
|14    |system_rst_clk_wiz_0_40M_0      |         1|
|15    |system_dlmb_bram_if_cntlr_1     |         1|
|16    |system_dlmb_v10_1               |         1|
|17    |system_ilmb_bram_if_cntlr_1     |         1|
|18    |system_ilmb_v10_1               |         1|
|19    |system_lmb_bram_1               |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |system_RGB_Decoder_0_0          |     1|
|2     |system_VGA_SQUAREDRAW_0_1       |     1|
|3     |system_Video_Background_0_0     |     1|
|4     |system_Video_timing_control_0_0 |     1|
|5     |system_auto_cc_0                |     1|
|6     |system_axi_ps2_0_0              |     1|
|7     |system_axi_uartlite_0_0         |     1|
|8     |system_clk_wiz_0_0              |     1|
|9     |system_dlmb_bram_if_cntlr_1     |     1|
|10    |system_dlmb_v10_1               |     1|
|11    |system_ilmb_bram_if_cntlr_1     |     1|
|12    |system_ilmb_v10_1               |     1|
|13    |system_lmb_bram_1               |     1|
|14    |system_mdm_1_0                  |     1|
|15    |system_microblaze_0_1           |     1|
|16    |system_microblaze_0_axi_intc_1  |     1|
|17    |system_rst_clk_wiz_0_100M_0     |     1|
|18    |system_rst_clk_wiz_0_40M_0      |     1|
|19    |system_xbar_1                   |     1|
|20    |IBUF                            |     2|
|21    |IOBUF                           |     2|
|22    |OBUF                            |    15|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1666|
|2     |  system_i                    |system                               |  1647|
|3     |    microblaze_0_axi_periph   |system_microblaze_0_axi_periph_1     |   585|
|4     |      m03_couplers            |m03_couplers_imp_1LIFQL0             |   100|
|5     |    microblaze_0_xlconcat     |system_microblaze_0_xlconcat_0       |     0|
|6     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 815.918 ; gain = 475.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 815.918 ; gain = 165.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 815.918 ; gain = 475.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 825.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 825.363 ; gain = 489.969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 825.363 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Puszek/Desktop/Nowe_coS/project_1/project_1.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 20:02:44 2019...
