{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510688397044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510688397044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 11:39:56 2017 " "Processing started: Tue Nov 14 11:39:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510688397044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510688397044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LB06 -c LB06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LB06 -c LB06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510688397044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1510688398082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScale-LogicFunction " "Found design unit 1: PreScale-LogicFunction" {  } { { "PreScale.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/PreScale.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415137 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScale " "Found entity 1: PreScale" {  } { { "PreScale.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/PreScale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510688415137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count4-LogicFunction " "Found design unit 1: Count4-LogicFunction" {  } { { "Count4.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/Count4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count4 " "Found entity 1: Count4" {  } { { "Count4.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/Count4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510688415183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcount2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcount2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCount2-LogicFunction " "Found design unit 1: BCDCount2-LogicFunction" {  } { { "BCDCount2.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/BCDCount2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415230 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCount2 " "Found entity 1: BCDCount2" {  } { { "BCDCount2.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/BCDCount2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510688415230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbcdcount2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbcdcount2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBCDCount2-LogicFunction " "Found design unit 1: TestBCDCount2-LogicFunction" {  } { { "TestBCDCount2.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/TestBCDCount2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415261 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBCDCount2 " "Found entity 1: TestBCDCount2" {  } { { "TestBCDCount2.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/TestBCDCount2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510688415261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-LogicFunction " "Found design unit 1: SegDecoder-LogicFunction" {  } { { "SegDecoder.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415307 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510688415307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testreaction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testreaction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestReaction-LogicFunction " "Found design unit 1: TestReaction-LogicFunction" {  } { { "TestReaction.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/TestReaction.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415338 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestReaction " "Found entity 1: TestReaction" {  } { { "TestReaction.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/TestReaction.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510688415338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510688415338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestReaction " "Elaborating entity \"TestReaction\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510688415601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale PreScale:stage0 " "Elaborating entity \"PreScale\" for hierarchy \"PreScale:stage0\"" {  } { { "TestReaction.vhd" "stage0" { Text "H:/ENSC252_Projects/LB06_old/TestReaction.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510688415679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCount2 BCDCount2:stage1 " "Elaborating entity \"BCDCount2\" for hierarchy \"BCDCount2:stage1\"" {  } { { "TestReaction.vhd" "stage1" { Text "H:/ENSC252_Projects/LB06_old/TestReaction.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510688415710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count4 BCDCount2:stage1\|Count4:STAGE0 " "Elaborating entity \"Count4\" for hierarchy \"BCDCount2:stage1\|Count4:STAGE0\"" {  } { { "BCDCount2.vhd" "STAGE0" { Text "H:/ENSC252_Projects/LB06_old/BCDCount2.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510688415741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecoder SegDecoder:stage2 " "Elaborating entity \"SegDecoder\" for hierarchy \"SegDecoder:stage2\"" {  } { { "TestReaction.vhd" "stage2" { Text "H:/ENSC252_Projects/LB06_old/TestReaction.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510688415756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1510688416763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510688418638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510688418638 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TestReaction.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/TestReaction.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510688422324 "|TestReaction|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TestReaction.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/TestReaction.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510688422324 "|TestReaction|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TestReaction.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/TestReaction.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510688422324 "|TestReaction|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TestReaction.vhd" "" { Text "H:/ENSC252_Projects/LB06_old/TestReaction.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510688422324 "|TestReaction|SW[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1510688422324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510688422340 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510688422340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510688422340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510688422340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510688422417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 11:40:22 2017 " "Processing ended: Tue Nov 14 11:40:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510688422417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510688422417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510688422417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510688422417 ""}
