

================================================================
== Vitis HLS Report for 'mp_mul_421_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:35:53 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        8|       14|         9|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1244|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1181|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1181|   1408|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_420_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_350_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_101_fu_396_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_102_fu_406_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_392_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_470_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_226_p2      |         +|   0|  0|  13|           4|           1|
    |t_fu_636_p2              |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_541_p2        |         +|   0|  0|  71|          64|          64|
    |temp_45_fu_426_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_360_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_556_p2              |         +|   0|  0|  71|          64|          64|
    |v_139_fu_482_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_215_p2      |         -|   0|  0|  13|           4|           4|
    |and_ln160_fu_608_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_204_p2     |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_8_fu_500_p2     |        or|   0|  0|  64|          64|          64|
    |or_ln160_10_fu_618_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_578_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_38_fu_488_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_39_fu_494_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_40_fu_506_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_22_fu_574_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_24_fu_613_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_25_fu_591_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_fu_570_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1244|        1144|        1144|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_14_fu_88               |   9|          2|    4|          8|
    |t_33_fu_80               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_84               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_789                      |  32|   0|   32|          0|
    |add_ln133_reg_799                      |  32|   0|   64|         32|
    |add_ln133_reg_799_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_702                             |  32|   0|   32|          0|
    |al_reg_692                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_707                             |  32|   0|   32|          0|
    |bl_reg_697                             |  32|   0|   32|          0|
    |icmp_ln157_reg_678                     |   1|   0|    1|          0|
    |j_14_fu_88                             |   4|   0|    4|          0|
    |t_33_fu_80                             |   3|   0|    3|          0|
    |tempReg_reg_804                        |  64|   0|   64|          0|
    |tempReg_reg_804_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_235_reg_778                        |   2|   0|    2|          0|
    |tmp_236_reg_762                        |  32|   0|   32|          0|
    |tmp_236_reg_762_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_237_reg_768                        |  32|   0|   32|          0|
    |tmp_237_reg_768_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_238_reg_773                        |  32|   0|   32|          0|
    |tmp_239_reg_794                        |   2|   0|    2|          0|
    |tmp_s_reg_757                          |  32|   0|   32|          0|
    |trunc_ln106_138_reg_741                |  32|   0|   32|          0|
    |trunc_ln106_139_reg_746                |  32|   0|   32|          0|
    |trunc_ln106_140_reg_751                |  32|   0|   32|          0|
    |trunc_ln106_140_reg_751_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_736                    |  32|   0|   32|          0|
    |trunc_ln125_reg_783                    |  32|   0|   32|          0|
    |trunc_ln125_reg_783_pp0_iter5_reg      |  32|   0|   32|          0|
    |u_34_out_load_reg_813                  |  64|   0|   64|          0|
    |u_reg_818                              |  64|   0|   64|          0|
    |v_35_fu_84                             |  64|   0|   64|          0|
    |icmp_ln157_reg_678                     |  64|  32|    1|          0|
    |tmp_238_reg_773                        |  64|  32|   32|          0|
    |trunc_ln106_reg_736                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1181|  96| 1118|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_422_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_426_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_430_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_434_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_434_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_434_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_434_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.421_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                            indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                     v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                            zext_ln156|        scalar|
|a_address0          |  out|    4|   ap_memory|                                     a|         array|
|a_ce0               |  out|    1|   ap_memory|                                     a|         array|
|a_q0                |   in|   64|   ap_memory|                                     a|         array|
|i_20                |   in|    4|     ap_none|                                  i_20|        scalar|
|R_X_address0        |  out|    4|   ap_memory|                                   R_X|         array|
|R_X_ce0             |  out|    1|   ap_memory|                                   R_X|         array|
|R_X_q0              |   in|   64|   ap_memory|                                   R_X|         array|
|v_35_out            |  out|   64|      ap_vld|                              v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                              v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                              u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                              u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                              u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                              t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                              t_33_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.57>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_14 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_20_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_20"   --->   Operation 15 'read' 'i_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 16 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 17 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 18 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 19 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 20 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_14" [src/generic/fp_generic.c:139]   --->   Operation 21 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = load i4 %j_14" [src/generic/fp_generic.c:157]   --->   Operation 26 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 27 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 28 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 29 'zext' 'zext_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 30 'getelementptr' 'a_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 31 'load' 'a_load' <Predicate = (!icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%sub_ln158 = sub i4 %i_20_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 32 'sub' 'sub_ln158' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln158_13 = zext i4 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 33 'zext' 'zext_ln158_13' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%R_X_addr = getelementptr i64 %R_X, i32 0, i32 %zext_ln158_13" [src/generic/fp_generic.c:158]   --->   Operation 34 'getelementptr' 'R_X_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%R_X_load = load i4 %R_X_addr" [src/generic/fp_generic.c:158]   --->   Operation 35 'load' 'R_X_load' <Predicate = (!icmp_ln157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 36 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_14" [src/generic/fp_generic.c:139]   --->   Operation 37 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 38 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:158]   --->   Operation 39 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_X_load = load i4 %R_X_addr" [src/generic/fp_generic.c:158]   --->   Operation 40 'load' 'R_X_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bl = trunc i64 %R_X_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 41 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 42 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %R_X_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 43 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 44 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 45 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln105_93 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 46 'zext' 'zext_ln105_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 47 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_93, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 48 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 49 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_93, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 50 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 51 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 52 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_93, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 52 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 53 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 54 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln106_138 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 55 'trunc' 'trunc_ln106_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_93, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 56 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln106_139 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 57 'trunc' 'trunc_ln106_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 58 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106_140 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 59 'trunc' 'trunc_ln106_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 60 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 61 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 62 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 63 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 64 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_139" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 65 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln123_83 = zext i32 %trunc_ln106_138" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 66 'zext' 'zext_ln123_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_83" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 67 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln123_84 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 68 'zext' 'zext_ln123_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_84, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 69 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_235 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 70 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 71 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln106_103 = zext i2 %tmp_235" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 72 'zext' 'zext_ln106_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106_104 = zext i32 %tmp_236" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 73 'zext' 'zext_ln106_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106_105 = zext i32 %tmp_237" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 74 'zext' 'zext_ln106_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_140" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 75 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_140, i32 %tmp_236" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 76 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln130_101 = add i33 %zext_ln130, i33 %zext_ln106_104" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 77 'add' 'add_ln130_101' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln130_83 = zext i33 %add_ln130_101" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 78 'zext' 'zext_ln130_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln130_102 = add i33 %zext_ln106_105, i33 %zext_ln106_103" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 79 'add' 'add_ln130_102' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_102" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 80 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln130_84 = zext i33 %add_ln130_102" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 81 'zext' 'zext_ln130_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 82 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (2.59ns)   --->   "%temp_45 = add i34 %zext_ln130_84, i34 %zext_ln130_83" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 83 'add' 'temp_45' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_45, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 84 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 85 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 86 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_238, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 87 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln133_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_239, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 88 'bitconcatenate' 'and_ln133_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_3" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 89 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 90 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 91 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (3.52ns)   --->   "%v_139 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 92 'add' 'v_139' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_38 = xor i64 %v_139, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 93 'xor' 'xor_ln105_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_39 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 94 'xor' 'xor_ln105_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_8 = or i64 %xor_ln105_38, i64 %xor_ln105_39" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 95 'or' 'or_ln105_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_40 = xor i64 %or_ln105_8, i64 %v_139" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 96 'xor' 'xor_ln105_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_40, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 97 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_94 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 98 'zext' 'zext_ln105_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 99 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_20, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 100 'bitconcatenate' 'or_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln13, i64 %zext_ln105_94" [src/generic/fp_generic.c:160]   --->   Operation 101 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_139, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 102 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 103 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 104 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 105 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%t_33_load23 = load i3 %t_33"   --->   Operation 125 'load' 't_33_load23' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%v_35_load21 = load i64 %v_35"   --->   Operation 126 'load' 'v_35_load21' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load21"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load23"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.22>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 106 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 107 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 109 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_24)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 110 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_24)   --->   "%xor_ln160_22 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 111 'xor' 'xor_ln160_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_24)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_22" [src/generic/fp_generic.c:160]   --->   Operation 112 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 113 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_25 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 114 'xor' 'xor_ln160_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 115 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_25, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 116 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 117 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_24 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 118 'xor' 'xor_ln160_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_10 = or i64 %xor_ln160_24, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 119 'or' 'or_ln160_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_10, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 120 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 121 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 122 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 123 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 124 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R_X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                    (alloca           ) [ 0111111111]
v_35                    (alloca           ) [ 0111111110]
j_14                    (alloca           ) [ 0100000000]
i_20_read               (read             ) [ 0000000000]
zext_ln156_read         (read             ) [ 0000000000]
v_read                  (read             ) [ 0000000000]
indvars_iv_read         (read             ) [ 0000000000]
zext_ln156_cast         (zext             ) [ 0000000000]
indvars_iv_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j                       (load             ) [ 0000000000]
icmp_ln157              (icmp             ) [ 0111111110]
br_ln157                (br               ) [ 0000000000]
zext_ln158              (zext             ) [ 0000000000]
a_addr                  (getelementptr    ) [ 0110000000]
sub_ln158               (sub              ) [ 0000000000]
zext_ln158_13           (zext             ) [ 0000000000]
R_X_addr                (getelementptr    ) [ 0110000000]
add_ln157               (add              ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
a_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
R_X_load                (load             ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_93           (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_138         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_139         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_140         (trunc            ) [ 0100011000]
tmp_s                   (partselect       ) [ 0100010000]
tmp_236                 (partselect       ) [ 0100011000]
tmp_237                 (partselect       ) [ 0100011000]
tmp_238                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_83           (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_84           (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_235                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_103          (zext             ) [ 0000000000]
zext_ln106_104          (zext             ) [ 0000000000]
zext_ln106_105          (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
add_ln130_101           (add              ) [ 0000000000]
zext_ln130_83           (zext             ) [ 0000000000]
add_ln130_102           (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_84           (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_45                 (add              ) [ 0000000000]
tmp_239                 (partselect       ) [ 0100000100]
v_35_load               (load             ) [ 0000000000]
shl_ln125_s             (bitconcatenate   ) [ 0000000000]
and_ln133_s             (bitconcatenate   ) [ 0000000000]
and_ln133_3             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_139                   (add              ) [ 0000000000]
xor_ln105_38            (xor              ) [ 0000000000]
xor_ln105_39            (xor              ) [ 0000000000]
or_ln105_8              (or               ) [ 0000000000]
xor_ln105_40            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_94           (zext             ) [ 0000000000]
tmp_20                  (partselect       ) [ 0000000000]
or_ln13                 (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_34_out_load           (load             ) [ 0100000001]
u                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_33_load               (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln157      (specloopname     ) [ 0000000000]
xor_ln160               (xor              ) [ 0000000000]
xor_ln160_22            (xor              ) [ 0000000000]
or_ln160                (or               ) [ 0000000000]
bit_sel1                (bitselect        ) [ 0000000000]
xor_ln160_25            (xor              ) [ 0000000000]
trunc_ln160             (trunc            ) [ 0000000000]
xor_ln160_s             (bitconcatenate   ) [ 0000000000]
and_ln160               (and              ) [ 0000000000]
xor_ln160_24            (xor              ) [ 0000000000]
or_ln160_10             (or               ) [ 0000000000]
tmp                     (bitselect        ) [ 0000000000]
zext_ln161              (zext             ) [ 0000000000]
t                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln157                (br               ) [ 0000000000]
t_33_load23             (load             ) [ 0000000000]
v_35_load21             (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_20">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_20"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="R_X">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_35_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_34_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_33_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="t_33_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v_35_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_14_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_14/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_20_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_20_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln156_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="v_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvars_iv_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln0_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln0_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="a_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="R_X_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_X_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_X_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln156_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvars_iv_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln139_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln140_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln140_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln140_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln157_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln158_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sub_ln158_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln158_13_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_13/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln157_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln139_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="al_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="bl_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="ah_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="7" slack="0"/>
<pin id="250" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="bh_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln105_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln110_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln105_93_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_93/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln112_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln106_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln106_138_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_138/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln106_139_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_139/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln106_140_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_140/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="0" index="3" bw="7" slack="0"/>
<pin id="306" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_236_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="0" index="3" bw="7" slack="0"/>
<pin id="316" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_236/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_237_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="0" index="3" bw="7" slack="0"/>
<pin id="326" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_237/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_238_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="0" index="3" bw="7" slack="0"/>
<pin id="336" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_238/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln106_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln123_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln123_83_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_83/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln123_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln123_84_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="33" slack="0"/>
<pin id="358" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_84/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="temp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="33" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_235_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="34" slack="0"/>
<pin id="369" dir="0" index="2" bw="7" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_235/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln125_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="34" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln106_103_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="1"/>
<pin id="382" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_103/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln106_104_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2"/>
<pin id="385" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_104/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln106_105_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2"/>
<pin id="388" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_105/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln130_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2"/>
<pin id="391" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln130_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2"/>
<pin id="394" dir="0" index="1" bw="32" slack="2"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln130_101_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_101/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln130_83_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="33" slack="0"/>
<pin id="404" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_83/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln130_102_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_102/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln130_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="33" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln130_84_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="33" slack="0"/>
<pin id="418" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_84/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln105_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="temp_45_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="33" slack="0"/>
<pin id="428" dir="0" index="1" bw="33" slack="0"/>
<pin id="429" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_45/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_239_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="34" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="0"/>
<pin id="436" dir="0" index="3" bw="7" slack="0"/>
<pin id="437" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_239/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="v_35_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="6"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln125_s_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="2"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="and_ln133_s_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="3"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="and_ln133_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="34" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="1"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_3/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln133_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="34" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln133_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="34" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="2"/>
<pin id="479" dir="0" index="2" bw="32" slack="3"/>
<pin id="480" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="v_139_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="0"/>
<pin id="485" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_139/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln105_38_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_38/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln105_39_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_39/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln105_8_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_8/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="xor_ln105_40_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_40/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="carry_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="0" index="2" bw="7" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln105_94_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_94/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_20_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="0" index="2" bw="7" slack="0"/>
<pin id="528" dir="0" index="3" bw="7" slack="0"/>
<pin id="529" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_ln13_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="1"/>
<pin id="538" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln13/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tempReg_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln140_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="6"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="u_34_out_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="u_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="0" index="1" bw="64" slack="0"/>
<pin id="559" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="store_ln140_store_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="t_33_load_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="8"/>
<pin id="569" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln160_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="1"/>
<pin id="572" dir="0" index="1" bw="64" slack="2"/>
<pin id="573" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln160_22_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="2"/>
<pin id="576" dir="0" index="1" bw="64" slack="1"/>
<pin id="577" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_22/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="or_ln160_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="bit_sel1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="2"/>
<pin id="587" dir="0" index="2" bw="7" slack="0"/>
<pin id="588" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="xor_ln160_25_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_25/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="trunc_ln160_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="2"/>
<pin id="599" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/9 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln160_s_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="0" index="2" bw="63" slack="0"/>
<pin id="604" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="and_ln160_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="2"/>
<pin id="611" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="xor_ln160_24_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="1"/>
<pin id="616" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_24/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="or_ln160_10_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="0"/>
<pin id="621" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_10/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="64" slack="0"/>
<pin id="627" dir="0" index="2" bw="7" slack="0"/>
<pin id="628" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln161_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="t_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="3" slack="0"/>
<pin id="639" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="store_ln140_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="0" index="1" bw="3" slack="8"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="t_33_load23_load_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="7"/>
<pin id="649" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load23/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="v_35_load21_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="7"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load21/8 "/>
</bind>
</comp>

<comp id="655" class="1005" name="t_33_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="663" class="1005" name="v_35_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="671" class="1005" name="j_14_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="0"/>
<pin id="673" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_14 "/>
</bind>
</comp>

<comp id="678" class="1005" name="icmp_ln157_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="7"/>
<pin id="680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="682" class="1005" name="a_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="1"/>
<pin id="684" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="687" class="1005" name="R_X_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="1"/>
<pin id="689" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_X_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="al_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="697" class="1005" name="bl_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="702" class="1005" name="ah_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="707" class="1005" name="bh_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="712" class="1005" name="zext_ln105_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="1"/>
<pin id="714" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="718" class="1005" name="zext_ln110_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="1"/>
<pin id="720" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="724" class="1005" name="zext_ln105_93_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="1"/>
<pin id="726" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_93 "/>
</bind>
</comp>

<comp id="730" class="1005" name="zext_ln112_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="1"/>
<pin id="732" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="736" class="1005" name="trunc_ln106_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="3"/>
<pin id="738" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="741" class="1005" name="trunc_ln106_138_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_138 "/>
</bind>
</comp>

<comp id="746" class="1005" name="trunc_ln106_139_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_139 "/>
</bind>
</comp>

<comp id="751" class="1005" name="trunc_ln106_140_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="2"/>
<pin id="753" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_140 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_s_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_236_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="2"/>
<pin id="764" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_236 "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_237_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="2"/>
<pin id="770" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_237 "/>
</bind>
</comp>

<comp id="773" class="1005" name="tmp_238_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="3"/>
<pin id="775" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_238 "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_235_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="2" slack="1"/>
<pin id="780" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_235 "/>
</bind>
</comp>

<comp id="783" class="1005" name="trunc_ln125_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="2"/>
<pin id="785" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="789" class="1005" name="add_ln105_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_239_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="1"/>
<pin id="796" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_239 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln133_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="2"/>
<pin id="801" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tempReg_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="1"/>
<pin id="806" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="813" class="1005" name="u_34_out_load_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="818" class="1005" name="u_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="1"/>
<pin id="820" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="76" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="175"><net_src comp="98" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="110" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="104" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="172" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="201" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="219"><net_src comp="92" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="201" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="230"><net_src comp="201" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="137" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="150" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="137" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="150" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="288"><net_src comp="156" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="160" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="164" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="168" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="156" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="164" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="160" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="168" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="341" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="360" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="400"><net_src comp="389" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="383" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="386" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="380" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="406" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="412" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="392" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="416" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="402" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="40" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="36" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="450"><net_src comp="44" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="30" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="44" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="30" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="30" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="469"><net_src comp="459" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="452" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="44" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="442" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="445" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="445" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="442" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="488" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="482" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="48" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="38" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="34" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="470" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="36" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="38" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="539"><net_src comp="44" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="524" pin="4"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="534" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="520" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="482" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="14" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="14" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="582"><net_src comp="570" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="68" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="70" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="72" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="605"><net_src comp="74" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="591" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="597" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="600" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="578" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="608" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="48" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="38" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="567" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="647" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="654"><net_src comp="651" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="658"><net_src comp="80" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="666"><net_src comp="84" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="670"><net_src comp="663" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="674"><net_src comp="88" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="681"><net_src comp="204" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="130" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="690"><net_src comp="143" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="695"><net_src comp="237" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="700"><net_src comp="241" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="705"><net_src comp="245" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="710"><net_src comp="255" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="715"><net_src comp="265" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="721"><net_src comp="270" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="727"><net_src comp="275" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="733"><net_src comp="280" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="739"><net_src comp="285" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="744"><net_src comp="289" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="749"><net_src comp="293" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="754"><net_src comp="297" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="760"><net_src comp="301" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="765"><net_src comp="311" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="771"><net_src comp="321" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="776"><net_src comp="331" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="781"><net_src comp="366" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="786"><net_src comp="376" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="792"><net_src comp="420" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="797"><net_src comp="432" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="802"><net_src comp="470" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="807"><net_src comp="541" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="811"><net_src comp="804" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="816"><net_src comp="552" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="821"><net_src comp="556" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="613" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: R_X | {}
	Port: v_35_out | {8 }
	Port: u_34_out | {1 8 }
	Port: t_33_out | {8 }
 - Input state : 
	Port: mp_mul.421_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.421_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.421_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.421_Pipeline_VITIS_LOOP_157_4 : a | {1 2 }
	Port: mp_mul.421_Pipeline_VITIS_LOOP_157_4 : i_20 | {1 }
	Port: mp_mul.421_Pipeline_VITIS_LOOP_157_4 : R_X | {1 2 }
	Port: mp_mul.421_Pipeline_VITIS_LOOP_157_4 : u_34_out | {8 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		zext_ln158 : 2
		a_addr : 3
		a_load : 4
		sub_ln158 : 2
		zext_ln158_13 : 3
		R_X_addr : 4
		R_X_load : 5
		add_ln157 : 2
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_138 : 1
		trunc_ln106_139 : 1
		trunc_ln106_140 : 1
		tmp_s : 1
		tmp_236 : 1
		tmp_237 : 1
		tmp_238 : 1
	State 5
		add_ln123 : 1
		zext_ln123_84 : 2
		temp : 3
		tmp_235 : 4
		trunc_ln125 : 4
	State 6
		add_ln130_101 : 1
		zext_ln130_83 : 2
		add_ln130_102 : 1
		trunc_ln130 : 2
		zext_ln130_84 : 2
		add_ln105 : 3
		temp_45 : 3
		tmp_239 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_139 : 1
		xor_ln105_38 : 2
		xor_ln105_39 : 1
		or_ln105_8 : 2
		xor_ln105_40 : 2
		carry : 2
		zext_ln105_94 : 3
		tmp_20 : 3
		or_ln13 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 9
		xor_ln160_25 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160_10 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_156         |    4    |   165   |    50   |
|    mul   |          grp_fu_160         |    4    |   165   |    50   |
|          |          grp_fu_164         |    4    |   165   |    50   |
|          |          grp_fu_168         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln157_fu_226      |    0    |    0    |    13   |
|          |       add_ln123_fu_350      |    0    |    0    |    39   |
|          |         temp_fu_360         |    0    |    0    |    40   |
|          |       add_ln130_fu_392      |    0    |    0    |    32   |
|          |     add_ln130_101_fu_396    |    0    |    0    |    39   |
|          |     add_ln130_102_fu_406    |    0    |    0    |    39   |
|    add   |       add_ln105_fu_420      |    0    |    0    |    32   |
|          |        temp_45_fu_426       |    0    |    0    |    40   |
|          |       add_ln133_fu_470      |    0    |    0    |    71   |
|          |         v_139_fu_482        |    0    |    0    |    71   |
|          |        tempReg_fu_541       |    0    |    0    |    71   |
|          |           u_fu_556          |    0    |    0    |    71   |
|          |           t_fu_636          |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |     xor_ln105_38_fu_488     |    0    |    0    |    64   |
|          |     xor_ln105_39_fu_494     |    0    |    0    |    64   |
|          |     xor_ln105_40_fu_506     |    0    |    0    |    64   |
|    xor   |       xor_ln160_fu_570      |    0    |    0    |    64   |
|          |     xor_ln160_22_fu_574     |    0    |    0    |    64   |
|          |     xor_ln160_25_fu_591     |    0    |    0    |    2    |
|          |     xor_ln160_24_fu_613     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |      or_ln105_8_fu_500      |    0    |    0    |    64   |
|    or    |       or_ln160_fu_578       |    0    |    0    |    64   |
|          |      or_ln160_10_fu_618     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln160_fu_608      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln157_fu_204      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln158_fu_215      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |     i_20_read_read_fu_92    |    0    |    0    |    0    |
|   read   |  zext_ln156_read_read_fu_98 |    0    |    0    |    0    |
|          |      v_read_read_fu_104     |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_110 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_116   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_123   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln156_cast_fu_172   |    0    |    0    |    0    |
|          |    indvars_iv_cast_fu_176   |    0    |    0    |    0    |
|          |      zext_ln158_fu_210      |    0    |    0    |    0    |
|          |     zext_ln158_13_fu_221    |    0    |    0    |    0    |
|          |      zext_ln105_fu_265      |    0    |    0    |    0    |
|          |      zext_ln110_fu_270      |    0    |    0    |    0    |
|          |     zext_ln105_93_fu_275    |    0    |    0    |    0    |
|          |      zext_ln112_fu_280      |    0    |    0    |    0    |
|          |      zext_ln106_fu_341      |    0    |    0    |    0    |
|          |      zext_ln123_fu_344      |    0    |    0    |    0    |
|   zext   |     zext_ln123_83_fu_347    |    0    |    0    |    0    |
|          |     zext_ln123_84_fu_356    |    0    |    0    |    0    |
|          |    zext_ln106_103_fu_380    |    0    |    0    |    0    |
|          |    zext_ln106_104_fu_383    |    0    |    0    |    0    |
|          |    zext_ln106_105_fu_386    |    0    |    0    |    0    |
|          |      zext_ln130_fu_389      |    0    |    0    |    0    |
|          |     zext_ln130_83_fu_402    |    0    |    0    |    0    |
|          |     zext_ln130_84_fu_416    |    0    |    0    |    0    |
|          |      zext_ln133_fu_466      |    0    |    0    |    0    |
|          |     zext_ln105_94_fu_520    |    0    |    0    |    0    |
|          |      zext_ln161_fu_632      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          al_fu_237          |    0    |    0    |    0    |
|          |          bl_fu_241          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_285     |    0    |    0    |    0    |
|          |    trunc_ln106_138_fu_289   |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_139_fu_293   |    0    |    0    |    0    |
|          |    trunc_ln106_140_fu_297   |    0    |    0    |    0    |
|          |      trunc_ln125_fu_376     |    0    |    0    |    0    |
|          |      trunc_ln130_fu_412     |    0    |    0    |    0    |
|          |      trunc_ln160_fu_597     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_245          |    0    |    0    |    0    |
|          |          bh_fu_255          |    0    |    0    |    0    |
|          |         tmp_s_fu_301        |    0    |    0    |    0    |
|          |        tmp_236_fu_311       |    0    |    0    |    0    |
|partselect|        tmp_237_fu_321       |    0    |    0    |    0    |
|          |        tmp_238_fu_331       |    0    |    0    |    0    |
|          |        tmp_235_fu_366       |    0    |    0    |    0    |
|          |        tmp_239_fu_432       |    0    |    0    |    0    |
|          |        tmp_20_fu_524        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      shl_ln125_s_fu_445     |    0    |    0    |    0    |
|          |      and_ln133_s_fu_452     |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_3_fu_459     |    0    |    0    |    0    |
|          |         or_ln_fu_476        |    0    |    0    |    0    |
|          |        or_ln13_fu_534       |    0    |    0    |    0    |
|          |      xor_ln160_s_fu_600     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_512        |    0    |    0    |    0    |
| bitselect|       bit_sel1_fu_584       |    0    |    0    |    0    |
|          |          tmp_fu_624         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1437  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    R_X_addr_reg_687   |    4   |
|     a_addr_reg_682    |    4   |
|   add_ln105_reg_789   |   32   |
|   add_ln133_reg_799   |   64   |
|       ah_reg_702      |   32   |
|       al_reg_692      |   32   |
|       bh_reg_707      |   32   |
|       bl_reg_697      |   32   |
|   icmp_ln157_reg_678  |    1   |
|      j_14_reg_671     |    4   |
|      t_33_reg_655     |    3   |
|    tempReg_reg_804    |   64   |
|    tmp_235_reg_778    |    2   |
|    tmp_236_reg_762    |   32   |
|    tmp_237_reg_768    |   32   |
|    tmp_238_reg_773    |   32   |
|    tmp_239_reg_794    |    2   |
|     tmp_s_reg_757     |   32   |
|trunc_ln106_138_reg_741|   32   |
|trunc_ln106_139_reg_746|   32   |
|trunc_ln106_140_reg_751|   32   |
|  trunc_ln106_reg_736  |   32   |
|  trunc_ln125_reg_783  |   32   |
| u_34_out_load_reg_813 |   64   |
|       u_reg_818       |   64   |
|      v_35_reg_663     |   64   |
| zext_ln105_93_reg_724 |   64   |
|   zext_ln105_reg_712  |   64   |
|   zext_ln110_reg_718  |   64   |
|   zext_ln112_reg_730  |   64   |
+-----------------------+--------+
|         Total         |  1044  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_137 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_150 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_156    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_156    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_160    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_160    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_164    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_164    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_168    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_168    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   528  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1437  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1044  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1704  |  1527  |
+-----------+--------+--------+--------+--------+
