net,length_um
net1448,2923.45
net1117,2831.13
net868,2824.98
net621,2794.67
net1776,2783.2
net967,2725.02
net959,2724.09
net1780,2670.79
net976,2610.32
net908,2591.2
net1114,2583.81
net996,2575.34
net1006,2567.24
net628,2566.86
net1010,2538.34
net969,2537.49
net1255,2522.01
net970,2520.35
net962,2515.11
net914,2504.77
net1066,2487.13
net1063,2473.23
net973,2463.77
net1125,2456.9
net1120,2455.12
net933,2446.75
net1245,2445.9
net1108,2418.41
net983,2411.78
net1111,2393.03
net525,2364.5
net979,2313.39
net990,2310.91
net1127,2297.58
net1071,2260.81
net964,2226.83
net998,2207.95
net993,2205.08
net1123,2204.82
mgmt_buffers.mprj_dat_o_core\[8\],2200.03
net1419,2187.51
net1278,2176.45
net1160,2171.74
net1106,2149.41
net1271,2146.64
net1427,2137.16
net981,2132.97
net1201,2132.97
net1174,2108.41
net1434,2088.95
net468,2088.87
net1162,2087.23
net1067,2080.55
net1177,2075.57
net1150,2074.18
net1275,2064.68
net1148,2058.78
net1164,2040.75
net1193,2038.45
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[30\],2036.67
net624,2027.05
net957,2026.55
net1249,2003.13
net1196,1993.55
net1598,1992.44
net626,1964.79
net1166,1958.43
net531,1957.3
net1251,1940.51
net532,1920.42
net1423,1913.57
net1396,1908.51
net865,1898.54
net1172,1898.22
net533,1896.42
net1696,1887.25
net1200,1882.71
net1064,1876.31
net1431,1866.02
net1476,1863.63
net1437,1856.5
net529,1848.52
net1440,1848.15
net1595,1844.69
net1289,1844.14
net627,1822.68
net1129,1821.19
net1052,1809.79
net1473,1808.84
clock_ctrl.core_clk,1808.29
net1782,1799.84
net622,1798.45
net1168,1797.88
net1170,1792.61
net927,1787.06
net527,1783.21
mgmt_buffers.mprj_dat_o_core\[6\],1780.78
net1390,1778.76
net1248,1774.04
net1316,1762.58
net1146,1752.9
net1039,1747.38
net1393,1738.94
net1051,1736.4
net1254,1734.99
net1764,1727.8
net1173,1723.32
net1273,1720.57
net496,1718.65
net1531,1710.94
_05399_,1695.88
net1785,1694.25
net1422,1688.5
mgmt_buffers.mprj_dat_o_core\[20\],1681.54
net1591,1678.42
net1610,1678.33
net1700,1673.67
net1768,1669
net1692,1668.72
net1042,1668.06
net1353,1665.59
_05401_,1665.08
soc.core.VexRiscv.externalInterruptArray_regNext\[7\],1662.47
net1746,1653.68
net1045,1649.35
net1062,1644.38
net1189,1643.8
net552,1634.07
net1060,1633.05
net864,1630.59
net1274,1627.47
net1774,1623.64
net1606,1619.48
net1267,1599.32
net1394,1592.87
net1770,1587.24
net1198,1580.59
_05400_,1580.47
net1070,1575.53
net1469,1574.97
net1268,1570.54
net1272,1548.51
net1328,1547.48
net780,1540.23
net1341,1540.03
net866,1539.82
net648,1538.79
mgmt_buffers.mprj_dat_o_core\[3\],1536.79
net1032,1527.77
net1258,1526.91
net554,1521.85
net1203,1521.44
_05740_,1520.06
net904,1516.63
net1269,1515.32
net1282,1511.45
net1569,1506.26
net1383,1503.22
_06032_,1503.04
net646,1501.72
net1802,1498.2
net1190,1496.26
net1069,1495.93
net1041,1494.37
_05750_,1492.54
net1199,1487.92
net746,1487.54
net1327,1486.82
net1280,1486.35
net1401,1479.61
net1252,1476.46
net1752,1473.56
net1247,1469.45
net1515,1464.97
net1259,1451.17
net1029,1443.25
net1250,1432.54
net1589,1431.41
net1618,1423.38
net1191,1419.64
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[23\],1409.37
net1194,1407.32
net1689,1406.59
net1285,1404.03
net1567,1396.86
net1152,1395.1
_09940_,1394.08
net1760,1393.38
net1604,1392.12
net939,1388.33
user_io_out\[6\],1387.52
net1277,1386.52
net1165,1385.96
net2364,1384.88
net1355,1383.96
net963,1383.53
net1253,1382.94
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[31\],1382.9
net1433,1382.44
net1027,1382.35
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[29\],1381.92
mgmt_buffers.mprj_adr_o_core\[14\],1381.82
net1534,1380.4
net1329,1378.62
net1266,1375.05
net1169,1372.06
net798,1371.82
mgmt_io_out_hk\[10\],1370.89
net459,1370.45
_05731_,1368.3
net467,1367.66
net1587,1367.57
net1331,1367.33
net1021,1365.24
net1291,1364.78
net1611,1362.12
net1287,1362.08
net618,1361.83
net1439,1361.49
net1704,1360.8
net909,1356.74
net1264,1354.84
net1179,1351.9
net1276,1350.78
net1263,1350.68
net1365,1350.39
net1608,1346.86
net461,1345.93
net1750,1345.73
net1061,1342.39
net463,1338.66
net1772,1336.31
net1055,1335.59
net1260,1332.95
net800,1331.16
net1449,1330.66
net1766,1330.66
net1612,1330.42
net1180,1328.51
net1366,1326.57
net1265,1324.5
net1044,1322.86
net1447,1322.68
net1684,1321.46
net1800,1321.34
net743,1320.95
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[28\],1318.88
net1593,1317.68
net929,1317.48
net1147,1316.84
_05737_,1311.4
net1043,1310.79
net1159,1308.65
net1389,1307.31
net1283,1306.59
net1175,1306.58
net987,1304.18
net1058,1303.71
net1708,1300.18
net911,1297.64
net1609,1294.21
net555,1289.98
net507,1289.26
net1332,1288.75
net1435,1286.98
gpio_buf_mgmt_io_out_buf\[2\],1284.55
net1711,1284.5
net1038,1284.08
net862,1279.99
net651,1274.1
net997,1269.28
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[12\],1268.44
net1639,1268.41
net1244,1266.63
net1149,1264.81
_09973_,1261.08
net1756,1260.71
net1035,1260.06
net1176,1259.96
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[21\],1258.72
net1256,1255.63
net1731,1254.18
net1040,1253.98
net1167,1253.54
net1578,1253.43
net1458,1251.96
net1577,1251.04
net1156,1250.41
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[4\],1249.69
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[5\],1248.92
soc.core.VexRiscv._zz_2,1248.73
net550,1246.57
net1754,1244.52
net928,1244.23
net1344,1242.27
net1492,1241.83
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[28\],1240.3
net1392,1239.4
net495,1237.82
net1599,1237.24
net1395,1236.47
net1145,1234.66
net843,1233.85
net1037,1232.81
net499,1230.75
net1584,1230.37
net799,1229.5
mgmt_buffers.mprj_adr_o_core\[16\],1228.81
net1204,1228.73
net1246,1226.92
gpio_buf_mgmt_io_in_buf\[15\],1226.31
net1425,1224.97
_09657_,1222.58
net474,1220.88
net1794,1220.85
net1003,1220.38
net623,1220.29
net1482,1219.56
net1733,1219.17
net1758,1218.61
net1588,1218.05
net602,1216.92
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[14\],1216.72
net1748,1215.3
net1594,1209.09
gpio_buf_mgmt_io_in_buf\[16\],1207.27
net1621,1204.57
net1008,1204.1
net547,1203.45
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[30\],1203.15
net1302,1203.03
net1438,1201.58
net650,1200.44
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[7\],1200.13
net1517,1199.82
user_io_out\[3\],1199.63
net797,1198.5
net1625,1198.41
net1171,1197.9
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[0\],1197.04
net907,1197
net528,1195.93
net1020,1195.61
user_io_oeb\[0\],1195.58
_00130_,1195.38
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[19\],1195.36
net1707,1194.84
_10393_,1194.8
_09115_,1194.07
net905,1193.32
net1436,1192.85
net1036,1192.73
mgmt_buffers.mprj_sel_o_core\[2\],1192.63
net1714,1191.65
net1795,1191.22
net1724,1190.1
user_io_out\[4\],1188.62
net1734,1188.37
net861,1185.17
net1640,1184.4
net1737,1184.18
_08997_,1182.97
net460,1182.24
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[10\],1181.01
net1568,1180.6
net1228,1180.03
net1357,1179.46
net1636,1179.41
net1155,1178.71
net1284,1173.26
net1135,1171.43
net1140,1169.9
net1666,1169.75
net1581,1169.33
gpio_buf_mgmt_io_out_buf\[6\],1169.19
net1084,1166.87
net1732,1166.83
net1738,1165.8
net1679,1164.85
net1602,1163.13
net1582,1162.66
net1430,1162.05
net1626,1160.88
net1735,1160.88
user_io_out\[5\],1160.57
net1023,1159.67
net1617,1158.65
net1281,1158.6
net1579,1158.13
net1650,1157.94
net1736,1157.67
net1230,1157.57
net1619,1157.53
net1243,1157.48
net1421,1157.06
net892,1154.12
net1729,1153.8
net1797,1153.24
net1163,1151.93
_05734_,1151.45
net867,1151.19
net1793,1150.24
net1261,1149.54
net1154,1149.03
net1229,1147.59
net1420,1147.54
net1576,1146.32
net1682,1145.81
net1157,1145.67
net1600,1145.16
net1137,1145.06
net1718,1144.69
net1744,1144.69
net1279,1144.55
net1730,1144.23
net1630,1143.87
net1798,1143.62
net1026,1143.48
net1614,1143.48
net1615,1142.55
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[18\],1142.37
net1605,1141.89
net1723,1141.28
mgmt_buffers.mprj_adr_o_core\[18\],1140.46
net1728,1140.31
net1144,1140.22
net1725,1140.16
net1727,1139.8
net1479,1138.76
net1270,1138.44
net1623,1138.44
gpio_buf_mgmt_io_out_buf\[11\],1138.36
net1426,1138.02
net1141,1137.27
net1342,1137.23
net1635,1136.71
net1622,1136.44
net1628,1136.34
net1726,1133.49
net1627,1133.45
net684,1132.97
net1649,1132.18
net1624,1131.91
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[6\],1131.62
_14532_,1131.55
net1716,1131.5
net1762,1131.4
net1601,1131.3
net1717,1131.2
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[17\],1130.83
net1613,1130.79
net1585,1130.74
net1648,1130.5
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[22\],1129.78
net930,1129.52
net1033,1129.43
net1720,1129.01
net1603,1128.55
net1007,1127.99
net1620,1127.94
net1629,1127.75
net1693,1127.75
gpio_buf_mgmt_io_out_buf\[3\],1127.19
net1030,1126.12
net1607,1125.75
net1721,1125.6
net1592,1125.04
net1715,1124.02
net640,1123.17
net1025,1122.86
_11873_,1122.72
net1719,1122.24
net1457,1121.64
user_io_out\[0\],1121.03
net926,1121.03
net449,1118.67
net526,1115.29
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[24\],1115.2
net1586,1114.5
net1796,1113.33
net1019,1111.56
_09023_,1110.53
net913,1110.46
net832,1110.44
net1424,1110.22
soc.core.hk_ack,1109.78
net1722,1107.78
net1288,1107.64
net1580,1107.17
net1647,1106.98
net1134,1100.36
net912,1100.2
net1583,1099.94
net952,1099.76
net1161,1098.97
_05727_,1096.41
_15096_,1095.13
net1372,1093.66
mgmt_buffers.mprj_adr_o_core\[13\],1093.51
net1292,1091.86
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[25\],1089.26
net1490,1088.47
net457,1085.37
net1686,1084.24
net1590,1084.16
net494,1081.12
net1467,1080.49
net1142,1078.76
net1685,1078.61
net1656,1078.42
net1661,1077.91
net1290,1076.74
net1286,1075.11
mgmt_buffers.mprj_adr_o_core\[19\],1072.79
net1028,1072.41
net898,1072.25
net1705,1070.63
net1658,1066.71
_09895_,1066.6
net1360,1064.28
net1158,1063.54
net1450,1062.7
net902,1062.65
mgmt_buffers.mprj_adr_o_core\[3\],1062.01
soc.core.hk_dat_i\[0\],1059.48
soc.core.dbg_uart_rx_data\[7\],1056.94
gpio_control_bidir_2\[2\].serial_data_in,1056.63
net1377,1055.23
net758,1050.95
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[31\],1050.67
_09121_,1049.03
net1364,1045.49
mgmt_buffers.mprj_dat_o_core\[2\],1045.26
net637,1043.41
net1687,1041.46
net1451,1041.18
_14574_,1041.14
net1558,1039.6
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[12\],1037.14
net642,1037.08
net470,1034.84
_14559_,1034.25
gpio_control_in_1a\[3\].serial_load_out,1033.15
_11195_,1032.69
net613,1031.48
net980,1029.4
soc.core.bus_dat_r\[10\],1029.29
net986,1028.43
net783,1025.87
net706,1025.03
net545,1022.05
gpio_control_in_1a\[3\].serial_clock_out,1021.58
net604,1021.46
net1690,1020.74
net1143,1019.44
_14564_,1019.03
net625,1017.67
_09889_,1017.36
soc.core.VexRiscv._zz_execute_SRC2\[21\],1017.22
net505,1017.11
net846,1016.36
net45,1014.58
net1688,1014.16
net1706,1013.65
net1391,1013.09
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[13\],1013.01
net546,1011.59
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[7\],1011.09
net894,1010.15
net699,1009.89
net1009,1008.66
net1678,1006.74
net1022,1006.28
mgmt_buffers.mprj_dat_i_user\[16\],1006.23
_09956_,1005.99
soc.core.VexRiscv.decode_to_execute_RS2\[27\],1005.35
net1320,1005.33
net542,1004.73
net1432,1003.52
net1472,1003.26
net1702,1002.31
net1533,997.06
mgmt_io_out_hk\[8\],996.71
mgmt_buffers.la_data_out_core\[2\],994.57
net1681,993.86
mgmt_buffers.mprj_adr_o_core\[26\],993.83
net1178,993.3
net1596,992.93
mgmt_buffers.mprj_dat_i_user\[22\],991.72
mgmt_io_out_hk\[13\],991.67
net1096,991.42
soc.core.bus_dat_r\[8\],990.5
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[11\],987.79
_09818_,987.43
net1034,987.19
mgmt_buffers.mprj_dat_i_user\[17\],986.58
net478,986.49
gpio_buf_mgmt_io_out_buf\[4\],985.51
net730,985.46
net629,984.73
user_io_out\[32\],984.44
net1494,984.15
mgmt_buffers.mprj_adr_o_core\[20\],983.98
net968,983.8
net1493,982.36
net633,981.23
net1262,980.71
mgmt_io_out_hk\[6\],978.84
net1151,978.18
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[5\],977.83
mgmt_buffers.la_data_out_core\[3\],977.62
soc.core.la_oe_storage\[3\],977.08
mgmt_buffers.mprj_adr_o_core\[21\],976.7
user_io_out\[33\],975.48
net1786,971.75
net419,971.43
net923,971.27
mgmt_buffers.mprj_adr_o_core\[25\],970.41
_09794_,969.72
net721,968.52
net631,966.29
_11716_,965.49
net480,964.02
net777,963.45
net534,963.32
net729,961.3
gpio_control_in_1a\[3\].resetn_out,961.2
net1787,961.01
net984,959.62
mgmt_buffers.mprj_adr_o_core\[23\],959.53
net1257,959.19
net716,958.25
net1698,956.39
net1455,956.2
user_io_out\[34\],954.86
net756,954.53
net1783,954.39
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[16\],951.99
net43,950.88
_09999_,950.47
_09800_,950.37
net1699,950.37
gpio_buf_mgmt_io_out_buf\[7\],949.77
_09880_,949.22
net1597,948.23
net725,946.71
net484,945.88
net915,945.5
gpio_control_in_2\[5\].serial_clock,945.03
net600,944.9
mgmt_buffers.mprj_dat_i_user\[20\],944.68
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[1\],943.82
net1116,943.72
_14594_,943.38
soc.core.la_oe_storage\[2\],943.19
net497,942.78
net946,942.64
mgmt_buffers.mprj_adr_o_core\[22\],942.59
mgmt_buffers.mprj_dat_i_user\[18\],941.78
mgmt_buffers.mprj_adr_o_core\[2\],941.76
mgmt_buffers.la_data_out_core\[5\],940.76
soc.core.VexRiscv._zz_execute_SRC2\[17\],940.36
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[29\],940.31
soc.core.bus_dat_r\[9\],940.2
net1799,938.52
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[20\],938.42
net1321,937.62
net1694,936.79
_09787_,936.49
net685,935.91
net1093,935.24
gpio_control_in_2\[5\].serial_load,934.76
net1541,934.12
net1801,932.92
net1397,932.46
net1691,932.14
mgmt_buffers.la_data_out_core\[12\],932.04
soc.core.la_oe_storage\[5\],931.99
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[26\],931.46
net782,929.89
mgmt_buffers.la_data_out_core\[1\],929
soc.core.hk_dat_i\[19\],928.95
soc.core.hk_dat_i\[2\],926.1
net609,925.8
net643,925.53
_09829_,925.37
net1374,924.74
soc.core.VexRiscv.decode_to_execute_RS2\[30\],924.49
soc.core.la_oe_storage\[11\],923.93
net948,923.51
mgmt_io_out_hk\[18\],923.35
net1379,922.74
net807,921.91
net808,921.72
_13224_,921.58
net538,921.07
mgmt_buffers.mprj_dat_i_user\[21\],920.5
net1710,920.3
soc.core.VexRiscv._zz_execute_SRC2\[22\],919.96
net1673,919.53
net1753,919.53
mgmt_buffers.mprj_dat_i_user\[13\],918.97
net1323,918.65
soc.core.hk_dat_i\[3\],918.26
net1310,917.26
net1655,917.19
net1759,916.68
net950,916.13
soc.core.hk_dat_i\[10\],916.12
soc.core.VexRiscv.decode_to_execute_RS2\[9\],915.84
net708,915.44
_09660_,914.58
net1778,914.53
soc.core.hk_dat_i\[16\],913.88
soc.core.VexRiscv.decode_to_execute_RS2\[11\],913.67
_05280_,913.56
net635,913.56
net513,912.52
mgmt_buffers.mprj_dat_i_user\[25\],912.15
net1087,911.82
net498,911.73
net879,911.69
net464,911.67
user_io_oeb\[32\],911.42
_09770_,911.38
mgmt_buffers.mprj_dat_i_user\[14\],911.08
net1086,910.5
soc.core.hk_dat_i\[5\],910.42
net1356,910.01
net1761,909.4
net1784,908.42
net1373,908.24
net1097,907.93
mgmt_buffers.la_data_out_core\[11\],907.67
soc.core.VexRiscv.externalInterruptArray_regNext\[5\],905.62
_10058_,903.86
_15664_,903.12
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[3\],902.38
net653,901.43
net512,901.16
net23,900.63
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[3\],899.73
net1002,899.01
mgmt_buffers.la_data_out_core\[13\],897.64
net540,896.79
soc.core.la_oe_storage\[13\],896.48
soc.core.VexRiscv.decode_to_execute_RS2\[31\],896.24
soc.core.la_oe_storage\[1\],896.05
net965,895.41
net24,895.3
net845,895.12
net1441,894.37
net589,893.63
net1095,893.48
net1324,893.14
user_io_oeb\[33\],891.99
net556,891.86
net1227,890.41
net674,888.31
net1138,888.31
net611,888.09
net1092,887.8
net693,887.64
mgmt_buffers.mprj_adr_o_core\[28\],887.51
net1325,887.37
net1136,887.24
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[2\],886.94
soc.core.la_oe_storage\[4\],886.53
soc.core.VexRiscv.decode_to_execute_RS2\[8\],885.89
soc.core.hk_dat_i\[20\],885.78
mgmt_buffers.mprj_adr_o_core\[30\],885.32
_09929_,885.19
net1757,884.2
net1368,883.34
net1749,883.13
user_io_oeb\[34\],883
net1781,882.71
net982,880.98
net1237,880.33
net1755,880.28
soc.core.VexRiscv._zz_execute_SRC2\[23\],879.93
net759,879.73
soc.core.hk_dat_i\[11\],878.65
net1024,878.18
net1057,878.17
net704,877.72
net697,877.59
soc.core.la_oe_storage\[0\],877.35
net597,876.19
net1747,875.8
net1683,875.76
mgmt_buffers.mprj_adr_o_core\[6\],875.67
net1089,875.41
_14580_,874.96
_09886_,874.82
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[12\],874.71
net775,874.29
net536,874.09
mgmt_buffers.mprj_dat_i_user\[26\],874.02
net1914,872.53
soc.core.VexRiscv.decode_to_execute_RS2\[14\],871.85
mgmt_buffers.la_data_out_core\[4\],870.25
net724,870.12
soc.core.hk_dat_i\[17\],868.98
_09883_,868.95
net411,868.15
mgmt_buffers.la_data_out_core\[6\],867.96
mgmt_buffers.mprj_dat_i_user\[23\],867.96
net1153,866.94
soc.core.hk_dat_i\[21\],866.84
net1301,866.84
mgmt_buffers.mprj_adr_o_core\[31\],865.96
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[3\],865.57
net806,864.23
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[4\],864.13
soc.core.hk_dat_i\[8\],864.04
soc.core.bus_dat_r\[14\],863.38
net530,862.69
net696,862.31
mgmt_buffers.mprj_dat_o_core\[7\],862.19
mgmt_buffers.la_data_out_core\[0\],862.04
net616,861.74
net801,861.38
net1765,861.24
soc.core.la_oe_storage\[12\],860.92
net593,860.54
_09659_,860.26
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[2\],859.94
mgmt_buffers.la_data_in_core\[12\],859
net1082,858.36
net689,857.94
soc.core.VexRiscv._zz_execute_SRC2\[16\],857.89
net702,855.13
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[14\],854.93
net427,854.41
soc.core.hk_dat_i\[18\],853.35
net1305,852.18
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[2\],852.17
net1675,851.67
_09143_,851.03
net586,850.72
soc.core.hk_dat_i\[1\],850.5
net438,847
net1102,845.34
net1695,845.19
mgmt_buffers.mprj_dat_o_core\[4\],843.97
soc.core.bus_dat_r\[13\],843.78
net687,842.95
mgmt_buffers.la_data_out_core\[7\],842.1
soc.core.VexRiscv.decode_to_execute_IS_CSR,842
net718,841.98
net1376,839.91
soc.core.VexRiscv.externalInterruptArray_regNext\[0\],839.73
net591,838.52
net1763,838.18
soc.core.hk_dat_i\[7\],837.06
mgmt_buffers.la_data_in_core\[5\],836.7
soc.core.hk_dat_i\[4\],836.5
net1126,836.3
net1536,835.47
soc.core.VexRiscv._zz_dBus_cmd_payload_data\[1\],835
net1078,834.76
net1405,834.3
_09901_,834.19
net1943,833.94
net1110,832.74
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[6\],832.03
soc.core.la_oe_storage\[15\],830.87
mgmt_io_out_hk\[17\],830.39
net1059,829.67
net1011,829.38
net935,829.14
net863,829.08
net544,829.06
net605,828.84
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[7\],828.68
net553,828.01
gpio_control_in_2\[5\].resetn,827.92
net1122,826.59
net49,826.52
net601,823.53
soc.core.la_out_storage\[13\],823.03
net462,822.69
mgmt_buffers.mprj_dat_o_core\[5\],822.01
net1566,821.82
net1053,821.57
soc.core.bus_dat_r\[12\],821.38
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[20\],821.24
net607,820.63
mgmt_buffers.la_data_out_core\[15\],819.85
soc.core.hk_dat_i\[22\],819.75
soc.core.VexRiscv.decode_to_execute_RS2\[18\],819.35
soc.core.la_oe_storage\[14\],818.89
user_io_out\[35\],818.17
net942,817.11
gpio_control_in_1a\[4\].shift_register\[9\],816.58
soc.core.hk_dat_i\[6\],814.66
net1345,814.12
soc.core.hk_dat_i\[15\],812.52
soc.core.la_out_storage\[14\],812.15
net649,811.24
soc.core.VexRiscv.decode_to_execute_RS2\[15\],811.03
net1474,810.98
soc.core.VexRiscv.decode_to_execute_RS2\[13\],810.52
net1518,810.25
net1653,810.23
net1088,810.11
net701,808.66
net1113,808
soc.core.mprj_wb_iena_storage,807.01
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[27\],806
soc.core.hk_dat_i\[23\],805.75
soc.core.hk_dat_i\[31\],805.14
net903,805.03
soc.core.la_out_storage\[15\],803.19
_10300_,803.06
net1454,802.47
gpio_buf_mgmt_io_out_buf\[8\],801.83
net1751,799.69
net1488,799.19
net1330,798.89
mgmt_buffers.la_data_in_core\[6\],798.42
_07242_,798.24
_09658_,798.15
net557,798.1
net645,797.93
net1616,796.47
_05916_,796.22
net437,793.56
net975,793.01
mgmt_buffers.la_data_in_core\[11\],792.82
net1777,792.65
mgmt_io_out_hk\[5\],792.31
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[27\],791.47
net1105,791.27
net25,790.92
net1094,789.77
net1346,789.51
net489,787.41
mgmt_buffers.la_data_out_core\[16\],786.39
net617,784.83
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[4\],784.76
net710,784.71
net1524,784.56
net50,784.42
net961,784.12
mgmt_buffers.la_oenb_core\[6\],783.45
net713,783.33
net1048,782.97
mgmt_buffers.mprj_adr_o_core\[29\],782.89
_12957_,782.85
net1107,782.37
net1446,782.37
soc.core.hk_dat_i\[9\],782.33
soc.core.bus_dat_r\[20\],781.16
soc.core.VexRiscv.decode_to_execute_RS2\[25\],780.62
mgmt_buffers.la_data_in_core\[3\],780.5
net1128,780.05
net881,779.99
net931,779.64
net1076,779.59
net1054,779.08
net603,778.13
net1767,777.85
net1056,776.86
mgmt_buffers.mprj_adr_o_core\[4\],776.82
net639,776.44
net714,776.23
net666,775.46
_05465_,775.44
net1101,774.11
mgmt_buffers.la_data_out_core\[14\],774.07
net1326,774.06
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[13\],773.53
net652,773.49
net573,771.57
net869,769.59
net691,769.38
net1480,769.27
mgmt_buffers.mprj_dat_o_core\[30\],769.05
net1773,768.89
_15599_,768.86
net1099,767.93
mgmt_buffers.mprj_adr_o_core\[15\],767.25
net2,767.16
net1546,766.63
net1884,766.13
net1192,766.05
net549,765.51
net1418,765.5
soc.core.VexRiscv.decode_to_execute_RS2\[26\],764.65
_10038_,764.63
net472,764.23
net48,763.7
net1771,763.7
net683,763.41
net1409,762.95
net418,762.32
net587,761.59
net1527,761.59
_05917_,761.53
net1083,760.14
net595,759.59
soc.core.la_oe_storage\[62\],759.38
net779,759.32
soc.core.hk_dat_i\[28\],759.22
_05789_,757.38
net944,756.68
net571,756.52
soc.core.hk_dat_i\[27\],756.47
net667,756.17
net647,755.21
net1317,754.81
net1369,754.74
net551,754.34
soc.core.bus_dat_r\[23\],754.18
net1452,753.97
net1130,753.65
net1103,751.99
net1406,750.66
_09925_,750.04
net1548,749.99
soc.core.bus_dat_r\[5\],749.75
net805,747.9
net576,746.06
mgmt_buffers.mprj_dat_i_user\[27\],745.83
net1478,745.78
net1526,745.67
net1453,744.98
soc.core.la_oe_storage\[16\],743.41
mgmt_buffers.la_data_in_core\[7\],743.03
soc.core.VexRiscv.decode_to_execute_RS2\[29\],742.95
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[6\],742.36
_09977_,741.85
soc.core.VexRiscv.decode_to_execute_RS2\[10\],741.23
mgmt_buffers.mprj_dat_o_core\[19\],741.13
_10056_,740.47
net1769,740.28
_09975_,739.87
mgmt_buffers.la_data_out_core\[10\],739.62
net596,739.43
net1486,739.41
net1960,739.3
net1195,738.17
soc.core.bus_dat_r\[21\],737.94
net804,737.82
user_io_oeb\[35\],737.38
_09933_,737.3
net1938,736.45
net7,735.19
net1371,734.7
_09725_,734.39
net1788,734.36
net1741,733.09
mgmt_buffers.mprj_adr_o_core\[8\],732.44
net878,732.1
net774,731.97
soc.core.bus_dat_r\[22\],731.32
_05393_,730.8
net1085,729.8
net548,729.56
net995,729.34
_05291_,728.9
_10396_,728.83
soc.core.hk_dat_i\[12\],727.86
net1348,727.8
_15656_,726.77
net1351,726.47
soc.core.VexRiscv._zz_execute_SRC2\[15\],726.34
soc.core.sram.ram512x32.WEN\[2\],725.91
net669,725.8
_14534_,725.3
mask_rev\[31\],725.2
mgmt_buffers.mprj_dat_i_user\[11\],725.06
net1745,725.06
net1031,724.84
_09898_,724.71
mgmt_buffers.la_data_in_core\[4\],723.94
net458,722.69
_12905_,722.52
_09987_,721.77
_05878_,721.62
user_io_out\[28\],720.69
soc.core.hk_dat_i\[26\],720.12
net971,719.94
net1104,719.21
net1079,718.6
net1319,718.12
mgmt_io_out_hk\[22\],717.27
net664,717.24
soc.core.VexRiscv.decode_to_execute_RS2\[24\],716.9
mgmt_buffers.la_oenb_core\[7\],716.66
net956,716.51
net991,715.65
net1352,713.86
net599,713.74
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[15\],713.03
net772,712.09
net578,710.42
mgmt_buffers.mprj_dat_o_core\[17\],710.25
net584,710.01
net1354,709.99
net1109,709.91
net844,709.68
soc.core.bus_dat_r\[7\],708.41
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[8\],707.88
_13223_,707.35
_13016_,707.33
net1098,707.1
net1466,706.17
net37,706.02
soc.core.la_out_storage\[16\],705.38
net960,704.63
_10040_,703.99
net620,703.21
soc.core.hk_dat_i\[25\],702.25
net581,702.12
_05408_,701.32
net670,700.71
net1481,700.49
net1075,699.14
net988,699.12
net654,697.93
mask_rev\[29\],697.445
mask_rev\[30\],697.07
soc.core.VexRiscv.decode_to_execute_RS2\[28\],696.98
net1073,696.95
_15661_,696.85
net680,696.6
net508,695.58
mgmt_buffers.mprj_dat_o_core\[31\],695.03
net1950,695.01
soc.core.int_rst,694.65
net506,694.34
net439,694.12
net994,693.91
net1791,693.89
net672,693.72
net999,693.48
net57,693.01
net1507,691.97
net490,691
net1124,690.82
mask_rev\[27\],690.81
mgmt_io_out_hk\[20\],690.39
net579,690.12
net1,690.02
net1552,689.51
net934,689.46
mgmt_io_out_hk\[21\],689.37
net511,689.09
net1081,688.74
_09877_,688.55
net26,688.1
soc.core.VexRiscv.memory_arbitration_isValid,688
net1677,687.54
soc.core.hk_dat_i\[29\],686.98
user_io_oeb\[29\],686.67
mgmt_buffers.mprj_dat_o_core\[10\],686.49
net681,686.42
mask_rev\[28\],686.27
net922,686.23
gpio_control_in_1\[7\].serial_clock_out,685.94
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[9\],685.82
soc.core.hk_dat_i\[13\],685.4
net1713,685.4
_10029_,684.87
soc.core.hk_dat_i\[14\],684.84
net992,684.76
_12065_,684.42
net28,684.33
net741,683.35
net1307,683.29
mask_rev\[25\],682.97
net574,681.77
net543,681.46
net619,681.11
net1444,681.06
soc.core.bus_dat_r\[6\],680.26
mask_rev\[26\],679.595
net1564,678.81
soc.core.la_oe_storage\[63\],678.51
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[0\],677.96
net1362,677.95
net1743,677.65
gpio_control_in_2\[13\].serial_clock,676.79
soc.core.sram.ram512x32.GWEN,676.44
_09853_,675.8
net712,675.54
net740,675.51
net413,675.34
net570,675.2
net781,675.08
net717,674.53
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[26\],673.99
mgmt_buffers.mprj_dat_i_core_bar\[24\],673.73
soc.core.mgmtsoc_litespisdrphycore_dq_o,673.73
user_io_out\[26\],673.19
net568,673.07
mask_rev\[23\],672.47
net1966,672.1
mask_rev\[24\],671.91
net420,671.67
mask_rev\[21\],670.09
gpio_control_in_2\[5\].serial_data_in,669.91
soc.core.la_oe_storage\[61\],669.69
net471,669.62
net1523,669.51
net660,669.21
net1215,669.16
mask_rev\[22\],668.245
net1004,667.67
net1477,667.27
_09744_,666.39
net29,666.31
net1080,665.99
net424,665.8
mgmt_io_out_hk\[7\],665.7
mask_rev\[20\],665.61
net615,665.29
net644,664.06
mgmt_buffers.mprj_dat_o_core\[28\],663.8
user_io_out\[31\],663.78
net583,663.42
net1539,663.3
net1311,663.03
gpio_control_in_2\[13\].serial_load,662.87
net692,662.49
soc.core.hk_dat_i\[24\],661.88
net763,661.74
net466,660.54
soc.core.hk_dat_i\[30\],660.2
user_io_out\[36\],660.15
net803,659.68
mask_rev\[19\],659.45
mask_rev\[9\],659.45
mask_rev\[5\],658.89
net412,658.78
net453,658.19
net695,657.3
_11202_,655.81
mgmt_buffers.mprj_dat_i_core_bar\[15\],655.81
net656,655.24
soc.core.VexRiscv.externalInterruptArray_regNext\[4\],654.99
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[12\],654.64
mask_rev\[14\],654.41
_09905_,654.38
net1115,654
mask_rev\[17\],653.85
net860,652.9
mask_rev\[18\],652.17
_14562_,652.04
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[12\],651.89
mgmt_buffers.la_data_in_core\[10\],651.75
net1475,651.68
mask_rev\[10\],651.61
gpio_control_in_1\[7\].serial_load_out,651.3
net977,650.69
net638,650.63
net802,650.55
mask_rev\[7\],650.49
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[11\],649.8
net1209,649.14
mask_rev\[12\],648.81
_09950_,648.46
mask_rev\[8\],648.25
net491,648.25
net440,648.04
net1090,647.99
mask_rev\[15\],647.64
mask_rev\[11\],646.67
mgmt_buffers.la_data_out_core\[9\],645.69
mask_rev\[6\],645.45
soc.core.la_oe_storage\[10\],644.67
mask_rev\[16\],644.51
net1471,644.42
net1892,644.1
_11719_,643.61
mgmt_buffers.mprj_dat_i_core_bar\[18\],643.54
_14632_,642.98
_07256_,642.54
mask_rev\[13\],642.09
gpio_control_in_2\[13\].resetn,641.91
soc.core.VexRiscv._zz_execute_SRC2\[20\],641.88
net1923,641.86
mgmt_buffers.la_data_out_core\[22\],641.06
net1792,640.69
net974,640.02
_05406_,639.77
_09072_,639.72
net1211,639.49
net1370,639.21
user_io_out\[27\],639.07
_05576_,638.66
net678,638.58
mgmt_buffers.mprj_dat_i_core_bar\[9\],638.45
net1005,637.94
net1306,637.59
_06019_,637.38
_11198_,636.77
_03871_,636.16
net488,636.15
net1197,634.82
net727,634.44
_09963_,634.41
net851,634.32
user_io_out\[29\],634.12
mgmt_buffers.mprj_dat_i_core_bar\[8\],634.02
net1238,634.02
net1470,634.01
soc.core.la_oe_storage\[8\],632.9
_14627_,632.29
net422,632.18
net662,632.13
net1225,631.78
net1398,631.03
_10376_,630.66
mgmt_buffers.mprj_dat_i_core_bar\[27\],630.24
soc.core.VexRiscv.dBusWishbone_CYC,628.95
mgmt_buffers.mprj_cyc_o_core,628.57
net450,628.31
gpio_buf_mgmt_io_out_buf\[0\],628.23
_04971_,628.02
_11444_,627.72
_14612_,627.4
soc.core.VexRiscv.externalInterruptArray_regNext\[2\],625.67
net1491,624.58
soc.core.VexRiscv.externalInterruptArray_regNext\[1\],624.5
net1522,623.92
net764,623.85
user_io_out\[25\],623.82
_09970_,623.4
net1637,623.33
net700,622.94
net425,622.6
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[22\],622.21
net989,621.89
net723,621.78
net676,621.4
net731,620.62
soc.core.VexRiscv._zz_execute_SRC2\[18\],620.5
mgmt_io_out_hk\[23\],619.83
soc.core.VexRiscv._zz_execute_SRC2\[14\],619.59
mask_rev\[1\],618.01
net8,617.78
mgmt_io_out_hk\[16\],616.98
mgmt_buffers.mprj_dat_i_core_bar\[17\],616.15
soc.core.bus_dat_r\[4\],615.86
net1445,615.49
soc.core.VexRiscv._zz_execute_SRC2\[24\],615.43
mgmt_buffers.mprj_dat_i_user\[12\],615.35
mask_rev\[4\],614.99
net566,614.33
soc.core.VexRiscv.lastStageIsFiring,614.26
user_io_oeb\[25\],614.07
_12339_,614.01
net500,613.96
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[8\],613.91
soc.core.VexRiscv._zz_execute_SRC2\[25\],613.23
mgmt_buffers.mprj_dat_i_core_bar\[25\],613.2
net873,613.1
mask_rev\[2\],612.97
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[5\],612.95
net1463,612.92
net694,612.25
net1549,612.13
mgmt_io_out_hk\[4\],611.53
mgmt_buffers.la_data_out_core\[8\],610.82
_14527_,610.6
net435,610.12
soc.core.la_oe_storage\[53\],609.99
mgmt_io_out_hk\[14\],609.14
net826,609.08
mgmt_buffers.mprj_dat_i_core_bar\[16\],608.77
_07251_,607.85
_11201_,607.75
_12214_,607.7
net560,607.5
net558,607
_05880_,605.75
_11439_,605.69
mask_rev\[3\],605.545
net906,605.34
net812,605.24
_12760_,604.82
net760,604.77
gpio_buf_mgmt_io_in_buf\[17\],604.76
soc.core.la_oe_storage\[9\],604.17
_12853_,604.02
net1900,603.73
soc.core.debug_mode_storage,603.64
user_io_oeb\[27\],603.09
net1404,603.06
mask_rev\[0\],600.65
net1880,600.32
net436,600
_10400_,599.64
mgmt_buffers.mprj_ack_i_user,599.62
net1112,599.54
clknet_7_96_0_clock_ctrl.core_clk,599.48
_09959_,599.41
net537,598.72
_11443_,598.54
_11438_,598.38
soc.core.la_oe_storage\[55\],598.13
net658,597.24
net1489,596.71
net722,596.68
net1633,596.55
_05796_,596.37
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[20\],595.99
_10064_,595.52
net917,594.86
net1556,594.35
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[13\],594.21
net1669,594.07
net1132,593.8
net1893,593.65
net1542,593.51
net728,592.98
mgmt_buffers.la_data_out_core\[20\],592.9
net408,592.58
net1387,592.47
soc.core.VexRiscv.decode_to_execute_RS2\[12\],591.99
mgmt_buffers.mprj_dat_o_core\[18\],591.94
clock_ctrl.porb,591.88
net1525,590.76
soc.core.la_oe_storage\[58\],590.63
_09921_,590.44
_12849_,590.39
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[15\],589.93
net1000,589.6
net541,588.74
_10408_,588.61
net1074,588.44
net9,588.15
net1631,588.15
soc.core.VexRiscv.when_DebugPlugin_l264,588.1
net632,587.62
net522,587.14
net423,587.03
_08524_,586.56
soc.core.VexRiscv._zz_execute_SRC2\[31\],586.05
net634,585.89
net1712,585.81
soc.core.debug_oeb_storage,585.67
net1483,585.59
net1497,585.45
_13701_,585.25
net978,585.14
net870,584.83
_09974_,584.62
net1402,584.55
net1456,584.39
soc.core.bus_dat_r\[19\],584.14
net1651,583.99
net1555,583.69
net1210,583.66
_05398_,583.52
net920,583.34
net1870,583.06
net1924,583.01
soc.core.VexRiscv.externalInterruptArray_regNext\[6\],582.55
net1881,582.31
net1643,581.99
net1877,581.14
_13784_,580.87
soc.core.VexRiscv.externalInterruptArray_regNext\[3\],580.55
net1742,579.6
_10042_,579.49
clknet_7_122_0_clock_ctrl.core_clk,579.27
net945,579.03
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[8\],578.68
net1632,578.58
net1871,578.34
_14528_,578.12
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[14\],578.02
_12341_,577.99
mgmt_buffers.mprj_dat_i_core_bar\[28\],577.92
net1416,577.9
net1889,577.78
net966,577.77
_05413_,577.5
net1645,576.85
mgmt_buffers.mprj_dat_i_core_bar\[2\],576.8
net241,576.8
net1417,576.71
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[20\],576.34
net1901,576.1
net1641,575.73
net1897,575.54
net1119,575.41
net1905,575.37
mgmt_buffers.mprj_dat_i_core_bar\[26\],574.71
clknet_7_83_0_clock_ctrl.core_clk,574.65
net1563,574.33
net515,574.09
net1487,573.57
net1634,573.49
net1012,572.8
_11440_,571.74
net1906,571.62
user_io_oeb\[26\],571.56
net732,571.39
gpio_control_in_1\[3\].serial_clock_out,571.15
soc.core.VexRiscv.decode_to_execute_RS1\[11\],571.03
net52,570.5
mgmt_buffers.mprj_dat_i_core_bar\[3\],570.08
net742,569.76
net569,568.53
net564,568.51
_14762_,568.5
_09981_,567.48
user_io_out\[30\],567.24
net773,566.71
net1510,566.7
_14620_,566.36
_09745_,566.26
_09935_,566.14
net1529,565.91
net1876,565.09
net955,564.82
mgmt_buffers.la_data_in_core\[9\],564.34
_09773_,563.58
net875,563.58
mgmt_io_out_hk\[37\],563.32
_09909_,562.9
soc.core.la_oe_storage\[51\],562.9
net1963,562.85
net1986,562.8
_11418_,562.48
soc.core.la_oe_storage\[49\],561.83
net918,561.82
mgmt_buffers.la_data_in_core\[8\],561.54
net876,560.81
net636,560.75
gpio_control_in_2\[3\].serial_load,560.68
net1709,560.61
net482,560.49
net562,560.28
net857,559.82
net1400,559.78
net577,559.31
net841,559.21
soc.core.VexRiscv.decode_to_execute_RS1\[9\],559.13
net1505,559.11
net1410,558.84
gpio_control_in_1\[3\].serial_load_out,557.78
net465,557.78
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[14\],557.64
net839,557.64
net733,557.59
mgmt_io_out_hk\[33\],557.06
net1347,556.9
net1091,556.49
soc.core.VexRiscv.decode_to_execute_RS1\[31\],556.33
net874,556.12
net1443,555.62
gpio_control_bidir_2\[2\].mgmt_ena,555.52
mgmt_buffers.la_data_out_core\[63\],555.38
mgmt_io_out_hk\[25\],555.38
net1361,554.23
_10018_,554.17
net1638,553.89
net1504,553.48
net943,552.82
_09964_,552.6
_10062_,552.33
soc.core.VexRiscv.IBusCachedPlugin_cache.io_mem_rsp_payload_data\[15\],551.85
net1969,551.65
_09593_,551.09
net1235,551.09
net880,551.03
net737,550.95
net493,550.61
net1980,550.53
soc.core.VexRiscv.execute_CsrPlugin_csr_833,550.21
net1295,549.89
net1668,549.41
soc.core.VexRiscv._zz_execute_SRC2\[7\],548.55
net1917,548.29
net519,547.96
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[24\],547.3
net749,547.06
soc.core.la_oe_storage\[60\],545.93
net738,545.82
net1528,545.77
net889,545.67
net811,545.03
net1680,544.93
gpio_buf_mgmt_io_out_buf\[12\],544.79
mgmt_buffers.mprj_dat_i_core_bar\[10\],544.52
net739,544.17
_09641_,543.25
net871,543.17
_13349_,543.08
net479,542.58
soc.core.la_oe_storage\[22\],542.42
net487,542.31
mgmt_io_out_hk\[24\],541.99
net1519,541.75
_14533_,541.67
soc.core.VexRiscv._zz_execute_SRC2\[19\],541.13
net765,540.7
net1367,539.81
mgmt_buffers.mprj_dat_o_core\[13\],539.68
_14530_,539.58
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[14\],539.38
clknet_7_87_0_clock_ctrl.core_clk,539.38
net705,538.9
net1202,538.69
net517,538.52
_14615_,538.46
_09036_,538.21
_05237_,538.05
net612,537.98
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[11\],537.32
net690,537.32
net1934,537.04
_15117_,536.93
gpio_control_in_1\[4\].serial_clock_out,536.79
_11437_,536.57
net829,536.09
net53,535.78
net1559,535.65
net951,535.25
_10082_,535.06
net1521,534.94
net1537,534.38
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[0\],534.22
net1672,533.83
net1983,533.68
soc.core.bus_dat_r\[11\],532.98
_12063_,532.25
net590,532.21
user_io_oeb\[28\],531.58
_09994_,531.24
_14567_,531.22
net1642,530.93
net675,530.6
_09976_,530.2
net1553,530.2
net514,529.85
net1676,529.81
net1077,529.03
net1674,528.74
net949,527.49
net1664,527.38
net757,527.33
soc.core.la_ien_storage\[53\],527.3
net521,526.85
net686,526.73
net1671,526.45
net1121,526.18
net1535,525.72
_11441_,525.69
soc.core.VexRiscv._zz_execute_SRC2\[27\],525.59
soc.core.VexRiscv.execute_CsrPlugin_csr_835,525.57
net673,525.54
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[17\],525.43
mgmt_buffers.la_data_out_core\[25\],524.02
user_io_oeb\[30\],523.07
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[16\],523.04
net539,522.42
net698,522.23
mgmt_buffers.mprj_dat_i_core_bar\[5\],522.02
_12988_,521.97
_10014_,521.94
mgmt_buffers.mprj_dat_i_user\[15\],521.78
net486,521.7
soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address\[13\],520.84
net1554,520.26
_05582_,519.7
_10372_,519.6
gpio_buf_mgmt_io_out_buf\[9\],519.59
soc.core.VexRiscv._zz_execute_SRC2\[13\],519.17
mgmt_io_out_hk\[35\],519.13
soc.core.la_oe_storage\[50\],518.88
soc.core.la_out_storage\[20\],518.61
net853,517.96
net1072,517.65
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[9\],517.17
_14623_,517.03
soc.core.uartwishbonebridge_rs232phytx_state,516.56
user_io_oeb\[36\],516.18
net1465,515.7
net431,515.51
net1442,515.3
net1670,515.2
soc.core.VexRiscv.decode_to_execute_RS1\[10\],515.03
user_io_oeb\[7\],514.6
_05571_,514.52
soc.core.VexRiscv._zz_execute_SRC2\[26\],514.52
net940,514.37
net1547,514.1
_13768_,514.08
net594,513.75
net1207,513.62
net1885,513.57
_05374_,513.52
net1232,513.52
user_io_oeb\[8\],512.87
soc.core.bus_dat_r\[3\],512.82
net3,512.82
net520,512.73
net1509,512.34
net709,511.64
_11442_,511.54
net446,511.28
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[9\],510.36
_11180_,510.15
net454,509.51
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[8\],509.19
net671,509.08
net51,508.95
net481,508.49
net792,508.4
net516,507.49
_09730_,506.8
net1408,506.55
net769,506.51
net443,506.12
net937,506.06
net36,505.78
user_io_oeb\[9\],504.71
net1415,504.67
net598,504.36
soc.core.la_out_storage\[63\],504.29
clknet_1_0_4_clock_ctrl.core_clk,504.25
net1414,503.78
net665,503.73
net735,503.62
user_io_oeb\[10\],503.59
net1208,503.59
net1873,503.35
net1462,502.65
_09736_,502.48
soc.core.la_oe_storage\[59\],502.37
net1375,501.64
net1543,501.64
net1551,501.62
net890,501.6
net919,501.01
net1413,500.11
mgmt_io_out_hk\[31\],500.04
_11181_,499.76
net831,499.58
gpio_control_in_1\[7\].serial_data_out,499.52
soc.core.dbg_uart_dbg_uart_tx,499.3
net518,499.09
net836,498.45
net703,498.23
net761,498.05
net1789,497.89
soc.core.la_oe_storage\[56\],496.82
soc.core.la_out_storage\[22\],496.77
net473,496.66
net1322,496.15
net641,496.05
net475,495.08
_11196_,494.53
net428,494.52
net572,494.49
net1503,493.97
_12061_,493.86
net770,493.04
user_io_oeb\[31\],492.76
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[21\],491.94
net778,491.85
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[17\],491.32
net936,491.04
_15665_,490.76
net668,489.16
_14590_,489.12
gpio_control_in_1\[4\].serial_load_out,488.59
net1501,488.33
_11996_,488.15
mgmt_buffers.mprj_dat_o_core\[25\],488.1
mgmt_buffers.mprj_dat_i_user\[1\],487.26
mgmt_io_out_hk\[26\],487.16
_05239_,486.87
gpio_control_in_1\[7\].resetn_out,486.79
net15,486.74
net916,486.37
soc.core.VexRiscv.execute_CsrPlugin_csr_3008,485.16
net688,484.53
_14571_,484.4
net403,484.31
net872,483.93
mgmt_buffers.la_data_out_core\[61\],483.75
soc.core.mgmtsoc_litespisdrphycore_sr_in\[8\],482.87
_14531_,482.77
soc.core.la_oe_storage\[20\],481.06
user_io_out\[7\],481
clknet_7_119_0_clock_ctrl.core_clk,480.93
net1574,480.79
soc.core.la_oe_storage\[24\],480.77
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[25\],480.63
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[1\],480.58
net828,480.2
mgmt_buffers.mprj_dat_o_core\[0\],480.07
net6,479.88
_09060_,479.51
soc.core.VexRiscv.decode_to_execute_RS1\[5\],479.36
_08481_,479.19
_09726_,479.14
clknet_7_115_0_clock_ctrl.core_clk,479.1
mgmt_buffers.la_data_in_enable\[49\],478.8
soc.core.sram.ram512x32.WEN\[3\],478.76
net882,478.39
_09953_,478.17
soc.core.sram.ram512x32.WEN\[0\],478.02
net1213,477.87
net485,477.57
soc.core.sram.ram512x32.WEN\[1\],477.32
net767,476.76
net1703,476.66
_12245_,476.1
soc.core.la_oe_storage\[19\],476.1
clknet_7_88_0_clock_ctrl.core_clk,475.57
net509,475.4
_10033_,473.91
net877,473.78
_14638_,473.76
_10925_,473.2
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[6\],472.69
net17,472.5
net575,472.41
_10068_,472.32
soc.core.uart_enabled_storage,472.08
net608,472.04
net795,471.72
net1299,471.54
clknet_7_108_0_clock_ctrl.core_clk,471.48
mgmt_io_out_hk\[34\],469.85
net734,469.69
net588,469.25
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[25\],468.79
net1896,468.77
net559,468.6
net947,468.5
soc.core.VexRiscv._zz_execute_SHIFT_CTRL\[0\],468.13
clknet_7_82_0_clock_ctrl.core_clk,467.99
user_io_oeb\[11\],467.75
_09078_,467.7
net820,467.22
soc.core.spi_enabled_storage,466.95
_14750_,466.73
_13406_,466.53
net707,466.34
soc.core.VexRiscv._zz_execute_SRC2\[5\],466.26
net563,466
net1544,465.98
net1520,465.94
soc.core.dbg_uart_tx_data\[0\],465.75
clknet_7_86_0_clock_ctrl.core_clk,465.72
net1499,465.59
net476,465.56
net1500,464.3
gpio_control_in_2\[13\].shift_register\[9\],464.29
_09783_,464.12
_09917_,464.07
_05378_,463.73
mgmt_io_out_hk\[28\],463.59
_14601_,463.17
_05276_,462.95
soc.core.la_oe_storage\[57\],462.34
soc.core.mgmtsoc_litespisdrphycore_sr_in\[23\],461.59
_09054_,461.49
_09633_,461.47
soc.core.la_oe_storage\[23\],461.26
net891,461.15
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[23\],460.98
_05382_,460.93
mgmt_buffers.mprj_dat_i_core_bar\[7\],460.88
clknet_7_81_0_clock_ctrl.core_clk,460.63
gpio_control_in_1\[3\].resetn_out,460.61
net1384,460
user_io_oeb\[12\],459.77
net1512,459.21
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[19\],459.14
net40,459.11
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[5\],458.39
clknet_7_127_0_clock_ctrl.core_clk,458.17
net819,458.01
user_io_out\[8\],457.99
net1790,457.57
net585,457.03
mgmt_buffers.mprj_dat_o_core\[29\],457.01
_05579_,456.5
mgmt_buffers.mprj_dat_i_user\[2\],456.26
net1018,456.15
net859,455.85
soc.core.dbg_uart_rx_data\[6\],455.81
net1339,455.22
net1358,454.7
clknet_7_13_0_clock_ctrl.core_clk,454.1
net1464,453.46
net1468,453.32
mgmt_buffers.mprj_dat_o_core\[12\],453.29
mgmt_io_out_hk\[29\],453.05
clknet_7_12_0_clock_ctrl.core_clk,452.47
net958,452.41
_11816_,452.36
mgmt_io_out_hk\[27\],452.34
_10810_,451.97
net592,451.72
_09125_,451.56
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[13\],451.46
soc.core.la_ien_storage\[52\],451.05
_09096_,450.39
soc.core.la_out_storage\[24\],450.34
mgmt_buffers.la_data_out_core\[24\],450.25
net41,450.15
soc.core.VexRiscv.decode_to_execute_RS1\[4\],450.02
net1570,449.87
_13792_,449.78
net830,449.53
_06020_,449.41
net1644,449.17
net535,449.16
net409,448.95
_10054_,448.62
net1562,448.42
net1573,448.39
_12249_,448.29
net1378,448.21
_14768_,448.2
_05250_,447.79
net1411,447.64
soc.core.la_ien_storage\[55\],447.49
net1461,447.48
gpio_control_in_2\[2\].serial_clock,447.29
net754,446.99
user_io_out\[9\],446.74
_14514_,445.92
soc.core.mgmtsoc_litespisdrphycore_sr_in\[10\],445.81
net610,445.68
mgmt_buffers.la_data_out_core\[23\],445.67
soc.core.bus_dat_r\[2\],445.62
net659,445.01
net483,444.95
net1879,444.69
clknet_7_14_0_clock_ctrl.core_clk,444.07
net1571,444.02
net1561,443.74
_09102_,443.72
_09967_,442.98
_08473_,442.8
mgmt_buffers.la_data_out_core\[27\],442.31
user_io_out\[10\],442.26
_13772_,441.94
soc.core.la_oe_storage\[25\],441.52
net1575,441.24
gpio_control_in_1\[5\].serial_clock_out,441.13
net606,440.6
net614,439.91
net414,439.46
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid,439.04
_10066_,438.31
net768,438.14
_14607_,437.97
soc.core.VexRiscv.decode_to_execute_RS1\[6\],437.66
_14062_,437.04
net1972,436.8
soc.core.la_ien_storage\[54\],436.29
net1557,436.28
clknet_7_8_0_clock_ctrl.core_clk,436.15
soc.core.la_oe_storage\[26\],436.07
_09971_,436.02
soc.core.la_out_storage\[25\],434.95
clknet_7_124_0_clock_ctrl.core_clk,434.84
_14774_,434.76
soc.core.interface6_bank_bus_dat_r\[4\],434.61
_05840_,434.16
net1343,433.7
soc.core.la_out_storage\[19\],433.22
net1214,433.19
mgmt_buffers.mprj_dat_o_core\[27\],433.14
net444,433.11
net406,433.05
net1739,432.57
net954,432.53
_14597_,432.42
net1399,432.05
net580,432.02
_11995_,431.73
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[30\],431.25
_09913_,430.32
_10020_,430.18
net1118,429.72
net582,429.64
mgmt_buffers.la_data_out_core\[60\],429.63
net809,429.23
net1226,429.06
net1665,429.06
clknet_7_101_0_clock_ctrl.core_clk,429
clknet_7_55_0_clock_ctrl.core_clk,428.58
clknet_7_103_0_clock_ctrl.core_clk,428.42
_10015_,428.37
_09958_,428.32
net823,427.4
soc.core.uart_rx_fifo_consume\[3\],426.66
net1572,426.57
net1139,426.4
clknet_7_121_0_clock_ctrl.core_clk,426.06
soc.core.la_out_storage\[26\],425.89
_14635_,425.75
mgmt_buffers.la_data_in_enable\[50\],425.75
_09029_,425.7
_06016_,425.65
net821,425.59
soc.core.bus_dat_r\[17\],425.19
mgmt_buffers.mprj_dat_o_core\[26\],425.16
_05091_,424.82
_09801_,424.66
_15383_,424.58
net42,424.58
_05613_,424.21
_09922_,423.54
_09819_,423.14
net1496,422.97
_09066_,422.95
_13776_,422.8
mgmt_io_out_hk\[3\],422.71
clknet_7_15_0_clock_ctrl.core_clk,422.06
_07243_,421.6
_09090_,421.17
mgmt_buffers.mprj_adr_o_core\[12\],421.17
soc.core.la_out_storage\[23\],420.24
net925,420.07
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[18\],419.65
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[22\],419.03
_09892_,418.88
gpio_control_bidir_2\[1\].mgmt_ena,418.61
_15388_,418.42
gpio_control_in_1\[4\].resetn_out,418.42
soc.core.la_oe_storage\[18\],417.54
_09048_,417.3
_14658_,417.3
clknet_7_97_0_clock_ctrl.core_clk,417.11
net655,417
soc.core.la_ien_storage\[57\],416.93
_05711_,416.76
_11679_,416.34
net429,416.1
net432,415.7
mgmt_buffers.mprj_dat_i_core_bar\[31\],415.57
_09108_,415.52
_10165_,415.29
net565,415.28
net630,415.22
net715,415.21
net766,414.83
net1495,414.2
_12323_,413.88
soc.core.VexRiscv._zz_execute_SRC2\[28\],413.72
net711,413.67
_15468_,413.38
net2395,413.19
clknet_7_71_0_clock_ctrl.core_clk,413.03
soc.core.VexRiscv.decode_to_execute_RS1\[7\],413.02
mgmt_buffers.mprj_dat_o_core\[14\],412.82
mgmt_buffers.la_data_out_core\[19\],412.02
gpio_control_in_1\[1\].serial_load_out,411.94
clknet_7_80_0_clock_ctrl.core_clk,411.72
net910,411.52
_05275_,411.38
clknet_7_0_0_clock_ctrl.core_clk,411.11
_12469_,411.01
_00064_,410.77
soc.core.mgmtsoc_litespisdrphycore_sr_in\[1\],410.77
soc.core.VexRiscv.DebugPlugin_resetIt,410.53
_09988_,410.48
net1498,410.36
net736,409.77
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[9\],409.41
net58,409.41
_08483_,409.3
mgmt_buffers.mprj_dat_i_user\[4\],409.22
_14576_,409.09
_14583_,408.85
clknet_7_99_0_clock_ctrl.core_clk,408.71
user_io_out\[11\],408.66
_09962_,408.5
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[24\],408.39
mgmt_buffers.mprj_adr_o_core\[5\],408.15
_10002_,407.36
net1303,407.29
mgmt_io_out_hk\[12\],406.98
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[14\],406.9
clknet_7_60_0_clock_ctrl.core_clk,406.79
soc.core.la_out_storage\[18\],406.66
gpio_control_bidir_1\[0\].resetn,406.39
net1304,406.25
soc.core.la_oe_storage\[41\],405.88
_13282_,405.54
net1775,405.49
soc.core.la_ien_storage\[56\],405.12
_14780_,405.03
_09887_,404.8
_09864_,404.76
net1239,404.66
_14586_,404.37
_13593_,403.94
user_io_out\[37\],403.62
soc.core.VexRiscv.decode_to_execute_RS1\[14\],403.54
mgmt_buffers.la_data_out_core\[18\],403.06
pll.ireset,402.93
_10078_,402.42
soc.core.mgmtsoc_litespisdrphycore_sr_in\[11\],402.25
soc.core.dbg_uart_rx_data\[3\],402.1
net1133,401.93
soc.core.VexRiscv._zz_execute_SRC2\[3\],401.81
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[29\],401.77
soc.core.VexRiscv._zz_execute_SRC1_CTRL\[0\],401.73
_14604_,401.72
net677,401.56
soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address\[3\],401.54
mgmt_buffers.la_data_out_core\[41\],400.92
net501,400.71
_05586_,400.4
net682,400.2
soc.core.la_oe_storage\[21\],399.94
soc.core.la_out_storage\[60\],399.84
soc.core.la_out_storage\[61\],399.57
mgmt_buffers.mprj_stb_o_core,398.97
net567,398.9
_09978_,398.45
net1181,398.35
_05390_,398.26
net1560,397.67
net1017,397.66
clknet_7_54_0_clock_ctrl.core_clk,397.64
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[23\],397.25
_13820_,397.19
soc.core.mgmtsoc_litespisdrphycore_sr_in\[9\],396.63
net762,396.53
net785,396.52
net720,396.43
mgmt_buffers.la_data_out_core\[26\],396.34
_13868_,396.07
_14642_,395.97
_05228_,395.92
clknet_7_65_0_clock_ctrl.core_clk,395.83
net858,395.72
clknet_7_56_0_clock_ctrl.core_clk,395.46
_10084_,395.43
_09016_,395.41
mgmt_buffers.la_data_out_core\[29\],395.27
soc.core.la_ien_storage\[62\],394.92
user_io_out\[12\],394.66
soc.core.la_oe_storage\[29\],393.97
_09869_,393.83
soc.core.la_oe_storage\[52\],393.68
mgmt_buffers.la_data_out_core\[42\],393.54
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[28\],393.09
mgmt_buffers.mprj_dat_i_user\[3\],392.98
_08992_,392.66
net849,392.01
clknet_7_102_0_clock_ctrl.core_clk,391.85
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[29\],391.44
net663,391.24
clknet_2_3_1_clock_ctrl.core_clk,391.03
mgmt_io_out_hk\[32\],390.89
_09881_,390.37
soc.core.VexRiscv._zz_execute_BRANCH_CTRL\[0\],390.34
soc.core.dbg_uart_rx_data\[5\],390.1
_09084_,389.76
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[16\],389.65
soc.core.VexRiscv.decode_to_execute_RS1\[8\],389.59
net502,389.41
_09042_,389.35
_11997_,389.35
_08525_,389.17
soc.core.VexRiscv.decode_to_execute_RS2\[16\],388.28
soc.core.bus_dat_r\[18\],388.13
_09982_,387.96
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[4\],387.72
soc.core.VexRiscv.decode_to_execute_RS2\[19\],387.57
_13709_,387.52
net503,387.3
_11958_,386.96
net796,386.1
_06027_,385.89
clknet_7_92_0_clock_ctrl.core_clk,385.82
soc.core.la_out_storage\[27\],385.33
mgmt_io_out_hk\[30\],385.19
_12379_,385.06
net18,384.87
net816,384.86
net1545,384.72
_09884_,384.37
net895,384.37
soc.core.interface6_bank_bus_dat_r\[6\],384.31
soc.core.VexRiscv._zz_execute_SRC2\[12\],384.13
_05389_,383.7
_09448_,383.65
_05101_,383.56
_15196_,383.52
gpio_control_in_2\[0\].resetn,383.37
_15116_,383.34
soc.core.la_oe_storage\[27\],383.33
soc.core.la_oe_storage\[54\],383.14
_10036_,383.06
soc.core.mgmtsoc_litespisdrphycore_sr_in\[13\],383.01
net661,382.98
clknet_7_74_0_clock_ctrl.core_clk,382.84
_05793_,382.69
_09918_,382.04
mgmt_buffers.mprj_dat_i_core_bar\[29\],381.97
_15393_,381.92
net1403,381.62
_09910_,381.54
net54,381.46
mgmt_buffers.la_data_out_core\[35\],381.37
net1100,381.35
soc.core.VexRiscv._zz_execute_SRC2\[2\],381.26
clknet_7_123_0_clock_ctrl.core_clk,381.06
_08957_,380.95
net1888,380.85
net1513,380.77
soc.core.bus_dat_r\[16\],380.66
soc.core.la_out_storage\[21\],380.49
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[6\],380.34
net56,380.34
soc.core.VexRiscv.decode_to_execute_RS1\[17\],379.73
net679,379.57
mgmt_buffers.la_data_out_core\[28\],379.54
_09949_,379.51
soc.core.uart_rx_fifo_consume\[0\],379.51
_09943_,379.27
clknet_7_116_0_clock_ctrl.core_clk,378.68
soc.core.la_out_storage\[17\],378.61
net810,378.45
soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address\[4\],377.89
_14742_,377.59
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[27\],377.22
net1740,377.21
net755,377.17
net1565,376.9
clknet_7_69_0_clock_ctrl.core_clk,376.8
net417,376.55
clknet_7_3_0_clock_ctrl.core_clk,376.26
soc.core.mgmtsoc_litespisdrphycore_sr_in\[14\],375.93
_10074_,375.54
net1646,375.25
net1508,375.05
soc.core.interface6_bank_bus_dat_r\[1\],374.69
soc.core.VexRiscv._zz_execute_SRC1_CTRL\[1\],374.49
soc.core.dbg_uart_rx_data\[2\],374.39
net888,374.08
_09844_,373.75
_09914_,373.51
_10405_,372.93
soc.core.slave_sel_r\[5\],372.9
mgmt_buffers.la_data_out_core\[62\],372.82
net824,372.74
net421,372.44
gpio_control_in_1\[0\].serial_clock,371.67
gpio_control_in_2\[4\].serial_clock,371.59
soc.core.multiregimpl72_regs1,371.38
clknet_7_90_0_clock_ctrl.core_clk,371.22
_10048_,370.74
_05924_,370.16
net1046,370.1
net748,369.96
net1538,369.72
mgmt_buffers.mprj_sel_o_core\[0\],369.7
_09946_,369.65
_14741_,369.65
net405,369.65
clknet_7_79_0_clock_ctrl.core_clk,369.49
soc.core.interface6_bank_bus_dat_r\[5\],369.09
clknet_7_42_0_clock_ctrl.core_clk,368.74
soc.core.la_oe_storage\[17\],368.69
mgmt_buffers.mprj_dat_o_core\[1\],368.21
net719,368.06
clock_ctrl.divider.even_0.resetb,368.05
soc.core.VexRiscv.decode_to_execute_RS1\[29\],367.89
clknet_7_114_0_clock_ctrl.core_clk,367.72
soc.core.multiregimpl2_regs0,367.41
net441,367.27
net1428,367.22
soc.core.mgmtsoc_litespisdrphycore_sr_in\[4\],367.09
_09926_,366.63
clknet_7_107_0_clock_ctrl.core_clk,366.51
net430,366.44
net401,366.16
soc.core.VexRiscv.CsrPlugin_hadException,366.02
clknet_7_11_0_clock_ctrl.core_clk,365.18
mgmt_buffers.la_data_out_core\[21\],364.98
mgmt_io_out_hk\[19\],364.42
net1182,364.28
_05812_,364.17
soc.core.mgmtsoc_litespisdrphycore_sr_in\[2\],364.15
_08478_,363.73
gpio_control_in_2\[3\].serial_clock,363.7
net1388,363.51
soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address\[2\],363.14
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[4\],363.03
_05248_,362.98
soc.core.la_oe_storage\[46\],362.95
_12340_,362.85
mgmt_buffers.user_irq_core\[0\],362.74
_11865_,362.37
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[17\],362.07
net1313,361.97
net1308,361.83
net1296,361.64
net55,361.3
net434,361.17
soc.core.mgmtsoc_litespisdrphycore_sr_in\[18\],361.13
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[26\],360.37
net1187,360.02
_05930_,359.22
net1309,359.2
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[11\],358.8
_12470_,358.76
_05218_,358.71
net416,358.66
_05402_,358.5
net402,358.02
_05407_,357.89
mgmt_buffers.user_irq_core\[2\],357.7
gpio_control_in_2\[4\].serial_load,357.51
soc.core.VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED,357.33
net35,357.33
soc.core.VexRiscv.decode_to_execute_RS2\[17\],356.87
clknet_7_125_0_clock_ctrl.core_clk,356.84
soc.core.mgmtsoc_litespisdrphycore_sr_in\[12\],356.55
_09939_,356.31
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[2\],356.16
_05937_,356.04
_09830_,355.06
net2459,355.05
_09284_,354.82
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[2\],354.26
_05252_,354.07
soc.core.memdat_3\[4\],353.97
clknet_7_20_0_clock_ctrl.core_clk,353.8
net1386,353.57
soc.core.interface9_bank_bus_dat_r\[8\],353.41
_09874_,352.55
_09316_,352.29
net452,352.16
clknet_3_7_2_clock_ctrl.core_clk,352.02
clknet_7_126_0_clock_ctrl.core_clk,351.43
_14649_,351.12
_13476_,351.09
_11424_,350.85
soc.core.mgmtsoc_master_cs_storage,350.71
mgmt_buffers.la_data_out_core\[44\],350.42
net2463,350.05
soc.core.VexRiscv._zz_execute_SRC2\[30\],349.73
_09854_,349.66
_10407_,349.17
soc.core.VexRiscv.execute_LightShifterPlugin_isActive,349.17
net1946,348.93
soc.core.mgmtsoc_litespisdrphycore_clk,348.58
net410,348.58
net897,348.26
clknet_7_100_0_clock_ctrl.core_clk,348.2
clknet_7_2_0_clock_ctrl.core_clk,347.75
clknet_7_50_0_clock_ctrl.core_clk,347.61
gpio_control_in_1\[8\].serial_clock_out,347.51
_10403_,347.45
_08943_,347.25
_09009_,347.2
_05815_,346.93
_09859_,346.39
net1047,346.12
gpio_control_in_1\[0\].serial_clock_out,346.1
clknet_7_9_0_clock_ctrl.core_clk,346.1
net848,345.96
_13796_,345.67
soc.core.mgmtsoc_value\[31\],345.2
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[10\],345.06
_05566_,344.5
clknet_7_105_0_clock_ctrl.core_clk,344.47
_08921_,343.28
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[28\],342.93
net1903,342.77
gpio_control_bidir_1\[0\].serial_clock,342.63
gpio_control_in_1\[6\].serial_load_out,342.33
mgmt_buffers.user_irq_core\[1\],342.07
gpio_control_in_1\[2\].serial_clock_out,341.91
soc.core.la_out_storage\[62\],341.7
soc.core.multiregimpl70_regs1,341.7
soc.core.VexRiscv._zz_execute_BRANCH_CTRL\[1\],341.27
soc.core.VexRiscv.CsrPlugin_exceptionPendings_3,341.04
_12582_,340.77
clknet_4_2_0_clock_ctrl.core_clk,340.73
_10420_,340.58
soc.core.la_oe_storage\[28\],340.58
_15443_,340.53
clknet_7_43_0_clock_ctrl.core_clk,340.5
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[18\],340.48
soc.core.bus_dat_r\[24\],340.44
_11862_,339.97
soc.core.interface6_bank_bus_dat_r\[15\],339.92
net1550,339.91
_05278_,339.7
_09590_,339.41
_08936_,339.36
soc.core.uart_tx_fifo_consume\[3\],339.16
_09942_,339.09
soc.core.mgmtsoc_litespisdrphycore_sr_in\[15\],338.85
soc.core.VexRiscv.decode_to_execute_RS1\[3\],338.73
gpio_buf_mgmt_io_oeb\[0\],338.66
soc.core.la_out_storage\[28\],338.58
clknet_7_10_0_clock_ctrl.core_clk,338.5
net834,338.24
soc.core.mgmtsoc_litespisdrphycore_sr_in\[3\],337.97
_09955_,337.92
mgmt_buffers.la_data_in_enable\[51\],337.73
net784,337.64
soc.core.dbg_uart_rx_data\[4\],337.17
_09893_,337.14
mgmt_buffers.la_data_out_core\[17\],336.98
soc.core.memdat_3\[2\],336.29
_14786_,336.2
net827,335.52
net793,335.41
gpio_control_in_1\[10\].resetn,335.26
net825,335.21
soc.core.VexRiscv.decode_to_execute_RS1\[1\],335.12
net815,334.98
soc.core.mgmtsoc_bus_errors\[14\],334.37
mgmt_buffers.la_data_out_core\[31\],334.18
_05217_,333.73
_08964_,333.35
soc.core.VexRiscv.decode_to_execute_RS1\[24\],333.2
soc.core.bus_dat_r\[1\],333.11
clknet_7_104_0_clock_ctrl.core_clk,332.49
net442,332.29
_15655_,332.18
gpio_control_in_1\[1\].serial_clock_out,332.17
_05373_,332.13
_10076_,332
mgmt_buffers.mprj_dat_i_user\[5\],331.99
net12,331.94
soc.core.memdat_3\[7\],331.81
soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address\[0\],331.57
_13769_,331.52
clknet_7_89_0_clock_ctrl.core_clk,331.08
soc.core.VexRiscv.decode_to_execute_RS1\[30\],330.96
_09934_,330.76
_11185_,330.76
soc.core.la_oe_storage\[40\],330.69
_15478_,330.55
soc.core.memdat_3\[3\],330.45
_09968_,330.4
_09825_,330.1
_08978_,329.48
soc.core.dbg_uart_data\[0\],329.43
soc.core.la_ien_storage\[59\],329.33
clknet_1_1_4_clock_ctrl.core_clk,329.33
soc.core.bus_dat_r\[29\],329.19
mgmt_buffers.la_data_out_core\[58\],329.14
net1429,329.05
mgmt_buffers.mprj_sel_o_core\[1\],328.96
gpio_control_in_1a\[4\].serial_clock_out,328.84
_09141_,328.82
clknet_7_109_0_clock_ctrl.core_clk,328.39
net924,328.37
gpio_control_in_2\[2\].serial_load,328.2
soc.core.bus_dat_r\[30\],328.07
net1663,327.94
net896,327.42
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[6\],327.33
net27,327.19
soc.core.dbg_uart_bytes_count\[0\],326.93
_09930_,326.92
_09742_,326.53
_10080_,326.26
gpio_control_in_1\[2\].serial_load_out,325.53
_11699_,325.46
soc.core.interface6_bank_bus_dat_r\[11\],325.46
soc.core.VexRiscv._zz_execute_SRC2\[29\],325.33
soc.core.VexRiscv.decode_to_execute_RS1\[2\],325.33
net1484,325.08
soc.core.memdat_3\[6\],324.8
_05015_,324.72
soc.core.mgmtsoc_litespisdrphycore_sr_in\[26\],324.57
net1459,324.5
net2335,324.49
_14446_,324.29
_05881_,324.07
net34,323.97
net456,323.73
_11864_,323.68
_15121_,323.68
net657,323.51
_10409_,323.41
_05471_,323.37
net1385,323.12
mgmt_buffers.mprj_dat_i_user\[6\],323.03
mgmt_io_out_hk\[36\],323.03
gpio_control_bidir_2\[1\].serial_clock,322.93
clknet_7_112_0_clock_ctrl.core_clk,322.87
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[30\],322.66
clknet_4_11_0_clock_ctrl.core_clk,322.05
clock_ctrl.user_clk,321.96
clknet_2_1_1_clock_ctrl.core_clk,321.73
_06013_,321.49
net477,321.49
net1506,321.48
_04993_,321.17
_14655_,321.17
clknet_7_46_0_clock_ctrl.core_clk,321.09
gpio_control_in_1\[4\].serial_data_out,320.93
net2354,320.89
net1334,320.63
clknet_4_9_0_clock_ctrl.core_clk,320.37
mgmt_buffers.mprj_dat_i_user\[19\],320.23
clknet_7_120_0_clock_ctrl.core_clk,320.02
soc.core.la_oe_storage\[44\],319.81
mgmt_buffers.la_data_out_core\[40\],319.67
net404,319.42
net455,319.42
clknet_4_8_0_clock_ctrl.core_clk,319.35
clknet_7_39_0_clock_ctrl.core_clk,319.27
_09737_,318.69
gpio_control_bidir_2\[1\].pad_gpio_out,318.69
net2412,318.04
clknet_7_84_0_clock_ctrl.core_clk,317.32
_08985_,317.06
net451,317.05
net426,316.85
_09969_,316.5
soc.core.la_out_storage\[29\],316.4
_05241_,316.05
clknet_7_117_0_clock_ctrl.core_clk,315.8
soc.core.VexRiscv.decode_to_execute_RS1\[28\],315.72
clknet_7_29_0_clock_ctrl.core_clk,315.72
clknet_2_2_1_clock_ctrl.core_clk,315.38
clknet_7_68_0_clock_ctrl.core_clk,315.27
mgmt_buffers.la_data_out_core\[36\],315.14
gpio_control_bidir_1\[1\].serial_clock_out,315.06
_09985_,314.69
clknet_7_85_0_clock_ctrl.core_clk,314.66
clknet_7_38_0_clock_ctrl.core_clk,314.62
_05242_,314.45
_13469_,314.32
soc.core.interface6_bank_bus_dat_r\[16\],314.21
soc.core.la_oe_storage\[47\],314.21
_09896_,314.13
soc.core.VexRiscv.execute_CsrPlugin_csr_834,313.89
_03876_,313.7
_09902_,313.62
net504,313.52
mgmt_buffers.mprj_sel_o_core\[3\],313.48
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[3\],313.43
_13780_,313.09
soc.core.la_oe_storage\[42\],313.09
_09945_,313.04
clknet_7_118_0_clock_ctrl.core_clk,312.84
_14662_,312.79
_08950_,312.68
gpio_control_bidir_2\[0\].serial_clock,312.23
gpio_control_in_1\[10\].serial_load,312.05
clknet_4_10_0_clock_ctrl.core_clk,312.02
net1779,311.97
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[23\],311.71
_09073_,311.46
soc.core.interface6_bank_bus_dat_r\[8\],311.36
clknet_2_0_1_clock_ctrl.core_clk,311.14
net884,311.09
soc.core.memdat_3\[5\],311.04
_14462_,310.9
clknet_4_4_0_clock_ctrl.core_clk,310.9
net972,310.58
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[23\],310.29
net794,310.29
_11460_,310.21
clknet_4_0_0_clock_ctrl.core_clk,309.78
clknet_7_106_0_clock_ctrl.core_clk,309.38
_13800_,309.32
soc.core.VexRiscv.decode_to_execute_RS1\[23\],309.27
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[26\],309.05
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[21\],309
clknet_4_13_0_clock_ctrl.core_clk,308.9
_15473_,308.71
clknet_7_40_0_clock_ctrl.core_clk,308.58
_10023_,308.56
net1540,308.26
net19,308.15
_13753_,307.54
soc.core.interface6_bank_bus_dat_r\[10\],307.54
gpio_control_in_2\[1\].serial_clock,307.39
_10035_,307.08
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[24\],307.08
gpio_control_in_2\[0\].serial_load,306.9
_15302_,306.66
_09134_,306.61
clknet_3_3_2_clock_ctrl.core_clk,306.32
gpio_control_in_1\[0\].serial_load,306.26
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[19\],305.73
clknet_3_5_2_clock_ctrl.core_clk,305.3
_13788_,305.2
_05907_,305.17
soc.core.dbg_uart_rx_data\[1\],305.08
clknet_7_91_0_clock_ctrl.core_clk,305.08
clknet_7_41_0_clock_ctrl.core_clk,304.34
net887,304.13
net750,303.89
clknet_3_2_2_clock_ctrl.core_clk,303.67
mgmt_buffers.mprj_dat_i_user\[7\],303.38
net747,303.34
soc.core.VexRiscv._zz_execute_SRC2\[4\],303.17
_08500_,303.01
_09130_,302.96
_10369_,302.79
_05816_,302.66
_05409_,302.6
_09637_,302.37
net13,302.31
soc.core.mgmtsoc_vexriscv_i_cmd_valid,302.04
_09960_,301.89
_11459_,301.77
_11706_,301.59
_11431_,301.44
_12809_,301.4
mgmt_buffers.mprj_adr_o_core\[9\],301.38
_09182_,301.33
net1667,301.33
_05875_,301.11
clknet_4_3_0_clock_ctrl.core_clk,300.97
net561,300.58
net941,300.37
_03867_,300.31
net445,300.28
soc.core.VexRiscv.decode_to_execute_MEMORY_ENABLE,300.26
net1016,300.18
_13513_,300.16
clknet_4_7_0_clock_ctrl.core_clk,299.99
soc.core.mgmtsoc_litespisdrphycore_sr_in\[16\],299.84
soc.core.VexRiscv._zz_execute_SRC2\[8\],299.52
soc.core.la_out_storage\[35\],299.24
_05618_,298.82
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[0\],298.77
soc.core.la_oe_storage\[31\],298.48
pll.pll_control.tint\[4\],298.15
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[3\],298.07
soc.core.la_oe_storage\[36\],297.97
soc.core.sys_uart_tx,297.92
gpio_control_in_1a\[0\].serial_load_out,297.19
net39,297.14
net885,296.8
_11457_,296.72
_15110_,296.63
_08507_,296.53
mgmt_buffers.mprj_ack_i_core_bar,296.34
_15660_,296.16
net2393,296.1
soc.core.mgmtsoc_master_phyconfig_storage\[9\],295.93
clknet_4_5_0_clock_ctrl.core_clk,295.78
gpio_control_bidir_2\[0\].serial_clock_out,295.46
_05005_,295.41
gpio_control_in_2\[14\].serial_clock,295.14
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[3\],294.76
clknet_7_48_0_clock_ctrl.core_clk,294.68
net822,294.58
net1297,294.34
clknet_7_63_0_clock_ctrl.core_clk,294.34
_06017_,294.05
_05806_,293.97
gpio_control_bidir_2\[0\].serial_load,293.32
_09748_,293.24
_09264_,292.95
_11466_,292.95
clknet_3_4_2_clock_ctrl.core_clk,292.52
_13804_,292.37
net1662,292.32
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[15\],292
clknet_7_37_0_clock_ctrl.core_clk,291.17
clknet_7_19_0_clock_ctrl.core_clk,290.95
_09813_,290.71
net1314,290.7
gpio_buf_mgmt_io_in_buf\[0\],290.55
mgmt_buffers.la_data_out_core\[39\],290.55
clknet_4_12_0_clock_ctrl.core_clk,290.18
gpio_control_bidir_1\[1\].serial_load_out,289.88
_09749_,289.86
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[18\],289.57
gpio_buf_mgmt_io_out_buf\[13\],289.38
clknet_3_0_2_clock_ctrl.core_clk,289.2
_08971_,289.11
_15448_,289.11
_05227_,289
gpio_control_bidir_1\[0\].serial_load,288.84
gpio_control_in_2\[12\].serial_load,288.66
gpio_control_in_2\[12\].serial_clock,288.13
soc.core.VexRiscv.decode_to_execute_RS1\[27\],287.94
gpio_control_in_2\[11\].serial_clock,287.91
clknet_7_22_0_clock_ctrl.core_clk,287.86
gpio_control_in_1\[8\].serial_load_out,287.78
net883,287.52
net1502,287.48
clknet_7_17_0_clock_ctrl.core_clk,287.32
clknet_7_70_0_clock_ctrl.core_clk,287.22
_12320_,287.06
gpio_control_in_1\[0\].serial_load_out,287.06
_10072_,286.87
_08928_,286.82
_11456_,286.74
soc.core.VexRiscv.decode_to_execute_RS1\[26\],286.45
soc.core.VexRiscv._zz_execute_SRC2\[11\],286.37
clknet_3_1_2_clock_ctrl.core_clk,286.36
gpio_control_bidir_2\[0\].serial_load_out,286.28
net1953,286.26
gpio_control_in_1a\[5\].shift_register\[9\],286.21
net22,285.8
_10050_,284.77
clknet_7_33_0_clock_ctrl.core_clk,284.21
_04965_,283.97
_05230_,283.41
soc.core.VexRiscv.IBusCachedPlugin_fetchPc_booted,282.9
gpio_control_in_1\[5\].serial_data_out,282.85
net1701,282.66
_05612_,282.53
net407,282.49
soc.core.mgmtsoc_litespisdrphycore_dq_i\[1\],282.12
gpio_control_in_2\[7\].serial_load,281.77
_08923_,281.73
soc.core.VexRiscv.CsrPlugin_mepc\[11\],281.41
soc.core.VexRiscv._zz_execute_SRC2\[9\],281.14
soc.core.bus_dat_r\[28\],280.98
_10026_,280.56
mgmt_buffers.la_oenb_core\[35\],280.42
_13291_,280.39
gpio_control_in_1\[10\].serial_clock,280.07
gpio_control_in_2\[14\].serial_load,279.88
soc.core.la_out_storage\[31\],279.64
_11922_,279.54
net492,279.41
gpio_control_bidir_1\[0\].serial_load_out,279.24
soc.core.mgmtsoc_litespisdrphycore_sr_in\[25\],279.17
_05783_,279.12
_08920_,278.93
_12664_,278.56
soc.core.interface6_bank_bus_dat_r\[9\],278.42
gpio_control_in_1\[6\].serial_data_out,278.32
soc.core.interface9_bank_bus_dat_r\[11\],278.32
gpio_control_in_2\[10\].serial_clock,278.2
_05922_,278.1
_09376_,277.81
_09828_,277.76
clknet_7_30_0_clock_ctrl.core_clk,277.73
clknet_4_6_0_clock_ctrl.core_clk,276.89
clknet_4_15_0_clock_ctrl.core_clk,276.84
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[11\],276.79
clknet_7_94_0_clock_ctrl.core_clk,276.71
_12048_,276.69
user_io_oeb\[37\],276.65
_05614_,276.61
soc.core.mgmtsoc_litespisdrphycore_sr_in\[27\],276.61
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[10\],276.23
clknet_7_4_0_clock_ctrl.core_clk,276.07
soc.core.VexRiscv.decode_to_execute_RS2\[20\],276.05
clock_ctrl.resetb_sync,275.94
_05445_,275.67
gpio_control_in_1a\[1\].serial_load_out,275.54
net1206,275.25
_09936_,275.06
net1205,275.06
_09807_,275.03
_09431_,274.98
net840,274.71
clock_ctrl.divider.odd_0.rst_pulse,274.63
gpio_control_in_2\[11\].serial_load,274.13
_09091_,273.99
soc.core.la_ien_storage\[58\],273.89
net2489,273.84
mgmt_buffers.mprj_adr_o_core\[10\],273.8
_09972_,273.67
_11449_,273.25
clknet_7_98_0_clock_ctrl.core_clk,272.98
_09003_,272.77
clknet_7_59_0_clock_ctrl.core_clk,272.13
net856,272.07
gpio_control_in_1a\[1\].serial_clock_out,272.04
clknet_7_53_0_clock_ctrl.core_clk,271.54
net932,271.15
net1511,270.96
net1050,270.58
soc.core.bus_dat_r\[31\],270.34
gpio_control_in_2\[7\].serial_clock,270.23
_15413_,270.07
_10304_,270.02
_13808_,269.97
net1979,269.51
gpio_buf_mgmt_io_in_buf\[1\],269.27
net1460,269.19
soc.core.la_out_storage\[58\],268.85
_14734_,268.8
_12856_,268.47
_10044_,268.4
_09254_,268.29
soc.core.state,268.29
mgmt_buffers.mprj_dat_i_user\[0\],268.1
soc.core.mgmtsoc_bus_errors\[18\],267.97
_05617_,267.36
mgmt_buffers.mprj_dat_o_core\[24\],267.36
net510,267.21
mgmt_buffers.la_data_out_core\[34\],266.98
_13813_,266.56
gpio_control_in_2\[8\].serial_load,266.55
gpio_control_in_2\[10\].serial_clock_out,266.44
clknet_7_113_0_clock_ctrl.core_clk,266.34
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[24\],266.15
_09067_,265.54
clknet_3_6_2_clock_ctrl.core_clk,264.93
_09849_,264.74
clknet_7_16_0_clock_ctrl.core_clk,264.66
gpio_control_in_1a\[0\].serial_clock_out,264.63
gpio_control_in_1\[5\].serial_load_out,264.55
clknet_4_1_0_clock_ctrl.core_clk,264.32
_09277_,264.07
_13733_,263.86
net2453,263.76
_10070_,263.73
_09357_,263.3
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[15\],263.17
gpio_control_in_2\[10\].serial_load,262.95
_11194_,262.74
_11760_,262.69
gpio_control_bidir_1\[1\].resetn_out,262.64
soc.core.interface3_bank_bus_dat_r\[0\],262.64
gpio_buf_mgmt_io_in_buf\[2\],262.55
gpio_control_bidir_2\[1\].serial_load,262.49
net1359,262.47
_11216_,262.28
_11544_,261.57
_15579_,261.49
clknet_7_78_0_clock_ctrl.core_clk,261.27
clknet_7_110_0_clock_ctrl.core_clk,261.13
clknet_7_95_0_clock_ctrl.core_clk,260.85
clknet_7_77_0_clock_ctrl.core_clk,260.76
clock_ctrl.divider2.odd_0.rst_pulse,260.71
_15780_,260.55
soc.core.VexRiscv.debug_bus_rsp_data\[1\],260.55
clknet_7_61_0_clock_ctrl.core_clk,260.55
_09980_,260.09
_05965_,259.99
soc.core.slave_sel_r\[3\],259.89
net1899,259.89
_05615_,259.57
net833,259.52
soc.core.VexRiscv.HazardSimplePlugin_writeBackWrites_payload_address\[1\],259.49
_09984_,259.16
soc.core.litespi_state\[1\],259.03
mgmt_buffers.mprj_dat_o_core\[16\],258.96
clknet_7_49_0_clock_ctrl.core_clk,258.64
_11462_,258.6
soc.core.VexRiscv.when_DebugPlugin_l261,258.45
_14679_,258.41
pll.dco,258.26
soc.core.VexRiscv.decode_to_execute_RS1\[25\],258.21
_05244_,257.94
_09795_,257.89
_09086_,257.65
_04976_,257.62
_15109_,257.52
user_io_out\[20\],257.46
_05271_,257.35
_05799_,257.09
_10626_,256.53
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[11\],256.5
soc.core.spi_master_mosi_storage\[0\],256.45
_05414_,256.26
_15111_,256.13
_12059_,256.02
_12758_,256.02
gpio_control_in_2\[6\].serial_clock,255.7
net842,255.67
clknet_7_28_0_clock_ctrl.core_clk,255.43
_09070_,255.36
_09101_,255.36
soc.core.VexRiscv._zz_execute_SRC2\[6\],255.33
mgmt_buffers.mprj_dat_i_user\[24\],255.27
soc.core.uart_tx_fifo_consume\[2\],255.09
_09097_,254.85
soc.core.interface10_bank_bus_dat_r\[8\],254.8
_05616_,254.58
clknet_7_73_0_clock_ctrl.core_clk,254.04
net20,253.83
_00045_,253.68
_15463_,253.68
soc.core.la_out_storage\[42\],253.68
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[6\],253.46
net1335,253.14
clknet_7_52_0_clock_ctrl.core_clk,252.69
_13785_,252.61
_09755_,252.44
mgmt_buffers.la_data_in_core\[35\],252.42
_05841_,252.34
clknet_7_64_0_clock_ctrl.core_clk,252.26
gpio_control_in_2\[6\].serial_load,251.9
clknet_4_14_0_clock_ctrl.core_clk,251.78
_09369_,251.27
_10299_,251.27
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[15\],251.17
soc.core.spimaster_storage\[0\],250.97
_14735_,250.93
soc.core.interface9_bank_bus_dat_r\[14\],250.93
_11464_,250.71
_09440_,250.66
_05929_,250.29
net776,250.24
net1407,250.21
net433,249.86
_15112_,249.78
_05240_,249.35
_15458_,249.25
mgmt_buffers.la_data_out_core\[59\],249.11
clknet_7_111_0_clock_ctrl.core_clk,248.98
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[26\],248.79
gpio_control_in_1a\[0\].resetn_out,248.69
_09061_,248.18
soc.core.slave_sel_r\[4\],248.18
net855,248.18
_05538_,248.01
soc.core.mgmtsoc_bus_errors\[17\],248
mgmt_buffers.la_oenb_core\[34\],247.99
_05544_,247.64
soc.core.la_out_storage\[40\],247.62
_09259_,247.49
soc.core.VexRiscv.decode_to_execute_RS1\[0\],247.25
net1485,246.81
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[6\],246.5
_09079_,246.45
gpio_control_in_2\[12\].resetn,245.84
_05656_,245.57
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[7\],245.43
gpio_control_in_2\[3\].resetn,245.01
soc.core.VexRiscv.execute_to_memory_BRANCH_DO,245.01
net1312,245.01
gpio_buf_mgmt_io_in_buf\[3\],244.58
net1912,244.26
clknet_7_36_0_clock_ctrl.core_clk,244.09
net415,243.84
_11454_,243.59
_09162_,243.54
net1918,243.46
net813,243.33
gpio_control_in_2\[4\].resetn,243.28
gpio_control_in_2\[2\].resetn,243.09
clknet_7_31_0_clock_ctrl.core_clk,243.06
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[22\],243.01
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[7\],242.72
net893,242.6
soc.core.la_out_storage\[41\],242.48
net2361,242.44
_08514_,242.42
net1935,242.34
soc.core.VexRiscv._zz_execute_SRC2_CTRL\[1\],242.21
_11193_,241.7
clknet_7_5_0_clock_ctrl.core_clk,241.51
_09163_,241.36
_13483_,241.06
soc.core.mgmtsoc_litespisdrphycore_sr_in\[30\],240.9
soc.core.mgmtsoc_litespisdrphycore_sr_in\[17\],240.8
_09961_,240.29
mgmt_io_out_hk\[11\],240.1
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[16\],240.07
_09043_,239.78
_13667_,239.68
clknet_7_66_0_clock_ctrl.core_clk,239.51
_09733_,239.46
_10060_,239.46
clknet_7_6_0_clock_ctrl.core_clk,239.09
_12472_,238.85
_15107_,238.63
gpio_control_in_1a\[2\].shift_register\[9\],238.61
clknet_7_93_0_clock_ctrl.core_clk,238.53
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[7\],238.02
_11453_,237.83
_15105_,237.46
gpio_buf_mgmt_io_oeb\[1\],237.35
_15103_,237.32
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[23\],236.93
net1412,236.76
mgmt_io_out_hk\[2\],236.74
_11206_,236.56
_15453_,236.42
_09088_,236.37
_10017_,236.32
gpio_buf_mgmt_io_in_buf\[4\],236.23
gpio_control_in_1a\[4\].resetn_out,236
_05808_,235.81
_08545_,235.49
gpio_control_in_1a\[1\].resetn_out,235.44
net1947,235.06
_05436_,234.69
_11109_,234.64
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[8\],234.61
gpio_control_in_1\[0\].resetn_out,234.37
mgmt_buffers.mprj_dat_o_core\[11\],234.23
soc.core.VexRiscv.decode_to_execute_RS2\[21\],234.13
net1300,233.81
_09784_,233.59
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[27\],233.57
gpio_control_in_1a\[1\].shift_register\[9\],232.69
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[18\],232.69
soc.core.mgmtsoc_bus_errors\[15\],232.64
clknet_7_7_0_clock_ctrl.core_clk,232.42
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[30\],231.85
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[14\],231.57
pll.pll_control.tint\[1\],231.46
_09769_,231.33
_09839_,230.26
_07244_,230.13
clock_ctrl.ext_clk_sel,230.02
_09764_,229.59
_09831_,229.25
gpio_control_in_1\[6\].serial_clock_out,229.11
_14792_,228.73
_05541_,228.65
_09906_,228.5
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[9\],228.5
_05518_,228.47
net1956,227.97
_05622_,227.67
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[28\],227.41
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[29\],227.41
net1380,227.38
_10090_,227.14
gpio_control_in_2\[0\].shift_register\[0\],227.09
net921,227.03
_15177_,226.85
gpio_control_in_2\[8\].serial_clock,226.83
gpio_control_in_1a\[0\].shift_register\[9\],226.8
_09724_,226.72
soc.core.dbg_uart_address\[12\],226.72
_11217_,226.36
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[5\],226.36
gpio_control_in_2\[11\].resetn,226.34
net1350,226.29
_09049_,226.24
_14815_,226.24
soc.core.la_oe_storage\[39\],226.24
_08506_,226.08
_15099_,225.97
_08549_,225.89
_05809_,225.65
_11780_,225.09
_09202_,224.9
soc.core.dbg_uart_data\[14\],224.85
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[24\],224.61
soc.core.interface6_bank_bus_dat_r\[14\],224.61
_09656_,224.56
soc.core.interface11_bank_bus_dat_r\[1\],224.56
soc.core.la_oe_storage\[33\],224.56
net1212,224.48
clknet_7_25_0_clock_ctrl.core_clk,224.44
clknet_7_45_0_clock_ctrl.core_clk,224.29
_09986_,224.24
_13777_,224.1
_11765_,224.05
net2485,224.05
soc.core.mgmtsoc_litespisdrphycore_sr_in\[29\],223.64
_09780_,223.57
_09868_,223.54
_08537_,223.49
_09863_,223.49
_09193_,223.46
_10424_,223.36
net2486,223.35
soc.core.la_oe_storage\[7\],223.17
_12489_,223.12
_08505_,223.03
soc.core.mgmtsoc_litespisdrphycore_sr_in\[28\],222.93
net1131,222.88
gpio_buf_mgmt_io_out_buf\[1\],222.79
net745,222.61
net837,222.61
soc.core.VexRiscv._zz_execute_SRC2\[10\],222.39
gpio_control_in_1\[0\].resetn,222.05
soc.core.VexRiscv.decode_to_execute_RS2\[23\],221.76
_09739_,221.73
clknet_7_26_0_clock_ctrl.core_clk,221.27
_12797_,221.25
_13817_,221.25
mgmt_buffers.mprj_adr_o_core\[7\],221.11
_11461_,220.98
clknet_7_62_0_clock_ctrl.core_clk,220.61
clknet_7_72_0_clock_ctrl.core_clk,220.56
mgmt_buffers.la_data_out_core\[46\],220.5
gpio_control_in_2\[10\].serial_load_out,220.41
gpio_control_in_1\[2\].resetn_out,220.13
_13671_,220.08
clknet_7_18_0_clock_ctrl.core_clk,219.72
_14799_,219.52
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[7\],219.52
soc.core.VexRiscv.execute_CsrPlugin_csr_4032,219.25
_08550_,219.2
_09858_,218.96
_15654_,218.74
_10433_,218.45
_05795_,218.4
_10370_,218.37
_14728_,217.84
soc.core.VexRiscv._zz_execute_SRC2_CTRL\[0\],217.84
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[24\],217.52
_13673_,217.43
_09076_,217.38
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[13\],217.38
gpio_control_in_1\[6\].resetn_out,217.33
net1942,217.28
gpio_control_in_2\[0\].serial_clock,217.16
gpio_control_in_1\[0\].shift_register\[5\],216.82
net1340,216.82
_08918_,216.77
soc.core.litespi_state\[0\],216.45
_09053_,216.21
_09109_,216.21
_10366_,216.21
_05745_,216.16
net38,215.7
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[24\],215.6
net1867,215.6
_11455_,215.09
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[28\],215.04
_08513_,214.96
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[6\],214.82
gpio_control_in_2\[10\].resetn_out,214.72
_14460_,214.58
soc.core.dbg_uart_rx_data\[0\],214.58
gpio_control_in_2\[6\].resetn,214.53
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[4\],214.53
net33,214.53
user_io_oeb\[18\],214.34
soc.core.mgmtsoc_bus_errors\[16\],214.16
_09890_,213.84
_09184_,213.52
net523,213.28
soc.core.mgmtsoc_master_phyconfig_storage\[8\],213.19
clknet_7_1_0_clock_ctrl.core_clk,213.14
_09989_,212.8
_13801_,212.8
_14016_,212.8
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[10\],212.74
_10088_,212.39
gpio_buf_mgmt_io_in_buf\[5\],212.15
_08926_,211.73
_08556_,211.65
clknet_7_35_0_clock_ctrl.core_clk,211.51
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[15\],211.46
soc.core.uart_rx_fifo_consume\[1\],211.43
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[28\],211.36
_15639_,211.22
_11919_,211.17
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[1\],210.8
gpio_control_in_2\[8\].resetn,210.56
mgmt_buffers.la_data_in_core\[34\],210.42
soc.core.uart_tx_fifo_readable,210.29
soc.core.interface10_bank_bus_dat_r\[9\],210
_10374_,209.97
net1349,209.97
_08511_,209.75
net2367,209.73
_05268_,209.68
gpio_control_in_2\[14\].resetn,209.49
_05534_,209.27
_09375_,209.17
_15082_,208.88
_12305_,208.47
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[4\],208.42
_10741_,208.37
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[13\],208.37
_11798_,208.24
mgmt_buffers.la_data_out_core\[43\],208.18
clknet_7_76_0_clock_ctrl.core_clk,208.15
_05932_,208.1
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[14\],208.1
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[7\],207.86
_11465_,207.78
_08530_,207.36
_08485_,206.93
_05870_,206.69
soc.core.interface9_bank_bus_dat_r\[12\],206.69
soc.core.spimaster_storage\[13\],206.69
clknet_7_51_0_clock_ctrl.core_clk,206.61
gpio_control_in_2\[1\].serial_load,206.39
soc.core.la_oe_storage\[35\],206.37
_13567_,206.1
soc.core.spi_master_mosi_storage\[2\],205.86
_10130_,205.67
_10434_,205.57
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[16\],205.57
_10329_,205.25
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[5\],205.25
_08922_,205.06
_09998_,204.96
clknet_1_0_2_clock_ctrl.core_clk,204.96
soc.core.la_oe_storage\[30\],204.18
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[29\],204.13
_15218_,203.94
gpio_control_in_2\[10\].resetn,203.89
_13773_,203.84
_09345_,203.35
_09661_,203.28
_14661_,203.25
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[17\],203.01
soc.core.VexRiscv.decode_to_execute_RS2\[22\],202.96
_14548_,202.87
soc.core.interface9_bank_bus_dat_r\[15\],202.77
net1001,202.77
_05233_,202.74
clknet_7_23_0_clock_ctrl.core_clk,202.74
_13669_,202.72
_11446_,202.45
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[7\],202.45
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[9\],202.23
_07240_,202.21
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[10\],202.21
clknet_7_21_0_clock_ctrl.core_clk,202.21
_10046_,202.18
net1883,202.16
_05044_,202.13
_10385_,201.84
_08484_,201.8
_13843_,201.7
_09095_,201.65
_05876_,201.52
_14717_,201.48
_11428_,201.43
_12255_,201.38
gpio_control_in_1a\[4\].serial_load_out,201.26
gpio_control_bidir_1\[0\].serial_clock_out,201.25
_09030_,201.09
_14550_,201.09
soc.core.interface9_bank_bus_dat_r\[9\],201.09
_10024_,201.04
soc.core.mgmtsoc_master_phyconfig_storage\[11\],200.92
mgmt_buffers.mprj_dat_i_user\[9\],200.9
_10126_,200.58
soc.core.VexRiscv.decode_to_execute_RS1\[18\],200.21
net469,200.21
_05611_,199.97
_14957_,199.97
_09308_,199.92
clknet_7_57_0_clock_ctrl.core_clk,199.91
gpio_buf_mgmt_io_oeb\[2\],199.83
_11831_,199.69
net2365,199.41
net786,199.36
soc.core.dbg_uart_tx_tick,199.09
_13816_,199.05
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[2\],199
_10451_,198.95
_15248_,198.85
gpio_control_bidir_1\[0\].serial_data_out,198.85
_09911_,198.8
soc.core.la_ien_storage\[61\],198.72
gpio_buf_mgmt_io_in_buf\[6\],198.71
clknet_7_75_0_clock_ctrl.core_clk,198.63
_05551_,198.26
soc.core.memdat_3\[0\],198.24
net1333,197.97
_15195_,197.92
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[30\],197.92
gpio_control_in_1\[5\].shift_register\[9\],197.78
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[15\],197.65
soc.core.uart_rx_fifo_consume\[2\],197.6
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[29\],197.57
_09752_,197.56
_09047_,197.22
_15713_,197.22
_14727_,197.17
_14065_,197.14
_10429_,197.12
soc.core.dbg_uart_data\[15\],196.9
net1338,196.85
soc.core.spimaster_storage\[15\],196.71
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[19\],196.66
_08533_,196.63
gpio_control_in_2\[7\].resetn,196.61
user_io_oeb\[13\],196.42
_10444_,196.34
_05456_,196.29
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[18\],196.24
net953,196.24
_03943_,196.15
soc.core.mgmtsoc_litespisdrphycore_sr_in\[19\],196.1
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[23\],196.05
soc.core.interface9_bank_bus_dat_r\[10\],196.05
_09835_,196
net751,195.92
_13026_,195.17
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[4\],195.17
_15106_,194.85
soc.core.VexRiscv.debug_bus_rsp_data\[3\],194.47
_05537_,194.39
_12180_,194.31
_05517_,194.07
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[25\],193.97
soc.core.rs232phy_rs232phytx_state,193.88
_05925_,193.86
clknet_7_67_0_clock_ctrl.core_clk,193.83
_13809_,193.81
_09107_,193.76
_13781_,193.76
_15098_,193.65
mgmt_buffers.la_data_out_core\[33\],193.62
_09413_,193.53
soc.core.dbg_uart_data\[10\],193.49
soc.core.la_out_storage\[34\],193.49
_10787_,193.3
_12428_,193.3
_15097_,193.3
_05552_,193.29
_05155_,192.88
gpio_control_bidir_2\[1\].resetn,192.69
_05558_,192.42
_09497_,192.42
net2343,192.28
_09008_,192.18
_09209_,192.18
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[31\],192.08
_13741_,191.62
_09114_,191.52
_09312_,191.35
_10001_,191.25
_09899_,191.17
_09239_,191.06
_05550_,190.66
clock_ctrl.divider.even_0.clk,190.64
_09170_,190.45
_10032_,190.4
_09225_,189.9
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[25\],189.33
_11547_,189.28
clknet_6_37_0_clock_ctrl.core_clk,189.28
soc.core.dbg_uart_address\[4\],189.25
_10368_,189.2
net1975,189.19
gpio_control_in_1\[4\].shift_register\[5\],189.01
soc.core.la_oe_storage\[48\],188.96
soc.core.la_out_storage\[59\],188.96
gpio_control_bidir_2\[0\].resetn,188.82
_09213_,188.5
net886,188.32
_12614_,188.26
_09265_,188.21
_10240_,188.09
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[7\],187.84
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[4\],187.75
mgmt_buffers.mprj_adr_o_core\[24\],187.6
net854,187.57
soc.core.uart_tx_fifo_consume\[1\],187.48
soc.core.litespi_state\[2\],187.33
pll.ringosc.dstage\[5\].id.out,187.28
_09222_,187.25
_08565_,187.09
_03832_,187.04
_15113_,187.01
gpio_control_in_1\[1\].shift_register\[3\],186.87
clknet_6_30_0_clock_ctrl.core_clk,186.77
net1933,186.58
soc.core.mgmtsoc_bus_errors\[29\],186.4
gpio_buf_mgmt_io_in_buf\[7\],186.39
_03961_,186.12
_10298_,186.02
_03798_,185.97
_09064_,185.97
clknet_7_44_0_clock_ctrl.core_clk,185.97
clknet_7_27_0_clock_ctrl.core_clk,185.75
_15115_,185.65
_11990_,185.36
gpio_buf_mgmt_io_out_buf\[10\],185.22
mgmt_io_out_hk\[9\],185.22
gpio_control_in_2\[2\].shift_register\[0\],185.09
_09941_,184.9
_15114_,184.87
gpio_control_in_1\[6\].shift_register\[3\],184.85
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[21\],184.58
gpio_control_in_1a\[5\].shift_register\[5\],184.53
_09059_,184.29
_09965_,184.24
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[20\],184.24
_05536_,183.95
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[11\],183.83
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[15\],183.78
soc.core.interface5_bank_bus_dat_r\[0\],183.73
clknet_5_23_0_clock_ctrl.core_clk,183.68
_14326_,183.6
user_io_out\[16\],183.54
soc.core.mgmtsoc_litespisdrphycore_sr_in\[31\],183.36
_12796_,183.22
_09915_,183.17
soc.core.interface9_bank_bus_dat_r\[13\],183.17
net1926,183.17
_11427_,183.04
_11448_,182.9
net30,182.56
gpio_control_in_1a\[2\].serial_load_out,182.26
_15428_,182.1
soc.core.VexRiscv.execute_CsrPlugin_csr_772,182.1
clock_ctrl.divider.even_0.N\[2\],182.07
gpio_control_in_1\[0\].shift_register\[1\],182.05
irq_spi\[2\],181.91
soc.core.la_oe_storage\[45\],181.54
soc.core.uartwishbonebridge_rs232phyrx_state,181.51
_12246_,181.49
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[3\],181.49
clknet_1_1_0_clock_ctrl.core_clk,181.44
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[21\],181.41
soc.core.mgmtsoc_litespimmap_storage\[0\],181.36
soc.core.dbg_uart_data\[16\],181.22
soc.core.mgmtsoc_bus_errors\[19\],181.22
_11707_,181.12
_14151_,181.12
soc.core.mgmtsoc_litespisdrphycore_sr_in\[6\],180.9
_04986_,180.88
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[2\],180.88
_05719_,180.85
_05549_,180.71
_05540_,180.49
_11451_,180.49
_09938_,180.42
_15212_,180.42
_09652_,180.37
_12211_,180.37
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[14\],180.37
_05545_,180.34
_10380_,180.32
_05738_,180.05
_09146_,180
gpio_control_in_1\[3\].shift_register\[5\],179.98
_09103_,179.86
soc.core.interface6_bank_bus_dat_r\[30\],179.81
_05909_,179.49
_11709_,179.49
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[16\],179.35
_05426_,179.25
_12295_,179.25
soc.core.VexRiscv.decode_to_execute_RS1\[12\],179.25
soc.core.la_out_storage\[30\],179.25
_13830_,179.2
_09635_,178.93
_15100_,178.71
_14033_,178.69
net2382,178.69
_10346_,178.32
clknet_6_61_0_clock_ctrl.core_clk,178.18
_09015_,178.08
_09189_,178.08
_13797_,178.08
soc.core.VexRiscv.decode_to_execute_RS1\[13\],177.89
soc.core.la_oe_storage\[38\],177.81
_12953_,177.73
_05553_,177.72
_09128_,177.67
gpio_control_in_1\[3\].shift_register\[3\],177.57
gpio_control_in_1\[5\].resetn_out,177.57
_09993_,177.52
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex\[2\],177.44
_09294_,177.25
soc.core.litespi_state\[3\],177.25
_15690_,177.11
_09923_,177.06
_04989_,177.01
clknet_5_29_0_clock_ctrl.core_clk,177.01
clknet_6_32_0_clock_ctrl.core_clk,177.01
_15408_,176.96
net852,176.9
user_io_oeb\[1\],176.82
net1186,176.69
clknet_6_47_0_clock_ctrl.core_clk,176.5
clknet_2_2_0_clock_ctrl.core_clk,176.45
net1982,176.45
_11652_,176.42
_10522_,176.4
soc.core.dbg_uart_data\[22\],176.32
mgmt_buffers.la_data_out_core\[51\],176.26
_11841_,176.13
soc.core.dbg_uart_address\[14\],176.1
_05366_,175.99
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[15\],175.94
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[15\],175.89
soc.core.dbg_uart_address\[0\],175.86
_11739_,175.84
_08559_,175.81
soc.core.dbg_uart_data\[8\],175.57
soc.core.memdat_3\[1\],175.57
net1183,175.54
_11848_,175.52
_11820_,175.33
_12806_,175.33
_09767_,175.25
pll.ringosc.dstage\[0\].id.in,174.79
soc.core.la_oe_storage\[34\],174.77
net2369,174.77
_09343_,174.72
_13812_,174.72
_05742_,174.4
_06018_,174.21
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[20\],174.21
net1381,174.18
_08903_,174.16
_05533_,173.67
_10334_,173.65
net221,173.65
net1659,173.65
net1937,173.65
_15240_,173.6
soc.core.mgmtsoc_litespimmap_storage\[2\],173.38
_09199_,173.09
_10406_,173.09
soc.core.mgmtsoc_litespisdrphycore_sr_out\[20\],173.09
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[5\],173.09
_08954_,173.04
soc.core.spi_master_loopback_storage,173.04
clock_ctrl.divider.even_0.N\[1\],172.5
_05744_,172.48
net838,172.42
_13021_,172.31
_04981_,172.21
_15658_,172.21
soc.core.dbg_uart_data\[13\],172.16
clknet_5_7_0_clock_ctrl.core_clk,172.16
net1049,172.07
gpio_control_in_1\[4\].shift_register\[3\],172.02
soc.core.spi_master_mosi_storage\[7\],172.02
_03905_,171.97
_04988_,171.97
soc.core.VexRiscv.decode_to_execute_RS1\[22\],171.92
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_isValid,171.7
soc.core.mgmtsoc_master_tx_fifo_source_payload_width\[0\],171.7
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[12\],171.6
_14814_,171.46
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[25\],171.41
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[2\],171
gpio_control_in_1a\[2\].serial_clock_out,170.95
gpio_control_in_1\[3\].shift_register\[1\],170.85
soc.core.grant\[1\],170.85
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[16\],170.85
_08564_,170.6
_05546_,170.5
_09113_,170.29
_09919_,170.29
gpio_control_in_1\[10\].pad_gpio_out,170.29
gpio_control_in_1\[1\].shift_register\[5\],170.29
clknet_5_30_0_clock_ctrl.core_clk,170.29
_05140_,170.24
_08552_,169.78
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[26\],169.78
_05782_,169.73
_10994_,169.68
_15809_,169.68
soc.core.dbg_uart_data\[12\],169.41
_05524_,169.38
soc.core.mgmtsoc_litespisdrphycore_sr_out\[0\],169.36
_12162_,169.3
gpio_control_bidir_2\[0\].mgmt_ena,169.17
clknet_5_18_0_clock_ctrl.core_clk,169.17
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[11\],169.12
gpio_buf_mgmt_io_in_buf\[8\],168.98
_08557_,168.68
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[5\],168.61
net239,168.61
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[25\],168.24
_11426_,168.21
_05144_,168
_13824_,168
_04991_,167.97
user_io_out\[19\],167.86
net47,167.86
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[13\],167.73
clknet_1_0_0_clock_ctrl.core_clk,167.54
clknet_5_17_0_clock_ctrl.core_clk,167.54
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[22\],167.49
clknet_3_0_0_clock_ctrl.core_clk,167.49
_11757_,167.44
clknet_5_31_0_clock_ctrl.core_clk,167.17
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[16\],166.93
clknet_6_35_0_clock_ctrl.core_clk,166.93
clknet_6_17_0_clock_ctrl.core_clk,166.88
clknet_6_31_0_clock_ctrl.core_clk,166.88
soc.core.la_oe_storage\[43\],166.61
net2472,166.52
soc.core.dbg_uart_address\[10\],166.42
_05282_,166.37
_09772_,166.37
soc.core.la_ien_storage\[60\],166.37
_14490_,166.32
clknet_opt_1_0_clock_ctrl.core_clk,166.32
_05548_,166.29
_11769_,166.05
_09775_,165.76
soc.core.mgmtsoc_litespimmap_storage\[4\],165.73
_05531_,165.51
_05371_,165.35
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[31\],165.35
_05530_,165.32
_10557_,165.25
net1931,165.25
_08940_,165.2
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[8\],165.2
clknet_6_28_0_clock_ctrl.core_clk,164.69
clknet_6_54_0_clock_ctrl.core_clk,164.69
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[13\],164.47
clknet_5_24_0_clock_ctrl.core_clk,164.47
_15748_,164.37
_09838_,164.32
gpio_control_in_1\[2\].shift_register\[5\],164.32
soc.core.mgmtsoc_litespisdrphycore_storage\[3\],164.32
soc.core.la_out_storage\[44\],164.13
_00049_,164.08
_09750_,164.08
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[10\],164.08
clknet_7_32_0_clock_ctrl.core_clk,164.05
_15101_,163.96
_05522_,163.88
_15421_,163.67
gpio_control_in_1\[1\].shift_register\[1\],163.67
_05535_,163.64
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[5\],163.59
_08986_,163.52
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[23\],163.52
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[27\],163.2
gpio_control_in_1\[6\].shift_register\[5\],163.06
net1697,162.96
clknet_6_12_0_clock_ctrl.core_clk,162.96
_09788_,162.74
_09256_,162.69
_09873_,162.69
soc.core.spi_master_miso\[2\],162.69
soc.core.mgmtsoc_litespisdrphycore_sr_out\[2\],162.64
mgmt_buffers.mprj_dat_o_core\[9\],162.5
soc.core.interface4_bank_bus_dat_r\[1\],162.45
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[31\],162.4
_05547_,162.37
_11767_,162.13
gpio_control_in_1a\[2\].resetn_out,162.13
_09167_,162.08
_05539_,162.05
clknet_2_0_0_clock_ctrl.core_clk,161.84
_08558_,161.81
mgmt_buffers.mprj_dat_i_user\[8\],161.7
soc.core.mgmtsoc_litespisdrphycore_sr_out\[7\],161.62
clknet_1_0_1_clock_ctrl.core_clk,161.43
soc.core.mgmtsoc_litespisdrphycore_sr_out\[25\],161.38
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[6\],161.33
_03892_,161.28
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398\[0\],161.28
clknet_5_0_0_clock_ctrl.core_clk,161.28
clknet_6_55_0_clock_ctrl.core_clk,161.28
soc.core.mgmtsoc_litespisdrphycore_sr_out\[3\],161.25
_09255_,161.16
_12604_,160.77
gpio_buf_mgmt_io_out_buf\[15\],160.77
clknet_6_0_0_clock_ctrl.core_clk,160.77
soc.core.spimaster_storage\[14\],160.5
gpio_control_in_1\[1\].shift_register\[8\],160.31
soc.core.mgmtsoc_litespimmap_burst_adr\[0\],160.13
mgmt_buffers.la_data_out_core\[38\],160.02
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[3\],159.94
_15788_,159.89
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[22\],159.89
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[12\],159.65
gpio_control_in_1\[10\].pad_gpio_outen,159.6
clknet_6_58_0_clock_ctrl.core_clk,159.6
_05565_,159.38
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[21\],159.33
gpio_control_in_1\[0\].shift_register\[3\],159.14
gpio_control_in_1\[1\].resetn_out,159.14
_10128_,159.09
_09120_,159.04
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[25\],159.04
soc.core.uart_irq,159.04
clknet_6_38_0_clock_ctrl.core_clk,158.53
mgmt_buffers.la_data_out_core\[47\],158.39
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[2\],158.21
net1318,158.02
clknet_6_34_0_clock_ctrl.core_clk,157.97
clknet_6_52_0_clock_ctrl.core_clk,157.97
clknet_6_60_0_clock_ctrl.core_clk,157.97
net2341,157.97
_14828_,157.92
clknet_5_25_0_clock_ctrl.core_clk,157.92
soc.core.dbg_uart_address\[19\],157.84
net46,157.78
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[13\],157.52
_11433_,157.51
net2408,157.51
_14982_,157.46
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[24\],157.43
gpio_control_in_1\[6\].shift_register\[1\],157.41
gpio_control_in_1\[9\].shift_register\[1\],157.36
gpio_control_in_1\[5\].shift_register\[5\],157.04
_09148_,156.85
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[12\],156.8
mgmt_buffers.la_data_out_core\[30\],156.66
mgmt_buffers.la_data_out_core\[37\],156.66
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[1\],156.48
_04980_,156.39
_14538_,156.34
clknet_6_15_0_clock_ctrl.core_clk,156.34
_08980_,156.29
_13821_,156.29
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[21\],156.29
clock_ctrl.divider2.even_0.N\[1\],156.26
_08498_,156.24
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[21\],156.21
soc.core.mgmtsoc_litespisdrphycore_sr_out\[1\],156.21
user_io_out\[21\],156.15
clock_ctrl.divider.even_0.N\[0\],156.07
soc.core.spimaster_storage\[6\],156.02
net788,155.75
clknet_1_1_2_clock_ctrl.core_clk,155.73
clknet_5_19_0_clock_ctrl.core_clk,155.73
_09477_,155.7
clknet_1_1_1_clock_ctrl.core_clk,155.68
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[21\],155.65
net787,155.65
mgmt_buffers.la_data_out_core\[55\],155.59
mgmt_buffers.mprj_dat_i_user\[28\],155.54
_11824_,155.41
clknet_6_1_0_clock_ctrl.core_clk,155.41
soc.core.VexRiscv.execute_CsrPlugin_csr_836,155.28
_11825_,155.22
clknet_6_36_0_clock_ctrl.core_clk,155.17
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[1\],155.09
_09595_,154.66
_03930_,154.61
_08707_,154.61
soc.core.la_ien_storage\[63\],154.61
clknet_3_6_0_clock_ctrl.core_clk,154.61
clknet_6_39_0_clock_ctrl.core_clk,154.61
_05257_,154.53
gpio_buf_mgmt_io_out_buf\[16\],154.42
_11851_,154.29
clknet_6_18_0_clock_ctrl.core_clk,154.29
_09669_,154.1
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[14\],154.1
soc.core.mgmtsoc_scratch_storage\[18\],154.05
clknet_6_29_0_clock_ctrl.core_clk,154.05
_11199_,153.68
_05781_,153.54
_04994_,153.49
soc.core.dbg_uart_address\[20\],153.46
_15488_,153.44
soc.core.mgmtsoc_litespisdrphycore_sr_out\[22\],153.44
_05543_,153.32
_09743_,153.17
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[4\],153.17
_05769_,153.12
soc.core.multiregimpl71_regs1,153.12
net2402,153.03
_11204_,152.98
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[15\],152.98
clknet_6_21_0_clock_ctrl.core_clk,152.98
_05532_,152.93
net96,152.93
_09037_,152.88
_11543_,152.88
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[21\],152.8
soc.core.dbg_uart_address\[7\],152.61
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[29\],152.56
gpio_control_in_1\[4\].shift_register\[1\],152.37
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[3\],152.37
clknet_6_63_0_clock_ctrl.core_clk,152.37
soc.core.dbg_uart_data\[9\],152.32
_05520_,152.31
soc.core.dbg_uart_address\[9\],152.1
soc.core.mgmtsoc_scratch_storage\[17\],152.05
clknet_6_14_0_clock_ctrl.core_clk,152.05
clknet_5_3_0_clock_ctrl.core_clk,152
soc.core.VexRiscv.execute_CsrPlugin_csr_768,151.81
clknet_5_22_0_clock_ctrl.core_clk,151.81
clknet_7_34_0_clock_ctrl.core_clk,151.81
_10005_,151.76
soc.core.dbg_uart_address\[8\],151.76
gpio_control_in_1\[4\].shift_register\[0\],151.75
net1240,151.44
_09177_,151.25
_13756_,151.25
soc.core.VexRiscv.decode_to_execute_RS1\[15\],151.2
clknet_5_14_0_clock_ctrl.core_clk,151.2
mgmt_buffers.la_data_out_core\[54\],151.11
_11777_,151.03
soc.core.uartwishbonebridge_state\[0\],151
soc.core.mgmtsoc_litespisdrphycore_sr_out\[23\],150.98
_05208_,150.88
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[13\],150.88
_11359_,150.69
clknet_6_40_0_clock_ctrl.core_clk,150.69
gpio_buf_mgmt_io_in_buf\[9\],150.55
clock_ctrl.divider2.even_0.N\[2\],150.42
soc.core.dbg_uart_address\[6\],150.37
_09286_,150.18
soc.core.dbg_uart_address\[16\],150.18
gpio_control_in_2\[1\].resetn,150.13
_11182_,150.1
soc.core.la_ien_storage\[48\],150.08
clknet_5_20_0_clock_ctrl.core_clk,150.08
clknet_5_27_0_clock_ctrl.core_clk,150.08
_08466_,150.05
net1185,150.05
user_io_out\[22\],149.94
_05481_,149.91
_10164_,149.81
_11778_,149.76
soc.core.spimaster_storage\[2\],149.76
_05526_,149.62
_09041_,149.57
clknet_6_20_0_clock_ctrl.core_clk,149.57
clknet_6_42_0_clock_ctrl.core_clk,149.57
_08935_,149.52
soc.core.dbg_uart_data\[23\],149.4
soc.core.gpio_ien_storage,149.25
soc.core.mgmtsoc_bus_errors\[20\],149.2
gpio_control_in_1\[6\].shift_register\[8\],149.06
_07241_,149.01
clknet_3_2_0_clock_ctrl.core_clk,149.01
_14064_,148.74
soc.core.mgmtsoc_litespisdrphycore_sr_out\[8\],148.69
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[21\],148.64
_11463_,148.61
gpio_control_in_1\[3\].shift_register\[0\],148.5
soc.core.interface10_bank_bus_dat_r\[26\],148.45
soc.core.interface6_bank_bus_dat_r\[20\],148.45
_13492_,148.4
_14932_,148.4
clknet_6_50_0_clock_ctrl.core_clk,148.4
soc.core.mgmtsoc_litespisdrphycore_sr_out\[6\],148.13
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[21\],147.89
_09027_,147.84
soc.core.mgmtsoc_litespisdrphycore_storage\[2\],147.84
clknet_2_3_0_clock_ctrl.core_clk,147.84
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[21\],147.76
_05523_,147.74
clknet_7_47_0_clock_ctrl.core_clk,147.62
_05913_,147.52
_14820_,147.33
net1913,147.33
_09270_,147.28
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[29\],147.28
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter\[1\],147.11
_05912_,147.06
gpio_control_in_2\[10\].shift_register\[5\],147.01
_00059_,146.77
_05146_,146.77
_05715_,146.72
_08561_,146.72
_09034_,146.72
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[31\],146.72
user_io_oeb\[2\],146.58
_11205_,146.45
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[0\],146.45
_11132_,146.26
clknet_6_57_0_clock_ctrl.core_clk,146.26
_05915_,146.21
_08947_,146.21
_10027_,146.21
gpio_control_in_1\[2\].shift_register\[6\],146.21
soc.core.interface6_bank_bus_dat_r\[31\],146.21
clknet_2_1_0_clock_ctrl.core_clk,146.21
clknet_6_49_0_clock_ctrl.core_clk,146.21
_12046_,146.16
_09781_,146.13
clknet_6_4_0_clock_ctrl.core_clk,145.94
gpio_control_in_2\[13\].gpio_defaults\[1\],145.835
_10384_,145.75
_14489_,145.7
gpio_control_in_1\[5\].shift_register\[2\],145.7
clknet_6_16_0_clock_ctrl.core_clk,145.65
_13837_,145.6
_15377_,145.6
_15416_,145.6
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[18\],145.6
soc.core.VexRiscv.dBusWishbone_WE,145.38
soc.core.spi_master_miso\[1\],145.28
gpio_control_in_1a\[5\].shift_register\[4\],145.09
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[25\],145.09
_09702_,145.04
clock_ctrl.divider2.even_0.N\[0\],144.82
_09247_,144.77
_05525_,144.65
_12861_,144.63
_05529_,144.6
_05243_,144.53
soc.core.interface10_bank_bus_dat_r\[3\],144.48
net817,144.48
_09734_,144.4
soc.core.spimaster_state\[0\],144.23
_10030_,144.21
clknet_6_10_0_clock_ctrl.core_clk,144.16
gpio_control_in_2\[6\].gpio_defaults\[9\],144.035
_09475_,144.02
_10452_,144.02
_15555_,144.02
_09903_,143.97
gpio_control_in_1a\[5\].shift_register\[0\],143.97
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[25\],143.97
_15007_,143.92
clknet_6_41_0_clock_ctrl.core_clk,143.92
net2345,143.83
_08467_,143.75
_09766_,143.6
clknet_6_5_0_clock_ctrl.core_clk,143.46
gpio_control_in_2\[6\].gpio_defaults\[8\],143.235
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[20\],143.14
soc.core.spi_master_mosi_storage\[5\],143.09
_05328_,143.04
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[26\],143.04
_05519_,142.95
gpio_control_in_2\[2\].gpio_pullup_sel,142.9
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[5\],142.9
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[9\],142.85
clknet_3_1_0_clock_ctrl.core_clk,142.85
net2340,142.85
_09740_,142.8
_09231_,142.77
mgmt_buffers.la_oenb_core\[39\],142.71
_13152_,142.63
_05805_,142.53
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[19\],142.53
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[11\],142.48
soc.core.mgmtsoc_litespisdrphycore_sr_out\[13\],142.45
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[20\],142.41
_08979_,142.24
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[21\],142.16
soc.core.dbg_uart_address\[15\],142.16
mgmt_buffers.la_data_out_core\[56\],142.1
user_io_out\[13\],142.1
_12764_,142.02
clknet_7_58_0_clock_ctrl.core_clk,141.92
_03877_,141.73
_09768_,141.73
_15403_,141.73
clknet_5_21_0_clock_ctrl.core_clk,141.73
gpio_control_in_2\[11\].shift_register\[4\],141.68
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[28\],141.68
soc.core.mgmtsoc_litespisdrphycore_sr_out\[17\],141.65
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[9\],141.6
net1184,141.46
_11840_,141.36
clknet_6_44_0_clock_ctrl.core_clk,141.17
_08646_,141.12
net791,141.04
soc.core.mgmtsoc_litespimmap_storage\[5\],140.82
soc.core.dbg_uart_address\[1\],140.61
soc.core.mgmtsoc_litespisdrphycore_sr_out\[10\],140.61
_09404_,140.34
clock_ctrl.divider2.out,140.34
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[20\],140.29
soc.core.la_ien_storage\[46\],140.29
gpio_control_in_1\[8\].shift_register\[9\],140.24
soc.core.mgmtsoc_master_tx_fifo_source_payload_width\[1\],140.24
_09083_,140.05
_09447_,139.83
clknet_6_19_0_clock_ctrl.core_clk,139.78
_11450_,139.73
gpio_control_in_1\[0\].shift_register\[0\],139.73
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[21\],139.73
_09485_,139.64
net21,139.59
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[12\],139.49
clknet_3_3_0_clock_ctrl.core_clk,139.49
_15720_,139.44
clknet_6_23_0_clock_ctrl.core_clk,139.44
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[15\],139.22
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[8\],138.93
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[6\],138.93
soc.core.dbg_uart_address\[3\],138.93
soc.core.interface4_bank_bus_dat_r\[7\],138.93
clknet_3_5_0_clock_ctrl.core_clk,138.93
_03912_,138.88
_03942_,138.88
_09055_,138.88
_09855_,138.88
_10011_,138.88
_11838_,138.88
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[27\],138.88
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[4\],138.88
net753,138.66
gpio_control_bidir_2\[0\].resetn_out,138.37
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[31\],138.37
_03903_,138.32
_09013_,138.32
_09639_,138.32
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[22\],138.29
mgmt_buffers.la_data_in_core\[39\],138.18
_14470_,138
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[13\],138
soc.core.mgmtsoc_litespisdrphycore_sr_out\[19\],138
soc.core.mgmtsoc_litespisdrphycore_sr_out\[4\],138
soc.core.dbg_uart_address\[17\],137.96
gpio_control_in_1a\[3\].shift_register\[9\],137.86
_10488_,137.81
clknet_6_3_0_clock_ctrl.core_clk,137.81
_08673_,137.76
_09056_,137.76
clknet_6_2_0_clock_ctrl.core_clk,137.76
_05527_,137.54
_11834_,137.54
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[5\],137.49
_14265_,137.44
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[16\],137.44
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[21\],137.44
soc.core.mgmtsoc_litespisdrphycore_sr_in\[20\],137.41
clknet_6_53_0_clock_ctrl.core_clk,137.3
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[30\],137.25
net76,137.25
_13461_,137.22
_13558_,137.2
clknet_6_27_0_clock_ctrl.core_clk,137.2
gpio_buf_mgmt_io_out_buf\[17\],137.11
_14725_,136.69
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[30\],136.69
_11353_,136.64
_13998_,136.64
soc.core.dbg_uart_data\[11\],136.64
_13594_,136.42
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[31\],136.42
clknet_6_43_0_clock_ctrl.core_clk,136.37
clknet_7_24_0_clock_ctrl.core_clk,136.37
_12808_,136.32
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[25\],136.13
clknet_6_7_0_clock_ctrl.core_clk,136.13
clknet_6_62_0_clock_ctrl.core_clk,136.13
_08527_,136.08
_09650_,136.08
soc.core.la_ien_storage\[45\],136.08
clknet_5_1_0_clock_ctrl.core_clk,136.08
clknet_5_9_0_clock_ctrl.core_clk,136.08
_11447_,135.81
soc.core.mgmtsoc_litespisdrphycore_sr_out\[16\],135.76
_15643_,135.67
clknet_leaf_737_clock_ctrl.core_clk,135.67
_09221_,135.57
clknet_5_16_0_clock_ctrl.core_clk,135.57
_06829_,135.52
gpio_control_in_1\[7\].shift_register\[9\],135.52
soc.core.interface11_bank_bus_dat_r\[0\],135.52
_05747_,135.49
_11435_,135.3
_13010_,135.3
_10007_,135.2
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[8\],135.08
_09662_,135.01
_14294_,135.01
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[1\],134.98
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398\[1\],134.69
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[21\],134.64
clknet_5_28_0_clock_ctrl.core_clk,134.64
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[16\],134.55
_09488_,134.5
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[13\],134.45
_05788_,134.4
_05231_,134.08
_14480_,133.94
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[2\],133.94
net789,133.94
_04036_,133.89
_07250_,133.84
_15032_,133.84
_05002_,133.76
_09470_,133.57
soc.core.mgmtsoc_litespisdrphycore_sr_out\[18\],133.57
clknet_6_13_0_clock_ctrl.core_clk,133.57
soc.core.la_ien_storage\[51\],133.52
clknet_6_11_0_clock_ctrl.core_clk,133.52
net2316,133.38
_09588_,133.33
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[26\],133.33
soc.core.spi_master_mosi_sel\[0\],133.33
gpio_buf_mgmt_io_in_buf\[10\],133.19
mgmt_buffers.la_data_out_core\[57\],133.14
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[14\],133.01
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[11\],132.96
_05255_,132.82
_05739_,132.77
_09694_,132.77
net90,132.77
_09355_,132.72
mgmt_buffers.la_data_in_core\[43\],132.63
_15756_,132.45
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[10\],132.45
clknet_5_5_0_clock_ctrl.core_clk,132.4
_15108_,132.21
_05757_,132.16
_05928_,132.16
_14805_,132.16
soc.core.interface0_bank_bus_dat_r\[19\],132.16
soc.core.mgmtsoc_litespisdrphycore_sr_out\[9\],132.16
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[10\],131.94
_10389_,131.89
soc.core.spi_master_mosi_storage\[6\],131.89
_15147_,131.7
_14278_,131.65
mgmt_buffers.mprj_adr_o_core\[27\],131.65
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[27\],131.65
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[27\],131.65
soc.core.multiregimpl71_regs0,131.65
_09947_,131.6
_11430_,131.6
net814,131.6
soc.core.dbg_uart_address\[2\],131.38
_05714_,131.28
clknet_5_2_0_clock_ctrl.core_clk,131.28
clknet_5_26_0_clock_ctrl.core_clk,131.28
_10499_,131.09
_11779_,131.04
_14757_,131.04
_09230_,130.96
_10373_,130.77
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[21\],130.77
clknet_6_6_0_clock_ctrl.core_clk,130.63
net900,130.6
_13835_,130.58
_00011_,130.53
clknet_3_4_0_clock_ctrl.core_clk,130.53
_11179_,130.48
soc.core.mgmtsoc_scratch_storage\[27\],130.48
clknet_5_10_0_clock_ctrl.core_clk,130.48
_12810_,130.26
clknet_5_15_0_clock_ctrl.core_clk,130.25
_12767_,130.21
clknet_6_24_0_clock_ctrl.core_clk,130.07
gpio_control_bidir_1\[0\].pad_gpio_out,130.02
net97,130.02
_02413_,129.97
gpio_control_in_1\[2\].shift_register\[9\],129.97
mgmt_buffers.mprj_dat_o_core\[23\],129.97
_07292_,129.92
_08910_,129.92
_08987_,129.92
_09997_,129.92
gpio_control_in_1\[5\].shift_register\[0\],129.92
soc.core.dbg_uart_address\[11\],129.7
soc.core.spimaster_storage\[4\],129.7
_13157_,129.41
soc.core.spi_master_miso\[5\],129.41
clknet_6_9_0_clock_ctrl.core_clk,129.41
_06033_,129.36
soc.core.mgmtsoc_litespisdrphycore_sr_in\[5\],129.36
soc.core.mgmtsoc_update_value_re,129.36
_05100_,129.33
net524,129.33
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[1\],129.14
_00027_,128.85
_08499_,128.8
_15786_,128.8
gpio_control_in_2\[10\].gpio_schmitt_sel,128.8
soc.core.dbg_uart_address\[21\],128.8
_12860_,128.63
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[30\],128.53
soc.core.spimaster_state\[1\],128.5
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[1\],128.29
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[12\],128.24
soc.core.mgmtsoc_litespisdrphycore_storage\[4\],128.21
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[21\],127.97
_09741_,127.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[25\],127.92
_05266_,127.84
_09870_,127.83
_05528_,127.8
gpio_control_in_1\[0\].shift_register\[9\],127.73
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[21\],127.73
soc.core.interface10_bank_bus_dat_r\[5\],127.73
soc.core.interface9_bank_bus_dat_r\[0\],127.73
soc.core.spi_master_miso\[7\],127.73
soc.core.dbg_uart_address\[26\],127.7
_03929_,127.68
_05462_,127.68
_09190_,127.68
mgmt_buffers.la_data_out_core\[45\],127.54
_05438_,127.41
_08968_,127.17
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[25\],127.17
soc.core.dbg_uart_address\[5\],127.17
soc.core.la_out_storage\[8\],127.17
_02850_,127.12
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[17\],127.12
soc.core.la_out_storage\[36\],126.85
mgmt_buffers.mprj_dat_o_core\[15\],126.8
soc.core.VexRiscv.decode_to_execute_RS1\[19\],126.8
clknet_6_22_0_clock_ctrl.core_clk,126.8
_09305_,126.61
soc.core.interface10_bank_bus_dat_r\[25\],126.61
soc.core.spimaster_storage\[12\],126.61
net95,126.61
net938,126.56
mgmt_buffers.mprj_dat_i_user\[10\],126.47
user_io_oeb\[3\],126.47
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[5\],126.34
_05938_,126.29
_09771_,126.05
gpio_control_bidir_2\[2\].shift_register\[6\],126.05
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[27\],125.97
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[21\],125.92
gpio_control_in_2\[8\].gpio_defaults\[9\],125.885
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[12\],125.73
_13793_,125.49
_14843_,125.49
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[2\],125.49
_05258_,125.46
_02155_,125.44
_06026_,125.44
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[8\],125.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[25\],125.44
clknet_6_51_0_clock_ctrl.core_clk,125.44
clknet_6_56_0_clock_ctrl.core_clk,125.44
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[22\],125.36
gpio_buf_mgmt_io_oeb_buf\[0\],125.35
user_io_oeb\[20\],125.3
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[21\],125.22
_08538_,125.17
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[0\],125.17
clknet_6_26_0_clock_ctrl.core_clk,125.17
_09966_,124.98
_14371_,124.98
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[23\],124.88
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[15\],124.88
_04979_,124.8
soc.core.mgmtsoc_litespisdrphycore_sr_out\[11\],124.66
gpio_control_in_1a\[3\].gpio_defaults\[3\],124.56
soc.core.spi_master_miso_data\[1\],124.56
_09490_,124.42
gpio_control_in_2\[4\].shift_register\[0\],124.42
_05564_,124.37
_12060_,124.37
soc.core.mgmtsoc_master_phyconfig_storage\[10\],124.37
_10129_,124.32
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[21\],124.29
mgmt_buffers.la_data_in_core\[46\],124.18
_09196_,124.05
_13446_,124.05
gpio_control_in_1\[1\].shift_register\[9\],124.05
net1223,124.05
_05910_,124
soc.core.VexRiscv.CsrPlugin_mcause_interrupt,124
clknet_6_33_0_clock_ctrl.core_clk,123.86
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[31\],123.76
_12704_,123.73
soc.core.mgmtsoc_litespisdrphycore_sr_out\[15\],123.73
net1188,123.73
gpio_buf_mgmt_io_in_buf\[11\],123.62
pll.pll_control.count0\[3\],123.49
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[15\],123.44
soc.core.mgmtsoc_litespisdrphycore_sr_in\[0\],123.44
_09907_,123.35
_15051_,123.25
soc.core.la_ien_storage\[47\],123.25
_08518_,123.2
gpio_control_in_1a\[0\].shift_register\[0\],123.2
soc.core.interface10_bank_bus_dat_r\[14\],123.2
soc.core.mgmtsoc_load_storage\[30\],123.2
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[21\],123.17
gpio_control_bidir_2\[1\].gpio_defaults\[9\],123.085
gpio_control_in_2\[7\].gpio_defaults\[9\],123.085
_08503_,122.98
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[1\],122.98
gpio_control_in_2\[11\].shift_register\[5\],122.93
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[21\],122.74
_08952_,122.69
_14995_,122.69
_10402_,122.64
_12056_,122.37
soc.core.VexRiscv._zz_when_DebugPlugin_l244,122.37
_09951_,122.32
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex\[0\],122.18
soc.core.spi_mosi,122.18
_09990_,122.15
soc.core.VexRiscv.decode_to_execute_CSR_WRITE_OPCODE,122.13
soc.core.interface10_bank_bus_dat_r\[4\],122.13
_04997_,122.1
_08732_,122.08
_11186_,122.08
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[21\],122.05
pll.ext_trim\[0\],121.99
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[2\],121.86
_09738_,121.81
gpio_control_in_1\[1\].mgmt_ena,121.62
_08904_,121.57
gpio_control_in_1a\[4\].mgmt_ena,121.57
_03889_,121.52
_09104_,121.52
_15497_,121.52
gpio_control_bidir_2\[1\].gpio_defaults\[8\],121.345
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[0\],121.25
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[7\],121.06
net835,121.06
_03840_,120.96
_14907_,120.96
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[26\],120.96
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_1,120.79
soc.core.rs232phy_rs232phyrx_state,120.74
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[4\],120.69
soc.core.VexRiscv.CsrPlugin_mepc\[2\],120.64
soc.core.VexRiscv.CsrPlugin_mepc\[3\],120.64
_15553_,120.5
gpio_control_in_1\[4\].shift_register\[7\],120.5
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[30\],120.45
_09385_,120.42
_09550_,120.4
gpio_control_in_2\[9\].gpio_schmitt_sel,120.4
gpio_control_in_2\[15\].shift_register\[4\],120.23
_13025_,120.18
soc.core.mgmtsoc_litespimmap_storage\[7\],120.08
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[28\],119.94
gpio_control_bidir_1\[1\].shift_register\[8\],119.89
net376,119.89
clknet_6_25_0_clock_ctrl.core_clk,119.89
_08719_,119.84
_10131_,119.84
_11234_,119.84
_13825_,119.84
_14472_,119.84
_15045_,119.84
clknet_5_4_0_clock_ctrl.core_clk,119.57
_16001_,119.54
_11436_,119.38
_15158_,119.33
gpio_control_in_2\[8\].gpio_inen,119.33
_09020_,119.28
_09649_,119.28
net847,119.28
soc.core.mgmtsoc_litespisdrphycore_sr_out\[27\],119.2
clknet_5_6_0_clock_ctrl.core_clk,119.01
clock_ctrl.divider.out,118.96
soc.core.mgmtsoc_bus_errors\[11\],118.96
_13786_,118.77
clknet_3_7_0_clock_ctrl.core_clk,118.77
clknet_6_45_0_clock_ctrl.core_clk,118.77
soc.core.VexRiscv.DebugPlugin_stepIt,118.74
_05141_,118.72
soc.core.interface10_bank_bus_dat_r\[18\],118.72
net219,118.72
net901,118.69
net1363,118.5
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[0\],118.45
soc.core.dbg_uart_data\[21\],118.45
_05001_,118.26
soc.core.mgmtsoc_scratch_storage\[20\],118.21
clknet_opt_2_0_clock_ctrl.core_clk,118.21
_08072_,118.16
_09700_,118.16
net2303,118.16
_14321_,117.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[0\],117.89
soc.core.dbg_uart_data\[24\],117.89
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[26\],117.84
_08071_,117.75
clknet_6_48_0_clock_ctrl.core_clk,117.7
_09834_,117.65
_10382_,117.65
soc.core.interface10_bank_bus_dat_r\[23\],117.65
_14152_,117.6
soc.core.mgmtsoc_litespisdrphycore_sr_in\[7\],117.43
soc.core.dbg_uart_address\[18\],117.33
clknet_leaf_899_clock_ctrl.core_clk,117.3
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[5\],117.28
clknet_5_8_0_clock_ctrl.core_clk,117.28
_05521_,117.14
_09693_,117.09
_14540_,117.09
_05657_,117.06
_01175_,117.04
_13765_,117.04
soc.core.VexRiscv.dBusWishbone_ADR\[29\],117.04
net92,117.04
net2328,117.04
_05313_,116.96
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[5\],116.96
soc.core.mgmtsoc_litespisdrphycore_sr_in\[24\],116.96
_08548_,116.82
soc.core.mgmtsoc_litespisdrphycore_sr_out\[26\],116.82
soc.core.mgmtsoc_master_tx_fifo_source_payload_width\[2\],116.82
_10383_,116.77
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[26\],116.77
soc.core.dbg_uart_data\[19\],116.77
_13725_,116.53
soc.core.VexRiscv.DebugPlugin_debugUsed,116.53
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[0\],116.53
_09153_,116.48
soc.core.dbg_uart_incr,116.48
gpio_control_in_2\[5\].gpio_defaults\[9\],116.365
mgmt_buffers.la_oenb_core\[42\],116.34
mgmt_buffers.la_oenb_core\[43\],116.34
gpio_control_in_2\[3\].shift_register\[0\],116.21
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending,116.02
_13410_,115.97
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[0\],115.97
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[30\],115.97
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[21\],115.97
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[10\],115.97
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[1\],115.92
soc.core.interface9_bank_bus_dat_r\[16\],115.92
clknet_6_46_0_clock_ctrl.core_clk,115.92
_14380_,115.65
gpio_control_in_1\[0\].shift_register\[8\],115.65
soc.core.mgmtsoc_master_phyconfig_storage\[0\],115.65
clknet_5_13_0_clock_ctrl.core_clk,115.65
gpio_control_in_2\[15\].shift_register\[5\],115.6
_08053_,115.41
_14428_,115.41
_14834_,115.41
_06848_,115.36
_09841_,115.36
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[26\],115.09
_07049_,114.85
soc.core.dbg_uart_data\[7\],114.85
soc.core.mgmtsoc_master_phyconfig_storage\[3\],114.85
clknet_6_8_0_clock_ctrl.core_clk,114.85
_02456_,114.8
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[11\],114.8
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[1\],114.53
soc.core.gpio_mode0_storage,114.48
soc.core.mgmtsoc_scratch_storage\[26\],114.48
soc.core.spi_master_cs_mode,114.34
_13805_,114.29
gpio_control_bidir_1\[0\].mgmt_ena,114.24
gpio_control_in_2\[12\].gpio_inen,114.24
soc.core.uart_tx_fifo_produce\[2\],114.24
_08551_,114.07
_08534_,114.02
_05542_,113.98
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[31\],113.97
gpio_control_in_1\[9\].shift_register\[9\],113.92
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[1\],113.92
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[21\],113.92
soc.core.VexRiscv.decode_to_execute_RS1\[21\],113.92
soc.core.mgmtsoc_litespisdrphycore_storage\[7\],113.92
_12043_,113.89
_09164_,113.83
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[7\],113.83
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[11\],113.73
_05926_,113.68
_11740_,113.68
gpio_control_in_1\[8\].gpio_schmitt_sel,113.68
pll.pll_control.tint\[2\],113.68
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[17\],113.68
_05568_,113.41
gpio_control_bidir_2\[0\].shift_register\[4\],113.41
net1337,113.33
gpio_control_in_2\[14\].gpio_defaults\[1\],113.305
_15848_,113.17
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[27\],113.17
soc.core.mgmtsoc_scratch_storage\[24\],113.17
_09645_,113.12
_11737_,113.12
_13764_,113.12
gpio_control_bidir_1\[0\].gpio_defaults\[0\],112.975
clknet_5_12_0_clock_ctrl.core_clk,112.85
_11432_,112.82
_10091_,112.76
_15921_,112.61
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[5\],112.61
soc.core.mgmtsoc_litespimmap_storage\[1\],112.58
_00014_,112.56
_08515_,112.56
gpio_control_in_2\[7\].gpio_inen,112.56
soc.core.mgmtsoc_scratch_storage\[28\],112.56
gpio_control_in_2\[7\].gpio_defaults\[8\],112.435
_04985_,112.29
_11827_,112.24
soc.core.mgmtsoc_scratch_storage\[19\],112.24
_09026_,112.1
_05972_,112.05
_08422_,112.05
gpio_control_in_2\[2\].gpio_pulldown_sel,112.05
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[1\],112.05
soc.core.grant\[0\],112.05
_09758_,112
net448,111.97
soc.core.bus_dat_r\[0\],111.86
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[1\],111.78
net1015,111.78
_09133_,111.73
gpio_control_in_1\[1\].shift_register\[7\],111.73
soc.core.la_oe_storage\[6\],111.73
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[4\],111.68
soc.core.uart_phy_rx_data\[6\],111.68
_03842_,111.54
_05023_,111.49
_08621_,111.49
_14492_,111.49
_05914_,111.44
_08784_,111.44
_10000_,111.44
_12215_,111.44
soc.core.slave_sel_r\[0\],111.44
gpio_control_in_2\[6\].gpio_defaults\[7\],111.315
mgmt_buffers.mprj_dat_i_user\[29\],111.3
mgmt_buffers.mprj_dat_o_core\[21\],111.17
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[19\],111.17
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[0\],111.17
soc.core.mgmtsoc_litespimmap_burst_adr\[26\],111.17
_10391_,110.93
gpio_control_in_2\[11\].gpio_inen,110.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[26\],110.93
soc.core.spi_master_mosi_storage\[1\],110.93
_08686_,110.88
_14456_,110.88
soc.core.uart_phy_tx_tick,110.66
_09180_,110.61
gpio_control_in_1\[3\].shift_register\[9\],110.61
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[1\],110.61
_12756_,110.47
net67,110.47
gpio_control_in_1\[6\].shift_register\[7\],110.42
_05802_,110.37
_08993_,110.37
gpio_control_in_2\[3\].shift_register\[9\],110.37
_01079_,110.32
_03076_,110.32
_11853_,110.32
_09425_,110.05
gpio_control_bidir_2\[1\].shift_register\[3\],109.91
net2471,109.81
soc.core.dbg_uart_address\[13\],109.78
_11826_,109.76
_15843_,109.76
clknet_5_11_0_clock_ctrl.core_clk,109.76
_08465_,109.73
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[30\],109.73
_09735_,109.68
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[30\],109.54
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_decode_data\[10\],109.49
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[5\],109.49
_11648_,109.44
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[8\],109.44
_06089_,109.25
_12037_,109.25
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[20\],109.25
net2381,109.25
_14702_,109.2
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[31\],109.12
gpio_control_bidir_1\[0\].gpio_defaults\[8\],109.055
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[24\],108.98
_05681_,108.93
_11678_,108.93
_00028_,108.69
_03816_,108.69
_04802_,108.69
_14660_,108.69
gpio_control_in_1a\[0\].shift_register\[5\],108.69
gpio_control_in_1a\[4\].shift_register\[3\],108.69
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[9\],108.66
_10127_,108.64
_15057_,108.64
_15560_,108.64
gpio_control_in_1\[8\].gpio_inen,108.64
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[8\],108.64
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[31\],108.64
soc.core.interface6_bank_bus_dat_r\[28\],108.64
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[4\],108.61
_05450_,108.47
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[30\],108.32
gpio_control_in_2\[10\].gpio_defaults\[9\],108.195
_15333_,108.18
_09283_,108.13
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[21\],108.13
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[2\],108.13
_08730_,108.1
_03904_,108.08
_04099_,108.08
_09050_,108.08
soc.core.interface0_bank_bus_dat_r\[18\],108.08
net2379,107.94
gpio_control_in_2\[15\].gpio_defaults\[9\],107.915
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[2\],107.76
clknet_leaf_721_clock_ctrl.core_clk,107.76
_12248_,107.67
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[31\],107.62
_14044_,107.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[0\],107.57
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[8\],107.57
net2336,107.57
soc.core.spimaster_storage\[5\],107.54
net447,107.54
_09110_,107.52
_09856_,107.52
_09948_,107.52
_12867_,107.52
clknet_leaf_780_clock_ctrl.core_clk,107.35
gpio_control_in_2\[5\].gpio_defaults\[8\],107.345
gpio_control_in_2\[1\].gpio_defaults\[5\],107.03
_09489_,107.01
_08930_,106.96
_15242_,106.93
soc.core.spimaster_storage\[3\],106.93
net1929,106.93
mprj_io_schmitt_sel[18],106.91
gpio_control_bidir_1\[0\].gpio_defaults\[4\],106.815
_10293_,106.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[0\],106.69
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[30\],106.69
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[12\],106.69
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[0\],106.69
net771,106.69
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[3\],106.64
_14008_,106.55
_03919_,106.45
_09629_,106.45
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[26\],106.45
soc.core.mgmtsoc_litespimmap_burst_adr\[3\],106.45
_09094_,106.4
gpio_control_in_2\[15\].gpio_inen,106.4
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[27\],106.4
_15241_,106.32
gpio_control_in_2\[8\].gpio_defaults\[8\],106.275
soc.core.bus_dat_r\[15\],106.26
_08470_,106.08
_13156_,106.08
_13508_,106.08
_09888_,105.94
_14069_,105.94
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[10\],105.94
gpio_control_bidir_2\[1\].gpio_inen,105.89
soc.core.mgmtsoc_litespisdrphycore_storage\[6\],105.89
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[7\],105.89
net2330,105.89
_03932_,105.84
_06783_,105.84
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[10\],105.84
net2386,105.84
soc.core.count\[19\],105.81
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[0\],105.76
soc.core.debug_in,105.75
net2371,105.7
soc.core.la_ien_storage\[34\],105.57
soc.core.mgmtsoc_litespisdrphycore_storage\[5\],105.57
_12040_,105.49
mprj_io_pullup_sel[17],105.375
net1962,105.33
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[5\],105.28
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[11\],105.28
_05784_,105.06
soc.core.mgmtsoc_bus_errors\[24\],105.06
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[25\],105.01
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[7\],105.01
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[0\],105.01
gpio_control_in_2\[0\].shift_register\[8\],104.96
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[2\],104.82
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[31\],104.82
gpio_control_in_2\[5\].gpio_inen,104.77
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[1\],104.77
soc.core.mgmtsoc_scratch_storage\[21\],104.77
_03893_,104.72
_08763_,104.72
_08932_,104.72
_09992_,104.72
_13024_,104.72
gpio_control_bidir_2\[2\].gpio_schmitt_sel,104.72
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[22\],104.72
clknet_leaf_87_clock_ctrl.core_clk,104.69
_09212_,104.64
_13453_,104.64
mprj_io_drive_sel[39],104.61
gpio_control_in_2\[7\].gpio_defaults\[7\],104.505
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[7\],104.5
soc.core.multiregimpl0_regs1,104.5
_10125_,104.45
_14048_,104.4
soc.core.spi_master_count\[1\],104.4
gpio_control_in_1\[3\].shift_register\[6\],104.26
_09774_,104.21
_10021_,104.21
gpio_control_in_2\[14\].shift_register\[6\],104.21
_05963_,104.16
_09857_,104.16
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[21\],104.16
net752,103.86
_08653_,103.84
soc.core.mgmtsoc_reload_storage\[5\],103.84
mprj_io_drive_sel[34],103.72
_06300_,103.7
_05682_,103.65
_12502_,103.65
_13493_,103.65
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[1\],103.65
soc.core.la_out_storage\[9\],103.65
_13860_,103.6
_14002_,103.6
clknet_leaf_523_clock_ctrl.core_clk,103.6
clknet_leaf_717_clock_ctrl.core_clk,103.57
gpio_buf_mgmt_io_in_buf\[12\],103.46
clknet_leaf_748_clock_ctrl.core_clk,103.43
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[21\],103.33
soc.core.spimaster_storage\[10\],103.33
clknet_leaf_72_clock_ctrl.core_clk,103.2
net1014,103.14
_06072_,103.09
_12303_,103.09
clknet_leaf_639_clock_ctrl.core_clk,103.09
mprj_io_schmitt_sel[17],103.08
soc.core.mgmtsoc_litespisdrphycore_sr_out\[12\],103.06
_08615_,103.04
net2323,103.04
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[6\],102.97
_05211_,102.72
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[1\],102.72
_14886_,102.63
_04773_,102.53
_08520_,102.53
gpio_control_in_1\[8\].gpio_pulldown_sel,102.53
gpio_control_in_2\[9\].shift_register\[5\],102.53
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[6\],102.53
soc.core.VexRiscv.when_DebugPlugin_l260,102.53
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[30\],102.53
_01623_,102.48
_13664_,102.48
_14926_,102.48
soc.core.mgmtsoc_scratch_storage\[14\],102.48
soc.core.mgmtsoc_litespisdrphycore_sr_out\[5\],102.4
gpio_control_in_2\[1\].gpio_defaults\[0\],102.335
_08641_,102.26
soc.core.litespiphy_state\[0\],102.26
soc.core.uart_phy_rx_data\[7\],102.26
clknet_leaf_664_clock_ctrl.core_clk,102.18
_08634_,102.16
_09192_,102.16
_01047_,102.02
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[11\],102.02
soc.core.la_out_storage\[0\],102.02
_06175_,101.97
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[20\],101.97
soc.core.interface10_bank_bus_dat_r\[2\],101.97
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[2\],101.97
_05269_,101.94
_04107_,101.92
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[28\],101.92
soc.core.spi_master_clk_divider1\[14\],101.89
mgmt_buffers.la_data_out_core\[48\],101.83
_10392_,101.65
_05746_,101.6
_06012_,101.6
_09776_,101.6
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[30\],101.6
gpio_control_in_2\[10\].gpio_inen,101.51
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[4\],101.43
_00061_,101.41
_13778_,101.41
gpio_control_in_2\[12\].gpio_schmitt_sel,101.41
soc.core.VexRiscv.decode_to_execute_RS1\[20\],101.41
_11741_,101.36
_12288_,101.36
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[17\],101.36
net1959,101.36
net2321,101.36
_09238_,101.33
soc.core.uart_rx_fifo_level0\[2\],101.33
clknet_leaf_812_clock_ctrl.core_clk,101.33
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[11\],101.23
soc.core.VexRiscv.CsrPlugin_mtval\[0\],101.09
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[1\],101.09
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[31\],101.09
net899,101
_12302_,100.9
_15437_,100.9
gpio_control_in_2\[13\].gpio_schmitt_sel,100.9
gpio_control_in_2\[6\].shift_register\[2\],100.85
soc.core.mgmtsoc_scratch_storage\[25\],100.85
net2333,100.85
soc.core.VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW\[1\],100.82
clknet_leaf_88_clock_ctrl.core_clk,100.82
_09840_,100.8
_13884_,100.8
soc.core.la_out_storage\[7\],100.8
net100,100.8
clknet_leaf_788_clock_ctrl.core_clk,100.77
clknet_leaf_1338_clock_ctrl.core_clk,100.77
clock_ctrl.divider2.N\[1\],100.66
user_io_oeb\[15\],100.66
gpio_control_in_1a\[2\].gpio_defaults\[8\],100.605
clknet_leaf_619_clock_ctrl.core_clk,100.55
_10418_,100.48
clknet_leaf_582_clock_ctrl.core_clk,100.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[25\],100.34
_10545_,100.29
_15586_,100.29
gpio_control_in_2\[5\].shift_register\[5\],100.29
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[1\],100.29
_11762_,100.24
_14389_,100.24
gpio_control_in_1\[6\].pad_gpio_out,100.24
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[22\],100.24
soc.core.interface0_bank_bus_dat_r\[22\],100.24
soc.core.interface10_bank_bus_dat_r\[17\],100.24
net163,100.24
_08541_,100.21
gpio_buf_mgmt_io_oeb_buf\[2\],100.1
mgmt_buffers.la_data_out_core\[32\],100.1
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[22\],100.07
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[23\],99.97
net2380,99.97
soc.core.mgmtsoc_litespimmap_burst_adr\[4\],99.89
_15420_,99.83
clknet_leaf_273_clock_ctrl.core_clk,99.83
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[1\],99.78
_05185_,99.73
_05741_,99.73
_13155_,99.73
_14362_,99.73
_14745_,99.73
_11763_,99.68
soc.core.la_oe_storage\[37\],99.68
mprj_io_pulldown_sel[17],99.66
_13445_,99.46
_05702_,99.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[25\],99.41
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[1\],99.36
clknet_leaf_528_clock_ctrl.core_clk,99.3
_01143_,99.17
_02251_,99.17
_05761_,99.17
_07475_,99.17
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[31\],99.17
_05772_,99.14
_00056_,99.12
_08973_,99.12
soc.core.dbg_uart_data\[29\],99.12
clknet_6_59_0_clock_ctrl.core_clk,99.12
soc.core.uartwishbonebridge_state\[1\],98.9
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[15\],98.85
_05016_,98.8
_09206_,98.8
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[31\],98.8
soc.core.mgmtsoc_bus_errors\[1\],98.8
clknet_leaf_1262_clock_ctrl.core_clk,98.77
_04992_,98.61
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[2\],98.61
gpio_control_in_2\[14\].gpio_defaults\[3\],98.59
_04434_,98.56
_08560_,98.56
_10087_,98.56
_13710_,98.56
net2315,98.56
_08516_,98.48
clknet_leaf_452_clock_ctrl.core_clk,98.48
pll.ext_trim\[24\],98.42
user_io_oeb\[6\],98.42
clknet_leaf_976_clock_ctrl.core_clk,98.35
_09843_,98.34
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[7\],98.29
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[11\],98.29
soc.core.VexRiscv.when_DebugPlugin_l261_1,98.29
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[2\],98.1
clknet_leaf_661_clock_ctrl.core_clk,98.1
_09529_,98.05
soc.core.dbg_uart_bytes_count\[1\],98.05
soc.core.la_oe_storage\[32\],98.05
soc.core.spi_master_control_storage\[9\],98.05
net1657,98.05
_03923_,98
_08942_,98
_09665_,98
_11023_,98
soc.core.dbg_uart_data\[30\],98
soc.core.interface0_bank_bus_dat_r\[26\],98
soc.core.la_out_storage\[57\],98
soc.core.VexRiscv.DebugPlugin_haltIt,97.97
soc.core.mgmtsoc_vexriscv_transfer_complete,97.97
_09753_,97.73
_14141_,97.73
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[0\],97.73
clknet_leaf_1279_clock_ctrl.core_clk,97.73
_08532_,97.68
_11184_,97.68
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[9\],97.68
soc.core.la_ien_storage\[42\],97.68
soc.core.spi_master_count\[0\],97.68
clknet_leaf_1038_clock_ctrl.core_clk,97.65
_00013_,97.49
_05482_,97.49
_08057_,97.49
_10417_,97.49
_11228_,97.49
_11819_,97.49
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[22\],97.49
clknet_leaf_234_clock_ctrl.core_clk,97.46
_01495_,97.44
_13760_,97.44
_14730_,97.44
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[31\],97.44
pll.ext_trim\[5\],97.3
clknet_leaf_1042_clock_ctrl.core_clk,97.19
_05186_,97.17
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[1\],97.17
soc.core.spimaster_storage\[1\],97.17
clknet_leaf_444_clock_ctrl.core_clk,97.14
_11921_,97.12
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[10\],97.12
soc.core.spimaster_storage\[7\],97.12
_05621_,97.09
soc.core.flash_cs_n,96.98
clknet_leaf_713_clock_ctrl.core_clk,96.93
_06009_,96.88
_10008_,96.88
net74,96.88
gpio_control_in_2\[11\].gpio_defaults\[0\],96.705
gpio_control_bidir_2\[1\].gpio_defaults\[7\],96.615
clknet_0_clock_ctrl.core_clk,96.61
_05863_,96.42
net2377,96.42
mprj_io_drive_sel[35],96.38
_05372_,96.37
gpio_control_in_1\[2\].gpio_outen,96.37
_13598_,96.34
_08816_,96.32
_13292_,96.32
_13526_,96.32
_13789_,96.32
soc.core.dbg_uart_data\[2\],96.32
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[11\],96.32
clknet_leaf_1265_clock_ctrl.core_clk,96.29
_05944_,96.15
gpio_control_in_1a\[3\].gpio_defaults\[8\],96.125
_06015_,96.1
_14066_,96.1
_03890_,95.81
_12862_,95.81
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[30\],95.81
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[14\],95.81
_09100_,95.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[16\],95.76
_05262_,95.73
soc.core.dbg_uart_data\[5\],95.73
_13100_,95.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[25\],95.49
soc.core.spimaster_storage\[9\],95.49
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[23\],95.44
_09747_,95.36
clknet_leaf_554_clock_ctrl.core_clk,95.36
_11835_,95.25
_15669_,95.25
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[22\],95.25
_03820_,95.2
_03888_,95.2
_09035_,95.2
_09691_,95.2
_12304_,95.2
gpio_control_in_1\[6\].mgmt_ena,95.2
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[11\],95.2
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[0\],95.2
soc.core.interface10_bank_bus_dat_r\[7\],95.2
net16,95.2
mgmt_buffers.la_oenb_core\[37\],95.06
user_io_oeb\[4\],95.06
user_io_out\[1\],95.06
_09306_,94.98
_12036_,94.98
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[5\],94.93
soc.core.la_ien_storage\[9\],94.93
clknet_leaf_73_clock_ctrl.core_clk,94.93
soc.core.mgmtsoc_litespisdrphycore_storage\[1\],94.88
clknet_leaf_1231_clock_ctrl.core_clk,94.85
_05026_,94.69
gpio_control_in_1a\[4\].shift_register\[8\],94.69
gpio_control_in_2\[14\].gpio_schmitt_sel,94.69
soc.core.dbg_uart_rx_tick,94.69
net2357,94.69
_09106_,94.64
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[30\],94.42
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[31\],94.42
_15914_,94.39
soc.core.mgmtsoc_master_phyconfig_storage\[16\],94.37
clknet_leaf_651_clock_ctrl.core_clk,94.23
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[31\],94.18
_08108_,94.13
_05686_,94.1
_05416_,94.08
_10775_,94.08
_13647_,94.08
_13737_,94.08
gpio_control_in_1\[8\].shift_register\[8\],94.08
net71,94.08
net99,94.08
gpio_control_in_2\[1\].gpio_defaults\[1\],94.055
clknet_leaf_1024_clock_ctrl.core_clk,94.05
net1382,94
clknet_leaf_744_clock_ctrl.core_clk,93.86
_08531_,93.81
_12858_,93.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[9\],93.81
pll.itrim\[7\],93.76
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[0\],93.76
soc.core.serial_rx,93.67
_05365_,93.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[0\],93.57
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[1\],93.57
net2327,93.57
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[29\],93.54
_07729_,93.52
_09022_,93.52
_11018_,93.52
_13599_,93.52
_14020_,93.52
gpio_control_in_1\[7\].pad_gpio_outen,93.52
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[28\],93.52
net2338,93.52
_09333_,93.49
soc.core.uartwishbonebridge_state\[2\],93.49
mgmt_buffers.mprj_dat_i_user\[30\],93.38
gpio_control_in_2\[6\].gpio_defaults\[6\],93.345
soc.core.VexRiscv.dBusWishbone_ADR\[4\],93.3
soc.core.dbg_uart_data\[17\],93.25
clknet_leaf_682_clock_ctrl.core_clk,93.25
_05220_,93.22
_05183_,93.2
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[11\],93.06
net75,93.06
_09419_,93.01
_11774_,93.01
_13648_,93.01
gpio_control_in_1\[5\].shift_register\[3\],93.01
net2331,93.01
_02899_,92.96
_04825_,92.96
_08966_,92.96
_10511_,92.96
_14483_,92.96
_15295_,92.96
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[1\],92.88
gpio_control_in_2\[13\].gpio_defaults\[0\],92.835
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[2\],92.74
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[21\],92.74
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[14\],92.69
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[20\],92.69
clknet_leaf_922_clock_ctrl.core_clk,92.66
_09480_,92.64
clock_ctrl.divider.odd_0.counter\[0\],92.64
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[31\],92.5
_14622_,92.45
net2274,92.45
_00000_,92.4
_02404_,92.4
_11748_,92.4
_12310_,92.4
_13655_,92.4
gpio_control_in_1\[7\].gpio_inen,92.4
soc.core.mgmtsoc_bus_errors\[22\],92.4
clknet_leaf_1109_clock_ctrl.core_clk,92.32
mprj_io_ie[17],92.315
gpio_buf_mgmt_io_out_buf\[14\],92.31
mgmt_buffers.la_data_out_core\[49\],92.26
gpio_control_in_2\[8\].gpio_defaults\[4\],92.225
_04978_,92.13
_13288_,92.13
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[18\],92.13
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[31\],92.13
soc.core.dbg_uart_data\[26\],92.08
_14713_,91.99
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[1\],91.99
soc.core.VexRiscv.decode_to_execute_RS1\[16\],91.94
_00032_,91.89
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[1\],91.89
_01335_,91.84
_05934_,91.84
_08635_,91.84
_10012_,91.84
_14945_,91.84
net333,91.84
clknet_leaf_1116_clock_ctrl.core_clk,91.84
_12958_,91.72
user_io_out\[18\],91.7
clknet_leaf_458_clock_ctrl.core_clk,91.62
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[13\],91.57
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[11\],91.57
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[0\],91.57
clknet_leaf_508_clock_ctrl.core_clk,91.57
_12640_,91.52
_06897_,91.38
gpio_control_bidir_1\[0\].gpio_inen,91.38
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[31\],91.38
clknet_leaf_862_clock_ctrl.core_clk,91.38
_01719_,91.33
_06028_,91.33
_12244_,91.33
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[1\],91.33
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[31\],91.33
_03897_,91.28
_08273_,91.28
gpio_control_in_2\[15\].shift_register\[6\],91.28
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[5\],91.28
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[29\],91.28
net2347,91.28
soc.core.uart_phy_rx_data\[4\],91.01
net726,91.01
net1222,91.01
_15550_,90.96
clknet_leaf_99_clock_ctrl.core_clk,90.96
_03608_,90.82
_14721_,90.82
_00022_,90.77
_04794_,90.77
_05300_,90.77
_09496_,90.77
_11991_,90.77
_13963_,90.77
net80,90.77
_01239_,90.72
_09631_,90.69
gpio_control_in_2\[6\].gpio_defaults\[4\],90.645
soc.core.flash_io1_di,90.58
gpio_control_in_1a\[0\].gpio_defaults\[1\],90.565
_09320_,90.5
clknet_leaf_286_clock_ctrl.core_clk,90.32
_10534_,90.26
clknet_leaf_643_clock_ctrl.core_clk,90.26
gpio_control_in_2\[14\].gpio_defaults\[2\],90.225
_03941_,90.21
_05253_,90.21
_11058_,90.21
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[22\],90.21
clknet_leaf_962_clock_ctrl.core_clk,90.18
_00951_,90.16
_01922_,90.16
_05488_,90.16
_08272_,90.16
_09699_,90.16
soc.core.dbg_uart_data\[31\],90.16
soc.core.litespiphy_state\[1\],90.16
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[17\],90.16
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[31\],90.08
soc.core.spi_clk,90.07
gpio_control_in_2\[15\].gpio_defaults\[3\],90.045
soc.core.mgmtsoc_bus_errors\[0\],89.99
clknet_leaf_126_clock_ctrl.core_clk,89.99
clknet_leaf_826_clock_ctrl.core_clk,89.94
soc.core.la_ien_storage\[2\],89.89
_05107_,89.84
_14468_,89.84
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[22\],89.7
clknet_leaf_58_clock_ctrl.core_clk,89.62
clknet_leaf_1073_clock_ctrl.core_clk,89.62
_09019_,89.6
_15259_,89.6
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[0\],89.6
soc.core.interface0_bank_bus_dat_r\[25\],89.6
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[30\],89.57
net744,89.57
clknet_leaf_469_clock_ctrl.core_clk,89.57
net44,89.46
net1904,89.46
clknet_leaf_1263_clock_ctrl.core_clk,89.43
clknet_leaf_16_clock_ctrl.core_clk,89.38
clknet_leaf_752_clock_ctrl.core_clk,89.38
clknet_leaf_824_clock_ctrl.core_clk,89.38
clknet_leaf_1122_clock_ctrl.core_clk,89.38
_11701_,89.33
gpio_control_in_1\[10\].shift_register\[0\],89.33
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[2\],89.33
soc.core.VexRiscv.dBus_cmd_halfPipe_payload_address\[1\],89.33
soc.core.VexRiscv._zz_execute_ALU_CTRL\[0\],89.3
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[0\],89.28
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[0\],89.28
gpio_control_in_2\[5\].gpio_defaults\[1\],89.275
_05705_,89.14
_08007_,89.14
clknet_leaf_925_clock_ctrl.core_clk,89.11
_00983_,89.09
_15042_,89.09
gpio_control_in_1\[2\].mgmt_ena,89.09
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[18\],89.09
net2491,89.09
_03926_,89.04
_05411_,89.04
_06916_,89.04
_11284_,89.04
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[15\],89.04
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[5\],89.04
soc.core.mgmtsoc_litespisdrphycore_posedge_reg,89.04
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[28\],89.04
net2289,89.04
gpio_buf_mgmt_io_oeb_buf\[1\],88.95
mgmt_buffers.la_data_out_core\[50\],88.95
clock_ctrl.divider2.N\[0\],88.9
gpio_buf_mgmt_io_out_buf\[5\],88.9
soc.core.mgmtsoc_master_phyconfig_storage\[4\],88.82
_05018_,88.77
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[2\],88.77
soc.core.la_ien_storage\[43\],88.77
soc.core.VexRiscv.execute_to_memory_REGFILE_WRITE_VALID,88.72
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[19\],88.72
gpio_control_in_2\[12\].gpio_defaults\[1\],88.715
_05314_,88.69
soc.core.VexRiscv.IBusCachedPlugin_fetchPc_inc,88.63
_05888_,88.58
clknet_leaf_670_clock_ctrl.core_clk,88.58
gpio_control_in_1\[9\].mgmt_ena,88.53
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[22\],88.53
pll.pll_control.tint\[3\],88.5
_03817_,88.48
_08862_,88.48
_09038_,88.48
_11420_,88.48
_11839_,88.48
_14178_,88.48
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[19\],88.48
soc.core.la_ien_storage\[4\],88.48
soc.core.la_out_storage\[5\],88.48
net2362,88.48
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[21\],88.26
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[2\],88.21
clknet_leaf_711_clock_ctrl.core_clk,88.21
clknet_leaf_905_clock_ctrl.core_clk,88.21
_14464_,88.16
gpio_control_in_2\[1\].gpio_defaults\[2\],88.075
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[18\],88.02
soc.core.la_out_storage\[39\],88.02
_05708_,87.97
_10419_,87.97
_12264_,87.97
_15430_,87.97
gpio_control_in_1\[1\].shift_register\[2\],87.97
clknet_leaf_852_clock_ctrl.core_clk,87.97
net2332,87.97
pll.pll_control.count0\[2\],87.94
soc.core.dbg_uart_data\[4\],87.94
gpio_control_in_2\[11\].gpio_defaults\[5\],87.93
_00780_,87.92
_01223_,87.92
_04113_,87.92
_11024_,87.92
_11278_,87.92
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[7\],87.92
_14279_,87.89
pll.pll_control.count0\[0\],87.89
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[21\],87.89
clknet_leaf_434_clock_ctrl.core_clk,87.7
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[20\],87.65
gpio_control_in_1\[8\].gpio_defaults\[6\],87.545
_00024_,87.41
_05152_,87.41
_08311_,87.41
_09223_,87.41
_12586_,87.41
gpio_control_in_2\[3\].gpio_slew_sel,87.41
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[20\],87.41
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[21\],87.41
clknet_leaf_1128_clock_ctrl.core_clk,87.41
_01283_,87.36
_01431_,87.36
_07323_,87.36
_09080_,87.36
_12309_,87.36
_12950_,87.36
_14756_,87.36
_15338_,87.36
_15852_,87.36
gpio_control_in_1a\[1\].shift_register\[5\],87.36
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[26\],87.36
net72,87.36
net186,87.36
soc.core.dbg_uart_address\[22\],87.28
user_io_oeb\[23\],87.22
clknet_leaf_774_clock_ctrl.core_clk,87.14
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[22\],87.09
gpio_control_in_2\[9\].gpio_defaults\[1\],87.085
clknet_leaf_551_clock_ctrl.core_clk,87.06
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[2\],87.04
soc.core.VexRiscv._zz_execute_ALU_BITWISE_CTRL\[0\],87.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[0\],86.9
clknet_leaf_180_clock_ctrl.core_clk,86.9
gpio_control_in_2\[9\].gpio_defaults\[4\],86.865
_13023_,86.85
_15687_,86.85
gpio_control_in_1a\[5\].shift_register\[8\],86.85
clknet_leaf_1249_clock_ctrl.core_clk,86.82
_01303_,86.8
_03865_,86.8
_13749_,86.8
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[2\],86.8
soc.core.la_out_storage\[46\],86.8
clknet_leaf_204_clock_ctrl.core_clk,86.8
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter\[0\],86.77
clknet_leaf_1336_clock_ctrl.core_clk,86.77
gpio_control_in_2\[0\].gpio_defaults\[2\],86.705
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[16\],86.58
clknet_leaf_609_clock_ctrl.core_clk,86.53
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[11\],86.48
_01271_,86.34
gpio_control_in_2\[6\].shift_register\[7\],86.34
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[31\],86.34
_05261_,86.29
_15102_,86.29
pll.itrim\[6\],86.29
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[11\],86.29
net69,86.29
clknet_leaf_1220_clock_ctrl.core_clk,86.26
_00923_,86.24
_13663_,86.24
_14026_,86.24
_15076_,86.24
_15761_,86.24
mgmt_buffers.mprj_dat_o_core\[22\],86.24
soc.core.mgmtsoc_scratch_storage\[29\],86.24
user_io_oeb\[16\],86.15
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[10\],86.07
soc.core.VexRiscv.IBusCachedPlugin_cache.reset,86.02
clknet_leaf_1084_clock_ctrl.core_clk,86.02
_05461_,85.97
soc.core.la_out_storage\[55\],85.97
clknet_leaf_934_clock_ctrl.core_clk,85.97
clknet_leaf_384_clock_ctrl.core_clk,85.92
_14494_,85.78
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[3\],85.78
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[25\],85.73
soc.core.mgmtsoc_litespisdrphycore_sr_out\[14\],85.7
clknet_leaf_316_clock_ctrl.core_clk,85.7
clknet_leaf_791_clock_ctrl.core_clk,85.7
gpio_control_in_1\[8\].pad_gpio_outen,85.68
pll.itrim\[9\],85.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[26\],85.68
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[16\],85.68
gpio_control_in_2\[7\].gpio_defaults\[0\],85.555
clknet_leaf_951_clock_ctrl.core_clk,85.51
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[9\],85.46
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[31\],85.46
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[5\],85.46
clknet_leaf_698_clock_ctrl.core_clk,85.46
clknet_leaf_910_clock_ctrl.core_clk,85.46
clknet_leaf_994_clock_ctrl.core_clk,85.46
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[7\],85.41
soc.core.dbg_uart_address\[23\],85.41
soc.core.spi_master_control_re,85.41
soc.core.spi_master_cs,85.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[25\],85.36
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[25\],85.36
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[2\],85.22
_00091_,85.17
gpio_control_in_2\[13\].shift_register\[5\],85.17
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[30\],85.17
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[24\],85.17
soc.core.la_out_storage\[3\],85.17
_07087_,85.12
_08575_,85.12
_10410_,85.12
gpio_control_in_1a\[2\].shift_register\[3\],85.12
gpio_control_in_1a\[3\].gpio_slew_sel,85.12
net73,85.12
net1977,85.12
net2352,85.12
soc.core.mgmtsoc_bus_errors\[3\],85.09
clknet_leaf_1327_clock_ctrl.core_clk,85.09
gpio_control_in_2\[9\].gpio_defaults\[0\],85.045
gpio_control_in_2\[5\].gpio_defaults\[4\],84.995
_12047_,84.9
gpio_control_in_2\[7\].shift_register\[8\],84.85
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_isValid,84.85
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[2\],84.85
_09476_,84.8
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[6\],84.8
soc.core.mgmtsoc_litespisdrphycore_cnt\[6\],84.8
gpio_control_in_1\[5\].gpio_defaults\[4\],84.755
clknet_leaf_956_clock_ctrl.core_clk,84.72
_06943_,84.66
_15776_,84.66
_05886_,84.61
mgmt_buffers.la_data_in_mprj_bar\[35\],84.61
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[9\],84.61
soc.core.VexRiscv.dBusWishbone_ADR\[2\],84.61
soc.core.interface10_bank_bus_dat_r\[21\],84.61
soc.core.mgmtsoc_master_phyconfig_storage\[14\],84.61
net144,84.61
net2295,84.61
_10425_,84.56
_11734_,84.56
_15418_,84.56
gpio_control_in_1\[5\].shift_register\[8\],84.56
gpio_control_in_2\[6\].shift_register\[6\],84.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[25\],84.56
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[11\],84.56
net1231,84.56
net2372,84.56
net2416,84.56
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[8\],84.48
soc.core.mgmtsoc_litespimmap_burst_adr\[11\],84.48
_08471_,84.44
pll.div\[0\],84.42
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[25\],84.34
clknet_leaf_577_clock_ctrl.core_clk,84.34
clknet_leaf_1017_clock_ctrl.core_clk,84.34
_08656_,84.29
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[2\],84.29
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[31\],84.29
clknet_leaf_1101_clock_ctrl.core_clk,84.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[25\],84.24
soc.core.mgmtsoc_litespimmap_burst_adr\[28\],84.24
net1013,84.24
clknet_leaf_70_clock_ctrl.core_clk,84.15
clknet_leaf_586_clock_ctrl.core_clk,84.15
clknet_leaf_602_clock_ctrl.core_clk,84.15
mprj_io_ie[22],84.125
_10345_,84.05
_10729_,84.05
gpio_control_in_1\[2\].gpio_oe_override,84.05
gpio_control_in_1a\[0\].serial_data_out,84.05
gpio_control_in_2\[8\].shift_register\[3\],84.05
gpio_control_in_2\[9\].gpio_inen,84.05
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[12\],84.05
_00029_,84
_01444_,84
_02904_,84
_09765_,84
_10459_,84
_11700_,84
_13652_,84
_15381_,84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[19\],84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[25\],84
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[22\],84
clknet_leaf_1266_clock_ctrl.core_clk,84
clknet_leaf_866_clock_ctrl.core_clk,83.97
soc.core.mgmtsoc_litespimmap_burst_adr\[18\],83.92
gpio_control_in_2\[0\].gpio_defaults\[1\],83.885
gpio_control_in_2\[15\].gpio_defaults\[0\],83.875
gpio_control_in_2\[5\].gpio_defaults\[0\],83.875
mgmt_buffers.la_data_in_core\[37\],83.86
gpio_control_in_1a\[0\].gpio_defaults\[4\],83.855
gpio_control_in_2\[13\].gpio_defaults\[3\],83.79
_11768_,83.78
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[27\],83.78
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[1\],83.73
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[31\],83.73
clknet_leaf_608_clock_ctrl.core_clk,83.73
_04970_,83.68
_05935_,83.68
soc.core.mgmtsoc_load_storage\[10\],83.68
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[18\],83.54
gpio_control_bidir_2\[0\].gpio_defaults\[8\],83.505
_08526_,83.49
_11684_,83.49
_11836_,83.49
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[19\],83.49
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[5\],83.49
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[29\],83.49
_01144_,83.44
_05022_,83.44
_12857_,83.44
_13870_,83.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[8\],83.44
net170,83.44
net378,83.44
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[10\],83.41
clknet_leaf_322_clock_ctrl.core_clk,83.41
clknet_leaf_338_clock_ctrl.core_clk,83.41
clknet_leaf_531_clock_ctrl.core_clk,83.41
gpio_control_in_2\[0\].gpio_defaults\[3\],83.4
gpio_control_bidir_2\[0\].gpio_defaults\[0\],83.315
gpio_control_in_2\[13\].gpio_defaults\[8\],83.315
_05906_,83.22
_08474_,83.22
_05102_,83.17
pll.pll_control.count0\[1\],83.17
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[0\],83.17
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[3\],83.12
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[1\],83.12
soc.core.spi_master_mosi_storage\[4\],83.12
clknet_leaf_425_clock_ctrl.core_clk,83.12
gpio_control_in_2\[12\].gpio_defaults\[3\],83.09
_13106_,83.04
_11279_,82.93
gpio_control_in_2\[12\].shift_register\[5\],82.93
gpio_control_in_2\[5\].shift_register\[8\],82.93
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[6\],82.93
soc.core.count\[1\],82.93
net1315,82.93
clknet_leaf_983_clock_ctrl.core_clk,82.93
clknet_leaf_669_clock_ctrl.core_clk,82.9
_04112_,82.88
_09532_,82.88
gpio_control_in_2\[6\].mgmt_ena,82.88
pll.pll_control.count0\[4\],82.88
soc.core.la_out_storage\[56\],82.88
net1660,82.88
clknet_leaf_1035_clock_ctrl.core_clk,82.88
net2490,82.88
gpio_control_bidir_2\[0\].gpio_defaults\[4\],82.755
mgmt_buffers.la_oenb_core\[9\],82.74
user_io_oeb\[5\],82.74
gpio_control_in_2\[5\].gpio_defaults\[7\],82.665
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[10\],82.66
clknet_leaf_1205_clock_ctrl.core_clk,82.66
_14341_,82.61
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[2\],82.61
soc.core.VexRiscv._zz_execute_ENV_CTRL\[1\],82.61
soc.core.la_ien_storage\[0\],82.61
_05197_,82.56
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[1\],82.56
clknet_leaf_624_clock_ctrl.core_clk,82.56
_04772_,82.42
clknet_leaf_1233_clock_ctrl.core_clk,82.42
_05059_,82.37
_07570_,82.37
gpio_control_in_2\[3\].gpio_inen,82.37
soc.core.dbg_uart_data\[18\],82.37
soc.core.la_ien_storage\[1\],82.37
clknet_leaf_455_clock_ctrl.core_clk,82.37
net2287,82.37
net2297,82.37
_03882_,82.32
_05025_,82.32
_08081_,82.32
_08452_,82.32
_14437_,82.32
_14673_,82.32
_15020_,82.32
gpio_control_in_1\[2\].shift_register\[0\],82.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[9\],82.32
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[2\],82.32
soc.core.VexRiscv._zz_execute_ALU_CTRL\[1\],82.32
soc.core.la_out_storage\[11\],82.32
net149,82.32
clknet_leaf_856_clock_ctrl.core_clk,82.32
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[24\],82.24
clknet_leaf_1112_clock_ctrl.core_clk,82.2
soc.core.uart_phy_rx_data\[5\],82.1
clknet_leaf_85_clock_ctrl.core_clk,82.1
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[3\],82.05
clknet_leaf_226_clock_ctrl.core_clk,82.05
clknet_leaf_995_clock_ctrl.core_clk,82.05
gpio_control_in_2\[0\].gpio_defaults\[5\],82.03
clknet_leaf_607_clock_ctrl.core_clk,82.02
_05823_,82
_09139_,82
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[19\],82
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[9\],82
clknet_leaf_787_clock_ctrl.core_clk,82
clknet_leaf_279_clock_ctrl.core_clk,81.91
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex\[1\],81.86
clknet_leaf_1050_clock_ctrl.core_clk,81.86
clknet_leaf_359_clock_ctrl.core_clk,81.83
_09878_,81.81
_14112_,81.81
_14510_,81.81
soc.core.la_ien_storage\[35\],81.81
clknet_leaf_981_clock_ctrl.core_clk,81.81
_15249_,81.78
clknet_leaf_714_clock_ctrl.core_clk,81.78
clknet_leaf_870_clock_ctrl.core_clk,81.78
_01399_,81.76
_01463_,81.76
_02573_,81.76
_04021_,81.76
_04982_,81.76
_04996_,81.76
_06107_,81.76
_08433_,81.76
_09031_,81.76
_09478_,81.76
_14396_,81.76
_15357_,81.76
_15686_,81.76
gpio_control_in_1\[10\].shift_register\[4\],81.76
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[21\],81.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[0\],81.76
clknet_leaf_601_clock_ctrl.core_clk,81.76
soc.core.spi_master_clk_divider1\[2\],81.73
clknet_leaf_610_clock_ctrl.core_clk,81.73
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[7\],81.68
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[23\],81.59
_12754_,81.54
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[30\],81.54
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[3\],81.54
soc.core.VexRiscv.CsrPlugin_mepc\[9\],81.49
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[11\],81.49
_08625_,81.44
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[21\],81.35
clknet_leaf_986_clock_ctrl.core_clk,81.35
_14729_,81.25
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[12\],81.25
net161,81.25
clknet_leaf_324_clock_ctrl.core_clk,81.25
_04022_,81.2
_08758_,81.2
_09729_,81.2
_09944_,81.2
net1869,81.2
gpio_control_in_2\[13\].gpio_defaults\[2\],81.165
clknet_leaf_941_clock_ctrl.core_clk,81.12
gpio_control_in_2\[9\].gpio_defaults\[8\],81.075
gpio_control_in_2\[8\].gpio_defaults\[7\],80.985
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[28\],80.98
soc.core.mgmtsoc_master_tx_fifo_source_payload_width\[3\],80.98
clknet_leaf_781_clock_ctrl.core_clk,80.98
clknet_leaf_997_clock_ctrl.core_clk,80.98
gpio_control_in_2\[1\].shift_register\[9\],80.93
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[31\],80.93
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[7\],80.93
soc.core.mgmtsoc_bus_errors\[9\],80.93
clknet_leaf_389_clock_ctrl.core_clk,80.93
clknet_leaf_675_clock_ctrl.core_clk,80.93
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[1\],80.88
clknet_leaf_1001_clock_ctrl.core_clk,80.85
gpio_control_in_1\[9\].gpio_defaults\[3\],80.84
clknet_leaf_715_clock_ctrl.core_clk,80.79
_09851_,80.74
_01187_,80.69
_01441_,80.69
_02283_,80.69
_10650_,80.69
soc.core.VexRiscv.CsrPlugin_mepc\[7\],80.69
soc.core.uart_tx_pending,80.69
net2375,80.69
_09394_,80.64
_10476_,80.64
_15691_,80.64
gpio_control_in_1a\[3\].pad_gpio_out,80.64
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[5\],80.64
net227,80.64
clknet_leaf_968_clock_ctrl.core_clk,80.61
gpio_control_in_1a\[2\].gpio_defaults\[5\],80.595
clknet_leaf_612_clock_ctrl.core_clk,80.52
gpio_control_in_1a\[1\].gpio_defaults\[8\],80.495
clknet_leaf_583_clock_ctrl.core_clk,80.42
gpio_control_in_2\[14\].gpio_defaults\[5\],80.41
_09372_,80.37
_09458_,80.37
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[2\],80.37
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[12\],80.37
_15993_,80.32
clknet_leaf_613_clock_ctrl.core_clk,80.23
clknet_leaf_1335_clock_ctrl.core_clk,80.23
_11746_,80.13
gpio_control_in_2\[7\].pad_gpio_out,80.13
soc.core.VexRiscv.CsrPlugin_mstatus_MIE,80.13
clknet_leaf_794_clock_ctrl.core_clk,80.13
clknet_leaf_830_clock_ctrl.core_clk,80.13
clknet_1_1_3_clock_ctrl.core_clk,80.13
net2363,80.13
_03873_,80.08
_04103_,80.08
_06073_,80.08
_07228_,80.08
_11445_,80.08
gpio_control_in_1\[3\].gpio_pullup_sel,80.08
net87,80.08
net325,80.08
clknet_leaf_914_clock_ctrl.core_clk,80.08
clknet_leaf_1153_clock_ctrl.core_clk,79.86
_09516_,79.81
gpio_control_in_2\[8\].shift_register\[9\],79.81
_08643_,79.76
clknet_leaf_1170_clock_ctrl.core_clk,79.76
gpio_control_in_1\[8\].gpio_defaults\[4\],79.715
clknet_leaf_182_clock_ctrl.core_clk,79.68
mprj_io_schmitt_sel[15],79.63
_00390_,79.62
_04771_,79.57
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[25\],79.57
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[11\],79.57
clknet_leaf_52_clock_ctrl.core_clk,79.57
clknet_leaf_161_clock_ctrl.core_clk,79.57
soc.core.spi_master_clk_divider1\[9\],79.54
_00055_,79.52
_02420_,79.52
_03937_,79.52
_04436_,79.52
_05921_,79.52
_08873_,79.52
_12424_,79.52
net180,79.52
_05460_,79.49
_14204_,79.49
clknet_leaf_645_clock_ctrl.core_clk,79.49
clknet_leaf_810_clock_ctrl.core_clk,79.49
clknet_leaf_1269_clock_ctrl.core_clk,79.49
_05850_,79.44
net1957,79.38
soc.core.VexRiscv.CsrPlugin_mepc\[4\],79.3
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[14\],79.3
clknet_leaf_1324_clock_ctrl.core_clk,79.3
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[29\],79.25
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[5\],79.25
soc.core.dbg_uart_address\[24\],79.25
clknet_leaf_1133_clock_ctrl.core_clk,79.25
_09246_,79.2
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[12\],79.2
gpio_control_in_2\[10\].gpio_defaults\[1\],79.195
_05679_,79.01
_15368_,79.01
_15567_,79.01
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[2\],79.01
net82,79.01
net138,79.01
_05092_,78.96
_08098_,78.96
_08969_,78.96
_09366_,78.96
gpio_control_bidir_1\[1\].gpio_pullup_sel,78.96
gpio_control_in_1\[8\].gpio_defaults\[7\],78.96
gpio_control_in_1a\[4\].gpio_oe_override,78.96
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[11\],78.96
clknet_leaf_912_clock_ctrl.core_clk,78.84
gpio_control_bidir_2\[0\].gpio_defaults\[9\],78.79
_11920_,78.74
clknet_leaf_726_clock_ctrl.core_clk,78.74
_05196_,78.69
_08508_,78.69
_15640_,78.69
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[10\],78.69
soc.core.la_out_storage\[51\],78.69
clknet_leaf_430_clock_ctrl.core_clk,78.69
clknet_leaf_1316_clock_ctrl.core_clk,78.69
_13441_,78.66
_05803_,78.64
soc.core.mgmtsoc_load_storage\[19\],78.64
clknet_leaf_468_clock_ctrl.core_clk,78.64
gpio_control_in_2\[8\].gpio_defaults\[1\],78.585
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[18\],78.5
clknet_leaf_550_clock_ctrl.core_clk,78.5
clknet_leaf_939_clock_ctrl.core_clk,78.47
_00023_,78.45
_05042_,78.45
_08595_,78.45
_09509_,78.45
_13083_,78.45
gpio_control_in_2\[10\].shift_register\[9\],78.45
gpio_control_in_2\[3\].gpio_pulldown_sel,78.45
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[22\],78.45
soc.core.la_out_storage\[32\],78.45
net114,78.45
_00043_,78.4
_00254_,78.4
_01539_,78.4
_01948_,78.4
_05270_,78.4
_08393_,78.4
_08553_,78.4
_11744_,78.4
_13679_,78.4
gpio_control_in_1\[9\].gpio_pullup_sel,78.4
mgmt_buffers.la_data_in_enable\[35\],78.4
clknet_leaf_146_clock_ctrl.core_clk,78.37
user_io_oeb\[19\],78.26
gpio_control_in_2\[8\].gpio_defaults\[5\],78.17
_09241_,78.13
gpio_control_in_2\[5\].shift_register\[6\],78.13
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[2\],78.13
clknet_leaf_519_clock_ctrl.core_clk,78.13
clknet_leaf_857_clock_ctrl.core_clk,78.1
clknet_leaf_1013_clock_ctrl.core_clk,78.1
gpio_control_in_1a\[2\].shift_register\[0\],78.08
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[31\],78.08
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[1\],78.08
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[11\],78.08
soc.core.spi_master_count\[2\],78.08
soc.core.uart_rx_pending,78.08
gpio_control_bidir_2\[0\].gpio_defaults\[1\],78.075
gpio_control_in_2\[4\].gpio_defaults\[2\],78.065
gpio_control_in_1\[10\].gpio_defaults\[3\],77.995
clknet_leaf_926_clock_ctrl.core_clk,77.94
_09006_,77.89
_11830_,77.89
_12159_,77.89
gpio_control_in_1\[5\].shift_register\[4\],77.89
soc.core.VexRiscv._zz_execute_SHIFT_CTRL\[1\],77.89
clknet_leaf_881_clock_ctrl.core_clk,77.89
_01783_,77.84
_05014_,77.84
_06505_,77.84
_06840_,77.84
_07254_,77.84
_08994_,77.84
_09504_,77.84
_09872_,77.84
_15493_,77.84
soc.core.VexRiscv.dBusWishbone_ADR\[11\],77.84
soc.core.dbg_uart_cmd\[2\],77.84
soc.core.storage_1\[12\]\[6\],77.84
clknet_leaf_248_clock_ctrl.core_clk,77.81
gpio_control_bidir_1\[0\].gpio_defaults\[7\],77.745
clknet_leaf_167_clock_ctrl.core_clk,77.62
clknet_leaf_402_clock_ctrl.core_clk,77.62
clknet_leaf_952_clock_ctrl.core_clk,77.62
_09469_,77.57
soc.core.mgmtsoc_litespisdrphycore_sr_in\[22\],77.57
clknet_leaf_887_clock_ctrl.core_clk,77.57
_10263_,77.52
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[5\],77.52
soc.core.dbg_uart_tx_count\[3\],77.43
_08519_,77.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[23\],77.38
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[25\],77.38
soc.core.la_ien_storage\[39\],77.38
clknet_leaf_1286_clock_ctrl.core_clk,77.35
_00038_,77.33
_08702_,77.33
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[24\],77.33
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[2\],77.33
net357,77.33
clknet_leaf_158_clock_ctrl.core_clk,77.33
clknet_leaf_808_clock_ctrl.core_clk,77.33
clknet_leaf_884_clock_ctrl.core_clk,77.33
clknet_leaf_225_clock_ctrl.core_clk,77.3
clknet_leaf_463_clock_ctrl.core_clk,77.3
_01102_,77.28
_04777_,77.28
_05113_,77.28
_08066_,77.28
_08961_,77.28
_09535_,77.28
_13657_,77.28
_13734_,77.28
gpio_control_in_2\[14\].shift_register\[5\],77.28
soc.core.interface0_bank_bus_dat_r\[27\],77.28
soc.core.interface6_bank_bus_dat_r\[26\],77.28
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[14\],77.28
soc.core.spi_master_control_storage\[0\],77.28
clknet_leaf_92_clock_ctrl.core_clk,77.28
clknet_leaf_229_clock_ctrl.core_clk,77.25
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[7\],77.2
clock_ctrl.divider2.N\[2\],77.14
mgmt_buffers.la_data_in_core\[13\],77.14
_10086_,77.11
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[30\],77.06
soc.core.uart_rx_fifo_readable,77.06
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[31\],77.05
gpio_control_in_1\[4\].shift_register\[2\],77.01
clknet_leaf_779_clock_ctrl.core_clk,77.01
_09732_,76.96
_14416_,76.96
mprj_io_oe[22],76.95
clknet_leaf_743_clock_ctrl.core_clk,76.87
clknet_leaf_799_clock_ctrl.core_clk,76.87
clknet_leaf_1022_clock_ctrl.core_clk,76.79
_12984_,76.77
_14481_,76.77
_15563_,76.77
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[1\],76.77
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[0\],76.77
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[2\],76.77
net84,76.77
net2387,76.77
_13022_,76.74
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[23\],76.74
clknet_leaf_1154_clock_ctrl.core_clk,76.74
gpio_control_in_2\[5\].gpio_defaults\[6\],76.735
_11304_,76.72
_12299_,76.72
_13738_,76.72
_14680_,76.72
soc.core.VexRiscv.lastStagePc\[31\],76.72
soc.core.multiregimpl2_regs1,76.72
soc.core.mgmtsoc_litespimmap_burst_adr\[27\],76.69
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[2\],76.5
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[7\],76.5
soc.core.la_out_storage\[6\],76.45
clknet_leaf_553_clock_ctrl.core_clk,76.45
gpio_control_in_2\[6\].shift_register\[5\],76.4
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[17\],76.4
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[21\],76.4
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[30\],76.4
mprj_io_ie[20],76.365
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[18\],76.26
soc.core.gpioin4_gpioin4_pending,76.26
clknet_leaf_435_clock_ctrl.core_clk,76.26
clknet_leaf_585_clock_ctrl.core_clk,76.26
_05054_,76.21
_06327_,76.21
_06833_,76.21
_06856_,76.21
_08486_,76.21
_08793_,76.21
_09332_,76.21
_11254_,76.21
_12058_,76.21
_13012_,76.21
_13509_,76.21
_13595_,76.21
_15679_,76.21
gpio_control_in_1\[9\].shift_register\[2\],76.21
gpio_control_in_1\[9\].shift_register\[7\],76.21
gpio_control_in_2\[7\].shift_register\[3\],76.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[26\],76.21
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[29\],76.21
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[0\],76.21
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[9\],76.21
soc.core.uart_rx_fifo_produce\[3\],76.21
_02245_,76.16
_03818_,76.16
_05391_,76.16
_06838_,76.16
_07295_,76.16
_15503_,76.16
gpio_control_in_1a\[2\].serial_data_out,76.16
soc.core.VexRiscv.dBusWishbone_ADR\[21\],76.16
soc.core.interface10_bank_bus_dat_r\[0\],76.16
soc.core.mgmtsoc_master_phyconfig_storage\[2\],76.13
clknet_leaf_193_clock_ctrl.core_clk,76.1
clknet_leaf_1184_clock_ctrl.core_clk,75.99
gpio_control_in_2\[0\].gpio_defaults\[0\],75.985
clknet_leaf_147_clock_ctrl.core_clk,75.94
_10225_,75.89
gpio_control_bidir_2\[0\].shift_register\[6\],75.89
gpio_control_in_1\[9\].shift_register\[0\],75.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[11\],75.89
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[11\],75.89
soc.core.dbg_uart_address\[27\],75.89
soc.core.spi_master_control_storage\[8\],75.89
clknet_leaf_693_clock_ctrl.core_clk,75.89
clknet_leaf_1025_clock_ctrl.core_clk,75.89
gpio_control_bidir_2\[2\].gpio_defaults\[5\],75.88
clknet_leaf_798_clock_ctrl.core_clk,75.84
clknet_leaf_1016_clock_ctrl.core_clk,75.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[0\],75.7
_01089_,75.65
_05986_,75.65
_08502_,75.65
_14051_,75.65
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[1\],75.65
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[25\],75.65
soc.core.interface3_bank_bus_dat_r\[6\],75.65
soc.core.mgmtsoc_value\[16\],75.65
clknet_leaf_915_clock_ctrl.core_clk,75.65
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[0\],75.62
_05164_,75.6
_05284_,75.6
_05931_,75.6
_08348_,75.6
_10655_,75.6
_11029_,75.6
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[7\],75.6
clknet_leaf_159_clock_ctrl.core_clk,75.6
_14189_,75.57
clknet_leaf_145_clock_ctrl.core_clk,75.57
mprj_io_ie[37],75.405
_08693_,75.38
clknet_leaf_537_clock_ctrl.core_clk,75.38
clknet_leaf_1021_clock_ctrl.core_clk,75.38
_05585_,75.33
soc.core.la_ien_storage\[36\],75.33
clknet_leaf_917_clock_ctrl.core_clk,75.33
clknet_leaf_1256_clock_ctrl.core_clk,75.33
clknet_leaf_1284_clock_ctrl.core_clk,75.3
gpio_control_in_2\[15\].gpio_defaults\[2\],75.295
_09407_,75.28
_14046_,75.28
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[17\],75.28
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[1\],75.28
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[31\],75.28
soc.core.mgmtsoc_bus_errors\[6\],75.28
clknet_leaf_928_clock_ctrl.core_clk,75.28
clknet_leaf_310_clock_ctrl.core_clk,75.25
clknet_leaf_1224_clock_ctrl.core_clk,75.2
_15284_,75.14
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[2\],75.14
_05748_,75.09
_07312_,75.09
_09692_,75.09
_10917_,75.09
gpio_control_in_1a\[3\].shift_register\[7\],75.09
soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode\[0\],75.09
soc.core.VexRiscv.CsrPlugin_mtval\[2\],75.09
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[17\],75.09
soc.core.mgmtsoc_litespisdrphycore_sr_out\[21\],75.09
clknet_leaf_869_clock_ctrl.core_clk,75.09
net1909,75.09
clknet_leaf_68_clock_ctrl.core_clk,75.06
clknet_leaf_964_clock_ctrl.core_clk,75.06
clknet_leaf_969_clock_ctrl.core_clk,75.06
clknet_leaf_1189_clock_ctrl.core_clk,75.06
gpio_control_in_1a\[3\].gpio_defaults\[9\],75.045
_00993_,75.04
_03891_,75.04
_08956_,75.04
_13063_,75.04
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[16\],75.04
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[9\],75.04
soc.core.dbg_uart_data\[20\],75.04
net1068,75.04
clknet_leaf_1056_clock_ctrl.core_clk,75.01
clknet_leaf_1278_clock_ctrl.core_clk,75.01
_11857_,74.96
mgmt_buffers.la_data_in_core\[22\],74.95
gpio_control_in_2\[13\].gpio_defaults\[4\],74.915
soc.core.spi_miso,74.9
clknet_leaf_653_clock_ctrl.core_clk,74.87
clknet_leaf_757_clock_ctrl.core_clk,74.87
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[18\],74.82
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[11\],74.77
clknet_leaf_545_clock_ctrl.core_clk,74.77
clknet_leaf_863_clock_ctrl.core_clk,74.77
soc.core.VexRiscv._zz_iBusWishbone_ADR\[1\],74.69
clknet_leaf_178_clock_ctrl.core_clk,74.69
_05166_,74.58
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[10\],74.58
_00354_,74.53
_01687_,74.53
_04806_,74.53
gpio_control_bidir_2\[2\].shift_register\[7\],74.53
gpio_control_in_1a\[1\].gpio_inen,74.53
gpio_control_in_2\[12\].shift_register\[6\],74.53
gpio_control_in_2\[15\].gpio_defaults\[1\],74.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[9\],74.53
soc.core.spimaster_storage\[8\],74.53
clknet_leaf_1037_clock_ctrl.core_clk,74.53
clknet_leaf_1130_clock_ctrl.core_clk,74.53
net2264,74.53
_00762_,74.48
_04108_,74.48
_05094_,74.48
_07209_,74.48
_08981_,74.48
_09866_,74.48
_10378_,74.48
gpio_control_bidir_1\[1\].shift_register\[4\],74.48
gpio_control_in_2\[1\].gpio_defaults\[3\],74.48
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[13\],74.48
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[20\],74.48
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[31\],74.48
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[30\],74.48
soc.core.mgmtsoc_bus_errors\[13\],74.48
_09132_,74.45
soc.core.spi_master_mosi_sel\[1\],74.45
soc.core.la_ien_storage\[50\],74.4
gpio_control_in_1a\[2\].gpio_defaults\[9\],74.345
soc.core.uart_tx_fifo_level0\[1\],74.26
clknet_leaf_907_clock_ctrl.core_clk,74.26
_05412_,74.21
_10245_,74.21
_13220_,74.21
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[5\],74.21
soc.core.la_ien_storage\[38\],74.21
soc.core.multiregimpl1_regs1,74.21
clknet_leaf_174_clock_ctrl.core_clk,74.21
clknet_leaf_255_clock_ctrl.core_clk,74.21
clknet_leaf_1209_clock_ctrl.core_clk,74.21
gpio_control_in_2\[8\].gpio_defaults\[6\],74.175
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[22\],74.16
clknet_leaf_292_clock_ctrl.core_clk,73.98
_03866_,73.97
_05490_,73.97
gpio_control_bidir_2\[2\].shift_register\[9\],73.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[9\],73.97
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[21\],73.97
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[7\],73.97
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[25\],73.97
soc.core.dbg_uart_words_count\[0\],73.97
soc.core.la_out_storage\[4\],73.97
soc.core.la_out_storage\[52\],73.97
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[28\],73.97
clknet_leaf_115_clock_ctrl.core_clk,73.97
clknet_leaf_249_clock_ctrl.core_clk,73.97
gpio_control_in_2\[15\].gpio_defaults\[5\],73.93
_01473_,73.92
_02290_,73.92
_07266_,73.92
_08576_,73.92
_11560_,73.92
_14646_,73.92
gpio_control_in_1\[1\].shift_register\[6\],73.92
gpio_control_in_1a\[3\].gpio_defaults\[7\],73.915
pll.div\[1\],73.83
clknet_leaf_507_clock_ctrl.core_clk,73.7
gpio_control_in_2\[15\].gpio_defaults\[7\],73.655
gpio_control_in_1\[10\].shift_register\[2\],73.65
gpio_control_in_1a\[3\].shift_register\[0\],73.65
soc.core.mgmtsoc_bus_errors\[8\],73.65
clknet_leaf_683_clock_ctrl.core_clk,73.65
clknet_leaf_1315_clock_ctrl.core_clk,73.65
clknet_leaf_847_clock_ctrl.core_clk,73.62
_09344_,73.6
_09363_,73.6
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[24\],73.6
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[3\],73.6
_05199_,73.46
_09336_,73.46
_11458_,73.46
_13971_,73.46
soc.core.VexRiscv.CsrPlugin_mepc\[0\],73.46
soc.core.mgmtsoc_litespisdrphycore_cnt\[1\],73.46
_02382_,73.41
_10447_,73.41
_13965_,73.41
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[0\],73.41
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[10\],73.41
clknet_leaf_579_clock_ctrl.core_clk,73.41
clknet_leaf_1014_clock_ctrl.core_clk,73.41
clknet_leaf_431_clock_ctrl.core_clk,73.38
gpio_control_in_1\[0\].gpio_defaults\[0\],73.365
_00033_,73.36
_01185_,73.36
_01604_,73.36
_06232_,73.36
_08177_,73.36
_09158_,73.36
_09236_,73.36
_10379_,73.36
_11844_,73.36
_12360_,73.36
_13183_,73.36
gpio_control_bidir_1\[1\].gpio_pulldown_sel,73.36
_14248_,73.33
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[2\],73.33
clknet_leaf_329_clock_ctrl.core_clk,73.33
soc.core.mgmtsoc_bus_errors\[12\],73.28
soc.core.mgmtsoc_bus_errors\[31\],73.28
mgmt_buffers.la_data_in_core\[23\],73.22
user_io_out\[2\],73.22
soc.core.la_out_storage\[1\],73.14
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[21\],73.13
_09754_,73.09
_14238_,73.09
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[24\],73.09
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[30\],73.09
clknet_leaf_1221_clock_ctrl.core_clk,73.09
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[20\],73.04
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[5\],73.04
clknet_leaf_879_clock_ctrl.core_clk,73.04
_10375_,72.9
clknet_leaf_240_clock_ctrl.core_clk,72.9
_09434_,72.85
gpio_control_bidir_2\[0\].gpio_defaults\[7\],72.85
gpio_control_in_2\[14\].gpio_defaults\[0\],72.85
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[12\],72.85
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[7\],72.85
net2271,72.85
clknet_leaf_1114_clock_ctrl.core_clk,72.82
_00054_,72.8
_01572_,72.8
_05833_,72.8
_06080_,72.8
_07173_,72.8
_08167_,72.8
_09995_,72.8
gpio_control_in_2\[15\].pad_gpio_out,72.8
gpio_control_in_2\[6\].shift_register\[8\],72.8
soc.core.la_ien_storage\[18\],72.8
mprj_io_out[18],72.79
clknet_leaf_1147_clock_ctrl.core_clk,72.77
mgmt_buffers.la_oenb_core\[10\],72.71
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[16\],72.63
gpio_control_in_2\[11\].gpio_defaults\[8\],72.625
clknet_leaf_709_clock_ctrl.core_clk,72.58
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[31\],72.53
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[22\],72.53
soc.core.dbg_uart_data\[1\],72.53
soc.core.mgmtsoc_bus_errors\[21\],72.53
clknet_leaf_46_clock_ctrl.core_clk,72.5
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[1\],72.48
clknet_leaf_62_clock_ctrl.core_clk,72.48
mprj_io_slew_sel[17],72.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[23\],72.34
mprj_io_drive_sel[32],72.32
_03868_,72.29
_07798_,72.29
_10718_,72.29
_11747_,72.29
gpio_control_bidir_2\[1\].gpio_slew_sel,72.29
mprj_io_drive_sel[33],72.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[19\],72.29
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[24\],72.29
clknet_leaf_803_clock_ctrl.core_clk,72.29
_03825_,72.24
_05311_,72.24
_06857_,72.24
_07293_,72.24
_07322_,72.24
_08583_,72.24
_10367_,72.24
_11845_,72.24
_15356_,72.24
_16257_,72.24
soc.core.VexRiscv.decode_to_execute_REGFILE_WRITE_VALID,72.24
soc.core.mgmtsoc_reload_storage\[29\],72.24
clknet_leaf_432_clock_ctrl.core_clk,72.21
gpio_control_bidir_1\[1\].gpio_defaults\[7\],72.195
pll.ext_trim\[10\],72.1
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[16\],72.02
clknet_leaf_1049_clock_ctrl.core_clk,72.02
mprj_io_schmitt_sel[16],71.98
_08655_,71.97
gpio_control_in_2\[12\].shift_register\[7\],71.97
gpio_control_in_2\[6\].shift_register\[9\],71.97
gpio_control_in_2\[7\].shift_register\[6\],71.97
soc.core.la_out_storage\[54\],71.97
soc.core.mgmtsoc_litespisdrphycore_sr_in\[21\],71.97
clknet_leaf_89_clock_ctrl.core_clk,71.97
clknet_leaf_212_clock_ctrl.core_clk,71.97
clknet_leaf_716_clock_ctrl.core_clk,71.97
clknet_leaf_832_clock_ctrl.core_clk,71.97
clknet_leaf_921_clock_ctrl.core_clk,71.97
clknet_leaf_1225_clock_ctrl.core_clk,71.97
clknet_leaf_187_clock_ctrl.core_clk,71.94
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[31\],71.92
clknet_leaf_901_clock_ctrl.core_clk,71.92
mprj_io_oe[21],71.9
clknet_leaf_1211_clock_ctrl.core_clk,71.89
_01123_,71.78
_04007_,71.73
_05895_,71.73
_08102_,71.73
_09862_,71.73
_14593_,71.73
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code\[1\],71.73
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[23\],71.73
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[3\],71.73
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[7\],71.73
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[20\],71.73
soc.core.gpioin1_gpioin1_edge_storage,71.73
clknet_leaf_817_clock_ctrl.core_clk,71.73
net2307,71.73
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[12\],71.7
_01411_,71.68
_02909_,71.68
_07321_,71.68
_10399_,71.68
_11832_,71.68
_12262_,71.68
soc.core.interface10_bank_bus_dat_r\[16\],71.68
net81,71.68
clknet_leaf_750_clock_ctrl.core_clk,71.65
soc.core.mgmtsoc_bus_errors\[26\],71.6
mprj_io_pulldown_sel[15],71.54
clknet_leaf_428_clock_ctrl.core_clk,71.46
_05058_,71.41
_08713_,71.41
_11770_,71.41
_14035_,71.41
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[0\],71.41
clknet_leaf_978_clock_ctrl.core_clk,71.41
_05264_,71.36
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[5\],71.36
clknet_leaf_1188_clock_ctrl.core_clk,71.33
gpio_control_in_1\[4\].shift_register\[8\],71.27
clknet_leaf_1031_clock_ctrl.core_clk,71.27
_05245_,71.22
gpio_control_in_1\[1\].shift_register\[4\],71.22
soc.core.interface6_bank_bus_dat_r\[19\],71.22
_02139_,71.17
_05010_,71.17
soc.core.VexRiscv.memory_to_writeBack_MEMORY_ENABLE,71.17
soc.core.spi_master_miso\[0\],71.17
soc.core.uart_rx_fifo_produce\[2\],71.17
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[23\],71.14
_00476_,71.12
_00514_,71.12
_04804_,71.12
_05487_,71.12
_07608_,71.12
_09098_,71.12
_09846_,71.12
_09897_,71.12
_10394_,71.12
_12390_,71.12
_12471_,71.12
_15502_,71.12
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[0\],71.12
net298,71.12
net319,71.12
_12278_,71.09
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[10\],71.09
clknet_leaf_332_clock_ctrl.core_clk,71.09
pll.div\[2\],71.08
clknet_leaf_377_clock_ctrl.core_clk,71.05
gpio_control_in_2\[14\].gpio_defaults\[7\],71.045
clknet_leaf_584_clock_ctrl.core_clk,71.04
clknet_leaf_1237_clock_ctrl.core_clk,71.04
clknet_leaf_704_clock_ctrl.core_clk,70.95
_09356_,70.9
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[11\],70.9
clknet_leaf_374_clock_ctrl.core_clk,70.9
_09339_,70.85
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[0\],70.85
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[22\],70.85
soc.core.la_ien_storage\[3\],70.85
soc.core.la_out_storage\[45\],70.85
clknet_leaf_86_clock_ctrl.core_clk,70.85
clknet_leaf_920_clock_ctrl.core_clk,70.85
clknet_leaf_1145_clock_ctrl.core_clk,70.85
_05872_,70.8
_05901_,70.8
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[5\],70.8
_11828_,70.66
gpio_control_bidir_2\[2\].gpio_inen,70.66
_09812_,70.61
_13237_,70.61
_13621_,70.61
gpio_control_in_2\[0\].shift_register\[2\],70.61
gpio_control_in_2\[0\].shift_register\[9\],70.61
gpio_control_in_2\[15\].shift_register\[1\],70.61
mgmt_buffers.mprj_we_o_core,70.61
pll.itrim\[19\],70.61
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[14\],70.61
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[17\],70.61
soc.core.dbg_uart_data\[28\],70.61
soc.core.multiregimpl68_regs1,70.61
clknet_leaf_942_clock_ctrl.core_clk,70.61
clknet_leaf_1069_clock_ctrl.core_clk,70.58
_00034_,70.56
_00996_,70.56
_01059_,70.56
_03824_,70.56
_11030_,70.56
_12366_,70.56
_14422_,70.56
soc.core.VexRiscv.dBusWishbone_ADR\[1\],70.56
clknet_leaf_43_clock_ctrl.core_clk,70.53
clknet_leaf_111_clock_ctrl.core_clk,70.53
clknet_leaf_829_clock_ctrl.core_clk,70.53
soc.core.la_out_storage\[50\],70.48
soc.core.mgmtsoc_reload_storage\[22\],70.48
mprj_io_slew_sel[30],70.33
_05190_,70.29
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[22\],70.29
soc.core.mgmtsoc_master_phyconfig_storage\[17\],70.29
clknet_leaf_371_clock_ctrl.core_clk,70.29
clknet_leaf_1340_clock_ctrl.core_clk,70.29
mprj_io_oe[20],70.26
_08469_,70.24
gpio_control_bidir_2\[0\].shift_register\[1\],70.24
gpio_control_bidir_2\[2\].shift_register\[0\],70.24
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[24\],70.24
soc.core.mgmtsoc_load_storage\[18\],70.24
clknet_leaf_1311_clock_ctrl.core_clk,70.24
mprj_io_slew_sel[18],70.21
gpio_control_in_2\[7\].gpio_defaults\[1\],70.185
gpio_control_in_2\[15\].gpio_defaults\[8\],70.115
_01911_,70.1
gpio_control_in_2\[5\].shift_register\[4\],70.1
clknet_leaf_559_clock_ctrl.core_clk,70.1
clknet_leaf_1199_clock_ctrl.core_clk,70.1
_01636_,70.05
_08750_,70.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[26\],70.05
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[7\],70.05
soc.core.mgmtsoc_value_status\[0\],70.05
soc.core.spi_master_clk_divider1\[15\],70.05
clknet_leaf_84_clock_ctrl.core_clk,70.05
clknet_leaf_412_clock_ctrl.core_clk,70.05
clknet_leaf_587_clock_ctrl.core_clk,70.05
clknet_leaf_598_clock_ctrl.core_clk,70.05
clknet_leaf_805_clock_ctrl.core_clk,70.05
clknet_leaf_1169_clock_ctrl.core_clk,70.05
net1965,70.05
clknet_leaf_672_clock_ctrl.core_clk,70.02
gpio_control_in_2\[12\].gpio_defaults\[2\],70.015
_00836_,70
_01442_,70
_02477_,70
_07399_,70
_08510_,70
_09386_,70
_13099_,70
_13650_,70
_14816_,70
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[10\],70
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[15\],70
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[2\],70
net93,70
net2413,70
clknet_leaf_758_clock_ctrl.core_clk,69.97
clknet_leaf_1086_clock_ctrl.core_clk,69.97
gpio_control_in_2\[11\].gpio_defaults\[2\],69.965
soc.core.VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW\[0\],69.92
gpio_control_in_2\[10\].gpio_defaults\[4\],69.875
mprj_io_out[21],69.83
soc.core.mgmtsoc_litespimmap_burst_adr\[8\],69.83
_12520_,69.78
clknet_leaf_80_clock_ctrl.core_clk,69.78
clknet_leaf_192_clock_ctrl.core_clk,69.78
clknet_leaf_1243_clock_ctrl.core_clk,69.78
_09138_,69.73
gpio_control_in_2\[3\].shift_register\[5\],69.73
mprj_io_drive_sel[47],69.73
net1514,69.73
clknet_leaf_516_clock_ctrl.core_clk,69.73
pll.pll_control.tval\[1\],69.7
clknet_leaf_1182_clock_ctrl.core_clk,69.7
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[3\],69.68
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[14\],69.68
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[26\],69.68
clknet_leaf_339_clock_ctrl.core_clk,69.68
clknet_leaf_233_clock_ctrl.core_clk,69.65
_00253_,69.49
_03821_,69.49
_11298_,69.49
mprj_io_schmitt_sel[3],69.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[0\],69.49
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[1\],69.49
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[22\],69.49
soc.core.VexRiscv.execute_to_memory_PC\[31\],69.49
soc.core.interface0_bank_bus_dat_r\[20\],69.49
soc.core.mgmtsoc_reload_storage\[0\],69.49
net288,69.49
clknet_leaf_1010_clock_ctrl.core_clk,69.49
_03212_,69.44
_05093_,69.44
_05786_,69.44
_07448_,69.44
_07812_,69.44
_09991_,69.44
_11178_,69.44
_12158_,69.44
_14374_,69.44
_15799_,69.44
gpio_control_bidir_2\[0\].shift_register\[9\],69.44
pll.ringosc.dstage\[5\].id.ts,69.44
soc.core.interface0_bank_bus_dat_r\[29\],69.44
net139,69.44
clknet_leaf_11_clock_ctrl.core_clk,69.41
clknet_leaf_342_clock_ctrl.core_clk,69.41
gpio_control_bidir_2\[1\].gpio_defaults\[6\],69.405
gpio_control_in_2\[12\].gpio_defaults\[4\],69.365
soc.core.mgmtsoc_litespimmap_burst_adr\[5\],69.36
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[5\],69.36
clknet_leaf_850_clock_ctrl.core_clk,69.36
soc.core.bus_dat_r\[27\],69.35
mgmt_buffers.la_oenb_core\[54\],69.3
pll.ext_trim\[3\],69.3
clknet_leaf_820_clock_ctrl.core_clk,69.27
clknet_leaf_330_clock_ctrl.core_clk,69.22
_05318_,69.17
_09428_,69.17
_15972_,69.17
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[17\],69.17
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[31\],69.17
soc.core.mgmtsoc_litespisdrphycore_cnt\[0\],69.17
clknet_leaf_1317_clock_ctrl.core_clk,69.17
_09233_,69.12
soc.core.mgmtsoc_load_storage\[27\],69.12
clknet_leaf_256_clock_ctrl.core_clk,69.12
_12066_,69.03
clknet_leaf_83_clock_ctrl.core_clk,69
mprj_io_pulldown_sel[21],68.98
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[1\],68.98
clknet_leaf_883_clock_ctrl.core_clk,68.98
_03826_,68.93
_04990_,68.93
_10416_,68.93
_15198_,68.93
gpio_control_bidir_1\[0\].shift_register\[9\],68.93
gpio_control_in_1a\[1\].shift_register\[0\],68.93
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[7\],68.93
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[8\],68.93
clknet_leaf_94_clock_ctrl.core_clk,68.93
clknet_leaf_164_clock_ctrl.core_clk,68.93
clknet_leaf_872_clock_ctrl.core_clk,68.93
clknet_opt_7_0_clock_ctrl.core_clk,68.93
clknet_leaf_196_clock_ctrl.core_clk,68.9
clknet_leaf_1160_clock_ctrl.core_clk,68.9
_00090_,68.88
_02454_,68.88
_04765_,68.88
_05908_,68.88
_13018_,68.88
_13238_,68.88
_13806_,68.88
_13946_,68.88
_14521_,68.88
_14970_,68.88
_16173_,68.88
gpio_control_in_1a\[4\].gpio_pullup_sel,68.88
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[10\],68.88
soc.core.spi_master_miso\[4\],68.88
_09505_,68.85
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[7\],68.85
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[0\],68.85
gpio_control_in_1\[10\].gpio_defaults\[1\],68.845
gpio_control_in_2\[7\].gpio_defaults\[6\],68.845
_10278_,68.8
_12795_,68.8
clknet_leaf_125_clock_ctrl.core_clk,68.8
gpio_control_in_2\[0\].gpio_defaults\[6\],68.785
mprj_io_drive_sel[41],68.78
_13032_,68.71
_05169_,68.66
_15163_,68.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[26\],68.61
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[2\],68.61
clknet_leaf_746_clock_ctrl.core_clk,68.61
clknet_leaf_756_clock_ctrl.core_clk,68.61
_05885_,68.56
clknet_leaf_999_clock_ctrl.core_clk,68.56
clknet_leaf_867_clock_ctrl.core_clk,68.47
mprj_io_oe[23],68.46
mprj_io_schmitt_sel[2],68.46
gpio_control_bidir_1\[1\].gpio_defaults\[5\],68.42
soc.core.VexRiscv.CsrPlugin_mepc\[10\],68.42
clknet_leaf_591_clock_ctrl.core_clk,68.42
clknet_leaf_626_clock_ctrl.core_clk,68.42
clknet_leaf_671_clock_ctrl.core_clk,68.42
clknet_leaf_1070_clock_ctrl.core_clk,68.42
_07456_,68.37
_09118_,68.37
_09983_,68.37
_12863_,68.37
_14277_,68.37
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[3\],68.37
soc.core.interface6_bank_bus_dat_r\[24\],68.37
soc.core.mgmtsoc_scratch_storage\[16\],68.37
clknet_leaf_689_clock_ctrl.core_clk,68.37
mprj_io_oe[19],68.35
clknet_leaf_665_clock_ctrl.core_clk,68.34
_01815_,68.32
_03828_,68.32
_03996_,68.32
_05008_,68.32
_05203_,68.32
_09062_,68.32
_14716_,68.32
gpio_control_in_1\[7\].gpio_schmitt_sel,68.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[25\],68.32
soc.core.interface0_bank_bus_dat_r\[15\],68.32
soc.core.la_ien_storage\[24\],68.32
net102,68.32
clknet_leaf_891_clock_ctrl.core_clk,68.32
mprj_io_pulldown_sel[37],68.3
_09179_,68.29
_09517_,68.29
mprj_io_slew_sel[0],68.28
_15653_,68.24
mprj_io_drive_sel[6],68.18
_14266_,68.1
_15232_,68.1
clknet_leaf_65_clock_ctrl.core_clk,68.1
clknet_leaf_793_clock_ctrl.core_clk,68.1
clknet_leaf_1215_clock_ctrl.core_clk,68.1
clknet_leaf_1318_clock_ctrl.core_clk,68.1
_15994_,68.05
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[22\],68.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[26\],68.05
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[7\],68.05
soc.core.mgmtsoc_bus_errors\[7\],68.05
soc.core.mgmtsoc_reset_storage\[0\],68.05
soc.core.uart_rx_fifo_produce\[0\],68.05
clknet_leaf_1226_clock_ctrl.core_clk,68.05
gpio_control_in_2\[9\].gpio_defaults\[2\],68.015
_05223_,68
_09292_,68
soc.core.gpio_oe_storage,68
soc.core.gpioin1_pending_r,68
clknet_leaf_202_clock_ctrl.core_clk,68
clknet_leaf_886_clock_ctrl.core_clk,68
mprj_io_ie[12],67.935
clknet_leaf_854_clock_ctrl.core_clk,67.91
_09249_,67.86
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[25\],67.86
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[9\],67.86
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[11\],67.86
clknet_leaf_78_clock_ctrl.core_clk,67.86
clknet_leaf_760_clock_ctrl.core_clk,67.86
_01217_,67.81
_01367_,67.81
_06859_,67.81
_07259_,67.81
_08995_,67.81
_09388_,67.81
_12803_,67.81
_13680_,67.81
soc.core.interface0_bank_bus_dat_r\[17\],67.81
clknet_leaf_864_clock_ctrl.core_clk,67.81
clknet_leaf_963_clock_ctrl.core_clk,67.81
clknet_leaf_1234_clock_ctrl.core_clk,67.81
clknet_leaf_761_clock_ctrl.core_clk,67.78
_00373_,67.76
_01633_,67.76
_05577_,67.76
_08140_,67.76
_09786_,67.76
_13646_,67.76
gpio_control_bidir_1\[0\].shift_register\[5\],67.76
gpio_control_in_2\[4\].pad_gpio_outen,67.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[16\],67.76
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[26\],67.76
soc.core.count\[0\],67.76
soc.core.interface6_bank_bus_dat_r\[18\],67.76
net1219,67.76
net2411,67.76
gpio_control_in_2\[7\].gpio_defaults\[4\],67.685
gpio_control_in_2\[9\].gpio_defaults\[3\],67.65
_08724_,67.54
_05235_,67.49
_12761_,67.49
clknet_leaf_375_clock_ctrl.core_clk,67.49
clknet_leaf_405_clock_ctrl.core_clk,67.49
clknet_leaf_476_clock_ctrl.core_clk,67.49
clknet_leaf_1048_clock_ctrl.core_clk,67.45
_09426_,67.44
_13047_,67.44
_14703_,67.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[26\],67.44
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[31\],67.44
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[0\],67.44
soc.core.dbg_uart_data\[3\],67.44
soc.core.gpioin5_enable_storage,67.44
gpio_control_in_2\[3\].gpio_defaults\[0\],67.375
_00822_,67.35
clknet_leaf_241_clock_ctrl.core_clk,67.35
mprj_io_slew_sel[26],67.34
gpio_control_in_1\[9\].gpio_defaults\[2\],67.325
_08512_,67.3
soc.core.VexRiscv._zz_iBusWishbone_ADR\[2\],67.3
_00030_,67.25
_01527_,67.25
_07226_,67.25
_13651_,67.25
_13721_,67.25
mprj_io_drive_sel[30],67.25
clknet_leaf_423_clock_ctrl.core_clk,67.25
clknet_leaf_923_clock_ctrl.core_clk,67.25
net2353,67.25
soc.core.la_ien_storage\[6\],67.22
clknet_leaf_216_clock_ctrl.core_clk,67.22
_00294_,67.2
_01121_,67.2
_04105_,67.2
_08542_,67.2
_09644_,67.2
_10661_,67.2
_11822_,67.2
_15549_,67.2
gpio_control_in_1a\[0\].shift_register\[3\],67.2
gpio_control_in_2\[8\].shift_register\[8\],67.2
clknet_leaf_984_clock_ctrl.core_clk,67.2
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[30\],67.17
gpio_buf_mgmt_io_in_buf\[14\],67.06
gpio_control_in_1a\[2\].gpio_defaults\[7\],67.055
_05849_,66.98
gpio_control_in_1\[3\].shift_register\[8\],66.98
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[0\],66.98
clknet_leaf_244_clock_ctrl.core_clk,66.98
clknet_leaf_447_clock_ctrl.core_clk,66.98
clknet_leaf_561_clock_ctrl.core_clk,66.98
clknet_leaf_701_clock_ctrl.core_clk,66.98
clknet_leaf_712_clock_ctrl.core_clk,66.98
clknet_leaf_1005_clock_ctrl.core_clk,66.98
_08585_,66.93
_12179_,66.93
clknet_leaf_777_clock_ctrl.core_clk,66.93
clknet_leaf_1206_clock_ctrl.core_clk,66.9
_08567_,66.88
_09484_,66.88
_13284_,66.88
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[20\],66.88
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[28\],66.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[25\],66.88
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[2\],66.88
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[16\],66.88
soc.core.la_ien_storage\[49\],66.88
soc.core.storage_1\[12\]\[2\],66.88
soc.core.uart_rx_fifo_level0\[1\],66.88
clknet_leaf_497_clock_ctrl.core_clk,66.88
mprj_io_out[16],66.85
gpio_control_in_1\[7\].gpio_defaults\[0\],66.845
_04000_,66.74
_12178_,66.74
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[5\],66.74
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[0\],66.74
clknet_leaf_129_clock_ctrl.core_clk,66.74
_10422_,66.69
_11421_,66.69
_13654_,66.69
gpio_control_in_2\[12\].gpio_defaults\[0\],66.69
soc.core.VexRiscv.dBusWishbone_ADR\[14\],66.69
soc.core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW\[1\],66.69
soc.core.la_out_storage\[47\],66.69
clknet_leaf_708_clock_ctrl.core_clk,66.69
gpio_control_in_2\[12\].gpio_defaults\[9\],66.665
clknet_leaf_1235_clock_ctrl.core_clk,66.66
_00260_,66.64
_00574_,66.64
_00602_,66.64
_01443_,66.64
_02266_,66.64
_07038_,66.64
_10279_,66.64
_10449_,66.64
_13728_,66.64
_15402_,66.64
gpio_control_in_1\[8\].shift_register\[0\],66.64
gpio_control_in_1a\[2\].pad_gpio_out,66.64
gpio_control_in_2\[10\].pad_gpio_out,66.64
gpio_control_in_2\[14\].shift_register\[9\],66.64
soc.core.la_out_storage\[37\],66.64
soc.core.mgmtsoc_load_storage\[16\],66.64
clknet_leaf_1119_clock_ctrl.core_clk,66.61
mgmt_buffers.la_oenb_core\[11\],66.55
gpio_control_in_2\[4\].gpio_defaults\[1\],66.525
clknet_leaf_378_clock_ctrl.core_clk,66.47
clknet_leaf_945_clock_ctrl.core_clk,66.47
clknet_leaf_1173_clock_ctrl.core_clk,66.47
clknet_leaf_660_clock_ctrl.core_clk,66.42
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[22\],66.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[31\],66.37
soc.core.mgmtsoc_litespisdrphycore_sr_out\[24\],66.37
clknet_leaf_1074_clock_ctrl.core_clk,66.37
_08633_,66.32
_09527_,66.32
gpio_control_bidir_2\[1\].shift_register\[7\],66.32
soc.core.la_out_storage\[53\],66.32
clknet_leaf_386_clock_ctrl.core_clk,66.32
clknet_leaf_784_clock_ctrl.core_clk,66.32
soc.core.mgmtsoc_bus_errors\[5\],66.29
gpio_control_bidir_2\[1\].gpio_defaults\[4\],66.195
gpio_control_in_1\[6\].gpio_defaults\[6\],66.185
_05128_,66.18
clknet_leaf_8_clock_ctrl.core_clk,66.18
clknet_leaf_387_clock_ctrl.core_clk,66.18
clknet_leaf_1255_clock_ctrl.core_clk,66.18
gpio_control_in_2\[4\].gpio_defaults\[0\],66.165
clknet_leaf_1247_clock_ctrl.core_clk,66.15
_03211_,66.13
_07304_,66.13
_08285_,66.13
_09416_,66.13
_10371_,66.13
_11329_,66.13
_14731_,66.13
gpio_control_in_1\[5\].gpio_inen,66.13
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[30\],66.13
clknet_leaf_350_clock_ctrl.core_clk,66.13
clknet_leaf_685_clock_ctrl.core_clk,66.13
clknet_leaf_703_clock_ctrl.core_clk,66.13
clknet_leaf_894_clock_ctrl.core_clk,66.13
clknet_leaf_955_clock_ctrl.core_clk,66.13
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[0\],66.1
clknet_leaf_589_clock_ctrl.core_clk,66.1
clknet_leaf_874_clock_ctrl.core_clk,66.1
clknet_leaf_1289_clock_ctrl.core_clk,66.1
_00374_,66.08
_01476_,66.08
_03121_,66.08
_03998_,66.08
_06922_,66.08
_07275_,66.08
_14901_,66.08
gpio_control_in_1\[10\].gpio_pullup_sel,66.08
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[15\],66.08
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[7\],66.08
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[31\],66.08
soc.core.interface10_bank_bus_dat_r\[12\],66.08
clknet_leaf_1015_clock_ctrl.core_clk,66.08
clknet_leaf_1148_clock_ctrl.core_clk,66.08
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[10\],66.05
clknet_leaf_337_clock_ctrl.core_clk,66.05
clknet_leaf_961_clock_ctrl.core_clk,66.05
clknet_leaf_1029_clock_ctrl.core_clk,66.05
clknet_leaf_1082_clock_ctrl.core_clk,66.05
gpio_control_bidir_1\[0\].gpio_defaults\[6\],66.025
_11802_,66
clock_ctrl.use_pll_first,66
clknet_leaf_1210_clock_ctrl.core_clk,66
gpio_control_in_2\[2\].gpio_defaults\[2\],65.965
mgmt_buffers.la_data_in_core\[15\],65.94
gpio_control_in_1\[9\].gpio_defaults\[8\],65.875
soc.core.uart_tx_fifo_produce\[0\],65.86
clknet_leaf_1202_clock_ctrl.core_clk,65.86
_06010_,65.85
_14402_,65.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[9\],65.81
clknet_leaf_1_clock_ctrl.core_clk,65.81
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[5\],65.81
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[23\],65.81
soc.core.uart_phy_rx_tick,65.81
clknet_leaf_297_clock_ctrl.core_clk,65.81
clknet_leaf_524_clock_ctrl.core_clk,65.81
clknet_leaf_1320_clock_ctrl.core_clk,65.81
soc.core.dbg_uart_count\[19\],65.78
_13064_,65.76
gpio_control_in_2\[5\].shift_register\[3\],65.76
soc.core.VexRiscv.CsrPlugin_mepc\[27\],65.76
soc.core.storage_1\[13\]\[2\],65.76
clknet_leaf_1125_clock_ctrl.core_clk,65.76
clknet_leaf_1333_clock_ctrl.core_clk,65.73
clknet_leaf_564_clock_ctrl.core_clk,65.62
_00405_,65.57
_03517_,65.57
_05619_,65.57
_10387_,65.57
_15350_,65.57
soc.core.VexRiscv.decode_to_execute_DO_EBREAK,65.57
soc.core.VexRiscv.execute_CsrPlugin_csr_773,65.57
soc.core.interface0_bank_bus_dat_r\[24\],65.57
soc.core.la_ien_storage\[17\],65.57
clknet_leaf_333_clock_ctrl.core_clk,65.57
clknet_leaf_919_clock_ctrl.core_clk,65.57
clknet_leaf_1229_clock_ctrl.core_clk,65.57
net1968,65.57
_01091_,65.52
_01207_,65.52
_01475_,65.52
_01688_,65.52
_01751_,65.52
_02446_,65.52
_03950_,65.52
_06346_,65.52
_08540_,65.52
_12812_,65.52
_13499_,65.52
_13623_,65.52
_13761_,65.52
_14443_,65.52
_14941_,65.52
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[19\],65.52
soc.core.VexRiscv.lastStagePc\[5\],65.52
net2394,65.52
_05019_,65.49
mprj_io_in[4],65.49
clknet_leaf_552_clock_ctrl.core_clk,65.49
clknet_leaf_1046_clock_ctrl.core_clk,65.49
mprj_io_slew_sel[15],65.48
soc.core.mgmtsoc_reload_storage\[16\],65.44
pll.div\[4\],65.38
_09751_,65.3
soc.core.spi_master_clk_divider1\[11\],65.3
clknet_leaf_75_clock_ctrl.core_clk,65.3
clknet_leaf_191_clock_ctrl.core_clk,65.3
soc.core.VexRiscv.lastStagePc\[9\],65.25
soc.core.mgmtsoc_load_storage\[1\],65.25
_05887_,65.2
_09351_,65.2
_13098_,65.2
soc.core.VexRiscv.CsrPlugin_mstatus_MPIE,65.2
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[29\],65.2
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[13\],65.2
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[23\],65.2
mprj_io_ie[23],65.155
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[12\],65.11
gpio_control_bidir_1\[1\].gpio_defaults\[0\],65.095
mprj_io_drive_sel[31],65.09
_03993_,65.06
_05178_,65.06
clknet_leaf_24_clock_ctrl.core_clk,65.06
clknet_leaf_971_clock_ctrl.core_clk,65.06
clknet_leaf_1107_clock_ctrl.core_clk,65.06
_01376_,65.01
_03908_,65.01
_05012_,65.01
_08741_,65.01
_13065_,65.01
_13516_,65.01
_14071_,65.01
gpio_control_in_1a\[2\].gpio_schmitt_sel,65.01
gpio_control_in_2\[11\].gpio_defaults\[9\],65.01
mgmt_buffers.mprj_dat_i_core_bar\[13\],65.01
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[22\],65.01
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[30\],65.01
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[5\],65.01
clknet_leaf_119_clock_ctrl.core_clk,65.01
net2324,65.01
clknet_leaf_618_clock_ctrl.core_clk,64.98
_00426_,64.96
_00682_,64.96
_01257_,64.96
_03401_,64.96
_03813_,64.96
_03874_,64.96
_04966_,64.96
_05145_,64.96
_05700_,64.96
_06090_,64.96
_06611_,64.96
_06824_,64.96
_06834_,64.96
_07313_,64.96
_07335_,64.96
_08659_,64.96
_09638_,64.96
_11803_,64.96
_11833_,64.96
_12280_,64.96
_13076_,64.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[31\],64.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[28\],64.96
net86,64.96
net1532,64.96
mgmt_buffers.la_data_in_core\[29\],64.82
_08523_,64.74
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[5\],64.74
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[2\],64.74
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[22\],64.74
clknet_leaf_100_clock_ctrl.core_clk,64.74
gpio_control_in_1\[0\].gpio_defaults\[1\],64.705
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[26\],64.69
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[0\],64.69
clknet_leaf_655_clock_ctrl.core_clk,64.69
clknet_leaf_900_clock_ctrl.core_clk,64.69
clknet_leaf_1110_clock_ctrl.core_clk,64.69
_08509_,64.64
_14781_,64.64
_15266_,64.64
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[19\],64.64
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[31\],64.64
_03830_,64.5
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[23\],64.5
clknet_leaf_1228_clock_ctrl.core_clk,64.5
net2368,64.5
_00002_,64.45
_01284_,64.45
_02098_,64.45
_06219_,64.45
_07342_,64.45
_07455_,64.45
_09530_,64.45
_12869_,64.45
_15359_,64.45
gpio_control_in_2\[10\].gpio_defaults\[0\],64.45
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[23\],64.45
soc.core.la_out_storage\[2\],64.45
soc.core.mgmtsoc_litespimmap_burst_adr\[12\],64.45
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[6\],64.45
clknet_leaf_3_clock_ctrl.core_clk,64.45
clknet_leaf_1106_clock_ctrl.core_clk,64.45
clknet_leaf_49_clock_ctrl.core_clk,64.42
clknet_leaf_530_clock_ctrl.core_clk,64.42
clknet_leaf_786_clock_ctrl.core_clk,64.42
_01111_,64.4
_02235_,64.4
_06030_,64.4
_06612_,64.4
_06802_,64.4
_07212_,64.4
_07728_,64.4
_09058_,64.4
_09267_,64.4
_09278_,64.4
_10460_,64.4
_11053_,64.4
_13964_,64.4
gpio_control_in_1\[4\].gpio_pullup_sel,64.4
gpio_control_in_2\[6\].gpio_inen,64.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[26\],64.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[9\],64.4
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[2\],64.4
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[0\],64.4
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[18\],64.4
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[22\],64.4
net174,64.4
clknet_leaf_580_clock_ctrl.core_clk,64.37
mprj_io_ie[11],64.325
clknet_leaf_257_clock_ctrl.core_clk,64.32
clknet_leaf_943_clock_ctrl.core_clk,64.32
mgmt_buffers.la_data_in_core\[19\],64.26
mprj_io_pulldown_sel[12],64.26
clknet_leaf_929_clock_ctrl.core_clk,64.23
gpio_control_in_2\[12\].gpio_defaults\[8\],64.225
gpio_control_in_2\[7\].gpio_defaults\[5\],64.22
mprj_io_slew_sel[4],64.2
gpio_control_in_2\[11\].gpio_defaults\[7\],64.185
soc.core.VexRiscv.CsrPlugin_mepc\[5\],64.18
soc.core.dbg_uart_length\[1\],64.18
soc.core.la_ien_storage\[37\],64.18
clknet_leaf_614_clock_ctrl.core_clk,64.18
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[13\],64.17
gpio_control_in_1a\[0\].gpio_defaults\[7\],64.165
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[5\],64.13
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[30\],64.13
soc.core.mgmtsoc_litespisdrphycore_sr_out\[28\],64.13
clknet_leaf_247_clock_ctrl.core_clk,64.13
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[10\],64.08
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[2\],64.08
soc.core.mgmtsoc_reload_storage\[18\],64.08
soc.core.storage_1\[13\]\[6\],64.08
clknet_leaf_380_clock_ctrl.core_clk,64.08
_06251_,63.99
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[4\],63.99
clknet_leaf_679_clock_ctrl.core_clk,63.99
_02185_,63.94
_14180_,63.94
clknet_leaf_391_clock_ctrl.core_clk,63.94
clknet_leaf_397_clock_ctrl.core_clk,63.94
_00016_,63.89
_06613_,63.89
_08437_,63.89
_14677_,63.89
_14812_,63.89
gpio_control_in_1\[1\].gpio_pullup_sel,63.89
gpio_control_in_1\[6\].gpio_pullup_sel,63.89
gpio_control_in_2\[11\].pad_gpio_out,63.89
gpio_control_in_2\[14\].shift_register\[4\],63.89
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[15\],63.89
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[10\],63.89
clknet_leaf_352_clock_ctrl.core_clk,63.89
clknet_leaf_1171_clock_ctrl.core_clk,63.89
net2366,63.89
clknet_leaf_538_clock_ctrl.core_clk,63.86
clknet_leaf_560_clock_ctrl.core_clk,63.86
gpio_control_in_1a\[5\].gpio_defaults\[6\],63.845
_00406_,63.84
_00454_,63.84
_05020_,63.84
_05251_,63.84
_05678_,63.84
_06042_,63.84
_06068_,63.84
_07503_,63.84
_09156_,63.84
_09882_,63.84
_10464_,63.84
_11993_,63.84
_13458_,63.84
_15001_,63.84
_15659_,63.84
_15792_,63.84
gpio_control_in_2\[4\].gpio_pulldown_sel,63.84
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[1\],63.84
soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode\[3\],63.84
soc.core.VexRiscv.dBus_cmd_halfPipe_payload_address\[0\],63.84
net191,63.84
net2306,63.84
net2425,63.84
_11787_,63.81
_12641_,63.81
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[9\],63.81
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[0\],63.81
mprj_io_slew_sel[24],63.76
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[26\],63.76
clknet_leaf_548_clock_ctrl.core_clk,63.76
mgmt_buffers.la_oenb_core\[12\],63.75
mprj_io_pullup_sel[3],63.7
mprj_io_schmitt_sel[28],63.7
soc.core.mgmtsoc_litespimmap_burst_adr\[17\],63.67
_06011_,63.62
_10381_,63.62
mprj_io_oe[35],63.62
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[22\],63.62
clknet_leaf_629_clock_ctrl.core_clk,63.62
clknet_leaf_980_clock_ctrl.core_clk,63.62
clknet_leaf_1079_clock_ctrl.core_clk,63.62
clknet_leaf_1287_clock_ctrl.core_clk,63.62
gpio_control_in_1a\[5\].shift_register\[6\],63.57
clknet_leaf_277_clock_ctrl.core_clk,63.57
clknet_leaf_938_clock_ctrl.core_clk,63.57
clknet_leaf_1138_clock_ctrl.core_clk,63.57
_03772_,63.52
_12053_,63.52
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[30\],63.52
clknet_leaf_351_clock_ctrl.core_clk,63.52
clknet_leaf_647_clock_ctrl.core_clk,63.52
soc.core.spi_master_clk_divider1\[0\],63.44
_14561_,63.43
clknet_leaf_772_clock_ctrl.core_clk,63.43
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[4\],63.38
clknet_leaf_121_clock_ctrl.core_clk,63.38
clknet_leaf_1104_clock_ctrl.core_clk,63.38
_04801_,63.33
_05003_,63.33
_08762_,63.33
_09663_,63.33
_11804_,63.33
gpio_control_in_2\[2\].pad_gpio_out,63.33
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[6\],63.33
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[13\],63.33
soc.core.interface11_bank_bus_dat_r\[7\],63.33
soc.core.la_ien_storage\[15\],63.33
soc.core.la_ien_storage\[29\],63.33
soc.core.mgmtsoc_litespisdrphycore_storage\[0\],63.33
net135,63.33
clknet_leaf_947_clock_ctrl.core_clk,63.33
clknet_leaf_948_clock_ctrl.core_clk,63.33
net2212,63.33
net2290,63.33
mprj_io_slew_sel[16],63.32
clknet_leaf_190_clock_ctrl.core_clk,63.3
clknet_leaf_1292_clock_ctrl.core_clk,63.3
clknet_leaf_1339_clock_ctrl.core_clk,63.3
_00756_,63.28
_01848_,63.28
_01931_,63.28
_04764_,63.28
_05889_,63.28
_07333_,63.28
_08958_,63.28
_11032_,63.28
_12526_,63.28
_12814_,63.28
_13234_,63.28
_13645_,63.28
_13962_,63.28
_14024_,63.28
_14267_,63.28
pll.itrim\[5\],63.28
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[25\],63.28
soc.core.VexRiscv.CsrPlugin_mepc\[31\],63.28
soc.core.VexRiscv._zz_execute_ENV_CTRL\[0\],63.28
soc.core.interface6_bank_bus_dat_r\[17\],63.28
soc.core.la_out_storage\[12\],63.28
net1218,63.28
net2292,63.28
gpio_control_in_1a\[0\].gpio_defaults\[8\],63.275
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[30\],63.25
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[31\],63.25
soc.core.la_out_storage\[33\],63.25
soc.core.mgmtsoc_load_storage\[7\],63.25
clknet_leaf_367_clock_ctrl.core_clk,63.25
clknet_leaf_540_clock_ctrl.core_clk,63.25
clknet_leaf_594_clock_ctrl.core_clk,63.25
gpio_control_in_1\[5\].gpio_defaults\[6\],63.245
mprj_io_ie[33],63.245
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[4\],63.2
flash_io0_oe,63.18
soc.core.spi_master_mosi_storage\[3\],63.11
_14113_,63.01
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[2\],63.01
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[22\],63.01
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[22\],63.01
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[29\],63.01
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[26\],63.01
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[11\],63.01
clknet_leaf_299_clock_ctrl.core_clk,63.01
clknet_leaf_628_clock_ctrl.core_clk,63.01
clknet_leaf_930_clock_ctrl.core_clk,63.01
gpio_control_in_1a\[1\].gpio_defaults\[1\],62.985
clknet_leaf_635_clock_ctrl.core_clk,62.98
_05680_,62.96
_09300_,62.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[9\],62.96
soc.core.storage\[10\]\[7\],62.96
clknet_leaf_633_clock_ctrl.core_clk,62.96
clknet_leaf_733_clock_ctrl.core_clk,62.96
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[23\],62.87
mprj_io_slew_sel[27],62.86
_01763_,62.82
gpio_control_in_2\[6\].shift_register\[3\],62.82
clknet_leaf_512_clock_ctrl.core_clk,62.82
_00003_,62.77
_04101_,62.77
_07170_,62.77
_12279_,62.77
_12585_,62.77
_13056_,62.77
_13132_,62.77
_14034_,62.77
gpio_control_in_2\[11\].shift_register\[9\],62.77
net391,62.77
net396,62.77
net790,62.77
clknet_leaf_130_clock_ctrl.core_clk,62.77
clknet_leaf_623_clock_ctrl.core_clk,62.77
clknet_leaf_1268_clock_ctrl.core_clk,62.77
gpio_control_in_1a\[1\].gpio_defaults\[4\],62.765
gpio_control_in_1a\[2\].gpio_defaults\[4\],62.765
clknet_leaf_654_clock_ctrl.core_clk,62.74
_01252_,62.72
_01410_,62.72
_03944_,62.72
_05112_,62.72
_05392_,62.72
_05933_,62.72
_06630_,62.72
_08536_,62.72
_08759_,62.72
_09235_,62.72
_09495_,62.72
_11817_,62.72
_15070_,62.72
_15181_,62.72
gpio_control_in_2\[0\].shift_register\[4\],62.72
gpio_control_in_2\[13\].gpio_slew_sel,62.72
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address\[1\],62.72
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[17\],62.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[0\],62.72
soc.core.interface6_bank_bus_dat_r\[29\],62.72
net235,62.72
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[13\],62.69
soc.core.la_ien_storage\[41\],62.69
clknet_leaf_659_clock_ctrl.core_clk,62.69
gpio_control_in_1\[7\].gpio_defaults\[8\],62.615
clknet_leaf_56_clock_ctrl.core_clk,62.5
clknet_leaf_835_clock_ctrl.core_clk,62.5
_05295_,62.45
_14237_,62.45
gpio_control_in_1a\[5\].gpio_defaults\[2\],62.45
soc.core.mgmtsoc_reload_storage\[15\],62.45
soc.core.spi_master_control_storage\[13\],62.45
clknet_leaf_114_clock_ctrl.core_clk,62.45
clknet_leaf_642_clock_ctrl.core_clk,62.45
soc.core.count\[3\],62.4
clknet_leaf_1341_clock_ctrl.core_clk,62.4
gpio_control_in_1\[9\].gpio_defaults\[5\],62.36
clknet_leaf_853_clock_ctrl.core_clk,62.26
_00252_,62.21
_00332_,62.21
_01368_,62.21
_02445_,62.21
_04797_,62.21
_05161_,62.21
_06832_,62.21
_07836_,62.21
_08696_,62.21
pll.pll_control.tval\[0\],62.21
soc.core.VexRiscv.CsrPlugin_mepc\[14\],62.21
soc.core.VexRiscv.CsrPlugin_mepc\[6\],62.21
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[31\],62.21
soc.core.VexRiscv.dBusWishbone_ADR\[9\],62.21
net818,62.21
clknet_leaf_904_clock_ctrl.core_clk,62.21
_05176_,62.18
_00834_,62.16
_02124_,62.16
_11035_,62.16
_13619_,62.16
_13684_,62.16
_14424_,62.16
soc.core.mgmtsoc_litespisdrphycore_cnt\[7\],62.16
soc.core.multiregimpl65_regs1,62.16
net160,62.16
net257,62.16
_05182_,62.13
gpio_control_bidir_2\[0\].gpio_defaults\[2\],62.125
gpio_control_in_2\[10\].gpio_defaults\[7\],62.085
mgmt_buffers.la_data_in_core\[14\],62.07
mprj_io_oe[36],62.02
pll.ext_trim\[11\],62.02
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[5\],61.94
clknet_leaf_796_clock_ctrl.core_clk,61.94
mprj_io_slew_sel[5],61.92
_05785_,61.89
gpio_control_in_2\[3\].shift_register\[4\],61.89
mprj_io_slew_sel[29],61.89
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[16\],61.89
soc.core.mgmtsoc_litespimmap_burst_adr\[13\],61.89
clknet_leaf_134_clock_ctrl.core_clk,61.89
clknet_leaf_616_clock_ctrl.core_clk,61.89
clknet_leaf_918_clock_ctrl.core_clk,61.89
clknet_leaf_1126_clock_ctrl.core_clk,61.89
clknet_leaf_200_clock_ctrl.core_clk,61.86
clknet_leaf_1012_clock_ctrl.core_clk,61.86
clknet_leaf_916_clock_ctrl.core_clk,61.84
gpio_control_in_2\[9\].gpio_defaults\[5\],61.825
gpio_control_in_1\[9\].gpio_defaults\[1\],61.755
mprj_io_oe[7],61.72
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[22\],61.7
soc.core.mgmtsoc_litespimmap_burst_adr\[1\],61.7
clknet_leaf_433_clock_ctrl.core_clk,61.7
clknet_leaf_440_clock_ctrl.core_clk,61.7
gpio_control_in_1\[6\].gpio_defaults\[1\],61.655
_05283_,61.65
_06270_,61.65
_09201_,61.65
_11404_,61.65
_14058_,61.65
gpio_control_in_1\[10\].shift_register\[8\],61.65
gpio_control_in_1\[6\].shift_register\[0\],61.65
gpio_control_in_1a\[0\].gpio_pulldown_sel,61.65
gpio_control_in_1a\[1\].gpio_pulldown_sel,61.65
gpio_control_in_2\[9\].shift_register\[2\],61.65
soc.core.la_ien_storage\[33\],61.65
clknet_leaf_325_clock_ctrl.core_clk,61.65
clknet_leaf_438_clock_ctrl.core_clk,61.65
clknet_leaf_475_clock_ctrl.core_clk,61.65
net2275,61.65
gpio_control_in_1\[10\].gpio_defaults\[0\],61.625
gpio_control_in_2\[13\].gpio_defaults\[9\],61.625
clknet_leaf_67_clock_ctrl.core_clk,61.62
clknet_leaf_543_clock_ctrl.core_clk,61.62
gpio_control_in_1a\[3\].gpio_defaults\[2\],61.615
_00992_,61.6
_01393_,61.6
_01762_,61.6
_03831_,61.6
_13656_,61.6
_15648_,61.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[9\],61.6
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[21\],61.6
soc.core.spi_master_clk_divider1\[3\],61.6
gpio_control_in_2\[4\].gpio_defaults\[5\],61.58
clknet_leaf_541_clock_ctrl.core_clk,61.57
mprj_io_pulldown_sel[16],61.54
mprj_io_out[31],61.53
mgmt_buffers.la_oenb_core\[13\],61.51
mgmt_buffers.la_oenb_core\[5\],61.51
gpio_control_bidir_1\[0\].serial_data_in,61.46
irq_spi\[0\],61.46
mgmt_buffers.la_data_in_core\[16\],61.46
gpio_control_in_2\[11\].gpio_defaults\[3\],61.445
_09444_,61.43
gpio_control_in_2\[14\].gpio_defaults\[8\],61.425
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[25\],61.38
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[10\],61.38
clknet_leaf_503_clock_ctrl.core_clk,61.38
clknet_leaf_767_clock_ctrl.core_clk,61.38
clknet_leaf_988_clock_ctrl.core_clk,61.38
clknet_leaf_1068_clock_ctrl.core_clk,61.38
mprj_io_schmitt_sel[26],61.37
_05903_,61.33
gpio_control_in_2\[10\].shift_register\[4\],61.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[26\],61.33
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[24\],61.33
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[11\],61.33
soc.core.la_ien_storage\[23\],61.33
soc.core.mgmtsoc_reload_storage\[13\],61.33
soc.core.spi_master_clk_divider1\[5\],61.33
_09325_,61.28
_14300_,61.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[26\],61.28
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[28\],61.28
clknet_leaf_170_clock_ctrl.core_clk,61.28
mprj_io_schmitt_sel[24],61.18
gpio_control_in_1\[5\].gpio_defaults\[1\],61.145
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[18\],61.14
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[29\],61.14
_00018_,61.09
_04004_,61.09
_04795_,61.09
_12049_,61.09
_13536_,61.09
_13717_,61.09
_15291_,61.09
gpio_control_in_1a\[1\].serial_data_out,61.09
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[11\],61.09
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[19\],61.09
clknet_leaf_456_clock_ctrl.core_clk,61.09
clknet_leaf_813_clock_ctrl.core_clk,61.09
clknet_leaf_873_clock_ctrl.core_clk,61.09
gpio_control_in_2\[5\].gpio_defaults\[5\],61.05
gpio_control_in_1a\[5\].gpio_defaults\[7\],61.045
_00047_,61.04
_00302_,61.04
_04732_,61.04
_07892_,61.04
_08104_,61.04
_11850_,61.04
_13980_,61.04
_14749_,61.04
_15353_,61.04
_15506_,61.04
_15581_,61.04
soc.core.VexRiscv.CsrPlugin_interrupt_valid,61.04
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[1\],61.04
soc.core.interface6_bank_bus_dat_r\[21\],61.04
soc.core.mgmtsoc_value_status\[9\],61.04
clknet_leaf_120_clock_ctrl.core_clk,61.04
clknet_3_4_1_clock_ctrl.core_clk,61.04
clknet_opt_3_0_clock_ctrl.core_clk,61.04
clknet_leaf_1277_clock_ctrl.core_clk,61.01
clknet_leaf_927_clock_ctrl.core_clk,60.96
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[20\],60.92
mprj_io_schmitt_sel[29],60.9
clknet_leaf_718_clock_ctrl.core_clk,60.87
clknet_leaf_9_clock_ctrl.core_clk,60.82
_08464_,60.77
_11856_,60.77
_14675_,60.77
_15199_,60.77
_15666_,60.77
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[24\],60.77
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[11\],60.77
clknet_leaf_38_clock_ctrl.core_clk,60.77
clknet_leaf_48_clock_ctrl.core_clk,60.77
clknet_leaf_133_clock_ctrl.core_clk,60.77
clknet_leaf_280_clock_ctrl.core_clk,60.77
clknet_leaf_345_clock_ctrl.core_clk,60.77
clknet_leaf_677_clock_ctrl.core_clk,60.77
clknet_leaf_730_clock_ctrl.core_clk,60.77
clknet_leaf_908_clock_ctrl.core_clk,60.77
mprj_io_out[8],60.73
_08695_,60.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[22\],60.72
clknet_leaf_804_clock_ctrl.core_clk,60.72
mprj_io_oe[31],60.67
mprj_io_schmitt_sel[0],60.67
clknet_leaf_1274_clock_ctrl.core_clk,60.63
_05187_,60.58
soc.core.mgmtsoc_litespimmap_burst_adr\[29\],60.58
clknet_leaf_979_clock_ctrl.core_clk,60.58
_01220_,60.53
_02020_,60.53
_02541_,60.53
_05159_,60.53
_08608_,60.53
_09122_,60.53
_09891_,60.53
gpio_control_in_1a\[0\].pad_gpio_out,60.53
gpio_control_in_2\[11\].shift_register\[8\],60.53
soc.core.VexRiscv.dBusWishbone_ADR\[20\],60.53
net127,60.53
net155,60.53
net318,60.53
clknet_leaf_217_clock_ctrl.core_clk,60.53
clknet_leaf_860_clock_ctrl.core_clk,60.53
clknet_leaf_893_clock_ctrl.core_clk,60.53
clknet_leaf_1099_clock_ctrl.core_clk,60.53
clknet_leaf_1111_clock_ctrl.core_clk,60.53
clknet_leaf_1151_clock_ctrl.core_clk,60.53
gpio_control_in_2\[5\].gpio_defaults\[2\],60.495
_01251_,60.48
_01345_,60.48
_02267_,60.48
_03864_,60.48
_05642_,60.48
_05900_,60.48
_06098_,60.48
_08444_,60.48
_09052_,60.48
_09127_,60.48
_12115_,60.48
_13614_,60.48
_14707_,60.48
_15496_,60.48
_16099_,60.48
gpio_control_in_2\[12\].shift_register\[0\],60.48
mgmt_buffers.mprj_dat_i_core_bar\[23\],60.48
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[4\],60.48
soc.core.VexRiscv._zz_iBusWishbone_ADR\[0\],60.48
soc.core.mgmtsoc_value_status\[7\],60.48
soc.core.multiregimpl37_regs0,60.48
_14244_,60.45
soc.core.dbg_uart_length\[3\],60.45
clknet_leaf_1072_clock_ctrl.core_clk,60.45
clknet_leaf_1075_clock_ctrl.core_clk,60.45
gpio_control_bidir_2\[2\].gpio_defaults\[4\],60.405
clknet_leaf_278_clock_ctrl.core_clk,60.4
mgmt_buffers.la_oenb_core\[14\],60.39
clknet_opt_2_1_clock_ctrl.core_clk,60.39
gpio_control_in_1a\[5\].gpio_defaults\[8\],60.345
mprj_io_out[30],60.34
clock_ctrl.divider2.odd_0.counter2\[0\],60.31
_08521_,60.26
_05945_,60.21
_16030_,60.21
gpio_control_in_2\[14\].gpio_defaults\[9\],60.21
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[26\],60.21
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[27\],60.21
soc.core.mgmtsoc_master_phyconfig_storage\[5\],60.21
clknet_leaf_615_clock_ctrl.core_clk,60.21
clknet_leaf_762_clock_ctrl.core_clk,60.21
clknet_leaf_776_clock_ctrl.core_clk,60.21
clknet_leaf_789_clock_ctrl.core_clk,60.21
_10253_,60.16
_15251_,60.16
gpio_control_in_2\[8\].shift_register\[2\],60.16
mprj_io_pullup_sel[28],60.135
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[22\],60.07
clknet_leaf_500_clock_ctrl.core_clk,60.07
clknet_leaf_592_clock_ctrl.core_clk,60.02
clknet_leaf_992_clock_ctrl.core_clk,60.02
_00314_,59.97
_00820_,59.97
_01281_,59.97
_02030_,59.97
_03568_,59.97
_04005_,59.97
_08234_,59.97
_10390_,59.97
_11687_,59.97
_11756_,59.97
_11829_,59.97
_14227_,59.97
_15588_,59.97
gpio_control_in_1\[1\].shift_register\[0\],59.97
gpio_control_in_2\[14\].gpio_inen,59.97
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[2\],59.97
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[20\],59.97
soc.core.spi_master_clk_divider1\[10\],59.97
net59,59.97
net143,59.97
clknet_leaf_1033_clock_ctrl.core_clk,59.97
clknet_leaf_1098_clock_ctrl.core_clk,59.97
clknet_leaf_12_clock_ctrl.core_clk,59.94
_00331_,59.92
_00341_,59.92
_00353_,59.92
_00372_,59.92
_02524_,59.92
_03399_,59.92
_03819_,59.92
_03839_,59.92
_05949_,59.92
_06099_,59.92
_06301_,59.92
_07360_,59.92
_08421_,59.92
_08753_,59.92
_09244_,59.92
_11041_,59.92
_12318_,59.92
_13659_,59.92
_15582_,59.92
gpio_control_in_2\[0\].gpio_slew_sel,59.92
gpio_control_in_2\[14\].pad_gpio_out,59.92
gpio_control_in_2\[8\].shift_register\[6\],59.92
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[12\],59.92
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[22\],59.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[0\],59.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[23\],59.92
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[29\],59.92
soc.core.VexRiscv.lastStagePc\[6\],59.92
clknet_leaf_420_clock_ctrl.core_clk,59.92
clknet_leaf_117_clock_ctrl.core_clk,59.89
gpio_control_in_1a\[1\].gpio_defaults\[7\],59.875
mprj_io_drive_sel[46],59.85
mgmt_buffers.la_data_in_core\[21\],59.83
flash_clk_oe,59.78
mgmt_buffers.la_data_in_core\[26\],59.78
mgmt_buffers.la_oenb_core\[23\],59.78
clknet_leaf_649_clock_ctrl.core_clk,59.7
_05943_,59.65
_08626_,59.65
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[24\],59.65
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[24\],59.65
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[0\],59.65
clknet_leaf_71_clock_ctrl.core_clk,59.65
gpio_control_in_1\[8\].gpio_defaults\[2\],59.635
_12956_,59.6
_15224_,59.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[21\],59.6
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[2\],59.6
clknet_leaf_381_clock_ctrl.core_clk,59.6
clknet_leaf_1293_clock_ctrl.core_clk,59.6
gpio_control_in_1\[8\].gpio_defaults\[1\],59.535
_04808_,59.51
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[5\],59.46
clknet_leaf_417_clock_ctrl.core_clk,59.46
_00342_,59.41
_00375_,59.41
_01421_,59.41
_02649_,59.41
_05184_,59.41
_05267_,59.41
_06134_,59.41
_08517_,59.41
_08701_,59.41
_10427_,59.41
_13549_,59.41
gpio_control_bidir_1\[1\].serial_data_out,59.41
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[30\],59.41
soc.core.mgmtsoc_value\[0\],59.41
soc.core.mgmtsoc_value_status\[27\],59.41
soc.core.spi_master_control_storage\[10\],59.41
clknet_leaf_112_clock_ctrl.core_clk,59.41
clknet_leaf_113_clock_ctrl.core_clk,59.41
clknet_leaf_1030_clock_ctrl.core_clk,59.41
clknet_leaf_1061_clock_ctrl.core_clk,59.41
clknet_1_0_3_clock_ctrl.core_clk,59.41
clknet_leaf_818_clock_ctrl.core_clk,59.38
clknet_leaf_972_clock_ctrl.core_clk,59.38
_00021_,59.36
_00222_,59.36
_00477_,59.36
_00862_,59.36
_01508_,59.36
_01626_,59.36
_03878_,59.36
_04321_,59.36
_05403_,59.36
_06035_,59.36
_06058_,59.36
_09001_,59.36
_12552_,59.36
_13935_,59.36
_16267_,59.36
gpio_control_in_1\[4\].pad_gpio_out,59.36
soc.core.interface0_bank_bus_dat_r\[28\],59.36
clknet_leaf_1011_clock_ctrl.core_clk,59.36
net2268,59.36
soc.core.mgmtsoc_bus_errors\[2\],59.33
mgmt_buffers.la_data_in_core\[0\],59.27
mgmt_buffers.la_data_in_core\[20\],59.27
mprj_io_pullup_sel[2],59.27
mprj_io_schmitt_sel[27],59.22
soc.core.count\[8\],59.19
_15315_,59.14
soc.core.spi_master_clk_divider1\[6\],59.14
clknet_leaf_209_clock_ctrl.core_clk,59.14
clknet_leaf_293_clock_ctrl.core_clk,59.14
_15873_,59.09
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[9\],59.09
soc.core.mgmtsoc_load_storage\[13\],59.09
clknet_leaf_390_clock_ctrl.core_clk,59.09
clknet_leaf_558_clock_ctrl.core_clk,59.06
_09402_,59.04
clknet_leaf_347_clock_ctrl.core_clk,59.04
clknet_leaf_946_clock_ctrl.core_clk,59.04
mprj_io_out[24],58.94
mprj_io_out[35],58.94
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[22\],58.9
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[5\],58.9
mprj_io_schmitt_sel[25],58.88
gpio_control_in_1\[1\].gpio_defaults\[6\],58.855
_03124_,58.85
_06088_,58.85
_06536_,58.85
_06593_,58.85
_07210_,58.85
_10401_,58.85
_15148_,58.85
_15674_,58.85
_15764_,58.85
gpio_control_in_1\[2\].shift_register\[3\],58.85
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[19\],58.85
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[0\],58.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[0\],58.85
soc.core.la_ien_storage\[5\],58.85
clknet_leaf_797_clock_ctrl.core_clk,58.85
clknet_leaf_266_clock_ctrl.core_clk,58.82
gpio_control_bidir_1\[0\].gpio_defaults\[9\],58.805
_00292_,58.8
_01261_,58.8
_01824_,58.8
_01938_,58.8
_05919_,58.8
_06971_,58.8
_08614_,58.8
_11017_,58.8
_12234_,58.8
_13020_,58.8
_15120_,58.8
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[23\],58.8
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[21\],58.8
soc.core.mgmtsoc_update_value_storage,58.8
clknet_leaf_415_clock_ctrl.core_clk,58.8
net2280,58.8
mprj_io_oe[15],58.78
clknet_leaf_1055_clock_ctrl.core_clk,58.77
clknet_leaf_4_clock_ctrl.core_clk,58.72
mgmt_buffers.la_oenb_core\[19\],58.71
mgmt_buffers.la_data_in_core\[17\],58.66
mprj_io_schmitt_sel[30],58.59
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[24\],58.58
clknet_leaf_148_clock_ctrl.core_clk,58.58
clknet_leaf_795_clock_ctrl.core_clk,58.58
clknet_leaf_1044_clock_ctrl.core_clk,58.58
soc.core.dbg_uart_length\[2\],58.57
gpio_control_bidir_1\[0\].gpio_defaults\[5\],58.55
_09824_,58.53
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[23\],58.53
clknet_leaf_302_clock_ctrl.core_clk,58.53
gpio_control_in_2\[14\].shift_register\[2\],58.52
_05175_,58.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[5\],58.48
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[25\],58.48
soc.core.la_out_storage\[10\],58.48
soc.core.mgmtsoc_scratch_storage\[1\],58.48
clknet_leaf_644_clock_ctrl.core_clk,58.48
gpio_control_in_1a\[4\].gpio_schmitt_sel,58.34
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[12\],58.34
clknet_leaf_902_clock_ctrl.core_clk,58.34
clknet_leaf_937_clock_ctrl.core_clk,58.34
gpio_control_in_2\[3\].gpio_defaults\[3\],58.33
_02194_,58.29
_10302_,58.29
_13538_,58.29
_13985_,58.29
_14087_,58.29
_14671_,58.29
_14769_,58.29
gpio_control_bidir_2\[1\].gpio_schmitt_sel,58.29
gpio_control_bidir_2\[2\].gpio_pulldown_sel,58.29
gpio_control_in_1\[2\].shift_register\[8\],58.29
gpio_control_in_1a\[5\].gpio_inen,58.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[21\],58.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[31\],58.29
soc.core.dbg_uart_words_count\[1\],58.29
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[30\],58.29
clknet_leaf_1195_clock_ctrl.core_clk,58.29
net2249,58.29
_09487_,58.26
_13081_,58.26
_00063_,58.24
_00343_,58.24
_01159_,58.24
_01699_,58.24
_03787_,58.24
_05111_,58.24
_06097_,58.24
_06111_,58.24
_06467_,58.24
_06831_,58.24
_06884_,58.24
_07405_,58.24
_08185_,58.24
_08826_,58.24
_11021_,58.24
_12415_,58.24
_14544_,58.24
_15491_,58.24
_15707_,58.24
gpio_control_in_1\[7\].pad_gpio_out,58.24
gpio_control_in_2\[5\].shift_register\[9\],58.24
mgmt_buffers.la_data_in_enable\[23\],58.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[11\],58.24
net189,58.24
clknet_leaf_705_clock_ctrl.core_clk,58.21
clknet_leaf_1246_clock_ctrl.core_clk,58.21
clknet_leaf_1307_clock_ctrl.core_clk,58.21
_13089_,58.12
mgmt_buffers.la_oenb_core\[3\],58.1
soc.core.spi_master_clk_divider1\[13\],58.07
gpio_control_in_2\[6\].gpio_defaults\[0\],58.02
clknet_leaf_993_clock_ctrl.core_clk,58.02
clknet_leaf_1008_clock_ctrl.core_clk,58.02
mprj_io_pullup_sel[29],57.985
_05027_,57.97
_05911_,57.97
_09181_,57.97
_09491_,57.97
_14287_,57.97
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[29\],57.97
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[27\],57.97
soc.core.gpioin1_gpioin1_mode_storage,57.97
soc.core.uart_tx_fifo_produce\[3\],57.97
clknet_leaf_142_clock_ctrl.core_clk,57.97
_09280_,57.92
_12724_,57.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[29\],57.92
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[24\],57.92
clknet_leaf_1063_clock_ctrl.core_clk,57.92
gpio_control_in_1\[8\].gpio_defaults\[5\],57.855
mprj_io_pullup_sel[18],57.825
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[7\],57.78
clknet_leaf_128_clock_ctrl.core_clk,57.78
clknet_leaf_754_clock_ctrl.core_clk,57.78
_00394_,57.73
_00852_,57.73
_05200_,57.73
_10100_,57.73
_12789_,57.73
_13886_,57.73
_15524_,57.73
gpio_control_in_1\[0\].shift_register\[2\],57.73
gpio_control_in_1\[8\].gpio_slew_sel,57.73
gpio_control_in_2\[3\].gpio_pullup_sel,57.73
gpio_control_in_2\[5\].shift_register\[7\],57.73
gpio_control_in_2\[9\].pad_gpio_out,57.73
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[0\],57.73
soc.core.mgmtsoc_bus_errors\[25\],57.73
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[7\],57.73
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[4\],57.73
clknet_leaf_404_clock_ctrl.core_clk,57.73
clknet_leaf_656_clock_ctrl.core_clk,57.73
clknet_leaf_861_clock_ctrl.core_clk,57.73
mprj_io_pullup_sel[21],57.715
_00298_,57.68
_00301_,57.68
_01028_,57.68
_05433_,57.68
_07213_,57.68
_07957_,57.68
_08963_,57.68
_10089_,57.68
_10614_,57.68
_12195_,57.68
_12831_,57.68
gpio_control_in_2\[3\].pad_gpio_outen,57.68
gpio_control_in_2\[6\].gpio_oe_override,57.68
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[23\],57.68
soc.core.la_ien_storage\[11\],57.68
soc.core.mgmtsoc_scratch_storage\[30\],57.68
net2270,57.68
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[30\],57.65
clknet_leaf_1272_clock_ctrl.core_clk,57.65
mprj_io_pullup_sel[1],57.615
_14257_,57.6
mgmt_buffers.la_oenb_core\[15\],57.59
mgmt_buffers.la_data_in_core\[18\],57.54
mgmt_buffers.la_oenb_core\[32\],57.54
mprj_io_oe[17],57.54
_05004_,57.46
_15593_,57.46
soc.core.VexRiscv.CsrPlugin_mepc\[28\],57.46
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[30\],57.46
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[11\],57.46
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[11\],57.46
gpio_control_in_2\[11\].gpio_defaults\[1\],57.435
_05418_,57.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[0\],57.41
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[19\],57.41
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[30\],57.41
clknet_leaf_228_clock_ctrl.core_clk,57.41
clknet_leaf_885_clock_ctrl.core_clk,57.41
clknet_leaf_1092_clock_ctrl.core_clk,57.41
_05060_,57.36
_05222_,57.36
_09137_,57.36
clknet_leaf_42_clock_ctrl.core_clk,57.36
gpio_control_in_2\[6\].gpio_defaults\[1\],57.355
gpio_control_in_2\[0\].gpio_defaults\[4\],57.305
mprj_io_pullup_sel[27],57.26
soc.core.mgmtsoc_litespimmap_storage\[3\],57.22
clknet_leaf_596_clock_ctrl.core_clk,57.22
gpio_control_in_1\[0\].gpio_defaults\[6\],57.215
_00963_,57.17
_02686_,57.17
_04528_,57.17
_09405_,57.17
_15243_,57.17
gpio_control_in_1\[6\].gpio_inen,57.17
gpio_control_in_2\[12\].gpio_pulldown_sel,57.17
mprj_io_drive_sel[0],57.17
soc.core.VexRiscv.CsrPlugin_mtval\[11\],57.17
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[9\],57.17
soc.core.la_ien_storage\[16\],57.17
net83,57.17
net137,57.17
net985,57.17
clknet_leaf_403_clock_ctrl.core_clk,57.17
_00296_,57.12
_00376_,57.12
_00754_,57.12
_00801_,57.12
_00848_,57.12
_01219_,57.12
_01453_,57.12
_02429_,57.12
_03906_,57.12
_04473_,57.12
_05489_,57.12
_06445_,57.12
_08179_,57.12
_08434_,57.12
_09542_,57.12
_10426_,57.12
gpio_control_in_2\[4\].pad_gpio_out,57.12
gpio_control_in_2\[5\].gpio_schmitt_sel,57.12
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[2\],57.12
soc.core.spi_master_mosi_data\[3\],57.12
net192,57.12
clknet_leaf_657_clock_ctrl.core_clk,57.12
net2101,57.12
_13481_,57.09
flash_io1_do,57.07
mprj_io_drive_sel[45],57.07
gpio_control_in_2\[10\].gpio_defaults\[8\],57.045
clknet_leaf_636_clock_ctrl.core_clk,57.04
mgmt_buffers.la_oenb_core\[36\],56.98
mgmt_buffers.la_oenb_core\[4\],56.98
mprj_io_oe[34],56.91
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[18\],56.9
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[25\],56.9
gpio_control_in_1\[10\].gpio_defaults\[8\],56.875
mprj_io_out[26],56.85
clknet_leaf_443_clock_ctrl.core_clk,56.85
clknet_leaf_493_clock_ctrl.core_clk,56.85
clknet_leaf_728_clock_ctrl.core_clk,56.85
mprj_io_slew_sel[28],56.81
gpio_control_in_2\[7\].shift_register\[7\],56.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[8\],56.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[31\],56.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[14\],56.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[26\],56.8
soc.core.mgmtsoc_value\[1\],56.8
clknet_leaf_517_clock_ctrl.core_clk,56.8
mprj_io_ie[14],56.7
_02624_,56.66
_09520_,56.66
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[23\],56.66
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[17\],56.66
soc.core.mgmtsoc_litespimmap_burst_adr\[21\],56.66
clknet_leaf_105_clock_ctrl.core_clk,56.66
_05163_,56.61
_09441_,56.61
_09727_,56.61
_10344_,56.61
_12251_,56.61
_13627_,56.61
_16321_,56.61
gpio_control_in_1\[0\].gpio_slew_sel,56.61
gpio_control_in_2\[15\].shift_register\[8\],56.61
mgmt_buffers.mprj_dat_i_core_bar\[11\],56.61
soc.core.la_ien_storage\[12\],56.61
soc.core.la_ien_storage\[14\],56.61
soc.core.mgmtsoc_litespimmap_burst_adr\[6\],56.61
soc.core.storage\[1\]\[3\],56.61
net177,56.61
net252,56.61
net356,56.61
clknet_leaf_445_clock_ctrl.core_clk,56.61
clknet_leaf_702_clock_ctrl.core_clk,56.61
_00025_,56.56
_00277_,56.56
_00329_,56.56
_00351_,56.56
_00761_,56.56
_01891_,56.56
_02478_,56.56
_02510_,56.56
_02526_,56.56
_02897_,56.56
_05798_,56.56
_08329_,56.56
_08841_,56.56
_09082_,56.56
_09453_,56.56
_09712_,56.56
_09746_,56.56
_11414_,56.56
_13670_,56.56
_15355_,56.56
_15700_,56.56
_15770_,56.56
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[29\],56.56
soc.core.interface10_bank_bus_dat_r\[31\],56.56
mprj_io_out[4],56.53
clknet_leaf_101_clock_ctrl.core_clk,56.53
clknet_leaf_663_clock_ctrl.core_clk,56.53
clknet_leaf_344_clock_ctrl.core_clk,56.48
mprj_io_out[28],56.42
mprj_io_pulldown_sel[11],56.42
gpio_control_in_1\[8\].gpio_defaults\[3\],56.365
soc.core.dbg_uart_data\[6\],56.34
clknet_leaf_1047_clock_ctrl.core_clk,56.34
clknet_leaf_1076_clock_ctrl.core_clk,56.34
clknet_leaf_1121_clock_ctrl.core_clk,56.34
clknet_leaf_1290_clock_ctrl.core_clk,56.34
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[12\],56.29
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[5\],56.29
soc.core.la_out_storage\[38\],56.29
soc.core.spi_master_miso_data\[5\],56.29
soc.core.storage\[1\]\[2\],56.29
clknet_leaf_124_clock_ctrl.core_clk,56.29
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[7\],56.28
mprj_io_ie[32],56.275
_09521_,56.24
_14075_,56.24
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[22\],56.24
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[18\],56.24
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[24\],56.24
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[3\],56.24
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[3\],56.24
soc.core.spi_master_miso\[6\],56.24
clknet_leaf_141_clock_ctrl.core_clk,56.24
clknet_leaf_576_clock_ctrl.core_clk,56.24
gpio_control_in_2\[10\].gpio_defaults\[5\],56.175
mprj_io_pullup_sel[26],56.14
gpio_control_bidir_1\[0\].gpio_defaults\[1\],56.1
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[17\],56.1
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[27\],56.1
clknet_leaf_1155_clock_ctrl.core_clk,56.1
_00062_,56.05
_00964_,56.05
_01161_,56.05
_01248_,56.05
_02315_,56.05
_02821_,56.05
_05279_,56.05
_05939_,56.05
_08110_,56.05
_11696_,56.05
_11847_,56.05
_12186_,56.05
_12910_,56.05
_13852_,56.05
_14179_,56.05
gpio_control_in_1\[8\].gpio_pullup_sel,56.05
gpio_control_in_2\[6\].gpio_schmitt_sel,56.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[29\],56.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[5\],56.05
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[11\],56.05
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[31\],56.05
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[10\],56.05
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[14\],56.05
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[14\],56.05
soc.core.VexRiscv._zz_memory_ENV_CTRL\[0\],56.05
soc.core.mgmtsoc_litespimmap_burst_adr\[25\],56.05
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[12\],56.05
net230,56.05
clknet_leaf_877_clock_ctrl.core_clk,56.05
clknet_leaf_1045_clock_ctrl.core_clk,56.05
clknet_leaf_303_clock_ctrl.core_clk,56.02
_00048_,56
_00382_,56
_00638_,56
_03673_,56
_03928_,56
_05363_,56
_05494_,56
_07319_,56
_07349_,56
_07919_,56
_09203_,56
_11057_,56
gpio_control_in_1\[6\].shift_register\[2\],56
gpio_control_in_1\[8\].pad_gpio_out,56
gpio_control_in_2\[10\].shift_register\[3\],56
gpio_control_in_2\[9\].shift_register\[4\],56
soc.core.gpioin3_gpioin3_pending,56
soc.core.mgmtsoc_bus_errors\[4\],56
soc.core.storage\[0\]\[2\],56
net225,56
clknet_leaf_400_clock_ctrl.core_clk,56
soc.core.mgmtsoc_reload_storage\[19\],55.97
clknet_leaf_845_clock_ctrl.core_clk,55.97
mprj_io_drive_sel[4],55.92
mgmt_buffers.mprj_dat_i_user\[31\],55.91
gpio_control_in_1a\[0\].gpio_defaults\[9\],55.865
mgmt_buffers.la_oenb_core\[0\],55.86
mgmt_buffers.la_oenb_core\[1\],55.86
gpio_control_in_1\[6\].gpio_defaults\[3\],55.83
gpio_control_in_1a\[3\].gpio_defaults\[6\],55.785
gpio_control_in_1\[6\].shift_register\[6\],55.78
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[17\],55.78
clknet_leaf_76_clock_ctrl.core_clk,55.78
clknet_leaf_414_clock_ctrl.core_clk,55.78
clknet_leaf_549_clock_ctrl.core_clk,55.78
mprj_io_pullup_sel[30],55.735
_08566_,55.73
_12906_,55.73
_13055_,55.73
_14084_,55.73
soc.core.VexRiscv.CsrPlugin_mepc\[8\],55.73
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[22\],55.73
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[20\],55.73
soc.core.la_out_storage\[49\],55.73
soc.core.mgmtsoc_litespimmap_burst_adr\[23\],55.73
soc.core.spi_master_clk_divider1\[4\],55.73
clknet_leaf_138_clock_ctrl.core_clk,55.73
clknet_leaf_318_clock_ctrl.core_clk,55.73
clknet_leaf_369_clock_ctrl.core_clk,55.73
clknet_leaf_806_clock_ctrl.core_clk,55.73
_08717_,55.68
_09330_,55.68
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[24\],55.68
clknet_leaf_361_clock_ctrl.core_clk,55.68
mprj_io_out[36],55.65
mprj_io_schmitt_sel[1],55.63
soc.core.la_ien_storage\[7\],55.59
_14417_,55.54
gpio_control_in_2\[14\].shift_register\[1\],55.54
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[26\],55.54
clknet_leaf_169_clock_ctrl.core_clk,55.54
clknet_leaf_674_clock_ctrl.core_clk,55.54
clknet_leaf_898_clock_ctrl.core_clk,55.54
clknet_leaf_903_clock_ctrl.core_clk,55.54
_00251_,55.49
_00364_,55.49
_00871_,55.49
_01005_,55.49
_04529_,55.49
_04734_,55.49
_05285_,55.49
_05759_,55.49
_06127_,55.49
_08184_,55.49
_09952_,55.49
_10973_,55.49
_11429_,55.49
_15596_,55.49
gpio_control_bidir_2\[1\].shift_register\[2\],55.49
gpio_control_in_1\[2\].gpio_pullup_sel,55.49
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[6\],55.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[8\],55.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[10\],55.49
clknet_leaf_304_clock_ctrl.core_clk,55.49
clknet_leaf_383_clock_ctrl.core_clk,55.49
clknet_leaf_815_clock_ctrl.core_clk,55.49
clknet_leaf_1108_clock_ctrl.core_clk,55.49
gpio_control_in_1\[0\].gpio_defaults\[3\],55.485
_00352_,55.44
_00398_,55.44
_00794_,55.44
_02481_,55.44
_03169_,55.44
_05584_,55.44
_06070_,55.44
_07114_,55.44
_08529_,55.44
_08684_,55.44
_10653_,55.44
_12296_,55.44
_12381_,55.44
gpio_control_in_1\[4\].gpio_pulldown_sel,55.44
gpio_control_in_2\[7\].shift_register\[5\],55.44
pll.itrim\[8\],55.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[9\],55.44
soc.core.dbg_uart_length\[4\],55.44
soc.core.interface3_bank_bus_dat_r\[10\],55.44
clknet_leaf_1207_clock_ctrl.core_clk,55.44
net1930,55.44
clknet_leaf_536_clock_ctrl.core_clk,55.41
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[13\],55.4
mgmt_buffers.la_oenb_core\[22\],55.3
_11518_,55.27
mprj_io_oe[18],55.26
clknet_leaf_0_clock_ctrl.core_clk,55.22
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[25\],55.22
clknet_leaf_1090_clock_ctrl.core_clk,55.22
_14496_,55.17
clock_ctrl.divider.even_0.counter\[1\],55.17
gpio_control_in_1\[2\].shift_register\[1\],55.17
gpio_control_in_2\[10\].shift_register\[2\],55.17
soc.core.VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress\[4\],55.17
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[10\],55.17
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[17\],55.17
clknet_leaf_61_clock_ctrl.core_clk,55.17
clknet_leaf_194_clock_ctrl.core_clk,55.17
clknet_leaf_290_clock_ctrl.core_clk,55.17
clknet_leaf_605_clock_ctrl.core_clk,55.17
clknet_leaf_662_clock_ctrl.core_clk,55.17
gpio_control_in_2\[9\].shift_register\[0\],55.12
soc.core.VexRiscv.CsrPlugin_mepc\[23\],55.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[11\],55.12
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[10\],55.12
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[10\],55.12
net1530,55.12
clknet_leaf_349_clock_ctrl.core_clk,55.12
clknet_leaf_738_clock_ctrl.core_clk,55.12
clknet_leaf_888_clock_ctrl.core_clk,55.08
gpio_control_in_2\[1\].gpio_defaults\[4\],55.055
clock_ctrl.divider2.odd_0.counter2\[2\],55.03
gpio_control_in_2\[9\].gpio_defaults\[9\],55.03
clknet_leaf_355_clock_ctrl.core_clk,55.03
clknet_leaf_547_clock_ctrl.core_clk,55.03
mprj_io_drive_sel[74],55.02
mprj_io_pullup_sel[25],55.02
_10276_,54.98
_15826_,54.98
soc.core.VexRiscv.CsrPlugin_mepc\[12\],54.98
soc.core.VexRiscv.CsrPlugin_mepc\[24\],54.98
soc.core.mgmtsoc_load_storage\[29\],54.98
soc.core.mgmtsoc_reload_storage\[12\],54.98
clknet_leaf_666_clock_ctrl.core_clk,54.98
gpio_control_bidir_1\[1\].gpio_defaults\[6\],54.935
_00851_,54.93
_01472_,54.93
_01728_,54.93
_05801_,54.93
_07262_,54.93
_08704_,54.93
_09845_,54.93
_11434_,54.93
_15189_,54.93
_15829_,54.93
_15892_,54.93
gpio_control_in_1\[3\].shift_register\[2\],54.93
gpio_control_in_1\[9\].shift_register\[6\],54.93
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[2\],54.93
soc.core.mgmtsoc_bus_errors\[28\],54.93
soc.core.storage_1\[1\]\[5\],54.93
net115,54.93
clknet_leaf_151_clock_ctrl.core_clk,54.93
clknet_leaf_296_clock_ctrl.core_clk,54.93
clknet_leaf_327_clock_ctrl.core_clk,54.93
clknet_leaf_439_clock_ctrl.core_clk,54.93
clknet_leaf_1066_clock_ctrl.core_clk,54.93
mprj_io_pullup_sel[20],54.905
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[28\],54.9
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[2\],54.9
_00835_,54.88
_03994_,54.88
_04766_,54.88
_06801_,54.88
_08387_,54.88
_08450_,54.88
_08725_,54.88
_11063_,54.88
_11188_,54.88
_11761_,54.88
_13702_,54.88
_15331_,54.88
gpio_control_in_1\[3\].gpio_pulldown_sel,54.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[9\],54.88
soc.core.interface0_bank_bus_dat_r\[31\],54.88
soc.core.mgmtsoc_load_storage\[11\],54.88
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[0\],54.88
soc.core.mgmtsoc_reload_storage\[9\],54.88
net321,54.88
clknet_leaf_1276_clock_ctrl.core_clk,54.88
clknet_3_7_1_clock_ctrl.core_clk,54.88
mprj_io_pullup_sel[24],54.865
mgmt_buffers.la_oenb_core\[16\],54.79
mgmt_buffers.la_oenb_core\[29\],54.74
gpio_control_in_2\[14\].gpio_defaults\[4\],54.705
gpio_control_bidir_1\[1\].gpio_defaults\[4\],54.685
gpio_control_bidir_2\[1\].gpio_defaults\[0\],54.66
clknet_leaf_958_clock_ctrl.core_clk,54.66
clknet_leaf_1197_clock_ctrl.core_clk,54.66
_08586_,54.61
_15744_,54.61
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[14\],54.61
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[12\],54.61
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[17\],54.61
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[25\],54.61
clknet_leaf_242_clock_ctrl.core_clk,54.61
clknet_leaf_501_clock_ctrl.core_clk,54.61
clknet_leaf_1000_clock_ctrl.core_clk,54.61
clknet_leaf_1342_clock_ctrl.core_clk,54.61
mprj_io_schmitt_sel[4],54.59
gpio_inenb_core,54.565
_12571_,54.56
_14214_,54.56
gpio_control_in_1\[6\].shift_register\[9\],54.56
gpio_control_in_2\[11\].shift_register\[6\],54.56
gpio_control_in_2\[12\].shift_register\[9\],54.56
mprj_io_drive_sel[56],54.56
soc.core.count\[17\],54.56
soc.core.dbg_uart_address\[28\],54.56
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[8\],54.56
net31,54.56
clknet_leaf_311_clock_ctrl.core_clk,54.56
mprj_io_drive_sel[36],54.53
pll.div\[3\],54.52
gpio_control_in_1\[5\].gpio_defaults\[7\],54.515
clknet_leaf_691_clock_ctrl.core_clk,54.47
_04403_,54.42
_08644_,54.42
_13000_,54.42
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[9\],54.42
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[27\],54.42
_00581_,54.37
_01015_,54.37
_01314_,54.37
_01459_,54.37
_01957_,54.37
_02187_,54.37
_03885_,54.37
_05024_,54.37
_06299_,54.37
_06526_,54.37
_08398_,54.37
_10662_,54.37
_10977_,54.37
_11342_,54.37
_12732_,54.37
_13798_,54.37
_13862_,54.37
_14386_,54.37
_14551_,54.37
_15352_,54.37
_16069_,54.37
gpio_control_in_1\[2\].shift_register\[2\],54.37
soc.core.VexRiscv.CsrPlugin_mtvec_base\[26\],54.37
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[28\],54.37
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[7\],54.37
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[15\],54.37
soc.core.interface10_bank_bus_dat_r\[1\],54.37
soc.core.multiregimpl38_regs1,54.37
clknet_leaf_471_clock_ctrl.core_clk,54.37
clknet_leaf_1323_clock_ctrl.core_clk,54.37
_09288_,54.34
_00282_,54.32
_01031_,54.32
_02678_,54.32
_03536_,54.32
_03823_,54.32
_04692_,54.32
_05260_,54.32
_06668_,54.32
_07912_,54.32
_08025_,54.32
_08715_,54.32
_08761_,54.32
_09040_,54.32
_10377_,54.32
_12297_,54.32
_12380_,54.32
_13708_,54.32
_15723_,54.32
clock_ctrl.divider2.odd_0.counter\[0\],54.32
gpio_control_in_2\[9\].shift_register\[6\],54.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[31\],54.32
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[3\],54.32
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[8\],54.32
soc.core.dbg_uart_tx_data\[3\],54.32
soc.core.interface11_bank_bus_dat_r\[3\],54.32
soc.core.mgmtsoc_reload_storage\[25\],54.32
net165,54.32
net335,54.32
clknet_leaf_809_clock_ctrl.core_clk,54.32
net2293,54.32
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[24\],54.29
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[28\],54.29
clknet_leaf_526_clock_ctrl.core_clk,54.29
gpio_control_in_2\[13\].gpio_defaults\[6\],54.285
gpio_control_in_1a\[5\].gpio_defaults\[1\],54.265
clock_ctrl.divider2.odd_0.out_counter2,54.24
clknet_leaf_595_clock_ctrl.core_clk,54.24
clknet_leaf_1020_clock_ctrl.core_clk,54.24
mprj_io_out[20],54.19
mgmt_buffers.la_data_in_core\[2\],54.18
mgmt_buffers.la_oenb_core\[8\],54.18
mprj_io_pulldown_sel[34],54.18
mprj_io_pulldown_sel[35],54.18
pll.ext_trim\[2\],54.18
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[30\],54.15
_05096_,54.1
clknet_leaf_203_clock_ctrl.core_clk,54.1
clknet_leaf_1244_clock_ctrl.core_clk,54.1
_09398_,54.05
soc.core.VexRiscv.CsrPlugin_mepc\[18\],54.05
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[17\],54.05
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[26\],54.05
net1233,54.05
clknet_leaf_14_clock_ctrl.core_clk,54.05
clknet_leaf_27_clock_ctrl.core_clk,54.05
clknet_leaf_546_clock_ctrl.core_clk,54.05
clknet_leaf_1041_clock_ctrl.core_clk,54.05
clknet_leaf_1227_clock_ctrl.core_clk,54.05
_15154_,54
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[9\],54
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[20\],54
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[0\],54
gpio_control_in_1\[6\].gpio_defaults\[4\],53.955
mprj_io_drive_sel[67],53.9
gpio_control_in_1a\[2\].gpio_defaults\[6\],53.865
gpio_control_bidir_1\[1\].gpio_inen,53.86
gpio_control_in_2\[1\].shift_register\[4\],53.86
gpio_control_in_2\[7\].mgmt_ena,53.86
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[24\],53.86
clknet_leaf_588_clock_ctrl.core_clk,53.86
mprj_io_drive_sel[7],53.84
_00035_,53.81
_00066_,53.81
_01698_,53.81
_02247_,53.81
_02906_,53.81
_05143_,53.81
_05848_,53.81
_09334_,53.81
_14407_,53.81
gpio_control_in_1\[7\].shift_register\[2\],53.81
gpio_control_in_2\[13\].shift_register\[6\],53.81
gpio_control_in_2\[14\].shift_register\[0\],53.81
gpio_control_in_2\[8\].shift_register\[7\],53.81
mprj_io_slew_sel[21],53.81
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[1\],53.81
soc.core.gpioin2_gpioin2_edge_storage,53.81
soc.core.mgmtsoc_enable_storage,53.81
soc.core.multiregimpl5_regs0,53.81
net105,53.81
net251,53.81
net320,53.81
clknet_leaf_36_clock_ctrl.core_clk,53.81
clknet_leaf_60_clock_ctrl.core_clk,53.81
clknet_leaf_572_clock_ctrl.core_clk,53.81
clknet_leaf_990_clock_ctrl.core_clk,53.81
mprj_io_drive_sel[42],53.77
_00397_,53.76
_00925_,53.76
_01412_,53.76
_01880_,53.76
_02168_,53.76
_03216_,53.76
_04091_,53.76
_04774_,53.76
_06933_,53.76
_07790_,53.76
_08562_,53.76
_08630_,53.76
_09653_,53.76
_09696_,53.76
_12273_,53.76
_12818_,53.76
_13353_,53.76
_13711_,53.76
_15026_,53.76
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[1\],53.76
soc.core.VexRiscv._zz_writeBack_ENV_CTRL\[1\],53.76
soc.core.interface4_bank_bus_dat_r\[6\],53.76
soc.core.mgmtsoc_litespimmap_burst_adr\[10\],53.76
net2285,53.76
net2370,53.76
net2407,53.76
gpio_control_in_1\[10\].gpio_defaults\[7\],53.745
soc.core.dbg_uart_count\[7\],53.73
clknet_leaf_57_clock_ctrl.core_clk,53.73
mprj_io_pullup_sel[4],53.62
clknet_leaf_525_clock_ctrl.core_clk,53.59
clock_ctrl.divider2.odd_0.initial_begin\[1\],53.54
pll.pll_control.count1\[3\],53.54
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[7\],53.54
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[25\],53.54
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[6\],53.54
clknet_leaf_64_clock_ctrl.core_clk,53.54
clknet_leaf_534_clock_ctrl.core_clk,53.54
clknet_leaf_667_clock_ctrl.core_clk,53.54
gpio_control_in_2\[10\].gpio_defaults\[3\],53.515
gpio_control_in_2\[3\].gpio_defaults\[6\],53.515
mprj_io_drive_sel[37],53.51
_05773_,53.49
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address\[4\],53.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[29\],53.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[31\],53.49
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[16\],53.49
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[21\],53.49
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[25\],53.49
soc.core.mgmtsoc_bus_errors\[10\],53.49
soc.core.spi_master_clk_divider1\[8\],53.49
net1217,53.49
clknet_leaf_840_clock_ctrl.core_clk,53.49
_10213_,53.44
soc.core.VexRiscv.CsrPlugin_mip_MEIP,53.44
soc.core.VexRiscv.CsrPlugin_mtvec_base\[6\],53.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[26\],53.44
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[26\],53.44
soc.core.dbg_uart_words_count\[7\],53.44
gpio_control_in_2\[12\].gpio_defaults\[7\],53.405
_13254_,53.35
clknet_leaf_110_clock_ctrl.core_clk,53.35
_00348_,53.3
_04975_,53.3
_11474_,53.3
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[7\],53.3
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[8\],53.3
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[24\],53.3
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[14\],53.3
soc.core.dbg_uart_data\[27\],53.3
clknet_leaf_959_clock_ctrl.core_clk,53.3
_00041_,53.25
_00050_,53.25
_00297_,53.25
_01750_,53.25
_03090_,53.25
_05256_,53.25
_05368_,53.25
_07449_,53.25
_07677_,53.25
_09457_,53.25
_09713_,53.25
_09805_,53.25
_11323_,53.25
_12039_,53.25
_12822_,53.25
_14211_,53.25
_14629_,53.25
_15729_,53.25
gpio_control_bidir_2\[1\].gpio_oe_override,53.25
gpio_control_in_2\[14\].gpio_pullup_sel,53.25
mprj_io_slew_sel[35],53.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[2\],53.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[0\],53.25
soc.core.la_ien_storage\[20\],53.25
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[0\],53.25
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[27\],53.25
net118,53.25
clknet_leaf_769_clock_ctrl.core_clk,53.25
clknet_leaf_827_clock_ctrl.core_clk,53.25
clknet_leaf_1196_clock_ctrl.core_clk,53.25
clknet_leaf_1294_clock_ctrl.core_clk,53.25
net2302,53.25
net2398,53.25
_10207_,53.22
clknet_leaf_802_clock_ctrl.core_clk,53.22
gpio_control_in_1\[5\].gpio_defaults\[8\],53.205
_00315_,53.2
_00424_,53.2
_01603_,53.2
_01920_,53.2
_05790_,53.2
_05967_,53.2
_07208_,53.2
_07445_,53.2
_08443_,53.2
_08772_,53.2
_09092_,53.2
_10004_,53.2
_10660_,53.2
_15362_,53.2
_15805_,53.2
_15880_,53.2
gpio_control_bidir_1\[1\].mgmt_ena,53.2
gpio_control_in_2\[4\].gpio_schmitt_sel,53.2
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[6\],53.2
net282,53.2
gpio_control_in_1a\[4\].gpio_defaults\[5\],53.19
_10275_,53.17
clock_ctrl.divider.odd_0.counter2\[1\],53.17
mprj_io_out[23],53.17
mprj_io_schmitt_sel[5],53.17
soc.core.mgmtsoc_load_storage\[21\],53.17
gpio_control_in_1\[7\].gpio_defaults\[4\],53.135
gpio_drive_select_core[1],53.09
mgmt_buffers.la_data_in_core\[1\],53.06
mgmt_buffers.la_data_in_core\[24\],53.06
mgmt_buffers.la_oenb_core\[2\],53.06
gpio_control_in_2\[15\].gpio_defaults\[4\],53.025
_10336_,52.98
clknet_leaf_515_clock_ctrl.core_clk,52.98
clknet_leaf_1034_clock_ctrl.core_clk,52.98
_08782_,52.93
_11792_,52.93
_13268_,52.93
gpio_control_in_1a\[0\].shift_register\[7\],52.93
gpio_control_in_1a\[1\].shift_register\[4\],52.93
gpio_control_in_2\[8\].gpio_defaults\[0\],52.93
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[5\],52.93
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[24\],52.93
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[23\],52.93
soc.core.mgmtsoc_litespisdrphycore_posedge_reg2,52.93
clknet_leaf_123_clock_ctrl.core_clk,52.93
clknet_leaf_782_clock_ctrl.core_clk,52.93
clknet_leaf_1004_clock_ctrl.core_clk,52.93
clknet_leaf_1083_clock_ctrl.core_clk,52.93
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[27\],52.88
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[2\],52.88
soc.core.gpioin1_gpioin1_pending,52.88
soc.core.uart_tx2,52.88
clknet_leaf_1078_clock_ctrl.core_clk,52.88
gpio_control_bidir_2\[2\].gpio_defaults\[7\],52.805
clknet_leaf_449_clock_ctrl.core_clk,52.79
mprj_io_drive_sel[25],52.78
gpio_control_in_1a\[0\].gpio_defaults\[6\],52.745
_01026_,52.74
_05021_,52.74
_10439_,52.74
_14136_,52.74
_15326_,52.74
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[16\],52.74
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[18\],52.74
soc.core.interface3_bank_bus_dat_r\[24\],52.74
clknet_leaf_77_clock_ctrl.core_clk,52.74
clknet_leaf_122_clock_ctrl.core_clk,52.74
clknet_leaf_127_clock_ctrl.core_clk,52.74
clknet_leaf_1314_clock_ctrl.core_clk,52.74
_00413_,52.69
_00415_,52.69
_00840_,52.69
_01287_,52.69
_02457_,52.69
_02480_,52.69
_02869_,52.69
_06574_,52.69
_08604_,52.69
_09506_,52.69
_10915_,52.69
_11914_,52.69
_12172_,52.69
_12263_,52.69
_14038_,52.69
_14393_,52.69
_14744_,52.69
clock_ctrl.divider2.odd_0.initial_begin\[0\],52.69
gpio_control_in_2\[1\].pad_gpio_out,52.69
gpio_control_in_2\[1\].shift_register\[3\],52.69
gpio_control_in_2\[6\].serial_data_in,52.69
gpio_control_in_2\[7\].shift_register\[0\],52.69
mprj_io_drive_sel[73],52.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[21\],52.69
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[24\],52.69
soc.core.VexRiscv.dBusWishbone_ADR\[25\],52.69
soc.core.mgmtsoc_reload_storage\[24\],52.69
soc.core.multiregimpl70_regs0,52.69
soc.core.uart_rx_fifo_level0\[3\],52.69
clknet_leaf_54_clock_ctrl.core_clk,52.69
clknet_leaf_348_clock_ctrl.core_clk,52.69
mprj_io_drive_sel[48],52.65
_00316_,52.64
_00414_,52.64
_00637_,52.64
_00795_,52.64
_00839_,52.64
_00960_,52.64
_01953_,52.64
_02891_,52.64
_03939_,52.64
_05147_,52.64
_05792_,52.64
_06881_,52.64
_08463_,52.64
_09836_,52.64
_10980_,52.64
_11034_,52.64
_13300_,52.64
_13757_,52.64
_14042_,52.64
_14144_,52.64
_14920_,52.64
_16213_,52.64
gpio_control_in_2\[4\].serial_data_in,52.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[17\],52.64
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[4\],52.64
net197,52.64
net286,52.64
net2470,52.64
clknet_leaf_890_clock_ctrl.core_clk,52.61
gpio_control_in_2\[4\].gpio_defaults\[3\],52.6
soc.core.VexRiscv.CsrPlugin_mepc\[19\],52.56
mgmt_buffers.la_data_in_core\[31\],52.55
mprj_io_out[29],52.55
clknet_leaf_421_clock_ctrl.core_clk,52.47
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[20\],52.42
clknet_leaf_23_clock_ctrl.core_clk,52.42
clknet_leaf_258_clock_ctrl.core_clk,52.42
_14229_,52.41
gpio_control_in_2\[3\].gpio_defaults\[2\],52.395
_12539_,52.37
_15210_,52.37
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[26\],52.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[27\],52.37
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[11\],52.37
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[13\],52.37
soc.core.mgmtsoc_reload_storage\[26\],52.37
clknet_leaf_394_clock_ctrl.core_clk,52.37
_05247_,52.32
gpio_control_bidir_2\[1\].shift_register\[6\],52.32
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[3\],52.32
clknet_leaf_214_clock_ctrl.core_clk,52.32
clknet_leaf_357_clock_ctrl.core_clk,52.32
mprj_io_pulldown_sel[14],52.3
mprj_io_pulldown_sel[19],52.26
soc.core.dbg_uart_rx_count\[0\],52.23
gpio_control_in_1\[4\].gpio_defaults\[0\],52.22
mprj_io_drive_sel[69],52.22
gpio_control_in_2\[15\].shift_register\[9\],52.18
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[20\],52.18
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[26\],52.18
clknet_leaf_846_clock_ctrl.core_clk,52.18
_01156_,52.13
_02464_,52.13
_02868_,52.13
_06449_,52.13
_11801_,52.13
_13511_,52.13
_13713_,52.13
_14385_,52.13
_14573_,52.13
gpio_control_bidir_1\[0\].shift_register\[8\],52.13
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[25\],52.13
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[1\],52.13
soc.core.VexRiscv.dBusWishbone_ADR\[7\],52.13
soc.core.interface4_bank_bus_dat_r\[4\],52.13
soc.core.la_ien_storage\[40\],52.13
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[8\],52.13
net94,52.13
net169,52.13
clknet_leaf_354_clock_ctrl.core_clk,52.13
clknet_leaf_461_clock_ctrl.core_clk,52.13
clknet_leaf_1143_clock_ctrl.core_clk,52.13
net2344,52.13
net2468,52.13
gpio_outenb_core,52.11
clknet_leaf_165_clock_ctrl.core_clk,52.1
_00293_,52.08
_00422_,52.08
_00701_,52.08
_00969_,52.08
_01036_,52.08
_01507_,52.08
_01731_,52.08
_03640_,52.08
_03883_,52.08
_05466_,52.08
_05483_,52.08
_05492_,52.08
_07532_,52.08
_07684_,52.08
_08705_,52.08
_08791_,52.08
_09848_,52.08
_10386_,52.08
_10856_,52.08
_10946_,52.08
_11042_,52.08
_12832_,52.08
_13622_,52.08
_13672_,52.08
_14019_,52.08
_15250_,52.08
_15823_,52.08
gpio_control_bidir_2\[1\].shift_register\[9\],52.08
gpio_control_in_1\[2\].gpio_pulldown_sel,52.08
gpio_control_in_2\[0\].shift_register\[6\],52.08
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[18\],52.08
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[24\],52.08
soc.core.la_out_storage\[48\],52.08
net128,52.08
net309,52.08
net2234,52.08
clknet_leaf_1222_clock_ctrl.core_clk,52.05
mprj_io_ie[34],52.005
mgmt_buffers.la_data_out_core\[53\],51.94
mprj_io_ie[35],51.94
gpio_control_in_2\[10\].gpio_defaults\[2\],51.905
mprj_io_slew_sel[31],51.89
_04987_,51.86
_08780_,51.86
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[4\],51.86
soc.core.mgmtsoc_value_status\[19\],51.86
clknet_leaf_924_clock_ctrl.core_clk,51.86
gpio_control_in_2\[2\].gpio_defaults\[0\],51.825
gpio_control_in_2\[13\].shift_register\[2\],51.81
gpio_control_in_2\[5\].shift_register\[2\],51.81
mprj_io_out[7],51.81
soc.core.VexRiscv.CsrPlugin_mepc\[13\],51.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[3\],51.81
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[7\],51.81
clknet_leaf_323_clock_ctrl.core_clk,51.81
clknet_leaf_753_clock_ctrl.core_clk,51.81
clknet_leaf_1245_clock_ctrl.core_clk,51.81
mprj_io_ie[19],51.765
_11590_,51.76
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[17\],51.76
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[4\],51.76
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[7\],51.76
clknet_leaf_251_clock_ctrl.core_clk,51.76
clknet_leaf_724_clock_ctrl.core_clk,51.76
clknet_leaf_1301_clock_ctrl.core_clk,51.76
clknet_leaf_22_clock_ctrl.core_clk,51.73
clknet_leaf_1159_clock_ctrl.core_clk,51.68
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code\[2\],51.655
mprj_io_slew_sel[25],51.65
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[12\],51.62
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[13\],51.62
soc.core.uart_tx_fifo_level0\[0\],51.62
mprj_io_drive_sel[65],51.59
_00258_,51.57
_00281_,51.57
_00924_,51.57
_01225_,51.57
_05277_,51.57
_05290_,51.57
_09229_,51.57
_11863_,51.57
_14212_,51.57
gpio_control_bidir_2\[2\].gpio_pullup_sel,51.57
gpio_control_in_1\[0\].pad_gpio_out,51.57
gpio_control_in_2\[0\].gpio_pulldown_sel,51.57
gpio_control_in_2\[13\].pad_gpio_out,51.57
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[23\],51.57
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[10\],51.57
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[13\],51.57
soc.core.VexRiscv._zz_lastStageRegFileWrite_valid,51.57
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[26\],51.57
soc.core.count\[14\],51.57
soc.core.interface0_bank_bus_dat_r\[30\],51.57
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[2\],51.57
soc.core.mgmtsoc_load_storage\[25\],51.57
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[24\],51.57
soc.core.multiregimpl69_regs1,51.57
clknet_leaf_152_clock_ctrl.core_clk,51.57
clknet_leaf_188_clock_ctrl.core_clk,51.57
clknet_leaf_849_clock_ctrl.core_clk,51.57
clknet_leaf_957_clock_ctrl.core_clk,51.57
net1992,51.57
net2278,51.57
mprj_io_out[34],51.55
clknet_leaf_895_clock_ctrl.core_clk,51.54
gpio_control_in_1a\[1\].gpio_defaults\[9\],51.525
_00416_,51.52
_01655_,51.52
_02146_,51.52
_02252_,51.52
_04111_,51.52
_05474_,51.52
_06238_,51.52
_07291_,51.52
_07348_,51.52
_08096_,51.52
_08290_,51.52
_09004_,51.52
_12344_,51.52
_13241_,51.52
_13944_,51.52
_15649_,51.52
gpio_control_in_1a\[2\].gpio_slew_sel,51.52
gpio_control_in_1a\[4\].pad_gpio_out,51.52
gpio_control_in_2\[13\].shift_register\[0\],51.52
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[27\],51.52
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[29\],51.52
soc.core.interface10_bank_bus_dat_r\[30\],51.52
soc.core.la_ien_storage\[21\],51.52
soc.core.mgmtsoc_litespimmap_count\[8\],51.52
soc.core.mgmtsoc_scratch_storage\[31\],51.52
soc.core.multiregimpl47_regs1,51.52
net290,51.52
clknet_leaf_282_clock_ctrl.core_clk,51.52
clknet_leaf_620_clock_ctrl.core_clk,51.52
flash_io1_ie,51.515
gpio_control_in_2\[3\].gpio_defaults\[1\],51.495
gpio_control_in_2\[2\].gpio_defaults\[5\],51.48
gpio_control_in_1a\[5\].gpio_defaults\[4\],51.475
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[9\],51.44
gpio_control_in_1\[2\].gpio_defaults\[4\],51.425
mprj_io_drive_sel[57],51.38
mprj_io_ie[9],51.38
mprj_io_pullup_sel[6],51.355
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[14\],51.3
gpio_control_in_2\[1\].gpio_defaults\[6\],51.275
mprj_io_oe[33],51.27
_05232_,51.25
_08672_,51.25
_14794_,51.25
soc.core.VexRiscv.CsrPlugin_mie_MEIE,51.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[28\],51.25
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_isIoAccess,51.25
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[9\],51.25
soc.core.mgmtsoc_value\[26\],51.25
clknet_leaf_96_clock_ctrl.core_clk,51.25
clknet_leaf_223_clock_ctrl.core_clk,51.25
clknet_leaf_341_clock_ctrl.core_clk,51.25
clknet_leaf_1183_clock_ctrl.core_clk,51.25
clknet_leaf_1328_clock_ctrl.core_clk,51.25
clknet_leaf_1343_clock_ctrl.core_clk,51.25
_13489_,51.2
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[9\],51.2
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[16\],51.2
soc.core.mgmtsoc_reload_storage\[20\],51.2
soc.core.uart_phy_tx_data\[7\],51.2
clknet_leaf_263_clock_ctrl.core_clk,51.2
clknet_leaf_727_clock_ctrl.core_clk,51.2
clknet_leaf_771_clock_ctrl.core_clk,51.2
mprj_io_drive_sel[66],51.12
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[3\],51.11
mprj_io_ie[31],51.1
gpio_in_core,51.09
_12658_,51.06
_15067_,51.06
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[5\],51.06
soc.core.VexRiscv.dBusWishbone_ADR\[0\],51.06
net250,51.06
clknet_leaf_232_clock_ctrl.core_clk,51.06
clknet_leaf_823_clock_ctrl.core_clk,51.06
clknet_leaf_1113_clock_ctrl.core_clk,51.06
clknet_leaf_1176_clock_ctrl.core_clk,51.06
_00674_,51.01
_01379_,51.01
_03465_,51.01
_03920_,51.01
_04814_,51.01
_06069_,51.01
_06135_,51.01
_07331_,51.01
_09057_,51.01
_09360_,51.01
_10052_,51.01
_12986_,51.01
_14536_,51.01
_15339_,51.01
gpio_control_in_1\[10\].shift_register\[3\],51.01
gpio_control_in_1a\[3\].pad_gpio_outen,51.01
gpio_control_in_2\[9\].gpio_pullup_sel,51.01
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[30\],51.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[1\],51.01
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[24\],51.01
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[12\],51.01
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[25\],51.01
soc.core.spi_master_control_storage\[15\],51.01
clknet_leaf_267_clock_ctrl.core_clk,51.01
clknet_leaf_723_clock_ctrl.core_clk,51.01
clknet_leaf_949_clock_ctrl.core_clk,51.01
gpio_control_bidir_2\[2\].gpio_defaults\[9\],50.985
mprj_io_drive_sel[75],50.98
gpio_control_in_2\[7\].gpio_defaults\[2\],50.975
_00012_,50.96
_00326_,50.96
_00592_,50.96
_00776_,50.96
_03901_,50.96
_05017_,50.96
_05292_,50.96
_05947_,50.96
_07272_,50.96
_07817_,50.96
_08476_,50.96
_12267_,50.96
_13507_,50.96
_15482_,50.96
_15703_,50.96
gpio_control_bidir_1\[1\].shift_register\[9\],50.96
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[7\],50.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[10\],50.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[15\],50.96
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[26\],50.96
soc.core.interface6_bank_bus_dat_r\[22\],50.96
net106,50.96
net207,50.96
net281,50.96
clknet_leaf_570_clock_ctrl.core_clk,50.96
_11530_,50.93
soc.core.mgmtsoc_load_storage\[8\],50.93
soc.core.mgmtsoc_reload_storage\[27\],50.93
clknet_leaf_621_clock_ctrl.core_clk,50.93
soc.core.mgmtsoc_load_storage\[3\],50.88
gpio_control_bidir_2\[1\].gpio_defaults\[5\],50.83
user_io_out\[23\],50.82
gpio_control_in_1a\[3\].gpio_defaults\[4\],50.815
clknet_leaf_313_clock_ctrl.core_clk,50.79
clknet_leaf_792_clock_ctrl.core_clk,50.79
clknet_leaf_1177_clock_ctrl.core_clk,50.79
clknet_leaf_1240_clock_ctrl.core_clk,50.79
clock_ctrl.divider2.odd_0.counter2\[1\],50.74
soc.core.dbg_uart_length\[6\],50.74
clknet_leaf_906_clock_ctrl.core_clk,50.74
mprj_io_schmitt_sel[23],50.72
_05193_,50.69
_09271_,50.69
_14603_,50.69
soc.core.VexRiscv.CsrPlugin_mtvec_base\[9\],50.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[19\],50.69
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[24\],50.69
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[3\],50.69
clknet_leaf_520_clock_ctrl.core_clk,50.69
clknet_leaf_1204_clock_ctrl.core_clk,50.69
mprj_io_drive_sel[58],50.68
mprj_io_oe[8],50.65
_14260_,50.64
gpio_control_in_1\[9\].shift_register\[4\],50.64
gpio_control_in_1a\[1\].mgmt_ena,50.64
soc.core.la_out_storage\[43\],50.64
clknet_leaf_974_clock_ctrl.core_clk,50.55
mprj_io_oe[26],50.52
gpio_control_in_1a\[4\].shift_register\[0\],50.5
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[28\],50.5
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[20\],50.5
_03214_,50.45
_06244_,50.45
_06855_,50.45
_06923_,50.45
_07055_,50.45
_07060_,50.45
_07219_,50.45
_08593_,50.45
_08740_,50.45
_11371_,50.45
_11745_,50.45
_12852_,50.45
_14508_,50.45
_14546_,50.45
_15094_,50.45
gpio_control_bidir_2\[0\].shift_register\[5\],50.45
gpio_control_in_2\[14\].gpio_pulldown_sel,50.45
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[0\],50.45
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[23\],50.45
net123,50.45
net202,50.45
clknet_leaf_320_clock_ctrl.core_clk,50.45
clknet_leaf_1152_clock_ctrl.core_clk,50.45
clknet_leaf_1238_clock_ctrl.core_clk,50.45
mprj_io_pullup_sel[0],50.425
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[27\],50.42
clknet_leaf_1216_clock_ctrl.core_clk,50.42
_00020_,50.4
_00541_,50.4
_00662_,50.4
_01417_,50.4
_01543_,50.4
_02452_,50.4
_05293_,50.4
_06588_,50.4
_07019_,50.4
_09327_,50.4
_09798_,50.4
_10707_,50.4
_11647_,50.4
_11749_,50.4
_12345_,50.4
_12431_,50.4
_13716_,50.4
_15365_,50.4
_15512_,50.4
_16088_,50.4
gpio_control_bidir_2\[0\].serial_data_out,50.4
gpio_control_in_2\[11\].shift_register\[3\],50.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[8\],50.4
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[27\],50.4
soc.core.VexRiscv.lastStagePc\[17\],50.4
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[26\],50.4
net1234,50.4
clknet_leaf_859_clock_ctrl.core_clk,50.4
clknet_leaf_1062_clock_ctrl.core_clk,50.4
net2291,50.4
clknet_leaf_491_clock_ctrl.core_clk,50.37
mprj_io_slew_sel[22],50.36
soc.core.mgmtsoc_reload_storage\[31\],50.32
clknet_leaf_1040_clock_ctrl.core_clk,50.32
mgmt_buffers.la_data_in_core\[25\],50.31
mprj_io_pulldown_sel[32],50.23
_12987_,50.18
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[10\],50.18
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[30\],50.18
mprj_io_out[27],50.17
gpio_control_in_2\[0\].gpio_defaults\[9\],50.165
_05716_,50.13
_09481_,50.13
gpio_control_in_2\[10\].shift_register\[6\],50.13
gpio_control_in_2\[11\].shift_register\[2\],50.13
soc.core.VexRiscv.CsrPlugin_exceptionPendings_1,50.13
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[20\],50.13
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[6\],50.13
clknet_leaf_39_clock_ctrl.core_clk,50.13
clknet_leaf_291_clock_ctrl.core_clk,50.13
clknet_leaf_505_clock_ctrl.core_clk,50.13
clknet_leaf_678_clock_ctrl.core_clk,50.13
clknet_leaf_719_clock_ctrl.core_clk,50.13
clknet_leaf_1132_clock_ctrl.core_clk,50.13
gpio_control_in_2\[15\].gpio_defaults\[6\],50.095
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[23\],50.08
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[29\],50.08
soc.core.dbg_uart_words_count\[6\],50.08
gpio_control_bidir_2\[0\].gpio_defaults\[3\],50.015
gpio_control_in_2\[8\].shift_register\[5\],49.99
clknet_leaf_317_clock_ctrl.core_clk,49.99
_05297_,49.94
_14145_,49.94
gpio_control_bidir_2\[2\].gpio_defaults\[1\],49.94
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[5\],49.94
clknet_leaf_597_clock_ctrl.core_clk,49.94
mprj_io_pullup_sel[19],49.905
_00278_,49.89
_00781_,49.89
_00816_,49.89
_01697_,49.89
_01879_,49.89
_05179_,49.89
_05435_,49.89
_05890_,49.89
_06479_,49.89
_07835_,49.89
_09531_,49.89
_10428_,49.89
_11040_,49.89
_13585_,49.89
_14236_,49.89
_15562_,49.89
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[8\],49.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[1\],49.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[19\],49.89
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[10\],49.89
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[31\],49.89
soc.core.VexRiscv.execute_to_memory_PC\[2\],49.89
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[5\],49.89
soc.core.spi_master_mosi_sel\[2\],49.89
net85,49.89
net390,49.89
clknet_leaf_502_clock_ctrl.core_clk,49.89
gpio_control_in_1\[9\].gpio_defaults\[7\],49.875
_02460_,49.84
_05677_,49.84
_06696_,49.84
_06932_,49.84
_08569_,49.84
_09687_,49.84
_10929_,49.84
_11378_,49.84
_11562_,49.84
_12190_,49.84
_13539_,49.84
_14712_,49.84
_15830_,49.84
_16310_,49.84
gpio_control_in_1\[3\].pad_gpio_out,49.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[8\],49.84
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[13\],49.84
soc.core.dbg_uart_words_count\[5\],49.84
soc.core.gpio_mode1_storage,49.84
soc.core.interface4_bank_bus_dat_r\[0\],49.84
soc.core.mgmtsoc_load_storage\[31\],49.84
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[2\],49.84
soc.core.mgmtsoc_scratch_storage\[22\],49.84
soc.core.mgmtsoc_value_status\[26\],49.84
net183,49.84
net292,49.84
net2283,49.84
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[10\],49.81
soc.core.mgmtsoc_litespimmap_burst_adr\[20\],49.81
gpio_control_in_1\[6\].gpio_defaults\[7\],49.705
mgmt_buffers.la_data_in_core\[47\],49.7
mgmt_io_out_hk\[15\],49.7
_09437_,49.62
gpio_control_in_2\[12\].gpio_defaults\[6\],49.62
clknet_leaf_34_clock_ctrl.core_clk,49.62
clknet_leaf_483_clock_ctrl.core_clk,49.62
clknet_leaf_625_clock_ctrl.core_clk,49.62
clknet_leaf_735_clock_ctrl.core_clk,49.62
clknet_leaf_1252_clock_ctrl.core_clk,49.62
clknet_leaf_328_clock_ctrl.core_clk,49.61
_05177_,49.57
_11755_,49.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[5\],49.57
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[17\],49.57
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[10\],49.57
soc.core.mgmtsoc_litespimmap_burst_adr\[22\],49.57
clknet_leaf_208_clock_ctrl.core_clk,49.57
gpio_control_in_1\[10\].gpio_defaults\[9\],49.56
gpio_control_in_2\[13\].gpio_defaults\[5\],49.56
gpio_control_in_1a\[4\].gpio_defaults\[4\],49.525
_05289_,49.52
gpio_control_in_1\[5\].shift_register\[6\],49.52
gpio_control_in_1\[8\].shift_register\[7\],49.52
gpio_control_in_2\[12\].shift_register\[4\],49.52
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[12\],49.52
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[0\],49.52
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[13\],49.52
soc.core.mgmtsoc_reload_storage\[10\],49.52
soc.core.spimaster_storage\[11\],49.43
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[8\],49.4
mprj_io_pulldown_sel[36],49.38
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[18\],49.38
clknet_leaf_95_clock_ctrl.core_clk,49.38
gpio_control_bidir_1\[1\].gpio_defaults\[8\],49.34
_00001_,49.33
_01347_,49.33
_01827_,49.33
_05855_,49.33
_13215_,49.33
_15190_,49.33
_16419_,49.33
gpio_control_in_1\[4\].shift_register\[6\],49.33
gpio_control_in_2\[13\].gpio_pullup_sel,49.33
gpio_control_in_2\[15\].gpio_pullup_sel,49.33
gpio_control_in_2\[15\].shift_register\[0\],49.33
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[10\],49.33
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[4\],49.33
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[29\],49.33
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[0\],49.33
soc.core.la_ien_storage\[13\],49.33
net140,49.33
clknet_leaf_103_clock_ctrl.core_clk,49.33
clknet_leaf_581_clock_ctrl.core_clk,49.33
clknet_leaf_998_clock_ctrl.core_clk,49.33
clknet_leaf_1091_clock_ctrl.core_clk,49.33
mprj_io_out[33],49.3
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[11\],49.3
_00235_,49.28
_00559_,49.28
_00821_,49.28
_01860_,49.28
_02870_,49.28
_05087_,49.28
_07305_,49.28
_07888_,49.28
_07958_,49.28
_08119_,49.28
_09823_,49.28
_13082_,49.28
_15539_,49.28
_15710_,49.28
_15831_,49.28
_16060_,49.28
gpio_control_in_1a\[3\].gpio_schmitt_sel,49.28
gpio_control_in_1a\[3\].serial_data_out,49.28
gpio_control_in_2\[11\].gpio_pullup_sel,49.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[1\],49.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[30\],49.28
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[22\],49.28
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[20\],49.28
soc.core.VexRiscv.lastStagePc\[20\],49.28
soc.core.dbg_uart_address\[29\],49.28
soc.core.interface3_bank_bus_dat_r\[25\],49.28
soc.core.storage_1\[5\]\[6\],49.28
soc.core.uart_phy_tx_data\[4\],49.28
net1293,49.28
soc.core.uart_tx_fifo_level0\[4\],49.25
pll.pll_control.tint\[0\],49.17
mgmt_buffers.la_oenb_core\[17\],49.14
mgmt_buffers.la_oenb_core\[21\],49.14
user_io_out\[17\],49.14
clknet_leaf_451_clock_ctrl.core_clk,49.11
mprj_io_oe[16],49.1
mprj_io_drive_sel[60],49.09
_12717_,49.06
_14497_,49.06
gpio_control_in_1a\[4\].shift_register\[1\],49.06
gpio_control_in_2\[7\].shift_register\[4\],49.06
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[19\],49.06
soc.core.mgmtsoc_reload_storage\[14\],49.06
clknet_leaf_331_clock_ctrl.core_clk,49.06
clknet_leaf_590_clock_ctrl.core_clk,49.06
clknet_leaf_1071_clock_ctrl.core_clk,49.06
clknet_leaf_1192_clock_ctrl.core_clk,49.06
_15946_,49.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[19\],49.01
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[28\],49.01
soc.core.mgmtsoc_litespimmap_storage\[6\],49.01
clknet_leaf_185_clock_ctrl.core_clk,49.01
clknet_leaf_842_clock_ctrl.core_clk,49.01
clknet_leaf_1002_clock_ctrl.core_clk,49.01
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[19\],48.96
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[27\],48.96
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[28\],48.96
soc.core.mgmtsoc_reload_storage\[1\],48.96
soc.core.multiregimpl67_regs1,48.96
clknet_leaf_221_clock_ctrl.core_clk,48.96
clknet_leaf_950_clock_ctrl.core_clk,48.96
clknet_leaf_429_clock_ctrl.core_clk,48.95
soc.core.dbg_uart_length\[0\],48.93
mprj_io_drive_sel[54],48.92
mprj_io_drive_sel[23],48.91
_09293_,48.82
_15277_,48.82
gpio_control_in_2\[13\].gpio_pulldown_sel,48.82
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[22\],48.82
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[8\],48.82
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[22\],48.82
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[17\],48.82
soc.core.la_ien_storage\[30\],48.82
net172,48.82
clknet_leaf_104_clock_ctrl.core_clk,48.82
flash_csb_frame,48.79
mprj_io_in[5],48.78
_00009_,48.77
_00306_,48.77
_01889_,48.77
_02284_,48.77
_06809_,48.77
_09714_,48.77
_12741_,48.77
_13735_,48.77
_13787_,48.77
gpio_control_in_1\[4\].shift_register\[4\],48.77
gpio_control_in_1a\[4\].shift_register\[4\],48.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[10\],48.77
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[5\],48.77
clknet_leaf_213_clock_ctrl.core_clk,48.77
clknet_leaf_274_clock_ctrl.core_clk,48.77
clknet_leaf_426_clock_ctrl.core_clk,48.77
clknet_3_2_1_clock_ctrl.core_clk,48.77
mprj_io_drive_sel[38],48.76
mprj_io_drive_sel[70],48.76
mprj_io_slew_sel[1],48.76
mprj_io_slew_sel[36],48.76
soc.core.uart_rx_fifo_level0\[0\],48.74
clknet_leaf_294_clock_ctrl.core_clk,48.74
_00573_,48.72
_02212_,48.72
_03500_,48.72
_03843_,48.72
_03997_,48.72
_05879_,48.72
_06830_,48.72
_07095_,48.72
_07521_,48.72
_07673_,48.72
_08620_,48.72
_08773_,48.72
_09071_,48.72
_10397_,48.72
_14337_,48.72
_14684_,48.72
_14951_,48.72
_15507_,48.72
gpio_control_in_1a\[0\].mgmt_ena,48.72
gpio_control_in_1a\[5\].shift_register\[3\],48.72
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[4\],48.72
soc.core.mgmtsoc_value_status\[4\],48.72
_05215_,48.69
mprj_io_drive_sel[64],48.64
clknet_leaf_699_clock_ctrl.core_clk,48.64
mgmt_buffers.la_data_in_core\[36\],48.63
mgmt_buffers.la_oenb_core\[18\],48.63
mprj_io_pulldown_sel[33],48.63
clknet_opt_1_1_clock_ctrl.core_clk,48.63
mgmt_buffers.la_oenb_core\[20\],48.58
clknet_leaf_1242_clock_ctrl.core_clk,48.55
_14096_,48.5
gpio_control_bidir_2\[1\].gpio_defaults\[1\],48.5
mprj_io_pulldown_sel[2],48.5
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[29\],48.5
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[29\],48.5
clknet_leaf_173_clock_ctrl.core_clk,48.5
clknet_leaf_298_clock_ctrl.core_clk,48.5
clknet_leaf_539_clock_ctrl.core_clk,48.5
clknet_leaf_1149_clock_ctrl.core_clk,48.5
_08682_,48.45
_15806_,48.45
soc.core.VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr\[24\],48.45
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[8\],48.45
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[20\],48.45
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[9\],48.45
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[19\],48.45
soc.core.mgmtsoc_load_storage\[6\],48.45
soc.core.storage_1\[7\]\[4\],48.45
clknet_leaf_82_clock_ctrl.core_clk,48.45
clknet_leaf_486_clock_ctrl.core_clk,48.45
clknet_leaf_578_clock_ctrl.core_clk,48.45
clknet_leaf_833_clock_ctrl.core_clk,48.45
clknet_leaf_897_clock_ctrl.core_clk,48.45
clknet_leaf_1027_clock_ctrl.core_clk,48.45
clknet_leaf_1302_clock_ctrl.core_clk,48.45
clknet_leaf_1325_clock_ctrl.core_clk,48.45
mprj_io_oe[24],48.42
_05288_,48.4
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[14\],48.4
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[3\],48.4
soc.core.mgmtsoc_master_phyconfig_storage\[1\],48.4
clknet_leaf_35_clock_ctrl.core_clk,48.4
clknet_leaf_465_clock_ctrl.core_clk,48.4
clknet_leaf_1186_clock_ctrl.core_clk,48.4
mprj_io_slew_sel[19],48.36
_14394_,48.31
clknet_leaf_1150_clock_ctrl.core_clk,48.31
mprj_io_pulldown_sel[31],48.27
_02180_,48.26
_14296_,48.26
gpio_control_in_1\[3\].gpio_defaults\[0\],48.26
gpio_control_in_2\[9\].shift_register\[9\],48.26
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[5\],48.26
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[17\],48.26
soc.core.count\[5\],48.26
clknet_leaf_269_clock_ctrl.core_clk,48.26
clknet_leaf_1168_clock_ctrl.core_clk,48.26
_00060_,48.21
_00417_,48.21
_00475_,48.21
_01825_,48.21
_02451_,48.21
_04069_,48.21
_05459_,48.21
_05964_,48.21
_06867_,48.21
_08606_,48.21
_08902_,48.21
_11379_,48.21
_12346_,48.21
_12805_,48.21
_13517_,48.21
_13811_,48.21
_14525_,48.21
_15038_,48.21
_16275_,48.21
clock_ctrl.divider.odd_0.counter2\[2\],48.21
gpio_control_bidir_2\[1\].gpio_pullup_sel,48.21
gpio_control_in_1\[0\].gpio_pullup_sel,48.21
gpio_control_in_2\[9\].pad_gpio_outen,48.21
gpio_control_in_2\[9\].shift_register\[3\],48.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[29\],48.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[17\],48.21
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[20\],48.21
soc.core.la_ien_storage\[26\],48.21
soc.core.mgmtsoc_bus_errors\[27\],48.21
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[17\],48.21
net289,48.21
clknet_leaf_499_clock_ctrl.core_clk,48.21
clknet_leaf_562_clock_ctrl.core_clk,48.21
clknet_leaf_630_clock_ctrl.core_clk,48.21
net2317,48.21
net2356,48.21
mprj_io_slew_sel[34],48.17
_00015_,48.16
_00313_,48.16
_00322_,48.16
_00360_,48.16
_00872_,48.16
_02905_,48.16
_03925_,48.16
_04803_,48.16
_05703_,48.16
_09129_,48.16
_09379_,48.16
_10398_,48.16
_11956_,48.16
_13205_,48.16
_13367_,48.16
_13888_,48.16
_15017_,48.16
_15152_,48.16
gpio_control_in_1\[10\].serial_data_in,48.16
gpio_control_in_1\[2\].shift_register\[4\],48.16
mgmt_buffers.la_data_in_mprj_bar\[59\],48.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[13\],48.16
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[4\],48.16
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[18\],48.16
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[8\],48.16
soc.core.VexRiscv.dBusWishbone_ADR\[10\],48.16
soc.core.mgmtsoc_vexriscv_transfer_wait_for_ack,48.16
soc.core.storage_1\[4\]\[0\],48.16
net108,48.16
net2436,48.16
mprj_io_schmitt_sel[6],48.14
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[29\],48.13
soc.core.uart_tx_fifo_produce\[1\],48.13
flash_io0_ie,48.115
mprj_io_pullup_sel[22],48.105
mgmt_buffers.la_oenb_core\[38\],48.02
_05822_,47.94
gpio_control_in_2\[14\].shift_register\[8\],47.94
clknet_leaf_775_clock_ctrl.core_clk,47.94
clknet_leaf_1057_clock_ctrl.core_clk,47.94
_05103_,47.89
_10184_,47.89
_15258_,47.89
gpio_control_bidir_1\[0\].shift_register\[4\],47.89
gpio_control_bidir_2\[1\].shift_register\[8\],47.89
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[7\],47.89
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[3\],47.89
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[23\],47.89
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[28\],47.89
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[24\],47.89
soc.core.uart_phy_rx_phase\[23\],47.89
clknet_leaf_40_clock_ctrl.core_clk,47.89
clknet_leaf_364_clock_ctrl.core_clk,47.89
clknet_leaf_573_clock_ctrl.core_clk,47.89
clknet_leaf_1058_clock_ctrl.core_clk,47.89
clknet_leaf_1187_clock_ctrl.core_clk,47.89
_09274_,47.84
_11999_,47.84
pll.pll_control.count1\[4\],47.84
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[19\],47.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[19\],47.84
soc.core.spi_master_clk_divider1\[7\],47.84
clknet_leaf_770_clock_ctrl.core_clk,47.84
clknet_leaf_855_clock_ctrl.core_clk,47.84
gpio_control_in_1\[0\].gpio_defaults\[4\],47.795
clknet_leaf_1060_clock_ctrl.core_clk,47.75
mprj_io_drive_sel[49],47.74
mprj_io_drive_sel[52],47.74
mprj_io_pullup_sel[37],47.74
_15681_,47.7
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[26\],47.7
soc.core.spi_cs_n,47.7
clknet_leaf_90_clock_ctrl.core_clk,47.7
clknet_leaf_184_clock_ctrl.core_clk,47.7
gpio_control_in_1\[4\].gpio_defaults\[6\],47.695
_00371_,47.65
_00392_,47.65
_00418_,47.65
_01321_,47.65
_02219_,47.65
_03398_,47.65
_03959_,47.65
_05652_,47.65
_06297_,47.65
_08225_,47.65
_08632_,47.65
_08999_,47.65
_10268_,47.65
_11516_,47.65
_11738_,47.65
_12817_,47.65
_13505_,47.65
_14630_,47.65
clock_ctrl.divider.odd_0.counter\[2\],47.65
gpio_control_bidir_2\[0\].gpio_pullup_sel,47.65
gpio_control_in_1\[5\].pad_gpio_out,47.65
gpio_control_in_2\[1\].shift_register\[2\],47.65
gpio_control_in_2\[6\].shift_register\[4\],47.65
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[31\],47.65
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[8\],47.65
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[19\],47.65
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[18\],47.65
soc.core.VexRiscv.dBusWishbone_ADR\[3\],47.65
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[4\],47.65
net208,47.65
net342,47.65
clknet_leaf_69_clock_ctrl.core_clk,47.65
clknet_leaf_207_clock_ctrl.core_clk,47.65
clknet_leaf_227_clock_ctrl.core_clk,47.65
clknet_leaf_379_clock_ctrl.core_clk,47.65
clknet_leaf_648_clock_ctrl.core_clk,47.65
clknet_leaf_688_clock_ctrl.core_clk,47.65
clknet_leaf_814_clock_ctrl.core_clk,47.65
clknet_leaf_989_clock_ctrl.core_clk,47.65
clknet_leaf_1330_clock_ctrl.core_clk,47.65
_00133_,47.6
_00286_,47.6
_00312_,47.6
_00402_,47.6
_01155_,47.6
_02509_,47.6
_06132_,47.6
_06429_,47.6
_06515_,47.6
_07188_,47.6
_07201_,47.6
_07229_,47.6
_08279_,47.6
_08610_,47.6
_10412_,47.6
_10764_,47.6
_11047_,47.6
_12050_,47.6
_13233_,47.6
_13512_,47.6
_13653_,47.6
_15349_,47.6
_15528_,47.6
_16320_,47.6
clock_ctrl.divider.syncNp\[1\],47.6
gpio_control_bidir_2\[1\].shift_register\[4\],47.6
gpio_control_in_1\[0\].serial_data_in,47.6
gpio_control_in_1\[1\].gpio_inen,47.6
gpio_control_in_1\[1\].pad_gpio_out,47.6
gpio_control_in_1a\[4\].gpio_inen,47.6
mgmt_buffers.la_data_in_enable\[4\],47.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[13\],47.6
soc.core.VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW\[0\],47.6
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[4\],47.6
soc.core.interface3_bank_bus_dat_r\[2\],47.6
soc.core.mgmtsoc_value\[25\],47.6
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[20\],47.6
soc.core.storage_1\[4\]\[6\],47.6
clknet_leaf_478_clock_ctrl.core_clk,47.6
clknet_leaf_599_clock_ctrl.core_clk,47.6
clknet_leaf_1178_clock_ctrl.core_clk,47.57
_10274_,47.52
gpio_control_bidir_1\[1\].gpio_defaults\[9\],47.505
_09412_,47.38
gpio_control_in_2\[10\].gpio_defaults\[6\],47.38
_09291_,47.33
_15812_,47.33
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[1\],47.33
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[20\],47.33
soc.core.dbg_uart_tx_phase\[0\],47.33
soc.core.mgmtsoc_value_status\[29\],47.33
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[15\],47.33
clknet_leaf_495_clock_ctrl.core_clk,47.33
clknet_leaf_858_clock_ctrl.core_clk,47.33
clknet_leaf_1253_clock_ctrl.core_clk,47.33
_05557_,47.28
_14103_,47.28
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[14\],47.28
soc.core.dbg_uart_length\[5\],47.28
soc.core.mgmtsoc_master_phyconfig_storage\[23\],47.28
soc.core.mgmtsoc_value_status\[28\],47.28
clknet_leaf_650_clock_ctrl.core_clk,47.28
clknet_leaf_1065_clock_ctrl.core_clk,47.14
gpio_control_in_2\[4\].gpio_defaults\[4\],47.125
_00257_,47.09
_00986_,47.09
_01339_,47.09
_02321_,47.09
_02356_,47.09
_03518_,47.09
_04530_,47.09
_04977_,47.09
_05062_,47.09
_05173_,47.09
_05791_,47.09
_06260_,47.09
_06592_,47.09
_07760_,47.09
_08261_,47.09
_08638_,47.09
_08747_,47.09
_08848_,47.09
_09367_,47.09
_11688_,47.09
_12034_,47.09
_12994_,47.09
_13366_,47.09
_14119_,47.09
_14176_,47.09
_15552_,47.09
_15737_,47.09
_16256_,47.09
gpio_control_bidir_1\[1\].gpio_oe_override,47.09
gpio_control_in_1\[5\].gpio_defaults\[0\],47.09
gpio_control_in_2\[0\].gpio_pullup_sel,47.09
gpio_control_in_2\[2\].shift_register\[9\],47.09
gpio_control_in_2\[8\].gpio_slew_sel,47.09
mgmt_buffers.la_data_in_enable\[46\],47.09
mgmt_buffers.la_data_in_mprj\[35\],47.09
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[28\],47.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[22\],47.09
soc.core.VexRiscv.dBusWishbone_ADR\[24\],47.09
soc.core.VexRiscv.execute_to_memory_PC\[28\],47.09
soc.core.la_ien_storage\[44\],47.09
soc.core.mgmtsoc_value_status\[16\],47.09
soc.core.uart_phy_rx_phase\[10\],47.09
clknet_leaf_162_clock_ctrl.core_clk,47.09
clknet_leaf_284_clock_ctrl.core_clk,47.09
clknet_leaf_472_clock_ctrl.core_clk,47.09
clknet_leaf_574_clock_ctrl.core_clk,47.09
clknet_leaf_1081_clock_ctrl.core_clk,47.09
mprj_io_pulldown_sel[18],47.06
clknet_leaf_1258_clock_ctrl.core_clk,47.06
gpio_control_in_1\[0\].gpio_defaults\[7\],47.045
_00259_,47.04
_01667_,47.04
_02217_,47.04
_02376_,47.04
_02556_,47.04
_03715_,47.04
_06284_,47.04
_08683_,47.04
_09861_,47.04
_10569_,47.04
_10914_,47.04
_11837_,47.04
_12206_,47.04
_13658_,47.04
_13933_,47.04
_14373_,47.04
_14541_,47.04
_15374_,47.04
_16059_,47.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[28\],47.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[2\],47.04
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[2\],47.04
soc.core.mgmtsoc_value_status\[30\],47.04
clknet_leaf_568_clock_ctrl.core_clk,47.04
clknet_leaf_652_clock_ctrl.core_clk,47.04
clknet_leaf_740_clock_ctrl.core_clk,47.04
net1872,47.04
net2477,47.04
mprj_io_drive_sel[5],47.02
clknet_leaf_107_clock_ctrl.core_clk,47.01
gpio_control_in_1\[9\].gpio_defaults\[0\],47
mprj_io_oe[37],46.95
gpio_control_in_1\[4\].gpio_defaults\[4\],46.945
gpio_control_in_1\[9\].gpio_defaults\[6\],46.925
mgmt_buffers.la_oenb_core\[26\],46.9
mprj_io_slew_sel[2],46.9
pll.ext_trim\[22\],46.9
mprj_io_ie[16],46.885
_11524_,46.87
mprj_io_pullup_sel[5],46.865
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[30\],46.82
clknet_leaf_156_clock_ctrl.core_clk,46.82
clknet_leaf_1259_clock_ctrl.core_clk,46.82
_05214_,46.77
_05862_,46.77
_09410_,46.77
_13590_,46.77
gpio_control_in_2\[2\].mgmt_ena,46.77
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[13\],46.77
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[29\],46.77
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[2\],46.77
soc.core.dbg_uart_tx_phase\[23\],46.77
clknet_leaf_729_clock_ctrl.core_clk,46.77
clknet_leaf_836_clock_ctrl.core_clk,46.77
_05180_,46.72
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[26\],46.72
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[1\],46.72
clknet_leaf_163_clock_ctrl.core_clk,46.72
clknet_leaf_307_clock_ctrl.core_clk,46.72
clknet_leaf_401_clock_ctrl.core_clk,46.72
clknet_leaf_504_clock_ctrl.core_clk,46.72
clknet_leaf_1097_clock_ctrl.core_clk,46.72
clknet_leaf_966_clock_ctrl.core_clk,46.71
_14231_,46.63
mprj_io_oe[4],46.62
_01656_,46.58
_05905_,46.58
_09215_,46.58
_12791_,46.58
_15312_,46.58
soc.core.VexRiscv.CsrPlugin_mepc\[16\],46.58
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[17\],46.58
soc.core.mgmtsoc_reload_storage\[21\],46.58
soc.core.mgmtsoc_value_status\[10\],46.58
clknet_leaf_773_clock_ctrl.core_clk,46.58
clknet_leaf_1023_clock_ctrl.core_clk,46.58
clknet_leaf_1067_clock_ctrl.core_clk,46.58
clknet_leaf_1103_clock_ctrl.core_clk,46.58
_00383_,46.53
_00585_,46.53
_00875_,46.53
_01569_,46.53
_02354_,46.53
_02378_,46.53
_02557_,46.53
_02650_,46.53
_02744_,46.53
_03911_,46.53
_05009_,46.53
_08805_,46.53
_09348_,46.53
_12864_,46.53
_13750_,46.53
_15254_,46.53
gpio_control_bidir_2\[0\].shift_register\[0\],46.53
gpio_control_bidir_2\[2\].shift_register\[1\],46.53
gpio_control_in_1a\[2\].shift_register\[5\],46.53
soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode\[1\],46.53
soc.core.VexRiscv.CsrPlugin_mtvec_base\[29\],46.53
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[18\],46.53
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[8\],46.53
net145,46.53
net375,46.53
clknet_leaf_287_clock_ctrl.core_clk,46.53
clknet_leaf_745_clock_ctrl.core_clk,46.53
clknet_leaf_1018_clock_ctrl.core_clk,46.53
net2403,46.53
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[17\],46.5
clknet_leaf_459_clock_ctrl.core_clk,46.5
mprj_io_drive_sel[51],46.49
_01601_,46.48
_01795_,46.48
_02299_,46.48
_03900_,46.48
_04061_,46.48
_05265_,46.48
_05419_,46.48
_05936_,46.48
_06740_,46.48
_08121_,46.48
_09112_,46.48
_09116_,46.48
_09664_,46.48
_09697_,46.48
_09879_,46.48
_11309_,46.48
_11398_,46.48
_11550_,46.48
_13197_,46.48
_13912_,46.48
_14120_,46.48
_14705_,46.48
_14706_,46.48
_15049_,46.48
_15225_,46.48
_15683_,46.48
_16265_,46.48
gpio_control_in_2\[2\].gpio_schmitt_sel,46.48
pll.pll_control.count1\[1\],46.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[25\],46.48
soc.core.memdat_1\[5\],46.48
soc.core.mgmtsoc_litespisdrphycore_cnt\[4\],46.48
net184,46.48
clknet_leaf_166_clock_ctrl.core_clk,46.48
net2209,46.48
mprj_io_pullup_sel[33],46.465
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[29\],46.45
clknet_leaf_1273_clock_ctrl.core_clk,46.45
mprj_io_schmitt_sel[21],46.41
gpio_control_in_1\[2\].gpio_defaults\[0\],46.385
clock_ctrl.divider.N\[1\],46.34
gpio_control_in_1\[10\].gpio_defaults\[2\],46.315
soc.core.mgmtsoc_bus_errors\[30\],46.31
gpio_control_in_2\[6\].gpio_defaults\[5\],46.3
mprj_io_out[19],46.29
gpio_control_in_2\[2\].gpio_defaults\[8\],46.275
_05043_,46.26
mprj_io_oe[10],46.26
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[17\],46.26
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[11\],46.26
clknet_leaf_283_clock_ctrl.core_clk,46.26
clknet_leaf_326_clock_ctrl.core_clk,46.26
clknet_leaf_406_clock_ctrl.core_clk,46.26
clknet_leaf_1194_clock_ctrl.core_clk,46.26
clknet_leaf_1270_clock_ctrl.core_clk,46.26
gpio_control_in_2\[1\].gpio_defaults\[9\],46.245
clock_ctrl.divider.odd_0.out_counter,46.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[20\],46.21
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[27\],46.21
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[9\],46.21
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[6\],46.21
soc.core.count\[9\],46.21
soc.core.dbg_uart_cmd\[0\],46.21
soc.core.gpioin0_gpioin0_pending,46.21
soc.core.mgmtsoc_value_status\[31\],46.21
soc.core.spi_master_control_storage\[4\],46.21
clknet_leaf_63_clock_ctrl.core_clk,46.21
clknet_leaf_276_clock_ctrl.core_clk,46.21
clknet_leaf_396_clock_ctrl.core_clk,46.21
clknet_leaf_514_clock_ctrl.core_clk,46.21
clknet_leaf_1218_clock_ctrl.core_clk,46.21
_05234_,46.16
_09140_,46.16
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[4\],46.16
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[27\],46.16
soc.core.la_ien_storage\[31\],46.16
clknet_leaf_106_clock_ctrl.core_clk,46.16
clknet_leaf_1329_clock_ctrl.core_clk,46.16
mprj_io_drive_sel[2],46.13
mprj_io_out[15],46.05
gpio_control_in_2\[3\].gpio_defaults\[5\],45.99
_00660_,45.97
_01440_,45.97
_02188_,45.97
_02632_,45.97
_03884_,45.97
_04012_,45.97
_05156_,45.97
_05209_,45.97
_06753_,45.97
_09218_,45.97
_09698_,45.97
_12610_,45.97
_12879_,45.97
_14118_,45.97
_14689_,45.97
gpio_control_bidir_1\[0\].shift_register\[6\],45.97
gpio_control_bidir_1\[0\].shift_register\[7\],45.97
gpio_control_in_1\[0\].shift_register\[6\],45.97
gpio_control_in_1a\[5\].pad_gpio_out,45.97
pll.itrim\[10\],45.97
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[29\],45.97
soc.core.VexRiscv.CsrPlugin_mepc\[21\],45.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[3\],45.97
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[26\],45.97
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[18\],45.97
soc.core.VexRiscv.execute_to_memory_PC\[25\],45.97
soc.core.mgmtsoc_load_storage\[22\],45.97
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[3\],45.97
net399,45.97
clknet_leaf_407_clock_ctrl.core_clk,45.97
clknet_leaf_569_clock_ctrl.core_clk,45.97
clknet_leaf_889_clock_ctrl.core_clk,45.97
clknet_leaf_967_clock_ctrl.core_clk,45.97
clknet_leaf_1032_clock_ctrl.core_clk,45.97
clknet_leaf_1156_clock_ctrl.core_clk,45.97
net2216,45.97
gpio_control_in_1\[2\].gpio_defaults\[2\],45.965
gpio_control_in_1a\[3\].gpio_defaults\[1\],45.965
mprj_io_slew_sel[20],45.96
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[16\],45.94
gpio_control_in_2\[0\].gpio_defaults\[8\],45.935
mprj_io_drive_sel[24],45.93
_00404_,45.92
_00601_,45.92
_01088_,45.92
_02381_,45.92
_04472_,45.92
_05149_,45.92
_06091_,45.92
_06466_,45.92
_07911_,45.92
_08965_,45.92
_09526_,45.92
_09793_,45.92
_10841_,45.92
_12820_,45.92
_14040_,45.92
_15023_,45.92
_15263_,45.92
_15268_,45.92
_15531_,45.92
_15894_,45.92
_15927_,45.92
clock_ctrl.divider.odd_0.initial_begin\[1\],45.92
gpio_control_bidir_2\[0\].serial_data_in,45.92
gpio_control_in_2\[15\].gpio_schmitt_sel,45.92
gpio_control_in_2\[1\].pad_gpio_outen,45.92
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[7\],45.92
soc.core.count\[2\],45.92
soc.core.multiregimpl37_regs1,45.92
net107,45.92
net209,45.92
clknet_leaf_13_clock_ctrl.core_clk,45.92
clknet_leaf_896_clock_ctrl.core_clk,45.92
clknet_leaf_1288_clock_ctrl.core_clk,45.92
net2276,45.92
net2288,45.92
flash_io0_do,45.91
clknet_leaf_201_clock_ctrl.core_clk,45.89
clknet_leaf_851_clock_ctrl.core_clk,45.89
mprj_io_drive_sel[72],45.88
gpio_control_bidir_1\[0\].gpio_defaults\[3\],45.875
gpio_control_in_1\[1\].gpio_defaults\[4\],45.875
gpio_control_in_1\[3\].gpio_defaults\[6\],45.875
gpio_control_in_2\[4\].gpio_defaults\[6\],45.875
gpio_control_in_1a\[5\].gpio_defaults\[3\],45.86
clknet_leaf_1309_clock_ctrl.core_clk,45.84
gpio_control_in_1a\[4\].gpio_defaults\[6\],45.785
mgmt_buffers.la_data_in_core\[32\],45.78
mgmt_buffers.la_oenb_core\[49\],45.78
mgmt_buffers.la_oenb_core\[58\],45.78
pll.ext_trim\[12\],45.78
pll.ext_trim\[4\],45.78
soc.core.serial_tx,45.78
mprj_io_drive_sel[62],45.72
gpio_control_in_2\[8\].gpio_defaults\[3\],45.715
gpio_control_in_2\[13\].gpio_defaults\[7\],45.71
_09728_,45.7
gpio_control_in_1a\[5\].gpio_defaults\[0\],45.7
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[23\],45.7
soc.core.VexRiscv.lastStagePc\[2\],45.7
soc.core.mgmtsoc_litespisdrphycore_cnt\[3\],45.7
_15262_,45.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[21\],45.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[20\],45.65
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[3\],45.65
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[9\],45.65
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[27\],45.65
soc.core.la_ien_storage\[28\],45.65
soc.core.mgmtsoc_scratch_storage\[6\],45.65
soc.core.uart_phy_tx_count\[2\],45.65
clknet_leaf_363_clock_ctrl.core_clk,45.65
clknet_leaf_1250_clock_ctrl.core_clk,45.65
mprj_io_out[37],45.61
_05423_,45.6
_14453_,45.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[31\],45.6
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[6\],45.6
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[22\],45.6
soc.core.storage\[3\]\[5\],45.6
soc.core.storage_1\[12\]\[0\],45.6
clknet_leaf_641_clock_ctrl.core_clk,45.6
_05104_,45.51
_00961_,45.46
_03995_,45.46
_11646_,45.46
gpio_control_in_1\[10\].shift_register\[6\],45.46
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[0\],45.46
soc.core.VexRiscv.execute_to_memory_PC\[13\],45.46
gpio_control_in_1\[10\].gpio_defaults\[6\],45.435
_00381_,45.41
_01229_,45.41
_01313_,45.41
_01540_,45.41
_01890_,45.41
_02153_,45.41
_03226_,45.41
_04809_,45.41
_05246_,45.41
_08195_,45.41
_08468_,45.41
_08728_,45.41
_09545_,45.41
_09667_,45.41
_10512_,45.41
_11046_,45.41
_12196_,45.41
_14323_,45.41
_14708_,45.41
_15167_,45.41
_15272_,45.41
_15696_,45.41
_16339_,45.41
gpio_buf_mgmt_io_in_buf\[13\],45.41
gpio_control_bidir_1\[1\].shift_register\[6\],45.41
gpio_control_bidir_2\[2\].gpio_defaults\[0\],45.41
gpio_control_in_1\[6\].shift_register\[4\],45.41
gpio_control_in_2\[12\].shift_register\[3\],45.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[29\],45.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[31\],45.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[4\],45.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[30\],45.41
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[20\],45.41
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[17\],45.41
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[15\],45.41
soc.core.interface3_bank_bus_dat_r\[29\],45.41
net1224,45.41
clknet_leaf_356_clock_ctrl.core_clk,45.41
clknet_leaf_868_clock_ctrl.core_clk,45.41
clknet_leaf_1105_clock_ctrl.core_clk,45.41
clknet_leaf_1285_clock_ctrl.core_clk,45.41
_12738_,45.38
mprj_io_pullup_sel[35],45.375
_00274_,45.36
_00591_,45.36
_01186_,45.36
_01504_,45.36
_03788_,45.36
_03881_,45.36
_03927_,45.36
_04798_,45.36
_05838_,45.36
_06279_,45.36
_06403_,45.36
_06896_,45.36
_07359_,45.36
_07654_,45.36
_08425_,45.36
_09705_,45.36
_09802_,45.36
_10580_,45.36
_12235_,45.36
_12322_,45.36
_12819_,45.36
_13059_,45.36
_14515_,45.36
_14606_,45.36
_14942_,45.36
_15124_,45.36
_15600_,45.36
_15878_,45.36
_16221_,45.36
gpio_control_bidir_2\[0\].shift_register\[8\],45.36
gpio_control_in_2\[8\].gpio_outen,45.36
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[18\],45.36
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[20\],45.36
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[31\],45.36
net126,45.36
net245,45.36
_05221_,45.33
clknet_leaf_944_clock_ctrl.core_clk,45.33
gpio_control_in_2\[12\].gpio_defaults\[5\],45.295
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[4\],45.28
mgmt_buffers.la_oenb_core\[24\],45.27
clock_ctrl.divider.N\[2\],45.22
mgmt_buffers.la_data_in_core\[28\],45.22
mgmt_buffers.la_oenb_core\[33\],45.22
mprj_io_pulldown_sel[10],45.22
mprj_io_slew_sel[32],45.22
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[17\],45.19
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[19\],45.14
_08563_,45.09
_11505_,45.09
gpio_control_in_1\[8\].resetn_out,45.09
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[28\],45.09
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[7\],45.09
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[6\],45.09
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[20\],45.09
soc.core.gpioin2_enable_storage,45.09
soc.core.gpioin2_gpioin2_pending,45.09
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[27\],45.09
soc.core.storage_1\[12\]\[4\],45.09
clknet_leaf_362_clock_ctrl.core_clk,45.09
clknet_leaf_911_clock_ctrl.core_clk,45.09
clknet_leaf_1087_clock_ctrl.core_clk,45.09
clknet_leaf_1161_clock_ctrl.core_clk,45.09
clknet_leaf_1254_clock_ctrl.core_clk,45.09
clknet_leaf_1346_clock_ctrl.core_clk,45.09
_09228_,45.04
_12721_,45.04
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[29\],45.04
soc.core.gpioin0_enable_storage,45.04
soc.core.gpioin5_gpioin5_pending,45.04
soc.core.storage_1\[6\]\[6\],45.04
clknet_leaf_1208_clock_ctrl.core_clk,45.04
_14154_,44.95
clknet_leaf_831_clock_ctrl.core_clk,44.95
_00262_,44.9
_13283_,44.9
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[19\],44.9
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[11\],44.9
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[22\],44.9
_00423_,44.85
_00478_,44.85
_01092_,44.85
_01289_,44.85
_01409_,44.85
_02322_,44.85
_05996_,44.85
_07144_,44.85
_07171_,44.85
_07273_,44.85
_07805_,44.85
_08091_,44.85
_08658_,44.85
_09551_,44.85
_11052_,44.85
_11157_,44.85
_12457_,44.85
_13891_,44.85
_14529_,44.85
_15361_,44.85
_15494_,44.85
gpio_control_in_2\[1\].gpio_inen,44.85
gpio_control_in_2\[4\].shift_register\[4\],44.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[26\],44.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[9\],44.85
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[11\],44.85
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[12\],44.85
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[23\],44.85
net324,44.85
net384,44.85
clknet_leaf_74_clock_ctrl.core_clk,44.85
clknet_leaf_825_clock_ctrl.core_clk,44.85
clknet_leaf_1298_clock_ctrl.core_clk,44.85
net2046,44.85
net2480,44.85
_00421_,44.8
_00554_,44.8
_00706_,44.8
_01665_,44.8
_01857_,44.8
_02123_,44.8
_02329_,44.8
_03056_,44.8
_03177_,44.8
_03909_,44.8
_05051_,44.8
_05053_,44.8
_05388_,44.8
_05396_,44.8
_06589_,44.8
_06872_,44.8
_07237_,44.8
_07525_,44.8
_07767_,44.8
_07937_,44.8
_08453_,44.8
_08729_,44.8
_08831_,44.8
_09377_,44.8
_10455_,44.8
_10651_,44.8
_10858_,44.8
_11156_,44.8
_11626_,44.8
_13198_,44.8
_13661_,44.8
_14320_,44.8
_15270_,44.8
gpio_control_bidir_2\[0\].gpio_pulldown_sel,44.8
gpio_control_in_1\[9\].pad_gpio_out,44.8
gpio_control_in_1a\[3\].shift_register\[2\],44.8
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[14\],44.8
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[8\],44.8
soc.core.count\[15\],44.8
soc.core.gpioin0_gpioin0_irq,44.8
soc.core.mgmtsoc_value_status\[17\],44.8
net166,44.8
net336,44.8
net2424,44.8
gpio_control_in_1\[10\].gpio_defaults\[4\],44.785
mprj_io_pullup_sel[15],44.775
gpio_control_in_2\[5\].gpio_defaults\[3\],44.635
clknet_leaf_739_clock_ctrl.core_clk,44.63
clknet_leaf_875_clock_ctrl.core_clk,44.63
gpio_control_in_2\[7\].gpio_defaults\[3\],44.595
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[28\],44.58
clknet_leaf_10_clock_ctrl.core_clk,44.58
clknet_leaf_448_clock_ctrl.core_clk,44.58
clknet_leaf_764_clock_ctrl.core_clk,44.58
gpio_control_in_2\[12\].shift_register\[2\],44.53
gpio_control_in_2\[6\].shift_register\[0\],44.53
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[13\],44.53
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[10\],44.53
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[11\],44.53
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[31\],44.53
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[8\],44.53
soc.core.VexRiscv.execute_to_memory_PC\[9\],44.53
soc.core.dbg_uart_cmd\[7\],44.53
clknet_leaf_132_clock_ctrl.core_clk,44.53
clknet_leaf_484_clock_ctrl.core_clk,44.53
clknet_leaf_731_clock_ctrl.core_clk,44.53
clknet_leaf_1028_clock_ctrl.core_clk,44.53
clknet_leaf_1326_clock_ctrl.core_clk,44.53
gpio_control_in_1\[2\].gpio_defaults\[6\],44.525
_05225_,44.48
_14202_,44.48
clock_ctrl.divider.odd_0.out_counter2,44.48
gpio_control_in_2\[13\].shift_register\[4\],44.48
pll.ringosc.dstage\[11\].id.out,44.48
pll.ringosc.dstage\[3\].id.ts,44.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[15\],44.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[27\],44.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[31\],44.48
soc.core.VexRiscv.execute_to_memory_PC\[14\],44.48
soc.core.dbg_uart_count\[1\],44.48
soc.core.mgmtsoc_litespimmap_count\[2\],44.48
clknet_leaf_243_clock_ctrl.core_clk,44.48
mprj_io_drive_sel[50],44.43
gpio_control_in_1\[7\].gpio_defaults\[2\],44.415
mprj_io_oe[13],44.38
mprj_io_schmitt_sel[34],44.38
mprj_io_pullup_sel[36],44.345
_15860_,44.34
_16417_,44.34
gpio_control_bidir_2\[2\].shift_register\[2\],44.34
gpio_control_in_2\[13\].shift_register\[8\],44.34
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[27\],44.34
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[30\],44.34
clknet_leaf_640_clock_ctrl.core_clk,44.34
clknet_leaf_977_clock_ctrl.core_clk,44.34
clknet_leaf_1039_clock_ctrl.core_clk,44.34
gpio_control_in_1\[1\].gpio_defaults\[7\],44.295
_00159_,44.29
_00288_,44.29
_00845_,44.29
_00962_,44.29
_01153_,44.29
_01249_,44.29
_01658_,44.29
_02191_,44.29
_03895_,44.29
_06149_,44.29
_06836_,44.29
_06895_,44.29
_07283_,44.29
_07661_,44.29
_08535_,44.29
_08594_,44.29
_10347_,44.29
_10482_,44.29
_12057_,44.29
_12836_,44.29
_12887_,44.29
_12973_,44.29
_13685_,44.29
_13900_,44.29
_13916_,44.29
_14295_,44.29
gpio_control_in_2\[2\].pad_gpio_outen,44.29
mgmt_buffers.la_data_in_enable\[21\],44.29
mgmt_buffers.la_data_in_mprj\[37\],44.29
soc.core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1,44.29
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[12\],44.29
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[27\],44.29
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[12\],44.29
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[19\],44.29
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[9\],44.29
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[26\],44.29
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[21\],44.29
soc.core.VexRiscv.debug_bus_rsp_data\[4\],44.29
soc.core.mgmtsoc_scratch_storage\[10\],44.29
soc.core.spi_master_miso\[3\],44.29
clknet_leaf_140_clock_ctrl.core_clk,44.29
clknet_leaf_513_clock_ctrl.core_clk,44.29
clknet_leaf_668_clock_ctrl.core_clk,44.29
mprj_io_drive_sel[20],44.28
mprj_io_in[22],44.25
_00565_,44.24
_01080_,44.24
_01415_,44.24
_01720_,44.24
_04474_,44.24
_04819_,44.24
_05948_,44.24
_07437_,44.24
_07803_,44.24
_08253_,44.24
_08438_,44.24
_10179_,44.24
_11271_,44.24
_11364_,44.24
_11592_,44.24
_13235_,44.24
_14542_,44.24
_15135_,44.24
_16048_,44.24
gpio_control_bidir_2\[0\].pad_gpio_outen,44.24
gpio_control_in_2\[10\].shift_register\[0\],44.24
gpio_control_in_2\[5\].gpio_pulldown_sel,44.24
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[19\],44.24
soc.core.storage_1\[0\]\[1\],44.24
soc.core.storage_1\[12\]\[3\],44.24
_05827_,44.21
soc.core.gpioin0_gpioin0_edge_storage,44.21
_09456_,44.16
mprj_io_slew_sel[23],44.16
mgmt_buffers.la_data_in_core\[30\],44.15
mprj_io_pullup_sel[23],44.145
pll.ext_trim\[1\],44.1
pll.ext_trim\[23\],44.1
_12730_,44.02
soc.core.mgmtsoc_litespimmap_burst_adr\[15\],44.02
clknet_leaf_424_clock_ctrl.core_clk,44.02
clknet_leaf_518_clock_ctrl.core_clk,44.02
_05120_,43.97
_08714_,43.97
_13114_,43.97
gpio_control_in_2\[4\].shift_register\[7\],43.97
soc.core.VexRiscv.DebugPlugin_haltedByBreak,43.97
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[23\],43.97
soc.core.la_ien_storage\[8\],43.97
clknet_leaf_33_clock_ctrl.core_clk,43.97
_08522_,43.92
gpio_control_in_1a\[4\].shift_register\[7\],43.92
gpio_control_in_1\[7\].gpio_defaults\[7\],43.895
soc.core.mgmtsoc_litespimmap_burst_adr\[9\],43.83
_11807_,43.78
pll.itrim\[11\],43.78
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[22\],43.78
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[4\],43.78
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[28\],43.78
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[28\],43.78
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[19\],43.78
net1242,43.78
clknet_leaf_909_clock_ctrl.core_clk,43.78
mprj_io_slew_sel[8],43.76
mprj_io_drive_sel[13],43.74
gpio_control_in_1a\[1\].gpio_defaults\[0\],43.735
_00192_,43.73
_00325_,43.73
_00524_,43.73
_00984_,43.73
_01859_,43.73
_02127_,43.73
_03773_,43.73
_05336_,43.73
_06295_,43.73
_06436_,43.73
_07274_,43.73
_07318_,43.73
_07940_,43.73
_08624_,43.73
_08779_,43.73
_09085_,43.73
_10289_,43.73
_10575_,43.73
_11354_,43.73
_12383_,43.73
_12429_,43.73
_12558_,43.73
_13296_,43.73
_13867_,43.73
_14581_,43.73
_14683_,43.73
_15762_,43.73
_16019_,43.73
_16276_,43.73
_16277_,43.73
_16309_,43.73
gpio_control_bidir_1\[0\].shift_register\[3\],43.73
mgmt_buffers.mprj_dat_i_core_bar\[19\],43.73
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[14\],43.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[10\],43.73
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[11\],43.73
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[27\],43.73
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[28\],43.73
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[6\],43.73
soc.core.mgmtsoc_pending_re,43.73
soc.core.spi_master_control_storage\[11\],43.73
soc.core.storage\[7\]\[1\],43.73
clknet_leaf_198_clock_ctrl.core_clk,43.73
clknet_leaf_734_clock_ctrl.core_clk,43.73
clknet_leaf_935_clock_ctrl.core_clk,43.73
clknet_leaf_1308_clock_ctrl.core_clk,43.73
net2122,43.73
soc.core.la_ien_storage\[25\],43.7
clknet_leaf_1181_clock_ctrl.core_clk,43.7
_00166_,43.68
_00247_,43.68
_00401_,43.68
_00482_,43.68
_00494_,43.68
_00504_,43.68
_00556_,43.68
_00844_,43.68
_00854_,43.68
_00995_,43.68
_01206_,43.68
_02428_,43.68
_02466_,43.68
_02598_,43.68
_03240_,43.68
_03845_,43.68
_03860_,43.68
_04433_,43.68
_04469_,43.68
_04973_,43.68
_06289_,43.68
_06363_,43.68
_06499_,43.68
_06800_,43.68
_07124_,43.68
_08145_,43.68
_08745_,43.68
_08912_,43.68
_09689_,43.68
_10176_,43.68
_11537_,43.68
_11597_,43.68
_11823_,43.68
_12129_,43.68
_12382_,43.68
_13534_,43.68
_13745_,43.68
_14695_,43.68
_15576_,43.68
gpio_control_in_1\[7\].shift_register\[5\],43.68
gpio_control_in_1a\[5\].gpio_slew_sel,43.68
mgmt_buffers.la_data_in_enable\[14\],43.68
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[17\],43.68
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[6\],43.68
soc.core.VexRiscv.execute_to_memory_PC\[20\],43.68
soc.core.mgmtsoc_load_storage\[12\],43.68
soc.core.mgmtsoc_value_status\[1\],43.68
soc.core.multiregimpl39_regs1,43.68
net146,43.68
clknet_leaf_622_clock_ctrl.core_clk,43.68
clknet_leaf_892_clock_ctrl.core_clk,43.68
net1865,43.68
net2243,43.68
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[25\],43.65
soc.core.uart_rx_fifo_produce\[1\],43.65
clknet_leaf_289_clock_ctrl.core_clk,43.65
gpio_control_in_2\[2\].gpio_defaults\[1\],43.595
clock_ctrl.divider.N\[0\],43.59
mgmt_buffers.la_data_out_core\[52\],43.59
clknet_leaf_1009_clock_ctrl.core_clk,43.59
irq_spi\[1\],43.54
mgmt_buffers.la_data_in_core\[27\],43.54
mprj_io_drive_sel[61],43.54
mprj_io_ie[10],43.54
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[23\],43.51
clknet_leaf_686_clock_ctrl.core_clk,43.51
mprj_io_pullup_sel[31],43.505
mprj_io_pulldown_sel[3],43.47
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[8\],43.46
soc.core.storage\[14\]\[2\],43.46
clknet_leaf_149_clock_ctrl.core_clk,43.46
clknet_leaf_210_clock_ctrl.core_clk,43.46
_12799_,43.45
mprj_io_drive_sel[12],43.44
_15314_,43.41
gpio_control_in_1\[10\].shift_register\[7\],43.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[31\],43.41
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[17\],43.41
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[26\],43.41
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[6\],43.41
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[7\],43.41
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[2\],43.41
soc.core.mgmtsoc_load_storage\[15\],43.41
clknet_leaf_245_clock_ctrl.core_clk,43.41
clknet_leaf_571_clock_ctrl.core_clk,43.41
clknet_leaf_1136_clock_ctrl.core_clk,43.41
mprj_io_oe[32],43.39
_10237_,43.36
_12324_,43.36
gpio_control_in_1a\[3\].mgmt_ena,43.36
gpio_control_in_1a\[3\].shift_register\[3\],43.36
soc.core.VexRiscv.CsrPlugin_mtvec_base\[11\],43.36
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[9\],43.36
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[24\],43.36
soc.core.dbg_uart_rx_phase\[28\],43.36
soc.core.mgmtsoc_litespimmap_count\[1\],43.36
mprj_io_drive_sel[71],43.31
mprj_io_out[5],43.25
_08679_,43.22
_12054_,43.22
gpio_control_in_1a\[1\].pad_gpio_out,43.22
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[11\],43.22
soc.core.VexRiscv.lastStagePc\[30\],43.22
clknet_leaf_1282_clock_ctrl.core_clk,43.22
_01004_,43.17
_01449_,43.17
_01679_,43.17
_02333_,43.17
_03934_,43.17
_04827_,43.17
_05807_,43.17
_06121_,43.17
_06430_,43.17
_06677_,43.17
_07227_,43.17
_08554_,43.17
_09119_,43.17
_09513_,43.17
_09628_,43.17
_10658_,43.17
_10892_,43.17
_11071_,43.17
_13746_,43.17
_14740_,43.17
_15415_,43.17
_15672_,43.17
gpio_control_in_1\[0\].shift_register\[7\],43.17
gpio_control_in_1\[7\].gpio_pulldown_sel,43.17
gpio_control_in_1\[7\].shift_register\[7\],43.17
gpio_control_in_1\[8\].mgmt_ena,43.17
gpio_control_in_2\[10\].gpio_pullup_sel,43.17
gpio_control_in_2\[15\].pad_gpio_outen,43.17
mgmt_buffers.la_data_in_enable\[26\],43.17
mprj_io_out[32],43.17
soc.core.VexRiscv.CsrPlugin_mepc\[15\],43.17
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[14\],43.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[19\],43.17
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[5\],43.17
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[3\],43.17
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[8\],43.17
soc.core.gpioin3_gpioin3_edge_storage,43.17
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[7\],43.17
soc.core.mgmtsoc_master_phyconfig_storage\[12\],43.17
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[25\],43.17
soc.core.mgmtsoc_value\[3\],43.17
net254,43.17
net280,43.17
clknet_leaf_7_clock_ctrl.core_clk,43.17
clknet_leaf_353_clock_ctrl.core_clk,43.17
clknet_leaf_563_clock_ctrl.core_clk,43.17
clknet_leaf_1135_clock_ctrl.core_clk,43.17
clknet_leaf_1165_clock_ctrl.core_clk,43.17
clknet_leaf_1275_clock_ctrl.core_clk,43.17
net2013,43.17
net2262,43.17
gpio_control_in_2\[3\].gpio_defaults\[7\],43.155
soc.core.VexRiscv.CsrPlugin_mepc\[20\],43.14
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[16\],43.14
_00420_,43.12
_00586_,43.12
_01506_,43.12
_01847_,43.12
_02225_,43.12
_03222_,43.12
_03523_,43.12
_03767_,43.12
_05771_,43.12
_06441_,43.12
_06748_,43.12
_06968_,43.12
_08086_,43.12
_08811_,43.12
_09538_,43.12
_09681_,43.12
_09706_,43.12
_10916_,43.12
_11750_,43.12
_12976_,43.12
_13004_,43.12
_14028_,43.12
_14543_,43.12
_14685_,43.12
_15146_,43.12
_15274_,43.12
gpio_control_in_1\[7\].shift_register\[6\],43.12
gpio_control_in_2\[7\].gpio_pulldown_sel,43.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[31\],43.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[8\],43.12
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[25\],43.12
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[22\],43.12
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[26\],43.12
soc.core.VexRiscv.execute_to_memory_PC\[23\],43.12
soc.core.count\[12\],43.12
soc.core.interface10_bank_bus_dat_r\[13\],43.12
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[22\],43.12
soc.core.mgmtsoc_value_status\[2\],43.12
soc.core.storage_1\[1\]\[1\],43.12
soc.core.user_irq_ena_storage\[1\],43.12
clknet_leaf_816_clock_ctrl.core_clk,43.12
clknet_leaf_936_clock_ctrl.core_clk,43.12
clock_ctrl.divider.odd_0.counter2\[0\],43.09
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[30\],43.09
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[14\],43.09
clknet_leaf_462_clock_ctrl.core_clk,43.09
mprj_io_ie[15],43.045
mprj_io_ie[36],43.03
mgmt_buffers.la_data_in_core\[54\],42.98
mgmt_buffers.la_oenb_core\[55\],42.98
mprj_io_drive_sel[26],42.98
_05057_,42.9
_12839_,42.9
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[13\],42.9
clknet_leaf_1271_clock_ctrl.core_clk,42.9
_13072_,42.85
_14226_,42.85
gpio_control_in_1a\[4\].shift_register\[5\],42.85
pll.ringosc.dstage\[11\].id.ts,42.85
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[6\],42.85
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[24\],42.85
soc.core.mgmtsoc_litespimmap_burst_adr\[7\],42.85
clknet_leaf_183_clock_ctrl.core_clk,42.85
gpio_control_in_2\[8\].gpio_defaults\[2\],42.815
_05892_,42.8
_08769_,42.8
_09525_,42.8
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[5\],42.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[5\],42.8
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[18\],42.8
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[16\],42.8
soc.core.VexRiscv.dBusWishbone_ADR\[6\],42.8
soc.core.count\[7\],42.8
soc.core.mgmtsoc_litespimmap_burst_cs,42.8
gpio_control_in_1\[7\].gpio_defaults\[9\],42.765
gpio_control_in_1\[3\].gpio_defaults\[9\],42.715
mprj_io_out[0],42.7
_00256_,42.66
_05560_,42.66
_13474_,42.66
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[8\],42.66
clknet_leaf_555_clock_ctrl.core_clk,42.66
clknet_leaf_1260_clock_ctrl.core_clk,42.66
flash_clk_frame,42.64
gpio_control_in_1\[5\].gpio_defaults\[9\],42.615
_00608_,42.61
_00705_,42.61
_02222_,42.61
_02417_,42.61
_04024_,42.61
_04785_,42.61
_06649_,42.61
_07508_,42.61
_07671_,42.61
_13467_,42.61
_15840_,42.61
gpio_control_bidir_1\[1\].shift_register\[2\],42.61
gpio_control_bidir_2\[2\].shift_register\[4\],42.61
gpio_control_in_1\[2\].pad_gpio_out,42.61
gpio_control_in_2\[15\].shift_register\[7\],42.61
gpio_control_in_2\[8\].shift_register\[4\],42.61
mgmt_buffers.la_data_in_enable\[32\],42.61
mgmt_buffers.la_data_in_mprj\[7\],42.61
mprj_io_drive_sel[22],42.61
soc.core.VexRiscv.CsrPlugin_mtvec_base\[4\],42.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[8\],42.61
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[19\],42.61
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[28\],42.61
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[17\],42.61
soc.core.dbg_uart_data\[25\],42.61
soc.core.uart_phy_rx_phase\[22\],42.61
net131,42.61
clknet_leaf_51_clock_ctrl.core_clk,42.61
clknet_leaf_442_clock_ctrl.core_clk,42.61
clknet_leaf_973_clock_ctrl.core_clk,42.61
clknet_leaf_1175_clock_ctrl.core_clk,42.61
clknet_opt_4_0_clock_ctrl.core_clk,42.61
gpio_control_in_1\[0\].gpio_defaults\[2\],42.605
gpio_control_in_1\[5\].gpio_defaults\[3\],42.58
clknet_leaf_932_clock_ctrl.core_clk,42.58
mprj_io_out[13],42.57
_00121_,42.56
_00412_,42.56
_00538_,42.56
_00584_,42.56
_00812_,42.56
_00856_,42.56
_02156_,42.56
_02415_,42.56
_02609_,42.56
_02999_,42.56
_04799_,42.56
_04969_,42.56
_06203_,42.56
_06950_,42.56
_07290_,42.56
_08395_,42.56
_08590_,42.56
_09850_,42.56
_13799_,42.56
_14022_,42.56
_14056_,42.56
_15537_,42.56
_16125_,42.56
gpio_control_in_1\[1\].gpio_slew_sel,42.56
gpio_control_in_2\[11\].shift_register\[0\],42.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[12\],42.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[18\],42.56
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[5\],42.56
soc.core.VexRiscv.lastStagePc\[28\],42.56
soc.core.gpioin4_gpioin4_irq,42.56
soc.core.mgmtsoc_load_storage\[9\],42.56
net240,42.56
net1216,42.56
clknet_leaf_437_clock_ctrl.core_clk,42.56
clknet_leaf_741_clock_ctrl.core_clk,42.56
clknet_leaf_811_clock_ctrl.core_clk,42.56
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[19\],42.48
gpio_control_in_1a\[5\].gpio_defaults\[9\],42.475
mgmt_buffers.la_oenb_core\[63\],42.47
gpio_control_in_1\[3\].gpio_defaults\[3\],42.465
mprj_io_drive_sel[63],42.38
mprj_io_drive_sel[28],42.36
_14408_,42.34
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[17\],42.34
soc.core.dbg_uart_rx_phase\[0\],42.34
soc.core.la_ien_storage\[27\],42.34
_15327_,42.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[12\],42.29
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[27\],42.29
soc.core.VexRiscv.dBusWishbone_ADR\[28\],42.29
clknet_leaf_137_clock_ctrl.core_clk,42.29
clknet_leaf_144_clock_ctrl.core_clk,42.29
clknet_leaf_1299_clock_ctrl.core_clk,42.29
_09331_,42.24
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[17\],42.24
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[17\],42.24
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[22\],42.24
soc.core.uart_phy_rx_data\[1\],42.24
soc.core.uart_phy_tx_phase\[23\],42.24
clknet_leaf_960_clock_ctrl.core_clk,42.24
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[12\],42.14
_05065_,42.1
_09761_,42.1
_12851_,42.1
_13571_,42.1
soc.core.VexRiscv.CsrPlugin_mie_MSIE,42.1
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[4\],42.1
clknet_leaf_533_clock_ctrl.core_clk,42.1
clknet_leaf_1200_clock_ctrl.core_clk,42.1
_00057_,42.05
_00295_,42.05
_00336_,42.05
_00734_,42.05
_01165_,42.05
_05066_,42.05
_06136_,42.05
_06384_,42.05
_08281_,42.05
_08618_,42.05
_09709_,42.05
_09719_,42.05
_09796_,42.05
_09803_,42.05
_11229_,42.05
_11315_,42.05
_11887_,42.05
_11913_,42.05
_12099_,42.05
_12514_,42.05
_13847_,42.05
_14917_,42.05
_15065_,42.05
_15131_,42.05
gpio_control_in_1\[4\].gpio_inen,42.05
gpio_control_in_2\[10\].gpio_pulldown_sel,42.05
gpio_control_in_2\[9\].shift_register\[8\],42.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[10\],42.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[15\],42.05
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[20\],42.05
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[12\],42.05
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[19\],42.05
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[7\],42.05
soc.core.VexRiscv.lastStagePc\[10\],42.05
net109,42.05
net129,42.05
net398,42.05
clknet_leaf_301_clock_ctrl.core_clk,42.05
clknet_leaf_413_clock_ctrl.core_clk,42.05
clknet_leaf_477_clock_ctrl.core_clk,42.05
clknet_leaf_535_clock_ctrl.core_clk,42.05
clknet_leaf_557_clock_ctrl.core_clk,42.05
clknet_leaf_1127_clock_ctrl.core_clk,42.05
net2088,42.05
net2272,42.05
net2281,42.05
gpio_control_in_1\[10\].gpio_defaults\[5\],42.02
_00201_,42
_00436_,42
_00506_,42
_00774_,42
_00846_,42
_02171_,42
_02301_,42
_03408_,42
_04396_,42
_04543_,42
_04730_,42
_06715_,42
_06725_,42
_07285_,42
_07427_,42
_07930_,42
_07959_,42
_08378_,42
_10261_,42
_11097_,42
_12233_,42
_12830_,42
_14375_,42
_15693_,42
_16407_,42
gpio_control_bidir_2\[0\].gpio_inen,42
gpio_control_in_1\[8\].serial_data_out,42
gpio_control_in_2\[2\].shift_register\[8\],42
gpio_control_in_2\[4\].gpio_pullup_sel,42
mprj_io_drive_sel[29],42
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[9\],42
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[23\],42
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[12\],42
soc.core.gpioin5_gpioin5_irq,42
soc.core.interface3_bank_bus_dat_r\[8\],42
soc.core.storage_1\[10\]\[5\],42
net63,42
net271,42
clknet_leaf_172_clock_ctrl.core_clk,42
clknet_leaf_281_clock_ctrl.core_clk,41.92
clknet_leaf_1179_clock_ctrl.core_clk,41.92
mgmt_buffers.la_oenb_core\[61\],41.91
mprj_io_schmitt_sel[20],41.89
gpio_control_in_1\[2\].gpio_defaults\[1\],41.865
mgmt_buffers.la_oenb_core\[31\],41.86
pll.ext_trim\[13\],41.86
mprj_io_in[10],41.82
gpio_control_in_1\[2\].gpio_defaults\[3\],41.815
_08671_,41.78
_09937_,41.78
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[8\],41.78
clknet_leaf_481_clock_ctrl.core_clk,41.78
_05063_,41.73
_05351_,41.73
_12843_,41.73
_13521_,41.73
gpio_control_in_1a\[1\].shift_register\[8\],41.73
pll.pll_control.count1\[0\],41.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[31\],41.73
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[6\],41.73
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[13\],41.73
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[16\],41.73
soc.core.count\[13\],41.73
soc.core.gpioin4_gpioin4_edge_storage,41.73
soc.core.la_ien_storage\[22\],41.73
clknet_leaf_171_clock_ctrl.core_clk,41.73
clknet_leaf_498_clock_ctrl.core_clk,41.73
mprj_io_drive_sel[19],41.72
_10328_,41.68
_14500_,41.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[30\],41.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[19\],41.68
soc.core.VexRiscv.execute_to_memory_PC\[18\],41.68
soc.core.dbg_uart_words_count\[3\],41.68
soc.core.mgmtsoc_litespisdrphycore_sr_out\[30\],41.68
soc.core.storage\[7\]\[2\],41.68
clknet_leaf_1232_clock_ctrl.core_clk,41.68
clknet_leaf_1306_clock_ctrl.core_clk,41.68
mprj_io_oe[14],41.58
_01494_,41.54
_06126_,41.54
_06220_,41.54
_06942_,41.54
_09155_,41.54
_13451_,41.54
_15179_,41.54
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[22\],41.54
soc.core.VexRiscv.execute_to_memory_PC\[19\],41.54
gpio_control_in_1a\[2\].gpio_defaults\[0\],41.495
_00280_,41.49
_00718_,41.49
_00874_,41.49
_01505_,41.49
_01595_,41.49
_01632_,41.49
_02323_,41.49
_02407_,41.49
_03857_,41.49
_03940_,41.49
_04471_,41.49
_04565_,41.49
_08451_,41.49
_09136_,41.49
_09200_,41.49
_09847_,41.49
_10233_,41.49
_10248_,41.49
_10683_,41.49
_10932_,41.49
_11164_,41.49
_11348_,41.49
_11514_,41.49
_11598_,41.49
_15056_,41.49
_16376_,41.49
gpio_control_in_2\[12\].gpio_pullup_sel,41.49
gpio_control_in_2\[9\].gpio_pulldown_sel,41.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[2\],41.49
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[26\],41.49
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[29\],41.49
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[18\],41.49
soc.core.VexRiscv.dBusWishbone_ADR\[17\],41.49
soc.core.VexRiscv.dBusWishbone_ADR\[5\],41.49
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[10\],41.49
soc.core.gpioin2_gpioin2_mode_storage,41.49
soc.core.mgmtsoc_litespisdrphycore_count\[3\],41.49
soc.core.mgmtsoc_value_status\[5\],41.49
soc.core.storage\[6\]\[3\],41.49
soc.core.storage_1\[1\]\[6\],41.49
net171,41.49
net253,41.49
net363,41.49
clknet_leaf_306_clock_ctrl.core_clk,41.49
net2167,41.49
soc.core.mgmtsoc_litespimmap_burst_adr\[24\],41.46
_00356_,41.44
_00377_,41.44
_00378_,41.44
_00866_,41.44
_01538_,41.44
_01912_,41.44
_02682_,41.44
_02724_,41.44
_03202_,41.44
_05404_,41.44
_06325_,41.44
_06511_,41.44
_06675_,41.44
_06966_,41.44
_06978_,41.44
_07433_,41.44
_07653_,41.44
_08043_,41.44
_08048_,41.44
_08196_,41.44
_08328_,41.44
_08568_,41.44
_08660_,41.44
_09368_,41.44
_10926_,41.44
_11339_,41.44
_11545_,41.44
_12141_,41.44
_12184_,41.44
_12290_,41.44
_12363_,41.44
_13898_,41.44
_14758_,41.44
_15141_,41.44
gpio_control_in_1\[2\].gpio_slew_sel,41.44
gpio_control_in_1a\[2\].gpio_pulldown_sel,41.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[27\],41.44
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[23\],41.44
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[27\],41.44
soc.core.interface0_bank_bus_dat_r\[21\],41.44
soc.core.mgmtsoc_master_tx_fifo_source_valid,41.44
net249,41.44
clknet_leaf_751_clock_ctrl.core_clk,41.44
net2093,41.44
pll.pll_control.prep\[1\],41.41
mprj_io_ie[18],41.395
mprj_io_pullup_sel[32],41.35
mprj_io_oe[9],41.3
gpio_control_in_1\[9\].gpio_defaults\[4\],41.185
mprj_io_out[25],41.18
mprj_io_pulldown_sel[13],41.18
_08770_,41.17
_11924_,41.17
clknet_leaf_2_clock_ctrl.core_clk,41.17
gpio_control_in_1a\[3\].shift_register\[6\],41.17
gpio_control_in_2\[12\].shift_register\[1\],41.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[22\],41.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[10\],41.17
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[16\],41.17
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[12\],41.17
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[14\],41.17
clknet_leaf_108_clock_ctrl.core_clk,41.17
clknet_leaf_467_clock_ctrl.core_clk,41.17
_05835_,41.12
_14130_,41.12
_15229_,41.12
_15900_,41.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[9\],41.12
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[16\],41.12
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[16\],41.12
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[23\],41.12
soc.core.VexRiscv.execute_to_memory_PC\[12\],41.12
soc.core.VexRiscv.when_DebugPlugin_l264_1,41.12
clknet_leaf_1321_clock_ctrl.core_clk,41.12
mprj_io_drive_sel[1],41.07
gpio_control_in_2\[2\].gpio_defaults\[3\],41.06
mprj_io_schmitt_sel[33],41.02
_01607_,40.98
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[7\],40.98
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[9\],40.98
gpio_control_bidir_2\[2\].gpio_defaults\[8\],40.945
_00321_,40.93
_00666_,40.93
_01316_,40.93
_04984_,40.93
_05574_,40.93
_06014_,40.93
_06074_,40.93
_06109_,40.93
_06437_,40.93
_06969_,40.93
_07647_,40.93
_08555_,40.93
_09673_,40.93
_10957_,40.93
_11212_,40.93
_12347_,40.93
_12722_,40.93
_13454_,40.93
_14676_,40.93
_14976_,40.93
_15583_,40.93
_15684_,40.93
_16124_,40.93
gpio_control_in_1\[3\].shift_register\[4\],40.93
gpio_control_in_1\[7\].shift_register\[3\],40.93
mprj_io_drive_sel[68],40.93
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[19\],40.93
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[3\],40.93
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[9\],40.93
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[3\],40.93
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[16\],40.93
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[31\],40.93
soc.core.storage_1\[13\]\[0\],40.93
net79,40.93
net244,40.93
net331,40.93
clknet_leaf_102_clock_ctrl.core_clk,40.93
clknet_leaf_1036_clock_ctrl.core_clk,40.93
clknet_leaf_1094_clock_ctrl.core_clk,40.93
clknet_leaf_1120_clock_ctrl.core_clk,40.93
net2286,40.93
_00172_,40.88
_00265_,40.88
_00610_,40.88
_00645_,40.88
_00792_,40.88
_01132_,40.88
_01293_,40.88
_01340_,40.88
_01624_,40.88
_02504_,40.88
_03793_,40.88
_04677_,40.88
_04742_,40.88
_06029_,40.88
_06982_,40.88
_07253_,40.88
_08241_,40.88
_08396_,40.88
_08984_,40.88
_10668_,40.88
_10746_,40.88
_10936_,40.88
_10982_,40.88
_11846_,40.88
_12928_,40.88
_13168_,40.88
_13393_,40.88
_13529_,40.88
_13560_,40.88
_13580_,40.88
_13927_,40.88
_14039_,40.88
_15354_,40.88
_15401_,40.88
_15587_,40.88
_15902_,40.88
gpio_control_in_2\[15\].shift_register\[2\],40.88
mgmt_buffers.la_data_in_enable\[12\],40.88
mgmt_buffers.la_data_in_enable\[43\],40.88
soc.core.VexRiscv.CsrPlugin_mepc\[22\],40.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[1\],40.88
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[27\],40.88
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[3\],40.88
soc.core.mgmtsoc_value_status\[21\],40.88
soc.core.spi_master_cs_storage\[14\],40.88
net1221,40.88
clknet_leaf_418_clock_ctrl.core_clk,40.85
flash_csb_oe,40.83
mprj_io_oe[27],40.82
mprj_io_drive_sel[59],40.74
gpio_control_in_2\[2\].gpio_defaults\[9\],40.665
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[27\],40.66
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[9\],40.66
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[13\],40.66
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[24\],40.66
clknet_leaf_1291_clock_ctrl.core_clk,40.66
_09519_,40.61
_10257_,40.61
_10356_,40.61
_14505_,40.61
gpio_control_in_2\[5\].mgmt_ena,40.61
gpio_control_in_2\[7\].shift_register\[2\],40.61
soc.core.VexRiscv.DebugPlugin_isPipBusy,40.61
soc.core.gpioin4_gpioin4_mode_storage,40.61
soc.core.uart_phy_rx_phase\[30\],40.61
clknet_leaf_206_clock_ctrl.core_clk,40.61
clknet_leaf_408_clock_ctrl.core_clk,40.61
clknet_leaf_634_clock_ctrl.core_clk,40.61
clknet_leaf_954_clock_ctrl.core_clk,40.61
_05804_,40.56
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[27\],40.56
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[6\],40.56
soc.core.mgmtsoc_bus_errors\[23\],40.56
soc.core.mgmtsoc_load_storage\[26\],40.56
gpio_control_in_1\[4\].gpio_defaults\[9\],40.455
mprj_io_ie[21],40.435
_00237_,40.42
_10857_,40.42
_11168_,40.42
_14888_,40.42
gpio_control_in_1\[7\].mgmt_ena,40.42
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[15\],40.42
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[18\],40.42
mprj_io_ie[13],40.415
_00037_,40.37
_00272_,40.37
_00324_,40.37
_00681_,40.37
_00743_,40.37
_00865_,40.37
_01487_,40.37
_04129_,40.37
_05736_,40.37
_06222_,40.37
_06870_,40.37
_07175_,40.37
_07446_,40.37
_07526_,40.37
_10085_,40.37
_14455_,40.37
_15255_,40.37
_15281_,40.37
_15662_,40.37
_15794_,40.37
gpio_control_in_1\[3\].gpio_inen,40.37
gpio_control_in_1a\[1\].shift_register\[6\],40.37
gpio_control_in_2\[0\].mgmt_ena,40.37
gpio_control_in_2\[5\].gpio_pullup_sel,40.37
gpio_control_in_2\[7\].gpio_pullup_sel,40.37
gpio_control_in_2\[8\].gpio_pullup_sel,40.37
soc.core.VexRiscv.CsrPlugin_mtvec_base\[17\],40.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[29\],40.37
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[16\],40.37
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[15\],40.37
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[27\],40.37
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[2\],40.37
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[24\],40.37
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[28\],40.37
net1294,40.37
clknet_leaf_295_clock_ctrl.core_clk,40.37
clknet_leaf_1312_clock_ctrl.core_clk,40.37
_00181_,40.32
_00217_,40.32
_00318_,40.32
_00388_,40.32
_00488_,40.32
_00560_,40.32
_00719_,40.32
_00778_,40.32
_00841_,40.32
_01346_,40.32
_01548_,40.32
_01668_,40.32
_02736_,40.32
_04784_,40.32
_05385_,40.32
_06125_,40.32
_06452_,40.32
_07057_,40.32
_07249_,40.32
_08064_,40.32
_10622_,40.32
_11568_,40.32
_11703_,40.32
_12203_,40.32
_13552_,40.32
_13636_,40.32
_14185_,40.32
_14220_,40.32
_14672_,40.32
_15964_,40.32
gpio_control_bidir_2\[0\].gpio_schmitt_sel,40.32
gpio_control_in_2\[12\].shift_register\[8\],40.32
gpio_control_in_2\[13\].serial_data_in,40.32
gpio_control_in_2\[7\].shift_register\[9\],40.32
mgmt_buffers.mprj_dat_i_core_bar\[14\],40.32
soc.core.VexRiscv.CsrPlugin_mtvec_base\[28\],40.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[20\],40.32
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[26\],40.32
soc.core.interface3_bank_bus_dat_r\[31\],40.32
net159,40.32
net168,40.32
net231,40.32
clknet_leaf_1239_clock_ctrl.core_clk,40.32
net1996,40.32
clknet_leaf_1167_clock_ctrl.core_clk,40.29
mgmt_buffers.la_data_in_core\[55\],40.23
mgmt_buffers.la_oenb_core\[41\],40.23
mgmt_io_out_hk\[0\],40.23
mprj_io_drive_sel[8],40.23
mprj_io_pulldown_sel[24],40.18
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[21\],40.1
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[13\],40.1
clknet_leaf_176_clock_ctrl.core_clk,40.1
_05127_,40.05
_12980_,40.05
_14450_,40.05
soc.core.VexRiscv.CsrPlugin_mepc\[17\],40.05
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[24\],40.05
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[26\],40.05
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[25\],40.05
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[7\],40.05
clknet_leaf_556_clock_ctrl.core_clk,40.05
clknet_leaf_707_clock_ctrl.core_clk,40.05
clknet_leaf_1052_clock_ctrl.core_clk,40.05
_14146_,40
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[14\],40
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[15\],40
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[4\],40
soc.core.dbg_uart_count\[15\],40
clknet_leaf_506_clock_ctrl.core_clk,40
mprj_io_pulldown_sel[28],39.9
mprj_io_oe[30],39.87
_00255_,39.86
_14681_,39.86
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[31\],39.86
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[13\],39.86
soc.core.VexRiscv.lastStagePc\[29\],39.86
soc.core.mgmtsoc_litespimmap_count\[7\],39.86
soc.core.mgmtsoc_value\[10\],39.86
clknet_leaf_157_clock_ctrl.core_clk,39.86
mprj_io_drive_sel[55],39.83
_00042_,39.81
_00335_,39.81
_00466_,39.81
_00927_,39.81
_01729_,39.81
_02463_,39.81
_03641_,39.81
_03856_,39.81
_03907_,39.81
_04793_,39.81
_05722_,39.81
_07255_,39.81
_07524_,39.81
_07636_,39.81
_08095_,39.81
_08166_,39.81
_08367_,39.81
_08694_,39.81
_08835_,39.81
_08949_,39.81
_09446_,39.81
_10690_,39.81
_10706_,39.81
_11866_,39.81
_12247_,39.81
_13514_,39.81
_14273_,39.81
_15997_,39.81
_16395_,39.81
gpio_control_in_2\[9\].shift_register\[7\],39.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[3\],39.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[2\],39.81
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[20\],39.81
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[3\],39.81
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[6\],39.81
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[26\],39.81
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[26\],39.81
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[23\],39.81
soc.core.dbg_uart_tx_data\[7\],39.81
soc.core.mgmtsoc_load_storage\[5\],39.81
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[7\],39.81
soc.core.storage_1\[11\]\[1\],39.81
clknet_leaf_29_clock_ctrl.core_clk,39.81
clknet_leaf_454_clock_ctrl.core_clk,39.81
clknet_leaf_510_clock_ctrl.core_clk,39.81
clknet_leaf_511_clock_ctrl.core_clk,39.81
clknet_leaf_933_clock_ctrl.core_clk,39.81
clknet_leaf_1051_clock_ctrl.core_clk,39.81
clknet_leaf_1264_clock_ctrl.core_clk,39.81
clknet_leaf_1322_clock_ctrl.core_clk,39.81
net2218,39.81
mprj_io_slew_sel[33],39.8
mprj_io_drive_sel[53],39.78
_00362_,39.76
_01753_,39.76
_01761_,39.76
_02351_,39.76
_03400_,39.76
_05105_,39.76
_05405_,39.76
_05754_,39.76
_05902_,39.76
_06184_,39.76
_07261_,39.76
_07438_,39.76
_07518_,39.76
_07873_,39.76
_09046_,39.76
_09811_,39.76
_10106_,39.76
_11312_,39.76
_11316_,39.76
_11341_,39.76
_12564_,39.76
_13697_,39.76
_13850_,39.76
_14224_,39.76
_14791_,39.76
_15711_,39.76
_16126_,39.76
_16127_,39.76
gpio_control_in_2\[4\].gpio_slew_sel,39.76
mgmt_buffers.la_data_in_enable\[11\],39.76
mgmt_buffers.mprj_dat_i_core_bar\[12\],39.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[5\],39.76
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[14\],39.76
soc.core.interface6_bank_bus_dat_r\[27\],39.76
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[12\],39.76
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[24\],39.76
soc.core.storage\[13\]\[0\],39.76
clknet_leaf_272_clock_ctrl.core_clk,39.76
clknet_leaf_821_clock_ctrl.core_clk,39.76
mprj_io_pullup_sel[12],39.745
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[25\],39.73
mgmt_buffers.la_data_in_core\[57\],39.67
gpio_control_bidir_1\[1\].mgmt_gpio_oeb,39.62
mprj_io_in[12],39.62
pll.ext_trim\[25\],39.62
mprj_io_drive_sel[44],39.61
_14301_,39.54
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[12\],39.54
soc.core.VexRiscv.dBus_cmd_halfPipe_payload_size\[0\],39.54
mprj_io_out[3],39.51
_05174_,39.49
_05859_,39.49
_10307_,39.49
_12623_,39.49
_13040_,39.49
_15161_,39.49
gpio_control_in_1\[0\].shift_register\[4\],39.49
gpio_control_in_1\[4\].shift_register\[9\],39.49
gpio_control_in_2\[14\].shift_register\[7\],39.49
soc.core.VexRiscv.CsrPlugin_mtvec_base\[25\],39.49
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[18\],39.49
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[4\],39.49
clknet_leaf_155_clock_ctrl.core_clk,39.49
clknet_leaf_373_clock_ctrl.core_clk,39.49
_08666_,39.44
_08802_,39.44
_15214_,39.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[1\],39.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[6\],39.44
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[25\],39.44
soc.core.VexRiscv.lastStagePc\[8\],39.44
soc.core.mgmtsoc_litespimmap_burst_adr\[14\],39.44
soc.core.uart_phy_rx_phase\[25\],39.44
soc.core.uart_tx_fifo_level0\[2\],39.44
clknet_leaf_55_clock_ctrl.core_clk,39.44
gpio_control_in_1a\[0\].gpio_defaults\[3\],39.345
mprj_io_drive_sel[14],39.34
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[8\],39.32
_05273_,39.3
_08356_,39.3
gpio_control_in_2\[11\].gpio_schmitt_sel,39.3
gpio_control_in_2\[11\].mgmt_ena,39.3
gpio_control_in_2\[9\].shift_register\[1\],39.3
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[8\],39.3
net285,39.3
net359,39.3
clknet_leaf_632_clock_ctrl.core_clk,39.3
gpio_control_bidir_1\[1\].gpio_defaults\[2\],39.285
_00300_,39.25
_00304_,39.25
_00384_,39.25
_01370_,39.25
_01600_,39.25
_01927_,39.25
_02633_,39.25
_03074_,39.25
_03194_,39.25
_03875_,39.25
_04547_,39.25
_05367_,39.25
_05473_,39.25
_05896_,39.25
_06827_,39.25
_06839_,39.25
_07612_,39.25
_08654_,39.25
_08850_,39.25
_08883_,39.25
_09677_,39.25
_10904_,39.25
_11013_,39.25
_11290_,39.25
_11753_,39.25
_13523_,39.25
_13601_,39.25
_13720_,39.25
_15055_,39.25
gpio_control_bidir_1\[0\].gpio_pullup_sel,39.25
gpio_control_bidir_2\[2\].shift_register\[3\],39.25
gpio_control_in_1\[10\].shift_register\[9\],39.25
gpio_control_in_1\[2\].pad_gpio_outen,39.25
gpio_control_in_2\[10\].shift_register\[7\],39.25
gpio_control_in_2\[1\].shift_register\[0\],39.25
pll.pll_control.count1\[2\],39.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[31\],39.25
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[14\],39.25
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[10\],39.25
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[15\],39.25
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[6\],39.25
soc.core.interface8_bank_bus_dat_r\[0\],39.25
soc.core.spi_master_clk_divider1\[12\],39.25
soc.core.storage\[2\]\[2\],39.25
soc.core.storage\[6\]\[1\],39.25
soc.core.uart_phy_rx_data\[3\],39.25
soc.core.uart_phy_tx_data\[0\],39.25
net261,39.25
clknet_leaf_321_clock_ctrl.core_clk,39.25
clknet_leaf_482_clock_ctrl.core_clk,39.25
clknet_leaf_1257_clock_ctrl.core_clk,39.25
net2087,39.25
net2246,39.25
_00154_,39.2
_00170_,39.2
_00214_,39.2
_00279_,39.2
_00361_,39.2
_00800_,39.2
_00994_,39.2
_02397_,39.2
_02773_,39.2
_03794_,39.2
_03827_,39.2
_04109_,39.2
_04897_,39.2
_04925_,39.2
_05299_,39.2
_05379_,39.2
_05624_,39.2
_06432_,39.2
_08046_,39.2
_08571_,39.2
_08692_,39.2
_08827_,39.2
_09499_,39.2
_09502_,39.2
_10477_,39.2
_11172_,39.2
_12414_,39.2
_12745_,39.2
_12854_,39.2
_13029_,39.2
_13969_,39.2
_14449_,39.2
_14670_,39.2
_15704_,39.2
_15775_,39.2
gpio_control_in_2\[10\].serial_data_out,39.2
mgmt_buffers.la_data_in_enable\[39\],39.2
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[0\],39.2
soc.core.mgmtsoc_value\[30\],39.2
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[8\],39.2
net89,39.2
net157,39.2
clknet_leaf_175_clock_ctrl.core_clk,39.2
clknet_leaf_742_clock_ctrl.core_clk,39.2
net2104,39.2
_05117_,39.17
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[20\],39.17
gpio_out_core,39.11
mgmt_buffers.la_oenb_core\[46\],39.06
mprj_io_slew_sel[13],39.06
soc.core.spi_sdoenb,39.06
net2478,39.06
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[15\],39.03
mprj_io_in[3],38.99
soc.core.VexRiscv.CsrPlugin_mepc\[30\],38.98
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address\[0\],38.98
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[24\],38.98
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[25\],38.98
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[24\],38.98
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[19\],38.98
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[30\],38.98
clknet_leaf_219_clock_ctrl.core_clk,38.98
clknet_leaf_222_clock_ctrl.core_clk,38.98
_12728_,38.93
clock_ctrl.divider.odd_0.initial_begin\[0\],38.93
gpio_control_in_1a\[0\].shift_register\[6\],38.93
gpio_control_in_2\[2\].shift_register\[2\],38.93
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[23\],38.93
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[27\],38.93
soc.core.dbg_uart_count\[8\],38.93
soc.core.dbg_uart_tx_phase\[1\],38.93
soc.core.la_ien_storage\[10\],38.93
soc.core.mgmtsoc_vexriscv_i_cmd_payload_wr,38.93
clknet_leaf_315_clock_ctrl.core_clk,38.93
clknet_leaf_376_clock_ctrl.core_clk,38.93
clknet_leaf_1007_clock_ctrl.core_clk,38.93
soc.core.mgmtsoc_litespimmap_burst_adr\[19\],38.9
_14313_,38.88
gpio_control_bidir_2\[0\].shift_register\[7\],38.88
soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address\[12\],38.88
soc.core.dbg_uart_rx_phase\[1\],38.88
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[13\],38.88
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[3\],38.88
clknet_leaf_1283_clock_ctrl.core_clk,38.88
mprj_io_schmitt_sel[31],38.78
mprj_io_schmitt_sel[35],38.76
_01255_,38.74
_06460_,38.74
clknet_leaf_5_clock_ctrl.core_clk,38.74
gpio_control_in_1a\[3\].gpio_defaults\[0\],38.695
_00153_,38.69
_01464_,38.69
_02042_,38.69
_02097_,38.69
_02416_,38.69
_04800_,38.69
_05327_,38.69
_05476_,38.69
_06451_,38.69
_07432_,38.69
_07750_,38.69
_08044_,38.69
_08206_,38.69
_08636_,38.69
_08738_,38.69
_08824_,38.69
_09262_,38.69
_09318_,38.69
_10695_,38.69
_11503_,38.69
_11572_,38.69
_12044_,38.69
_12192_,38.69
_12321_,38.69
_12376_,38.69
_12495_,38.69
_12584_,38.69
_14050_,38.69
_15746_,38.69
_16218_,38.69
_16456_,38.69
gpio_control_bidir_2\[0\].shift_register\[2\],38.69
gpio_control_in_1a\[2\].gpio_defaults\[1\],38.69
gpio_control_in_1a\[2\].shift_register\[8\],38.69
gpio_control_in_2\[4\].shift_register\[6\],38.69
gpio_control_in_2\[8\].gpio_schmitt_sel,38.69
mgmt_buffers.la_data_in_enable\[53\],38.69
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[8\],38.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[31\],38.69
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[15\],38.69
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[27\],38.69
soc.core.VexRiscv.lastStagePc\[11\],38.69
soc.core.gpioin1_enable_storage,38.69
soc.core.interface6_bank_bus_dat_r\[25\],38.69
soc.core.mgmtsoc_master_phyconfig_storage\[22\],38.69
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[3\],38.69
net70,38.69
net132,38.69
clknet_leaf_26_clock_ctrl.core_clk,38.69
clknet_leaf_154_clock_ctrl.core_clk,38.69
clknet_leaf_593_clock_ctrl.core_clk,38.69
clknet_leaf_1300_clock_ctrl.core_clk,38.69
net1994,38.69
net2384,38.69
net2417,38.69
net2427,38.69
gpio_control_bidir_2\[2\].gpio_defaults\[6\],38.675
clknet_leaf_822_clock_ctrl.core_clk,38.66
_00337_,38.64
_00368_,38.64
_00646_,38.64
_01888_,38.64
_04826_,38.64
_05172_,38.64
_05430_,38.64
_06734_,38.64
_06871_,38.64
_07297_,38.64
_07316_,38.64
_08003_,38.64
_08128_,38.64
_08823_,38.64
_08970_,38.64
_09473_,38.64
_10136_,38.64
_10231_,38.64
_10388_,38.64
_11211_,38.64
_11264_,38.64
_12356_,38.64
_13893_,38.64
_14369_,38.64
_14491_,38.64
_15635_,38.64
_15650_,38.64
gpio_control_in_2\[11\].serial_data_in,38.64
soc.core.VexRiscv.DebugPlugin_resetIt_regNext,38.64
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[4\],38.64
soc.core.interface9_bank_bus_dat_r\[6\],38.64
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[9\],38.64
soc.core.storage_1\[14\]\[3\],38.64
net60,38.64
net125,38.64
net133,38.64
net216,38.64
net367,38.64
clknet_leaf_987_clock_ctrl.core_clk,38.64
_10284_,38.61
soc.core.mgmtsoc_load_storage\[23\],38.61
mprj_io_out[22],38.57
_13609_,38.56
soc.core.gpioin5_gpioin5_edge_storage,38.56
mprj_io_slew_sel[3],38.55
mgmt_buffers.la_data_in_core\[56\],38.5
mgmt_buffers.la_oenb_core\[25\],38.5
mgmt_buffers.la_oenb_core\[48\],38.5
mprj_io_ie[8],38.495
_10173_,38.47
_05167_,38.42
clknet_leaf_220_clock_ctrl.core_clk,38.42
gpio_control_in_2\[4\].gpio_defaults\[7\],38.415
mprj_io_schmitt_sel[36],38.38
gpio_control_in_1a\[0\].gpio_defaults\[0\],38.375
_05866_,38.37
_13011_,38.37
_13248_,38.37
_14280_,38.37
_14501_,38.37
_14887_,38.37
gpio_control_bidir_2\[1\].shift_register\[1\],38.37
gpio_control_in_2\[4\].shift_register\[5\],38.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[7\],38.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[12\],38.37
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[19\],38.37
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[28\],38.37
soc.core.VexRiscv.dBusWishbone_ADR\[12\],38.37
clknet_leaf_268_clock_ctrl.core_clk,38.37
clknet_leaf_991_clock_ctrl.core_clk,38.37
clknet_leaf_996_clock_ctrl.core_clk,38.37
clknet_leaf_1115_clock_ctrl.core_clk,38.37
_05666_,38.32
_11876_,38.32
_15941_,38.32
gpio_control_bidir_1\[1\].shift_register\[7\],38.32
gpio_control_in_2\[14\].shift_register\[3\],38.32
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[29\],38.32
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[4\],38.32
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[19\],38.32
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[18\],38.32
soc.core.dbg_uart_cmd\[1\],38.32
soc.core.dbg_uart_count\[16\],38.32
soc.core.gpioin3_enable_storage,38.32
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[19\],38.32
clknet_leaf_308_clock_ctrl.core_clk,38.32
gpio_control_in_1\[7\].gpio_defaults\[6\],38.295
mprj_io_slew_sel[7],38.27
_05189_,38.23
_09393_,38.23
clock_ctrl.divider2.odd_0.out_counter,38.23
soc.core.mgmtsoc_value\[8\],38.23
gpio_control_in_1\[3\].gpio_defaults\[1\],38.215
gpio_control_in_1\[4\].gpio_defaults\[1\],38.215
_00233_,38.18
_01537_,38.18
_04815_,38.18
_13139_,38.18
_14218_,38.18
gpio_control_in_2\[9\].gpio_defaults\[6\],38.18
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[14\],38.18
soc.core.mgmtsoc_master_tx_fifo_source_payload_len\[4\],38.18
gpio_drive_select_core[0],38.17
mprj_io_schmitt_sel[37],38.16
_05867_,38.15
mprj_io_pulldown_sel[22],38.14
_01193_,38.13
_01792_,38.13
_03052_,38.13
_03231_,38.13
_03946_,38.13
_04423_,38.13
_04561_,38.13
_04767_,38.13
_04778_,38.13
_05157_,38.13
_05171_,38.13
_06059_,38.13
_06599_,38.13
_07899_,38.13
_08232_,38.13
_08338_,38.13
_09716_,38.13
_09762_,38.13
_09860_,38.13
_09865_,38.13
_11189_,38.13
_11718_,38.13
_13354_,38.13
_13873_,38.13
_14641_,38.13
_15276_,38.13
_15657_,38.13
_15735_,38.13
gpio_control_in_1\[3\].serial_data_out,38.13
gpio_control_in_1a\[4\].gpio_pulldown_sel,38.13
mgmt_buffers.la_data_in_mprj\[14\],38.13
mprj_io_in[6],38.13
pll.itrim\[15\],38.13
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[21\],38.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[24\],38.13
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[29\],38.13
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[26\],38.13
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[27\],38.13
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[12\],38.13
soc.core.VexRiscv.dBusWishbone_ADR\[8\],38.13
soc.core.VexRiscv.decode_to_execute_SRC_USE_SUB_LESS,38.13
soc.core.interface3_bank_bus_dat_r\[26\],38.13
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[23\],38.13
net98,38.13
net148,38.13
clknet_leaf_53_clock_ctrl.core_clk,38.13
clknet_leaf_575_clock_ctrl.core_clk,38.13
clknet_leaf_865_clock_ctrl.core_clk,38.13
mprj_io_pulldown_sel[8],38.11
_11771_,38.1
_12769_,38.1
_00305_,38.08
_00798_,38.08
_02220_,38.08
_02750_,38.08
_02818_,38.08
_03115_,38.08
_03302_,38.08
_03506_,38.08
_04796_,38.08
_05673_,38.08
_06036_,38.08
_06313_,38.08
_06336_,38.08
_06484_,38.08
_06609_,38.08
_07826_,38.08
_07854_,38.08
_09074_,38.08
_09081_,38.08
_11113_,38.08
_11239_,38.08
_11712_,38.08
_11784_,38.08
_12236_,38.08
_12516_,38.08
_15322_,38.08
_16245_,38.08
mgmt_buffers.la_data_in_mprj\[3\],38.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[24\],38.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[28\],38.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[24\],38.08
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[19\],38.08
net113,38.08
net178,38.08
net2078,38.08
net2188,38.08
net2214,38.08
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[26\],38.05
gpio_control_in_1a\[2\].gpio_defaults\[2\],38.045
mprj_io_pulldown_sel[9],38.02
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[12\],38
pll.ext_trim\[7\],37.99
soc.core.bus_dat_r\[26\],37.94
_11478_,37.86
gpio_control_in_2\[0\].shift_register\[1\],37.86
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[21\],37.86
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[13\],37.86
clknet_leaf_305_clock_ctrl.core_clk,37.86
gpio_control_in_1a\[4\].gpio_defaults\[8\],37.815
_05764_,37.81
gpio_control_bidir_2\[2\].shift_register\[8\],37.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[5\],37.81
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[6\],37.81
soc.core.dbg_uart_rx_phase\[26\],37.81
soc.core.uart_phy_rx_count\[3\],37.81
clknet_leaf_309_clock_ctrl.core_clk,37.81
clknet_leaf_638_clock_ctrl.core_clk,37.81
clknet_leaf_755_clock_ctrl.core_clk,37.81
clknet_leaf_1261_clock_ctrl.core_clk,37.81
_05097_,37.76
_05281_,37.76
_10204_,37.76
_12045_,37.76
gpio_control_in_2\[10\].shift_register\[1\],37.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[9\],37.76
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[9\],37.76
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[6\],37.76
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[3\],37.76
clknet_leaf_1102_clock_ctrl.core_clk,37.76
mprj_io_schmitt_sel[32],37.71
mprj_io_pulldown_sel[20],37.66
mprj_io_slew_sel[37],37.65
_05148_,37.62
_11512_,37.62
gpio_control_in_1a\[2\].shift_register\[1\],37.62
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[29\],37.62
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[6\],37.62
soc.core.mgmtsoc_load_storage\[24\],37.62
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[10\],37.62
net395,37.62
mprj_io_pullup_sel[16],37.575
_00017_,37.57
_00053_,37.57
_00142_,37.57
_00553_,37.57
_00759_,37.57
_01025_,37.57
_01142_,37.57
_01764_,37.57
_01936_,37.57
_02112_,37.57
_04486_,37.57
_04571_,37.57
_04726_,37.57
_05050_,37.57
_06064_,37.57
_06347_,37.57
_06790_,37.57
_07379_,37.57
_07610_,37.57
_07740_,37.57
_08033_,37.57
_08042_,37.57
_08100_,37.57
_08597_,37.57
_08688_,37.57
_08916_,37.57
_10280_,37.57
_10710_,37.57
_11192_,37.57
_11869_,37.57
_12217_,37.57
_12419_,37.57
_12729_,37.57
_13170_,37.57
_15646_,37.57
_15904_,37.57
_16428_,37.57
gpio_control_in_1\[1\].pad_gpio_outen,37.57
gpio_control_in_2\[3\].mgmt_ena,37.57
gpio_control_in_2\[7\].gpio_oe_override,37.57
pll.itrim\[16\],37.57
soc.core.VexRiscv.CsrPlugin_mtval\[7\],37.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[15\],37.57
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[24\],37.57
soc.core.dbg_uart_tx_phase\[17\],37.57
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[6\],37.57
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[17\],37.57
soc.core.multiregimpl61_regs1,37.57
soc.core.storage_1\[11\]\[2\],37.57
soc.core.storage_1\[13\]\[3\],37.57
net400,37.57
clknet_leaf_231_clock_ctrl.core_clk,37.57
clknet_leaf_264_clock_ctrl.core_clk,37.57
clknet_leaf_1198_clock_ctrl.core_clk,37.57
clknet_3_1_1_clock_ctrl.core_clk,37.57
net2266,37.57
gpio_control_in_1\[4\].gpio_defaults\[7\],37.525
_00425_,37.52
_00811_,37.52
_01164_,37.52
_01545_,37.52
_01618_,37.52
_02092_,37.52
_02655_,37.52
_03085_,37.52
_03887_,37.52
_03898_,37.52
_03999_,37.52
_04432_,37.52
_04852_,37.52
_04998_,37.52
_06743_,37.52
_06826_,37.52
_06868_,37.52
_07194_,37.52
_08579_,37.52
_08934_,37.52
_08996_,37.52
_09682_,37.52
_10195_,37.52
_10246_,37.52
_11630_,37.52
_11764_,37.52
_12354_,37.52
_12417_,37.52
_13030_,37.52
_13532_,37.52
_14314_,37.52
_15069_,37.52
_15465_,37.52
_15574_,37.52
_15597_,37.52
_16430_,37.52
gpio_control_in_1a\[2\].shift_register\[6\],37.52
gpio_control_in_2\[11\].shift_register\[1\],37.52
gpio_control_in_2\[12\].pad_gpio_outen,37.52
gpio_control_in_2\[6\].gpio_pullup_sel,37.52
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[3\],37.52
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[10\],37.52
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[12\],37.52
soc.core.dbg_uart_tx_phase\[29\],37.52
soc.core.multiregimpl54_regs1,37.52
soc.core.spi_master_miso_data\[3\],37.52
net2385,37.52
mprj_io_schmitt_sel[22],37.49
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[10\],37.44
soc.core.count\[10\],37.44
gpio_control_in_2\[11\].gpio_defaults\[4\],37.345
_09263_,37.3
_10411_,37.3
soc.core.uart_phy_rx_data\[2\],37.3
clknet_leaf_270_clock_ctrl.core_clk,37.3
pll.pll_control.oscbuf\[1\],37.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[8\],37.25
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[3\],37.25
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[5\],37.25
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[12\],37.25
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[29\],37.25
clknet_leaf_139_clock_ctrl.core_clk,37.25
gpio_control_in_1a\[2\].gpio_defaults\[3\],37.245
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[1\],37.2
soc.core.mgmtsoc_master_phyconfig_storage\[13\],37.2
mprj_io_out[9],37.17
gpio_control_in_2\[3\].gpio_defaults\[4\],37.135
_02547_,37.11
_03916_,37.06
_04567_,37.06
_08834_,37.06
gpio_control_in_1\[6\].gpio_pulldown_sel,37.06
gpio_control_in_2\[8\].mgmt_ena,37.06
pll.itrim\[4\],37.06
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[13\],37.06
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[3\],37.06
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[28\],37.06
soc.core.uart_phy_rx_phase\[5\],37.06
gpio_control_bidir_2\[0\].gpio_defaults\[6\],37.045
_00005_,37.01
_00673_,37.01
_00814_,37.01
_00864_,37.01
_01037_,37.01
_01696_,37.01
_02542_,37.01
_02597_,37.01
_03020_,37.01
_03690_,37.01
_03914_,37.01
_04733_,37.01
_05013_,37.01
_06391_,37.01
_06537_,37.01
_07029_,37.01
_07278_,37.01
_07901_,37.01
_08603_,37.01
_09303_,37.01
_10933_,37.01
_10954_,37.01
_11110_,37.01
_11556_,37.01
_12097_,37.01
_12111_,37.01
_12709_,37.01
_13216_,37.01
_13698_,37.01
_14173_,37.01
_14345_,37.01
_14563_,37.01
_15068_,37.01
_16015_,37.01
_16071_,37.01
gpio_control_in_1\[8\].shift_register\[4\],37.01
gpio_control_in_2\[8\].serial_data_in,37.01
mgmt_buffers.la_data_in_enable\[5\],37.01
soc.core.VexRiscv.CsrPlugin_mtval\[23\],37.01
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[6\],37.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[15\],37.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[11\],37.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[7\],37.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[23\],37.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[6\],37.01
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[9\],37.01
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[6\],37.01
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[26\],37.01
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[26\],37.01
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[14\],37.01
soc.core.mgmtsoc_litespimmap_count\[0\],37.01
soc.core.mgmtsoc_litespisdrphycore_sr_out\[29\],37.01
soc.core.multiregimpl59_regs1,37.01
soc.core.uart_phy_tx_data\[3\],37.01
soc.core.uart_tx_fifo_consume\[0\],37.01
net111,37.01
net116,37.01
clknet_leaf_81_clock_ctrl.core_clk,37.01
clknet_leaf_181_clock_ctrl.core_clk,37.01
clknet_leaf_843_clock_ctrl.core_clk,37.01
clknet_leaf_1185_clock_ctrl.core_clk,37.01
net2081,37.01
net2094,37.01
net2103,37.01
net2151,37.01
net2206,37.01
net2282,37.01
gpio_control_in_1\[0\].gpio_defaults\[8\],37.005
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[19\],36.98
_00191_,36.96
_00211_,36.96
_00285_,36.96
_00340_,36.96
_00582_,36.96
_00720_,36.96
_00837_,36.96
_01700_,36.96
_02513_,36.96
_03951_,36.96
_04397_,36.96
_05395_,36.96
_06213_,36.96
_06819_,36.96
_06837_,36.96
_07022_,36.96
_07461_,36.96
_07922_,36.96
_07928_,36.96
_07950_,36.96
_07965_,36.96
_08271_,36.96
_09154_,36.96
_10644_,36.96
_10679_,36.96
_10759_,36.96
_11334_,36.96
_11695_,36.96
_11859_,36.96
_12253_,36.96
_12336_,36.96
_13173_,36.96
_13625_,36.96
_13938_,36.96
_14049_,36.96
_14209_,36.96
_14523_,36.96
_14817_,36.96
_16346_,36.96
gpio_control_in_1\[3\].gpio_slew_sel,36.96
gpio_control_in_1a\[4\].serial_data_out,36.96
gpio_control_in_2\[11\].gpio_slew_sel,36.96
mgmt_buffers.la_data_in_mprj_bar\[4\],36.96
mgmt_buffers.mprj_dat_i_core_bar\[0\],36.96
pll.itrim\[14\],36.96
soc.core.VexRiscv.CsrPlugin_mstatus_MPP\[0\],36.96
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address\[2\],36.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[14\],36.96
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[28\],36.96
soc.core.interface6_bank_bus_dat_r\[3\],36.96
soc.core.mgmtsoc_litespimmap_burst_adr\[16\],36.96
soc.core.mgmtsoc_reload_storage\[23\],36.96
soc.core.storage\[14\]\[5\],36.96
net176,36.96
net206,36.96
net214,36.96
net368,36.96
net397,36.96
clknet_leaf_695_clock_ctrl.core_clk,36.96
clknet_leaf_1174_clock_ctrl.core_clk,36.96
_12052_,36.93
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[8\],36.93
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[27\],36.93
gpio_control_in_1\[4\].gpio_defaults\[8\],36.915
mgmt_buffers.la_data_in_core\[58\],36.87
mprj_io_in[15],36.87
_11775_,36.74
gpio_control_in_1a\[4\].shift_register\[2\],36.74
mprj_io_pullup_sel[14],36.735
gpio_control_in_2\[2\].gpio_defaults\[4\],36.705
_11473_,36.69
_12792_,36.69
_13001_,36.69
_13495_,36.69
_14241_,36.69
_14370_,36.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[30\],36.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[5\],36.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[23\],36.69
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[25\],36.69
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[12\],36.69
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[3\],36.69
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[25\],36.69
soc.core.dbg_uart_words_count\[2\],36.69
soc.core.mgmtsoc_vexriscv_transfer_in_progress,36.69
soc.core.storage_1\[4\]\[5\],36.69
soc.core.uart_phy_rx_phase\[26\],36.69
soc.core.user_irq_ena_storage\[0\],36.69
_05095_,36.64
_10188_,36.64
_14289_,36.64
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[15\],36.64
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[30\],36.64
soc.core.mgmtsoc_litespimmap_count\[5\],36.64
_00393_,36.55
mprj_io_drive_sel[21],36.54
mprj_io_pulldown_sel[29],36.54
_04824_,36.5
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[3\],36.5
clknet_leaf_109_clock_ctrl.core_clk,36.5
clknet_leaf_722_clock_ctrl.core_clk,36.5
clknet_leaf_1203_clock_ctrl.core_clk,36.5
net2318,36.5
gpio_control_bidir_1\[0\].gpio_defaults\[2\],36.455
_00165_,36.45
_00920_,36.45
_00967_,36.45
_01325_,36.45
_02493_,36.45
_03591_,36.45
_03833_,36.45
_03968_,36.45
_06092_,36.45
_06961_,36.45
_07133_,36.45
_08573_,36.45
_08680_,36.45
_08794_,36.45
_08812_,36.45
_09634_,36.45
_10271_,36.45
_10291_,36.45
_10805_,36.45
_10821_,36.45
_12301_,36.45
_12871_,36.45
_13057_,36.45
_13195_,36.45
_13666_,36.45
_14221_,36.45
_14726_,36.45
_15144_,36.45
_15411_,36.45
_15535_,36.45
_15585_,36.45
gpio_control_bidir_1\[0\].gpio_schmitt_sel,36.45
gpio_control_bidir_1\[1\].pad_gpio_out,36.45
gpio_control_in_2\[1\].gpio_pullup_sel,36.45
gpio_control_in_2\[4\].shift_register\[9\],36.45
mgmt_buffers.la_data_in_mprj_bar\[14\],36.45
mgmt_buffers.mprj_dat_i_core_bar\[21\],36.45
pll.itrim\[13\],36.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[30\],36.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[20\],36.45
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[27\],36.45
soc.core.interface10_bank_bus_dat_r\[28\],36.45
soc.core.mgmtsoc_reload_storage\[3\],36.45
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[6\],36.45
soc.core.mgmtsoc_zero_trigger_d,36.45
soc.core.multiregimpl20_regs1,36.45
soc.core.multiregimpl49_regs0,36.45
net255,36.45
net302,36.45
net341,36.45
net345,36.45
net348,36.45
clknet_leaf_197_clock_ctrl.core_clk,36.45
clknet_leaf_441_clock_ctrl.core_clk,36.45
net2326,36.45
mprj_io_pullup_sel[11],36.425
_00291_,36.4
_00385_,36.4
_00429_,36.4
_00641_,36.4
_00670_,36.4
_00876_,36.4
_00882_,36.4
_01188_,36.4
_01212_,36.4
_02421_,36.4
_04122_,36.4
_04787_,36.4
_05904_,36.4
_06061_,36.4
_06959_,36.4
_07591_,36.4
_07948_,36.4
_08116_,36.4
_08664_,36.4
_09242_,36.4
_09512_,36.4
_10432_,36.4
_11147_,36.4
_11565_,36.4
_12218_,36.4
_12277_,36.4
_12342_,36.4
_13628_,36.4
_14381_,36.4
_14732_,36.4
_15018_,36.4
_15480_,36.4
_15663_,36.4
gpio_control_in_1\[10\].gpio_pulldown_sel,36.4
gpio_control_in_1\[1\].serial_data_out,36.4
gpio_control_in_2\[1\].shift_register\[1\],36.4
gpio_control_in_2\[6\].gpio_pulldown_sel,36.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[15\],36.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[23\],36.4
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[1\],36.4
soc.core.mgmtsoc_value\[24\],36.4
soc.core.storage\[13\]\[1\],36.4
soc.core.uart_tx_fifo_level0\[3\],36.4
net212,36.4
net1949,36.4
mprj_io_in[16],36.39
mprj_io_pulldown_sel[25],36.38
mprj_io_pullup_sel[34],36.375
clknet_leaf_470_clock_ctrl.core_clk,36.37
gpio_control_in_2\[11\].gpio_defaults\[6\],36.365
gpio_control_in_2\[9\].gpio_defaults\[7\],36.325
gpio_control_in_1\[1\].gpio_defaults\[0\],36.305
net1809,36.26
user_io_oeb\[24\],36.26
mprj_io_ie[7],36.215
gpio_control_in_1\[3\].gpio_defaults\[5\],36.2
_04983_,36.18
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[8\],36.18
_11214_,36.13
_12695_,36.13
_13066_,36.13
gpio_control_in_1\[10\].shift_register\[5\],36.13
soc.core.VexRiscv.CsrPlugin_mtval\[18\],36.13
soc.core.VexRiscv.CsrPlugin_mtval\[3\],36.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[30\],36.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[7\],36.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[10\],36.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[29\],36.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[2\],36.13
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[19\],36.13
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[16\],36.13
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[7\],36.13
soc.core.dbg_uart_tx_count\[0\],36.13
soc.core.dbg_uart_tx_count\[2\],36.13
soc.core.mgmtsoc_reload_storage\[30\],36.13
clknet_leaf_372_clock_ctrl.core_clk,36.13
clknet_leaf_931_clock_ctrl.core_clk,36.13
clknet_leaf_965_clock_ctrl.core_clk,36.13
clknet_leaf_1093_clock_ctrl.core_clk,36.13
pll.ringosc.dstage\[4\].id.out,36.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[13\],36.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[0\],36.08
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[22\],36.08
soc.core.dbg_uart_count\[3\],36.08
soc.core.mgmtsoc_value_status\[24\],36.08
clknet_leaf_365_clock_ctrl.core_clk,36.08
gpio_control_in_1\[8\].gpio_defaults\[8\],36.035
mprj_io_oe[5],35.98
gpio_control_in_1\[1\].gpio_defaults\[1\],35.975
_00136_,35.94
_00952_,35.94
_01377_,35.94
_02162_,35.94
_02482_,35.94
_02574_,35.94
_06487_,35.94
_11495_,35.94
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[3\],35.94
_00755_,35.89
_01250_,35.89
_02130_,35.89
_02132_,35.89
_02202_,35.89
_03186_,35.89
_03808_,35.89
_03841_,35.89
_03858_,35.89
_05136_,35.89
_05353_,35.89
_05728_,35.89
_06261_,35.89
_07061_,35.89
_07134_,35.89
_07406_,35.89
_07920_,35.89
_08055_,35.89
_08155_,35.89
_08357_,35.89
_08836_,35.89
_08868_,35.89
_08872_,35.89
_09168_,35.89
_09871_,35.89
_09928_,35.89
_10055_,35.89
_10720_,35.89
_10971_,35.89
_11177_,35.89
_12201_,35.89
_13871_,35.89
_13896_,35.89
_14307_,35.89
_14678_,35.89
_15157_,35.89
_15358_,35.89
_16260_,35.89
gpio_control_in_2\[13\].shift_register\[1\],35.89
gpio_control_in_2\[14\].pad_gpio_outen,35.89
gpio_control_in_2\[3\].gpio_schmitt_sel,35.89
mgmt_buffers.la_data_in_mprj\[54\],35.89
mgmt_buffers.la_data_in_mprj_bar\[37\],35.89
soc.core.VexRiscv.CsrPlugin_mtval\[6\],35.89
soc.core.VexRiscv.CsrPlugin_mtvec_base\[10\],35.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[8\],35.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[13\],35.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[4\],35.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[15\],35.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[30\],35.89
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[5\],35.89
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[26\],35.89
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[30\],35.89
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[13\],35.89
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[28\],35.89
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[13\],35.89
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[5\],35.89
soc.core.dbg_uart_tx_phase\[10\],35.89
soc.core.mgmtsoc_value\[5\],35.89
soc.core.spi_master_cs_storage\[11\],35.89
soc.core.storage\[10\]\[4\],35.89
soc.core.storage\[13\]\[2\],35.89
soc.core.storage_1\[15\]\[2\],35.89
net91,35.89
net201,35.89
net358,35.89
net364,35.89
clknet_leaf_239_clock_ctrl.core_clk,35.89
clknet_leaf_474_clock_ctrl.core_clk,35.89
clknet_leaf_1230_clock_ctrl.core_clk,35.89
clknet_3_5_1_clock_ctrl.core_clk,35.89
net2248,35.89
gpio_control_in_1\[1\].gpio_defaults\[8\],35.885
gpio_control_in_1\[9\].gpio_defaults\[9\],35.885
mprj_io_drive_sel[27],35.87
_00200_,35.84
_00806_,35.84
_01909_,35.84
_02140_,35.84
_02950_,35.84
_03499_,35.84
_04031_,35.84
_04593_,35.84
_04879_,35.84
_04902_,35.84
_05106_,35.84
_06117_,35.84
_06263_,35.84
_07037_,35.84
_07236_,35.84
_07356_,35.84
_07723_,35.84
_08047_,35.84
_08194_,35.84
_09297_,35.84
_10123_,35.84
_11012_,35.84
_11860_,35.84
_12739_,35.84
_12915_,35.84
_13899_,35.84
_15278_,35.84
_16284_,35.84
gpio_control_in_1\[4\].gpio_slew_sel,35.84
gpio_control_in_1a\[4\].pad_gpio_outen,35.84
gpio_control_in_2\[11\].pad_gpio_outen,35.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[14\],35.84
soc.core.VexRiscv._zz_memory_ENV_CTRL\[1\],35.84
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[18\],35.84
soc.core.mgmtsoc_scratch_storage\[15\],35.84
soc.core.mgmtsoc_scratch_storage\[23\],35.84
soc.core.storage\[2\]\[4\],35.84
net162,35.84
net284,35.84
net294,35.84
clknet_leaf_466_clock_ctrl.core_clk,35.84
clknet_3_6_1_clock_ctrl.core_clk,35.84
net2135,35.84
clknet_leaf_460_clock_ctrl.core_clk,35.81
gpio_control_in_1\[0\].gpio_defaults\[9\],35.785
gpio_control_in_1\[6\].gpio_defaults\[0\],35.745
gpio_control_in_1a\[4\].gpio_defaults\[0\],35.745
soc.core.count\[18\],35.72
mgmt_buffers.la_data_in_core\[45\],35.7
mprj_io_drive_sel[10],35.69
_05236_,35.62
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[27\],35.62
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[8\],35.62
mprj_io_oe[11],35.58
_09536_,35.57
_09806_,35.57
_12734_,35.57
gpio_control_in_1\[10\].shift_register\[1\],35.57
pll.itrim\[20\],35.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[6\],35.57
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[5\],35.57
soc.core.VexRiscv.dBusWishbone_ADR\[23\],35.57
soc.core.mgmtsoc_reload_storage\[8\],35.57
clknet_leaf_370_clock_ctrl.core_clk,35.57
clknet_leaf_509_clock_ctrl.core_clk,35.57
_05321_,35.52
_14137_,35.52
_14363_,35.52
_15208_,35.52
pll.ringosc.dstage\[8\].id.ts,35.52
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[24\],35.52
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[19\],35.52
soc.core.count\[4\],35.52
soc.core.dbg_uart_tx_phase\[24\],35.52
soc.core.mgmtsoc_litespimmap_burst_adr\[2\],35.52
soc.core.mgmtsoc_litespisdrphycore_count\[2\],35.52
soc.core.mgmtsoc_load_storage\[4\],35.52
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[18\],35.52
gpio_control_in_2\[14\].gpio_defaults\[6\],35.395
_02359_,35.38
_02516_,35.38
_14915_,35.38
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[19\],35.38
soc.core.gpioin0_gpioin0_mode_storage,35.38
clknet_leaf_696_clock_ctrl.core_clk,35.38
mprj_io_ie[3],35.375
mprj_io_drive_sel[18],35.36
mprj_io_in[8],35.36
_00161_,35.33
_00355_,35.33
_01427_,35.33
_02183_,35.33
_02289_,35.33
_02414_,35.33
_04067_,35.33
_05052_,35.33
_05254_,35.33
_05457_,35.33
_05641_,35.33
_05811_,35.33
_06146_,35.33
_06186_,35.33
_06314_,35.33
_06453_,35.33
_07546_,35.33
_08244_,35.33
_08321_,35.33
_08399_,35.33
_08588_,35.33
_08881_,35.33
_09675_,35.33
_09809_,35.33
_09852_,35.33
_09867_,35.33
_10092_,35.33
_10093_,35.33
_10218_,35.33
_11821_,35.33
_12723_,35.33
_12947_,35.33
_13624_,35.33
_13722_,35.33
_13845_,35.33
_13854_,35.33
_14391_,35.33
_14788_,35.33
_15457_,35.33
_15589_,35.33
_15836_,35.33
gpio_control_bidir_1\[1\].shift_register\[0\],35.33
gpio_control_in_2\[15\].gpio_pulldown_sel,35.33
gpio_control_in_2\[4\].mgmt_ena,35.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[30\],35.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[24\],35.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[29\],35.33
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[27\],35.33
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[28\],35.33
soc.core.dbg_uart_count\[11\],35.33
soc.core.mgmtsoc_reload_storage\[4\],35.33
soc.core.mgmtsoc_value\[15\],35.33
net326,35.33
net366,35.33
clknet_leaf_41_clock_ctrl.core_clk,35.33
clknet_leaf_312_clock_ctrl.core_clk,35.33
net1908,35.33
net2029,35.33
net2200,35.33
net2265,35.33
net2310,35.33
mprj_io_out[17],35.31
_00317_,35.28
_00357_,35.28
_00805_,35.28
_01466_,35.28
_01536_,35.28
_03539_,35.28
_04180_,35.28
_04501_,35.28
_04621_,35.28
_05139_,35.28
_05891_,35.28
_06199_,35.28
_06208_,35.28
_06650_,35.28
_06741_,35.28
_06924_,35.28
_06946_,35.28
_07739_,35.28
_08032_,35.28
_08060_,35.28
_08282_,35.28
_08405_,35.28
_08776_,35.28
_08955_,35.28
_09220_,35.28
_09668_,35.28
_10139_,35.28
_10579_,35.28
_10603_,35.28
_12544_,35.28
_13240_,35.28
_13362_,35.28
_13771_,35.28
_14032_,35.28
_14162_,35.28
_15025_,35.28
_15569_,35.28
gpio_control_in_1\[9\].gpio_schmitt_sel,35.28
gpio_control_in_2\[13\].gpio_inen,35.28
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_payload_address\[3\],35.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[1\],35.28
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[9\],35.28
soc.core.dbg_uart_tx_phase\[28\],35.28
soc.core.interface0_bank_bus_dat_r\[16\],35.28
soc.core.mgmtsoc_scratch_storage\[7\],35.28
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[15\],35.28
soc.core.multiregimpl29_regs0,35.28
soc.core.multiregimpl5_regs1,35.28
soc.core.storage\[13\]\[3\],35.28
soc.core.storage\[4\]\[2\],35.28
net195,35.28
net243,35.28
clknet_leaf_411_clock_ctrl.core_clk,35.28
net1862,35.28
net2136,35.28
net2163,35.28
net2187,35.28
net2296,35.28
net2423,35.28
gpio_control_in_1\[6\].gpio_defaults\[8\],35.235
_13606_,35.2
gpio_control_in_1\[2\].gpio_defaults\[9\],35.195
mgmt_buffers.la_oenb_core\[56\],35.14
mgmt_io_out_hk\[1\],35.14
mprj_io_drive_sel[15],35.08
_15697_,35.06
flash_io1_oe,35.06
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[6\],35.06
soc.core.dbg_uart_tx_phase\[2\],35.06
clknet_leaf_567_clock_ctrl.core_clk,35.06
clknet_leaf_1006_clock_ctrl.core_clk,35.06
clock_ctrl.divider.odd_0.counter\[1\],35.01
gpio_control_in_2\[15\].shift_register\[3\],35.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[0\],35.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[15\],35.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[10\],35.01
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[23\],35.01
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[28\],35.01
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[9\],35.01
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[9\],35.01
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[13\],35.01
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[15\],35.01
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[15\],35.01
soc.core.storage_1\[0\]\[5\],35.01
clknet_leaf_135_clock_ctrl.core_clk,35.01
clknet_leaf_211_clock_ctrl.core_clk,35.01
clknet_leaf_252_clock_ctrl.core_clk,35.01
clknet_leaf_446_clock_ctrl.core_clk,35.01
clknet_leaf_1088_clock_ctrl.core_clk,35.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[27\],34.96
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[17\],34.96
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[30\],34.96
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[29\],34.96
soc.core.mgmtsoc_scratch_storage\[13\],34.96
mprj_io_drive_sel[3],34.91
gpio_control_in_2\[6\].gpio_defaults\[3\],34.895
_12532_,34.87
mprj_io_out[10],34.86
net1823,34.85
_00046_,34.82
_01793_,34.82
_02545_,34.82
_15256_,34.82
gpio_control_bidir_2\[2\].pad_gpio_outen,34.82
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[25\],34.82
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[6\],34.82
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[22\],34.82
net173,34.82
_00411_,34.77
_00481_,34.77
_00537_,34.77
_00672_,34.77
_00679_,34.77
_00698_,34.77
_01816_,34.77
_01828_,34.77
_02260_,34.77
_02458_,34.77
_02498_,34.77
_02740_,34.77
_02813_,34.77
_03234_,34.77
_03714_,34.77
_05286_,34.77
_05567_,34.77
_05684_,34.77
_05842_,34.77
_06133_,34.77
_06781_,34.77
_06846_,34.77
_07199_,34.77
_08049_,34.77
_08735_,34.77
_08737_,34.77
_08749_,34.77
_08917_,34.77
_09150_,34.77
_09304_,34.77
_10236_,34.77
_10669_,34.77
_11008_,34.77
_12626_,34.77
_13411_,34.77
_14014_,34.77
_14101_,34.77
_14585_,34.77
_14899_,34.77
_15043_,34.77
_15150_,34.77
_15436_,34.77
gpio_control_in_1\[5\].gpio_schmitt_sel,34.77
gpio_control_in_1\[6\].gpio_schmitt_sel,34.77
gpio_control_in_2\[12\].pad_gpio_out,34.77
gpio_control_in_2\[8\].gpio_oe_override,34.77
mgmt_buffers.la_data_in_enable\[8\],34.77
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[27\],34.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[29\],34.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[14\],34.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[11\],34.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[3\],34.77
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[6\],34.77
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[23\],34.77
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[29\],34.77
soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg\[3\],34.77
soc.core.VexRiscv.execute_to_memory_ALIGNEMENT_FAULT,34.77
soc.core.interface4_bank_bus_dat_r\[2\],34.77
soc.core.spi_master_mosi_data\[7\],34.77
soc.core.storage_1\[10\]\[2\],34.77
net343,34.77
clknet_leaf_1201_clock_ctrl.core_clk,34.77
clknet_leaf_1219_clock_ctrl.core_clk,34.77
net2019,34.77
net2131,34.77
net2228,34.77
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[20\],34.74
_00010_,34.72
_00243_,34.72
_00604_,34.72
_00676_,34.72
_00804_,34.72
_00832_,34.72
_00838_,34.72
_01511_,34.72
_01776_,34.72
_01892_,34.72
_01943_,34.72
_02334_,34.72
_03913_,34.72
_04054_,34.72
_04115_,34.72
_04256_,34.72
_04680_,34.72
_04775_,34.72
_05743_,34.72
_06023_,34.72
_06256_,34.72
_06724_,34.72
_06954_,34.72
_06963_,34.72
_07120_,34.72
_07239_,34.72
_07281_,34.72
_07294_,34.72
_07732_,34.72
_08018_,34.72
_09679_,34.72
_11513_,34.72
_11872_,34.72
_12188_,34.72
_12250_,34.72
_12813_,34.72
_13005_,34.72
_13035_,34.72
_13217_,34.72
_13932_,34.72
_14366_,34.72
_14423_,34.72
_16367_,34.72
gpio_control_in_1a\[3\].shift_register\[5\],34.72
gpio_control_in_2\[8\].shift_register\[0\],34.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[14\],34.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[8\],34.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[24\],34.72
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[3\],34.72
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[3\],34.72
soc.core.gpioin3_gpioin3_irq,34.72
soc.core.storage\[1\]\[7\],34.72
soc.core.uart_phy_rx_phase\[15\],34.72
net287,34.72
mprj_io_schmitt_sel[19],34.59
mgmt_buffers.la_oenb_core\[28\],34.58
mgmt_buffers.la_oenb_core\[44\],34.58
mprj_io_oe[29],34.55
_08607_,34.5
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[15\],34.5
soc.core.mgmtsoc_master_phyconfig_storage\[15\],34.5
clknet_leaf_168_clock_ctrl.core_clk,34.5
clknet_leaf_690_clock_ctrl.core_clk,34.5
_05124_,34.45
_12329_,34.45
_14290_,34.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[10\],34.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[6\],34.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[14\],34.45
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[25\],34.45
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[9\],34.45
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[18\],34.45
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[29\],34.45
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[4\],34.45
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[27\],34.45
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[16\],34.45
soc.core.dbg_uart_rx_count\[2\],34.45
soc.core.mgmtsoc_value_status\[18\],34.45
soc.core.storage\[9\]\[3\],34.45
soc.core.storage_1\[10\]\[6\],34.45
soc.core.storage_1\[7\]\[0\],34.45
clknet_leaf_819_clock_ctrl.core_clk,34.45
clknet_leaf_1310_clock_ctrl.core_clk,34.45
mprj_io_slew_sel[6],34.44
_15133_,34.4
_15915_,34.4
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[29\],34.4
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[6\],34.4
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[16\],34.4
soc.core.dbg_uart_rx_phase\[7\],34.4
soc.core.mgmtsoc_value\[2\],34.4
clknet_leaf_45_clock_ctrl.core_clk,34.4
gpio_control_in_1\[5\].gpio_defaults\[2\],34.355
_11612_,34.31
mprj_io_pulldown_sel[27],34.27
_00809_,34.26
_01380_,34.26
_02310_,34.26
gpio_control_in_2\[11\].gpio_pulldown_sel,34.26
_00511_,34.21
_01108_,34.21
_02300_,34.21
_02350_,34.21
_03527_,34.21
_05160_,34.21
_05397_,34.21
_05735_,34.21
_05941_,34.21
_05954_,34.21
_06142_,34.21
_06566_,34.21
_07519_,34.21
_07730_,34.21
_08138_,34.21
_09285_,34.21
_09833_,34.21
_11121_,34.21
_11368_,34.21
_11390_,34.21
_11818_,34.21
_13206_,34.21
_14187_,34.21
_14693_,34.21
_15044_,34.21
_15104_,34.21
_16278_,34.21
_16450_,34.21
gpio_control_in_1\[7\].shift_register\[8\],34.21
gpio_control_in_1a\[5\].gpio_pulldown_sel,34.21
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[17\],34.21
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[19\],34.21
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[15\],34.21
soc.core.VexRiscv.dBus_cmd_halfPipe_payload_size\[1\],34.21
soc.core.VexRiscv.execute_to_memory_PC\[7\],34.21
soc.core.dbg_uart_tx_data\[4\],34.21
soc.core.mgmtsoc_value_status\[8\],34.21
soc.core.multiregimpl56_regs0,34.21
soc.core.spi_master_miso_data\[6\],34.21
soc.core.storage_1\[8\]\[2\],34.21
net124,34.21
clknet_leaf_393_clock_ctrl.core_clk,34.21
net2077,34.21
net2106,34.21
net2119,34.21
net2166,34.21
net2252,34.21
net2325,34.21
net2409,34.21
mprj_io_oe[28],34.19
_00287_,34.16
_00330_,34.16
_00600_,34.16
_00671_,34.16
_01315_,34.16
_02819_,34.16
_04059_,34.16
_05515_,34.16
_05592_,34.16
_06221_,34.16
_06241_,34.16
_07298_,34.16
_07368_,34.16
_08089_,34.16
_08126_,34.16
_08162_,34.16
_08803_,34.16
_10122_,34.16
_10440_,34.16
_11133_,34.16
_11203_,34.16
_12828_,34.16
_13079_,34.16
_13675_,34.16
_13922_,34.16
_14160_,34.16
_14191_,34.16
_14200_,34.16
_14286_,34.16
_14537_,34.16
_14789_,34.16
_14847_,34.16
_14994_,34.16
_15209_,34.16
_15466_,34.16
_15928_,34.16
gpio_control_in_1\[5\].gpio_slew_sel,34.16
mgmt_buffers.mprj_dat_i_core_bar\[22\],34.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[20\],34.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[17\],34.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[24\],34.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[23\],34.16
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[23\],34.16
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[26\],34.16
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[16\],34.16
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[1\],34.16
net330,34.16
clknet_opt_8_0_clock_ctrl.core_clk,34.16
net2277,34.16
gpio_control_bidir_2\[2\].gpio_defaults\[2\],34.125
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[18\],34.08
mgmt_buffers.la_data_in_core\[41\],34.07
mprj_io_oe[25],34.07
gpio_control_in_1a\[1\].gpio_defaults\[3\],34.065
gpio_control_in_1a\[1\].gpio_defaults\[6\],33.995
_14343_,33.99
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[25\],33.99
gpio_control_in_1\[1\].gpio_defaults\[9\],33.945
mprj_io_in[9],33.94
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[4\],33.94
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[4\],33.94
clknet_leaf_195_clock_ctrl.core_clk,33.94
clknet_leaf_1140_clock_ctrl.core_clk,33.94
_09323_,33.89
_14135_,33.89
_14188_,33.89
_15134_,33.89
_15184_,33.89
gpio_control_bidir_2\[1\].shift_register\[0\],33.89
soc.core.VexRiscv.CsrPlugin_mtvec_base\[8\],33.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[10\],33.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[18\],33.89
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[28\],33.89
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[0\],33.89
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[26\],33.89
clknet_leaf_93_clock_ctrl.core_clk,33.89
clknet_leaf_975_clock_ctrl.core_clk,33.89
_05839_,33.84
_12733_,33.84
_15285_,33.84
pll.pll_control.oscbuf\[2\],33.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[21\],33.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[17\],33.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[20\],33.84
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[10\],33.84
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[0\],33.84
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[11\],33.84
soc.core.mgmtsoc_reload_storage\[11\],33.84
mprj_io_ie[29],33.805
gpio_control_in_2\[13\].shift_register\[3\],33.8
mprj_io_pullup_sel[8],33.74
_01371_,33.7
_01756_,33.7
_04624_,33.7
_04779_,33.7
gpio_control_in_1a\[1\].gpio_defaults\[5\],33.7
mprj_io_out[2],33.7
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[14\],33.7
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[15\],33.7
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[19\],33.7
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[22\],33.7
soc.core.la_ien_storage\[19\],33.7
net228,33.7
gpio_control_in_1\[4\].gpio_defaults\[3\],33.685
mprj_io_pulldown_sel[26],33.67
_00004_,33.65
_00072_,33.65
_00513_,33.65
_00518_,33.65
_00558_,33.65
_00711_,33.65
_00931_,33.65
_01101_,33.65
_01145_,33.65
_01481_,33.65
_01703_,33.65
_02216_,33.65
_05123_,33.65
_05322_,33.65
_05755_,33.65
_05843_,33.65
_06544_,33.65
_06793_,33.65
_07169_,33.65
_07307_,33.65
_09459_,33.65
_09510_,33.65
_09646_,33.65
_09676_,33.65
_10315_,33.65
_10952_,33.65
_11028_,33.65
_11675_,33.65
_12123_,33.65
_12388_,33.65
_12617_,33.65
_12890_,33.65
_12901_,33.65
_12975_,33.65
_13929_,33.65
_14272_,33.65
_15527_,33.65
_16021_,33.65
_16053_,33.65
_16235_,33.65
_16416_,33.65
_16460_,33.65
gpio_control_in_1\[7\].gpio_pullup_sel,33.65
gpio_control_in_2\[8\].shift_register\[1\],33.65
mgmt_buffers.la_data_in_enable\[19\],33.65
mgmt_buffers.la_data_in_mprj_bar\[11\],33.65
mgmt_buffers.user_irq\[1\],33.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[24\],33.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[12\],33.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[29\],33.65
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[4\],33.65
soc.core.VexRiscv.execute_to_memory_PC\[17\],33.65
soc.core.VexRiscv.lastStagePc\[14\],33.65
soc.core.mgmtsoc_value\[29\],33.65
soc.core.storage_1\[5\]\[4\],33.65
clknet_leaf_31_clock_ctrl.core_clk,33.65
clknet_leaf_153_clock_ctrl.core_clk,33.65
clknet_leaf_259_clock_ctrl.core_clk,33.65
clknet_leaf_464_clock_ctrl.core_clk,33.65
clknet_leaf_496_clock_ctrl.core_clk,33.65
clknet_leaf_697_clock_ctrl.core_clk,33.65
clknet_leaf_1096_clock_ctrl.core_clk,33.65
clknet_leaf_1251_clock_ctrl.core_clk,33.65
clknet_3_3_1_clock_ctrl.core_clk,33.65
net2168,33.65
mprj_io_drive_sel[17],33.61
_00539_,33.6
_00738_,33.6
_00758_,33.6
_00764_,33.6
_00818_,33.6
_00990_,33.6
_01245_,33.6
_03460_,33.6
_03563_,33.6
_05751_,33.6
_06110_,33.6
_07000_,33.6
_07645_,33.6
_07777_,33.6
_07975_,33.6
_07977_,33.6
_08024_,33.6
_08082_,33.6
_08113_,33.6
_09555_,33.6
_09674_,33.6
_10769_,33.6
_10792_,33.6
_11303_,33.6
_11337_,33.6
_11861_,33.6
_11934_,33.6
_12106_,33.6
_12109_,33.6
_12351_,33.6
_12749_,33.6
_13644_,33.6
_14169_,33.6
_14552_,33.6
_14600_,33.6
_14949_,33.6
_16162_,33.6
_16311_,33.6
_16369_,33.6
gpio_control_in_1\[6\].gpio_slew_sel,33.6
gpio_control_in_1\[9\].gpio_inen,33.6
gpio_control_in_1a\[0\].shift_register\[4\],33.6
gpio_control_in_2\[1\].gpio_schmitt_sel,33.6
mgmt_buffers.la_data_in_mprj_bar\[36\],33.6
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[2\],33.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[21\],33.6
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[16\],33.6
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[21\],33.6
soc.core.interface10_bank_bus_dat_r\[6\],33.6
soc.core.interface3_bank_bus_dat_r\[11\],33.6
soc.core.mgmtsoc_value_status\[20\],33.6
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[9\],33.6
soc.core.multiregimpl55_regs1,33.6
soc.core.multiregimpl62_regs1,33.6
soc.core.storage_1\[8\]\[5\],33.6
soc.core.uart_phy_tx_data\[5\],33.6
net141,33.6
net248,33.6
net1241,33.6
net2378,33.6
net2458,33.6
mprj_io_schmitt_sel[14],33.57
pll.ringosc.dstage\[1\].id.ts,33.57
soc.core.uart_phy_rx_phase\[6\],33.57
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[17\],33.52
mgmt_buffers.la_data_in_core\[42\],33.51
mgmt_buffers.la_data_in_core\[49\],33.51
mgmt_buffers.la_data_in_core\[51\],33.51
soc.core.hk_cyc,33.51
gpio_control_in_1\[3\].gpio_defaults\[4\],33.505
mgmt_buffers.la_data_in_core\[33\],33.46
mgmt_buffers.la_oenb_core\[57\],33.46
mprj_io_in[0],33.46
mprj_io_out[6],33.46
soc.core.bus_dat_r\[25\],33.46
_10282_,33.38
_14452_,33.38
_05126_,33.33
_09268_,33.33
_09411_,33.33
_11584_,33.33
_12051_,33.33
_15244_,33.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[16\],33.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[30\],33.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[1\],33.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[4\],33.33
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[24\],33.33
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[22\],33.33
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[4\],33.33
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[9\],33.33
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[30\],33.33
_13246_,33.28
_15885_,33.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[2\],33.28
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[3\],33.28
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[8\],33.28
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[19\],33.28
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[15\],33.28
soc.core.VexRiscv.lastStagePc\[27\],33.28
soc.core.dbg_uart_tx_phase\[15\],33.28
gpio_control_bidir_2\[2\].gpio_defaults\[3\],33.215
_08703_,33.19
_11452_,33.19
gpio_control_in_1\[6\].gpio_defaults\[9\],33.145
_05061_,33.14
_14439_,33.14
gpio_control_in_2\[7\].gpio_slew_sel,33.14
soc.core.mgmtsoc_zero_pending,33.14
clknet_leaf_300_clock_ctrl.core_clk,33.14
clknet_leaf_871_clock_ctrl.core_clk,33.14
_00007_,33.09
_00162_,33.09
_00174_,33.09
_00240_,33.09
_00552_,33.09
_00775_,33.09
_01135_,33.09
_02107_,33.09
_02135_,33.09
_04441_,33.09
_05369_,33.09
_05873_,33.09
_05981_,33.09
_06335_,33.09
_06477_,33.09
_06507_,33.09
_07198_,33.09
_07264_,33.09
_07369_,33.09
_07523_,33.09
_07566_,33.09
_07676_,33.09
_08368_,33.09
_08412_,33.09
_08742_,33.09
_09045_,33.09
_09450_,33.09
_09575_,33.09
_09678_,33.09
_10666_,33.09
_11289_,33.09
_12238_,33.09
_13419_,33.09
_14074_,33.09
_14251_,33.09
_14967_,33.09
_15169_,33.09
_15591_,33.09
_15675_,33.09
_15959_,33.09
_16318_,33.09
_16427_,33.09
_16455_,33.09
clock_ctrl.divider.even_0.counter\[2\],33.09
clock_ctrl.divider.syncNp\[0\],33.09
clock_ctrl.pll_clk_sel,33.09
gpio_control_bidir_2\[2\].pad_gpio_out,33.09
gpio_control_in_1a\[5\].shift_register\[7\],33.09
gpio_control_in_2\[13\].shift_register\[7\],33.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[24\],33.09
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[20\],33.09
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[14\],33.09
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[25\],33.09
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[6\],33.09
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[12\],33.09
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[7\],33.09
soc.core.interface10_bank_bus_dat_r\[11\],33.09
soc.core.interface19_bank_bus_dat_r\[2\],33.09
soc.core.interface4_bank_bus_dat_r\[3\],33.09
soc.core.mgmtsoc_reload_storage\[17\],33.09
net205,33.09
net283,33.09
net329,33.09
net332,33.09
clknet_leaf_382_clock_ctrl.core_clk,33.09
clknet_leaf_1236_clock_ctrl.core_clk,33.09
clknet_leaf_1313_clock_ctrl.core_clk,33.09
net1939,33.09
net2355,33.09
gpio_control_bidir_1\[1\].gpio_defaults\[1\],33.085
mprj_io_slew_sel[9],33.08
_04967_,33.06
_13230_,33.06
_00155_,33.04
_00224_,33.04
_00264_,33.04
_00358_,33.04
_00445_,33.04
_00760_,33.04
_01133_,33.04
_01496_,33.04
_02769_,33.04
_03038_,33.04
_03537_,33.04
_03801_,33.04
_03921_,33.04
_03933_,33.04
_04526_,33.04
_04560_,33.04
_04786_,33.04
_04876_,33.04
_05349_,33.04
_05683_,33.04
_05726_,33.04
_06275_,33.04
_06373_,33.04
_06686_,33.04
_06941_,33.04
_07366_,33.04
_07634_,33.04
_08014_,33.04
_08668_,33.04
_09065_,33.04
_09124_,33.04
_09651_,33.04
_09756_,33.04
_10664_,33.04
_10902_,33.04
_11681_,33.04
_12333_,33.04
_12430_,33.04
_12583_,33.04
_13008_,33.04
_13074_,33.04
_13078_,33.04
_13378_,33.04
_13754_,33.04
_14889_,33.04
_14900_,33.04
_15054_,33.04
_16095_,33.04
clock_ctrl.divider.syncNp\[2\],33.04
gpio_control_bidir_1\[1\].gpio_outen,33.04
gpio_control_in_1\[4\].pad_gpio_outen,33.04
gpio_control_in_1a\[0\].shift_register\[8\],33.04
gpio_control_in_2\[14\].serial_data_in,33.04
gpio_control_in_2\[5\].gpio_slew_sel,33.04
gpio_control_in_2\[9\].gpio_slew_sel,33.04
mgmt_buffers.user_irq\[0\],33.04
mgmt_buffers.user_irq_bar\[2\],33.04
pll.itrim\[12\],33.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[18\],33.04
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[21\],33.04
soc.core.interface3_bank_bus_dat_r\[30\],33.04
soc.core.uart_phy_tx_data\[6\],33.04
net2100,33.04
net2429,33.04
mprj_io_in[13],33.02
_15305_,33.01
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[7\],33.01
gpio_control_bidir_2\[1\].gpio_defaults\[2\],33.005
gpio_control_in_1a\[3\].gpio_defaults\[5\],32.995
soc.core.mgmtsoc_litespimmap_count\[4\],32.96
net1804,32.9
mgmt_buffers.la_oenb_core\[27\],32.9
mprj_io_pulldown_sel[5],32.86
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[18\],32.82
soc.core.VexRiscv.dBusWishbone_ADR\[19\],32.82
soc.core.VexRiscv.lastStagePc\[13\],32.82
_08857_,32.77
_15303_,32.77
gpio_control_bidir_2\[0\].shift_register\[3\],32.77
gpio_control_in_1\[2\].shift_register\[7\],32.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[13\],32.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[2\],32.77
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[12\],32.77
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[15\],32.77
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[15\],32.77
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[23\],32.77
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[6\],32.77
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[16\],32.77
soc.core.VexRiscv.dBusWishbone_ADR\[27\],32.77
clknet_leaf_250_clock_ctrl.core_clk,32.77
clknet_leaf_1281_clock_ctrl.core_clk,32.77
mprj_io_in[7],32.74
mprj_io_oe[12],32.74
gpio_control_in_1\[7\].gpio_defaults\[1\],32.725
_10219_,32.72
_14077_,32.72
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[4\],32.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[16\],32.72
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[23\],32.72
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[17\],32.72
soc.core.mgmtsoc_litespisdrphycore_cnt\[2\],32.72
soc.core.spi_master_miso_data\[7\],32.72
soc.core.storage_1\[14\]\[0\],32.72
clknet_leaf_366_clock_ctrl.core_clk,32.72
mprj_io_in[1],32.71
gpio_control_in_2\[2\].gpio_defaults\[7\],32.695
mprj_io_drive_sel[16],32.67
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[12\],32.63
_05219_,32.58
_12823_,32.58
_12982_,32.58
_12991_,32.58
gpio_control_in_2\[0\].pad_gpio_outen,32.58
mprj_io_in[30],32.58
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[27\],32.58
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[7\],32.58
soc.core.uart_phy_tx_count\[0\],32.58
_00266_,32.53
_00320_,32.53
_00365_,32.53
_01105_,32.53
_01641_,32.53
_01689_,32.53
_01714_,32.53
_02577_,32.53
_02629_,32.53
_02646_,32.53
_03189_,32.53
_03203_,32.53
_04023_,32.53
_04739_,32.53
_05649_,32.53
_06108_,32.53
_06147_,32.53
_06156_,32.53
_06183_,32.53
_06949_,32.53
_07309_,32.53
_08017_,32.53
_08504_,32.53
_08760_,32.53
_09253_,32.53
_09395_,32.53
_09533_,32.53
_09671_,32.53
_10180_,32.53
_11124_,32.53
_11508_,32.53
_11563_,32.53
_11654_,32.53
_11912_,32.53
_12385_,32.53
_12873_,32.53
_12930_,32.53
_12951_,32.53
_12977_,32.53
_12989_,32.53
_13983_,32.53
_14036_,32.53
_14503_,32.53
_14617_,32.53
_14821_,32.53
_15231_,32.53
_15247_,32.53
_15318_,32.53
_15564_,32.53
_15645_,32.53
_15752_,32.53
_15960_,32.53
_16348_,32.53
clock_ctrl.reset_delay\[0\],32.53
gpio_control_in_1\[8\].gpio_outen,32.53
mgmt_buffers.la_data_in_mprj\[8\],32.53
soc.core.VexRiscv.CsrPlugin_mtval\[15\],32.53
soc.core.VexRiscv.CsrPlugin_mtvec_base\[14\],32.53
soc.core.VexRiscv.CsrPlugin_mtvec_base\[19\],32.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[5\],32.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[27\],32.53
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[18\],32.53
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[15\],32.53
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[13\],32.53
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[29\],32.53
soc.core.VexRiscv._zz_writeBack_ENV_CTRL\[0\],32.53
soc.core.VexRiscv.lastStagePc\[23\],32.53
soc.core.dbg_uart_count\[10\],32.53
soc.core.dbg_uart_count\[4\],32.53
soc.core.storage_1\[3\]\[2\],32.53
soc.core.storage_1\[5\]\[0\],32.53
soc.core.uart_phy_rx_count\[2\],32.53
net78,32.53
clknet_leaf_457_clock_ctrl.core_clk,32.53
clknet_leaf_480_clock_ctrl.core_clk,32.53
clknet_leaf_617_clock_ctrl.core_clk,32.53
clknet_leaf_1118_clock_ctrl.core_clk,32.53
net2005,32.53
net2071,32.53
net2256,32.53
net2426,32.53
_00087_,32.48
_00131_,32.48
_00407_,32.48
_00815_,32.48
_01446_,32.48
_01645_,32.48
_02223_,32.48
_03200_,32.48
_05073_,32.48
_05500_,32.48
_06000_,32.48
_06049_,32.48
_06216_,32.48
_06527_,32.48
_07642_,32.48
_07698_,32.48
_09514_,32.48
_09672_,32.48
_09708_,32.48
_10474_,32.48
_10886_,32.48
_11078_,32.48
_12794_,32.48
_13013_,32.48
_13618_,32.48
_14045_,32.48
_14690_,32.48
_14974_,32.48
_15000_,32.48
_15751_,32.48
gpio_control_bidir_2\[1\].gpio_pulldown_sel,32.48
gpio_control_in_1\[4\].gpio_schmitt_sel,32.48
gpio_control_in_2\[10\].pad_gpio_outen,32.48
gpio_control_in_2\[5\].pad_gpio_out,32.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[3\],32.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[27\],32.48
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[8\],32.48
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[15\],32.48
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[14\],32.48
soc.core.spi_master_mosi_data\[5\],32.48
net236,32.48
clknet_leaf_98_clock_ctrl.core_clk,32.48
net2311,32.48
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[10\],32.45
mprj_io_pulldown_sel[7],32.42
mgmt_buffers.la_data_in_core\[63\],32.39
mprj_io_pulldown_sel[0],32.39
pll.enable,32.39
mgmt_buffers.la_data_in_core\[59\],32.34
mgmt_buffers.la_data_in_core\[60\],32.34
mgmt_buffers.la_oenb_core\[30\],32.34
mgmt_buffers.la_oenb_core\[40\],32.34
pll.ringosc.dstage\[4\].id.ts,32.26
soc.core.mgmtsoc_load_storage\[2\],32.26
clknet_leaf_395_clock_ctrl.core_clk,32.26
clknet_leaf_841_clock_ctrl.core_clk,32.26
_05312_,32.21
_14213_,32.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[10\],32.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[23\],32.21
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[6\],32.21
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[4\],32.21
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[12\],32.21
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[1\],32.21
soc.core.dbg_uart_rx_phase\[3\],32.21
clknet_leaf_235_clock_ctrl.core_clk,32.21
clknet_leaf_1319_clock_ctrl.core_clk,32.21
gpio_control_in_1\[2\].gpio_defaults\[7\],32.165
gpio_control_in_1\[6\].gpio_defaults\[2\],32.165
_05072_,32.16
_14125_,32.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[27\],32.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[22\],32.16
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[11\],32.16
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[18\],32.16
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[8\],32.16
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[12\],32.16
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[13\],32.16
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[9\],32.16
soc.core.storage_1\[14\]\[7\],32.16
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[29\],32.07
net1861,32.025
gpio_control_in_1a\[4\].gpio_defaults\[9\],32.025
_07639_,32.02
_10652_,32.02
_12294_,32.02
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[13\],32.02
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[20\],32.02
mprj_io_in[14],31.98
_00095_,31.97
_00230_,31.97
_00387_,31.97
_01282_,31.97
_01895_,31.97
_02287_,31.97
_03144_,31.97
_03862_,31.97
_05188_,31.97
_05191_,31.97
_05662_,31.97
_05672_,31.97
_06050_,31.97
_06842_,31.97
_07156_,31.97
_07554_,31.97
_08929_,31.97
_08959_,31.97
_09695_,31.97
_09760_,31.97
_10671_,31.97
_11120_,31.97
_11317_,31.97
_11413_,31.97
_12900_,31.97
_13175_,31.97
_13185_,31.97
_13841_,31.97
_14463_,31.97
_14698_,31.97
_14714_,31.97
_15667_,31.97
_16068_,31.97
_16351_,31.97
gpio_control_in_1\[3\].gpio_schmitt_sel,31.97
gpio_control_in_2\[10\].mgmt_ena,31.97
soc.core.VexRiscv.CsrPlugin_mtvec_base\[18\],31.97
soc.core.VexRiscv.HazardSimplePlugin_writeBackBuffer_valid,31.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[13\],31.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[11\],31.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[28\],31.97
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[18\],31.97
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[9\],31.97
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[7\],31.97
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[27\],31.97
soc.core.VexRiscv.execute_to_memory_PC\[26\],31.97
soc.core.VexRiscv.lastStagePc\[18\],31.97
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[28\],31.97
soc.core.count\[11\],31.97
soc.core.dbg_uart_tx_phase\[8\],31.97
soc.core.interface4_bank_bus_dat_r\[5\],31.97
soc.core.memdat_1\[3\],31.97
soc.core.mgmtsoc_value_status\[6\],31.97
soc.core.multiregimpl45_regs0,31.97
clknet_leaf_17_clock_ctrl.core_clk,31.97
net1976,31.97
net2132,31.97
net2177,31.97
net2255,31.97
net2469,31.97
mprj_io_pulldown_sel[23],31.94
mprj_io_pullup_sel[10],31.935
_00452_,31.92
_00486_,31.92
_00799_,31.92
_01634_,31.92
_02093_,31.92
_02184_,31.92
_02483_,31.92
_03295_,31.92
_03298_,31.92
_03684_,31.92
_03966_,31.92
_04020_,31.92
_04390_,31.92
_04679_,31.92
_04768_,31.92
_05007_,31.92
_05165_,31.92
_06150_,31.92
_06161_,31.92
_06344_,31.92
_06412_,31.92
_06579_,31.92
_06581_,31.92
_07168_,31.92
_07182_,31.92
_07792_,31.92
_07806_,31.92
_07910_,31.92
_07926_,31.92
_08051_,31.92
_08130_,31.92
_08839_,31.92
_08972_,31.92
_09187_,31.92
_09353_,31.92
_09704_,31.92
_09932_,31.92
_10211_,31.92
_10744_,31.92
_11075_,31.92
_11162_,31.92
_11167_,31.92
_11417_,31.92
_11752_,31.92
_12202_,31.92
_12880_,31.92
_12970_,31.92
_13027_,31.92
_13033_,31.92
_13039_,31.92
_13727_,31.92
_13823_,31.92
_14003_,31.92
_14018_,31.92
_14454_,31.92
_14458_,31.92
_15182_,31.92
_16168_,31.92
_16286_,31.92
_16316_,31.92
_16445_,31.92
gpio_control_in_2\[10\].serial_data_in,31.92
gpio_control_in_2\[10\].shift_register\[8\],31.92
mgmt_buffers.la_data_in_enable\[57\],31.92
pll.ringosc.dstage\[7\].id.out,31.92
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[20\],31.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[5\],31.92
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[19\],31.92
soc.core.interface14_bank_bus_dat_r\[0\],31.92
soc.core.uart_phy_tx_phase\[20\],31.92
net224,31.92
net389,31.92
clknet_3_0_1_clock_ctrl.core_clk,31.92
net1875,31.92
net2105,31.92
net2452,31.92
mgmt_buffers.la_data_in_core\[38\],31.83
mprj_io_oe[0],31.71
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[9\],31.7
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[13\],31.7
clknet_leaf_749_clock_ctrl.core_clk,31.7
mprj_io_slew_sel[14],31.68
_05162_,31.65
_14133_,31.65
clock_ctrl.use_pll_second,31.65
gpio_control_in_2\[1\].mgmt_ena,31.65
gpio_control_in_2\[1\].shift_register\[8\],31.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[22\],31.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[10\],31.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[4\],31.65
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[9\],31.65
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[17\],31.65
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[23\],31.65
soc.core.uart_phy_tx_phase\[29\],31.65
soc.core.VexRiscv.CsrPlugin_mtvec_base\[2\],31.6
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[21\],31.6
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[9\],31.6
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[24\],31.6
soc.core.mgmtsoc_value_status\[12\],31.6
mprj_io_out[12],31.55
mprj_io_schmitt_sel[12],31.55
_02393_,31.46
_02612_,31.46
_03755_,31.46
_14085_,31.46
gpio_control_in_2\[2\].gpio_inen,31.46
pll.itrim\[17\],31.46
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[17\],31.46
soc.core.memdat_1\[7\],31.46
net112,31.46
net1919,31.46
net2301,31.46
_00202_,31.41
_00218_,31.41
_00557_,31.41
_00731_,31.41
_01274_,31.41
_01549_,31.41
_01577_,31.41
_01882_,31.41
_02278_,31.41
_02517_,31.41
_02658_,31.41
_05099_,31.41
_05394_,31.41
_05729_,31.41
_06105_,31.41
_07407_,31.41
_08645_,31.41
_08814_,31.41
_09011_,31.41
_10867_,31.41
_10885_,31.41
_10996_,31.41
_11072_,31.41
_11154_,31.41
_12319_,31.41
_12545_,31.41
_13363_,31.41
_13546_,31.41
_13705_,31.41
_13866_,31.41
_14281_,31.41
_14793_,31.41
_14975_,31.41
_15165_,31.41
_15257_,31.41
_16028_,31.41
_16356_,31.41
gpio_control_bidir_2\[1\].shift_register\[5\],31.41
gpio_control_in_1\[5\].shift_register\[1\],31.41
gpio_control_in_2\[0\].shift_register\[3\],31.41
gpio_control_in_2\[13\].pad_gpio_outen,31.41
gpio_control_in_2\[3\].shift_register\[3\],31.41
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[31\],31.41
soc.core.VexRiscv.CsrPlugin_mepc\[1\],31.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[17\],31.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[28\],31.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[7\],31.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[28\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[27\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[16\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[29\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[19\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[15\],31.41
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[26\],31.41
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[27\],31.41
soc.core.VexRiscv.lastStagePc\[15\],31.41
soc.core.interface10_bank_bus_dat_r\[10\],31.41
soc.core.memdat_1\[0\],31.41
net62,31.41
net66,31.41
net386,31.41
clknet_leaf_1157_clock_ctrl.core_clk,31.41
net1945,31.41
net2042,31.41
net2109,31.41
net2140,31.41
net2141,31.41
net2199,31.41
net2217,31.41
net2455,31.41
mprj_io_drive_sel[9],31.4
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[10\],31.38
soc.core.mgmtsoc_reload_storage\[28\],31.38
_00144_,31.36
_00386_,31.36
_00495_,31.36
_00516_,31.36
_00599_,31.36
_00652_,31.36
_00956_,31.36
_01865_,31.36
_02101_,31.36
_02355_,31.36
_02453_,31.36
_03628_,31.36
_03837_,31.36
_03962_,31.36
_04092_,31.36
_04482_,31.36
_04638_,31.36
_04817_,31.36
_04917_,31.36
_05085_,31.36
_05206_,31.36
_05486_,31.36
_05763_,31.36
_06138_,31.36
_06188_,31.36
_06541_,31.36
_06849_,31.36
_07428_,31.36
_07556_,31.36
_07768_,31.36
_08252_,31.36
_08302_,31.36
_08894_,31.36
_08951_,31.36
_09111_,31.36
_09429_,31.36
_09666_,31.36
_10535_,31.36
_10627_,31.36
_10938_,31.36
_11247_,31.36
_11273_,31.36
_11403_,31.36
_11541_,31.36
_12271_,31.36
_12490_,31.36
_12718_,31.36
_13642_,31.36
_13941_,31.36
_14610_,31.36
_14992_,31.36
_15155_,31.36
_16438_,31.36
clock_ctrl.divider.odd_0.old_N\[2\],31.36
mgmt_buffers.la_data_in_enable\[55\],31.36
soc.core.VexRiscv.CsrPlugin_mtval\[31\],31.36
soc.core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2,31.36
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[22\],31.36
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[17\],31.36
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[13\],31.36
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[26\],31.36
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[3\],31.36
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[25\],31.36
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[4\],31.36
soc.core.interface3_bank_bus_dat_r\[15\],31.36
soc.core.mgmtsoc_value\[11\],31.36
soc.core.uart_phy_rx_phase\[21\],31.36
net247,31.36
net344,31.36
clknet_leaf_542_clock_ctrl.core_clk,31.36
net2061,31.36
net2279,31.36
gpio_control_in_1\[1\].gpio_defaults\[2\],31.315
mprj_io_in[11],31.27
pll.ext_trim\[9\],31.27
mprj_io_in[24],31.22
pll.ext_trim\[18\],31.22
user_io_oeb\[14\],31.22
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[3\],31.19
_08631_,31.14
soc.core.VexRiscv.CsrPlugin_mie_MTIE,31.14
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[20\],31.14
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[9\],31.14
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[20\],31.14
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[19\],31.14
clknet_leaf_1280_clock_ctrl.core_clk,31.14
gpio_control_in_2\[3\].shift_register\[6\],31.09
pll.pll_control.prep\[2\],31.09
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[21\],31.09
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[23\],31.09
soc.core.VexRiscv.lastStagePc\[7\],31.09
soc.core.spi_master_control_storage\[5\],31.09
soc.core.uart_phy_rx_count\[1\],31.09
net850,31.09
clknet_leaf_275_clock_ctrl.core_clk,31.09
clknet_leaf_1117_clock_ctrl.core_clk,31.09
soc.core.storage_1\[6\]\[4\],31.08
mprj_io_in[2],31.06
_12715_,31.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[6\],31.04
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[24\],31.04
soc.core.VexRiscv.lastStagePc\[19\],31.04
soc.core.gpioin3_gpioin3_mode_storage,31.04
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[6\],31.04
soc.core.spi_master_clk_divider1\[1\],31.04
clknet_leaf_489_clock_ctrl.core_clk,31.04
_07656_,30.95
_00391_,30.9
_00430_,30.9
gpio_control_in_1a\[5\].shift_register\[1\],30.9
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[8\],30.9
_00096_,30.85
_00179_,30.85
_00419_,30.85
_01001_,30.85
_01278_,30.85
_01497_,30.85
_01695_,30.85
_02258_,30.85
_02297_,30.85
_02339_,30.85
_02425_,30.85
_03206_,30.85
_03379_,30.85
_03389_,30.85
_03727_,30.85
_04563_,30.85
_04589_,30.85
_05041_,30.85
_05181_,30.85
_05340_,30.85
_05384_,30.85
_06733_,30.85
_06998_,30.85
_07066_,30.85
_07372_,30.85
_07617_,30.85
_08336_,30.85
_08440_,30.85
_08801_,30.85
_08849_,30.85
_09630_,30.85
_09685_,30.85
_10186_,30.85
_10461_,30.85
_10674_,30.85
_10848_,30.85
_11218_,30.85
_11242_,30.85
_11372_,30.85
_11533_,30.85
_12258_,30.85
_12877_,30.85
_13171_,30.85
_13191_,30.85
_13278_,30.85
_14102_,30.85
_14477_,30.85
_14595_,30.85
_15297_,30.85
_16131_,30.85
gpio_control_in_2\[1\].serial_data_in,30.85
gpio_control_in_2\[5\].shift_register\[0\],30.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[6\],30.85
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[13\],30.85
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[13\],30.85
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[18\],30.85
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[18\],30.85
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[24\],30.85
soc.core.VexRiscv.execute_to_memory_PC\[27\],30.85
soc.core.VexRiscv.lastStagePc\[4\],30.85
soc.core.interface9_bank_bus_dat_r\[3\],30.85
soc.core.mgmtsoc_reload_storage\[6\],30.85
soc.core.mgmtsoc_value_status\[14\],30.85
net11,30.85
net88,30.85
net117,30.85
net119,30.85
net121,30.85
net130,30.85
net299,30.85
clknet_leaf_254_clock_ctrl.core_clk,30.85
clknet_leaf_336_clock_ctrl.core_clk,30.85
clknet_leaf_419_clock_ctrl.core_clk,30.85
clknet_leaf_473_clock_ctrl.core_clk,30.85
clknet_leaf_532_clock_ctrl.core_clk,30.85
net2001,30.85
net2030,30.85
net2073,30.85
net2115,30.85
net2197,30.85
net2267,30.85
mprj_io_in[17],30.83
_00437_,30.8
_00458_,30.8
_00643_,30.8
_00728_,30.8
_01351_,30.8
_01635_,30.8
_01855_,30.8
_01961_,30.8
_02643_,30.8
_02742_,30.8
_03073_,30.8
_04068_,30.8
_04154_,30.8
_04293_,30.8
_04316_,30.8
_04759_,30.8
_04763_,30.8
_05674_,30.8
_05893_,30.8
_06082_,30.8
_06306_,30.8
_06337_,30.8
_06392_,30.8
_07517_,30.8
_07538_,30.8
_08027_,30.8
_08036_,30.8
_08052_,30.8
_08652_,30.8
_08919_,30.8
_09722_,30.8
_09791_,30.8
_10645_,30.8
_10713_,30.8
_11489_,30.8
_11555_,30.8
_11968_,30.8
_12433_,30.8
_12444_,30.8
_12605_,30.8
_12802_,30.8
_13213_,30.8
_13372_,30.8
_13515_,30.8
_14013_,30.8
_14108_,30.8
_14316_,30.8
_14486_,30.8
_14722_,30.8
_15138_,30.8
gpio_control_in_1\[2\].serial_data_out,30.8
gpio_control_in_2\[2\].shift_register\[4\],30.8
mgmt_buffers.la_data_in_enable\[20\],30.8
mgmt_buffers.la_data_in_enable\[47\],30.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[19\],30.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[27\],30.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[13\],30.8
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[25\],30.8
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[17\],30.8
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[20\],30.8
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[5\],30.8
soc.core.count\[6\],30.8
soc.core.interface3_bank_bus_dat_r\[21\],30.8
soc.core.mgmtsoc_value\[17\],30.8
soc.core.mgmtsoc_value\[18\],30.8
soc.core.storage\[1\]\[4\],30.8
net101,30.8
net147,30.8
net296,30.8
net2076,30.8
net2215,30.8
net2300,30.8
gpio_control_in_2\[2\].gpio_defaults\[6\],30.785
soc.core.VexRiscv.RegFilePlugin_regFile\[16\]\[12\],30.77
mgmt_buffers.la_oenb_core\[45\],30.71
mgmt_buffers.la_oenb_core\[50\],30.71
mprj_io_schmitt_sel[7],30.62
_05554_,30.58
clknet_leaf_1100_clock_ctrl.core_clk,30.58
_05348_,30.53
_10308_,30.53
_15245_,30.53
gpio_control_in_1a\[1\].shift_register\[2\],30.53
soc.core.VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0,30.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[5\],30.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[23\],30.53
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[15\],30.53
soc.core.storage_1\[6\]\[2\],30.53
clknet_leaf_725_clock_ctrl.core_clk,30.53
clknet_leaf_1085_clock_ctrl.core_clk,30.53
mprj_io_drive_sel[40],30.52
_09523_,30.48
_11574_,30.48
_15123_,30.48
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[19\],30.48
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[15\],30.48
soc.core.dbg_uart_tx_phase\[31\],30.48
soc.core.dbg_uart_tx_phase\[7\],30.48
soc.core.uart_phy_rx_count\[0\],30.48
mprj_io_out[1],30.43
_03869_,30.39
_01404_,30.34
_08592_,30.34
_09226_,30.34
clock_ctrl.divider2.odd_0.counter\[2\],30.34
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[1\],30.34
soc.core.mgmtsoc_reload_storage\[2\],30.34
soc.core.mgmtsoc_scratch_storage\[2\],30.34
net2003,30.34
_00026_,30.29
_00480_,30.29
_00496_,30.29
_00508_,30.29
_00578_,30.29
_00784_,30.29
_01571_,30.29
_01638_,30.29
_01781_,30.29
_01818_,30.29
_01921_,30.29
_02159_,30.29
_02161_,30.29
_02200_,30.29
_02496_,30.29
_02511_,30.29
_02915_,30.29
_03152_,30.29
_03952_,30.29
_04467_,30.29
_04527_,30.29
_04935_,30.29
_05119_,30.29
_05442_,30.29
_05451_,30.29
_05869_,30.29
_06351_,30.29
_06447_,30.29
_07190_,30.29
_07196_,30.29
_07263_,30.29
_07820_,30.29
_08063_,30.29
_08539_,30.29
_09415_,30.29
_09607_,30.29
_09721_,30.29
_09816_,30.29
_10358_,30.29
_10415_,30.29
_10446_,30.29
_10910_,30.29
_11267_,30.29
_11338_,30.29
_11600_,30.29
_11643_,30.29
_11713_,30.29
_12362_,30.29
_13086_,30.29
_13631_,30.29
_13906_,30.29
_13910_,30.29
_14100_,30.29
_16057_,30.29
_16230_,30.29
gpio_control_bidir_2\[0\].gpio_slew_sel,30.29
gpio_control_in_2\[1\].shift_register\[5\],30.29
gpio_control_in_2\[1\].shift_register\[6\],30.29
pll.ringosc.dstage\[4\].id.d1,30.29
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[23\],30.29
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[6\],30.29
soc.core.VexRiscv.CsrPlugin_mtval\[8\],30.29
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[3\],30.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[20\],30.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[15\],30.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[18\],30.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[30\],30.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[17\],30.29
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[4\],30.29
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[25\],30.29
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[4\],30.29
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[8\],30.29
soc.core.VexRiscv.dBusWishbone_ADR\[15\],30.29
soc.core.VexRiscv.execute_to_memory_PC\[11\],30.29
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[1\],30.29
soc.core.dbg_uart_count\[12\],30.29
soc.core.dbg_uart_tx_data\[1\],30.29
soc.core.dbg_uart_tx_phase\[13\],30.29
soc.core.interface0_bank_bus_dat_r\[12\],30.29
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[19\],30.29
soc.core.mgmtsoc_reset_re,30.29
soc.core.mgmtsoc_vexriscv_debug_bus_ack,30.29
soc.core.storage_1\[0\]\[6\],30.29
clknet_leaf_253_clock_ctrl.core_clk,30.29
clknet_leaf_392_clock_ctrl.core_clk,30.29
net2022,30.29
net2035,30.29
net2190,30.29
net2232,30.29
net2241,30.29
net2251,30.29
net2257,30.29
net2263,30.29
_00157_,30.24
_00239_,30.24
_00389_,30.24
_00517_,30.24
_00555_,30.24
_00777_,30.24
_01146_,30.24
_01513_,30.24
_01813_,30.24
_02103_,30.24
_02635_,30.24
_02951_,30.24
_03199_,30.24
_03406_,30.24
_03948_,30.24
_05158_,30.24
_05380_,30.24
_06034_,30.24
_06542_,30.24
_06892_,30.24
_07082_,30.24
_07267_,30.24
_07480_,30.24
_07690_,30.24
_07703_,30.24
_07827_,30.24
_08062_,30.24
_08092_,30.24
_08260_,30.24
_08306_,30.24
_08423_,30.24
_08445_,30.24
_08612_,30.24
_08690_,30.24
_09381_,30.24
_09680_,30.24
_10238_,30.24
_10436_,30.24
_10728_,30.24
_10751_,30.24
_11313_,30.24
_11340_,30.24
_11571_,30.24
_11594_,30.24
_12276_,30.24
_12334_,30.24
_12421_,30.24
_12612_,30.24
_13335_,30.24
_14275_,30.24
_14575_,30.24
_15261_,30.24
_15343_,30.24
_15451_,30.24
_15731_,30.24
_16274_,30.24
_16382_,30.24
mgmt_buffers.la_data_in_enable\[33\],30.24
mgmt_buffers.la_data_in_mprj_bar\[44\],30.24
pll.ringosc.dstage\[0\].id.ts,30.24
soc.core.VexRiscv.CsrPlugin_mtvec_base\[5\],30.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[1\],30.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[11\],30.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[15\],30.24
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[23\],30.24
soc.core.mgmtsoc_master_rx_fifo_source_valid,30.24
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[15\],30.24
net246,30.24
net338,30.24
clknet_leaf_694_clock_ctrl.core_clk,30.24
net2038,30.24
net2284,30.24
_05898_,30.21
_14219_,30.16
mgmt_buffers.la_oenb_core\[60\],30.15
mprj_io_drive_sel[43],30.15
gpio_control_bidir_1\[0\].mgmt_gpio_oeb,30.1
mgmt_buffers.la_oenb_core\[62\],30.1
pll.ext_trim\[8\],30.1
gpio_control_in_2\[3\].gpio_defaults\[8\],30.095
_11486_,30.02
_15275_,30.02
gpio_control_in_1\[9\].shift_register\[8\],30.02
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[29\],30.02
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[29\],30.02
soc.core.mgmtsoc_litespisdrphycore_sr_cnt\[3\],30.02
_05631_,29.97
_11423_,29.97
_13540_,29.97
_14350_,29.97
_14824_,29.97
gpio_control_bidir_1\[0\].shift_register\[1\],29.97
gpio_control_in_1a\[5\].mgmt_ena,29.97
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[26\],29.97
soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address\[14\],29.97
soc.core.dbg_uart_rx_phase\[5\],29.97
soc.core.memdat_1\[4\],29.97
soc.core.mgmtsoc_litespisdrphycore_cnt\[5\],29.97
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[13\],29.97
soc.core.storage_1\[2\]\[6\],29.97
clknet_leaf_1166_clock_ctrl.core_clk,29.97
_05857_,29.92
_11468_,29.92
soc.core.mgmtsoc_load_storage\[14\],29.92
soc.core.storage\[2\]\[5\],29.92
mprj_io_pulldown_sel[30],29.87
mprj_io_in[27],29.82
_11208_,29.78
_14216_,29.78
gpio_control_in_1\[10\].gpio_slew_sel,29.78
gpio_control_in_1a\[2\].pad_gpio_outen,29.78
mprj_io_schmitt_sel[13],29.78
soc.core.gpioin1_gpioin1_in_pads_n_d,29.78
clknet_leaf_878_clock_ctrl.core_clk,29.78
mprj_io_ie[2],29.735
_00248_,29.73
_00680_,29.73
_00765_,29.73
_01198_,29.73
_01216_,29.73
_01218_,29.73
_01677_,29.73
_02199_,29.73
_02411_,29.73
_02450_,29.73
_03143_,29.73
_03175_,29.73
_03198_,29.73
_03280_,29.73
_03672_,29.73
_03886_,29.73
_04156_,29.73
_05170_,29.73
_05431_,29.73
_06172_,29.73
_06353_,29.73
_06568_,29.73
_06679_,29.73
_06757_,29.73
_06970_,29.73
_06980_,29.73
_07311_,29.73
_07350_,29.73
_07660_,29.73
_07718_,29.73
_07891_,29.73
_08374_,29.73
_08475_,29.73
_08601_,29.73
_08727_,29.73
_08743_,29.73
_09322_,29.73
_09715_,29.73
_09759_,29.73
_10881_,29.73
_10998_,29.73
_11374_,29.73
_12632_,29.73
_13133_,29.73
_13177_,29.73
_13707_,29.73
_14184_,29.73
_15317_,29.73
_15400_,29.73
_15849_,29.73
gpio_control_bidir_2\[2\].shift_register\[5\],29.73
gpio_control_in_1\[10\].gpio_inen,29.73
gpio_control_in_1\[5\].gpio_pullup_sel,29.73
gpio_control_in_1\[7\].shift_register\[1\],29.73
gpio_control_in_1\[8\].shift_register\[6\],29.73
gpio_control_in_1a\[2\].mgmt_ena,29.73
gpio_control_in_1a\[5\].shift_register\[2\],29.73
gpio_control_in_2\[10\].gpio_slew_sel,29.73
gpio_control_in_2\[3\].shift_register\[2\],29.73
mgmt_buffers.mprj_dat_i_core_bar\[4\],29.73
soc.core.VexRiscv.CsrPlugin_mtval\[22\],29.73
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_Fetcher_l398\[2\],29.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[28\],29.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[28\],29.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[13\],29.73
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[5\],29.73
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[29\],29.73
soc.core.VexRiscv.RegFilePlugin_regFile\[24\]\[25\],29.73
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[12\],29.73
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[18\],29.73
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[14\],29.73
soc.core.dbg_uart_tx_phase\[21\],29.73
soc.core.interface11_bank_bus_dat_r\[5\],29.73
soc.core.mgmtsoc_litespimmap_count\[3\],29.73
soc.core.multiregimpl4_regs1,29.73
soc.core.storage_1\[12\]\[7\],29.73
soc.core.storage_1\[2\]\[0\],29.73
soc.core.uart_phy_rx_phase\[14\],29.73
net301,29.73
clknet_leaf_1267_clock_ctrl.core_clk,29.73
net2020,29.73
net2047,29.73
net2056,29.73
net2123,29.73
net2139,29.73
net2210,29.73
net2221,29.73
net2229,29.73
net2233,29.73
net2239,29.73
net2259,29.73
net2260,29.73
net2319,29.73
net2391,29.73
net2392,29.73
mprj_io_schmitt_sel[9],29.71
_05213_,29.7
mprj_io_slew_sel[11],29.69
_00208_,29.68
_00367_,29.68
_00588_,29.68
_00651_,29.68
_01112_,29.68
_01772_,29.68
_03055_,29.68
_03367_,29.68
_03685_,29.68
_03790_,29.68
_04329_,29.68
_05038_,29.68
_05979_,29.68
_06555_,29.68
_07470_,29.68
_07596_,29.68
_07609_,29.68
_07814_,29.68
_08309_,29.68
_08382_,29.68
_08501_,29.68
_08577_,29.68
_08629_,29.68
_10019_,29.68
_10286_,29.68
_10395_,29.68
_10890_,29.68
_11111_,29.68
_11155_,29.68
_11222_,29.68
_11789_,29.68
_12208_,29.68
_13159_,29.68
_13840_,29.68
_13858_,29.68
_14390_,29.68
_15143_,29.68
_15456_,29.68
_15470_,29.68
_15838_,29.68
_16024_,29.68
gpio_control_in_1\[3\].shift_register\[7\],29.68
gpio_control_in_2\[7\].gpio_schmitt_sel,29.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[23\],29.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[20\],29.68
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[14\],29.68
soc.core.dbg_uart_cmd\[5\],29.68
soc.core.interface11_bank_bus_dat_r\[6\],29.68
soc.core.storage\[0\]\[3\],29.68
net196,29.68
clknet_leaf_230_clock_ctrl.core_clk,29.68
clknet_leaf_1043_clock_ctrl.core_clk,29.68
net2004,29.68
net2360,29.68
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[26\],29.6
clock_core,29.59
mgmt_buffers.la_data_in_core\[40\],29.59
mgmt_buffers.la_oenb_core\[47\],29.59
mgmt_buffers.la_oenb_core\[59\],29.59
soc.core.uart_enabled,29.54
user_io_oeb\[17\],29.54
user_io_out\[14\],29.54
soc.core.VexRiscv.lastStagePc\[12\],29.46
soc.core.mgmtsoc_master_phyconfig_storage\[19\],29.46
clknet_leaf_25_clock_ctrl.core_clk,29.46
soc.core.dbg_uart_rx_phase\[20\],29.45
_05455_,29.41
_05496_,29.41
_12325_,29.41
_15207_,29.41
_15235_,29.41
_15294_,29.41
gpio_control_in_1\[0\].mgmt_ena,29.41
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[0\],29.41
soc.core.dbg_uart_tx_phase\[22\],29.41
soc.core.storage\[8\]\[2\],29.41
soc.core.storage_1\[11\]\[0\],29.41
soc.core.storage_1\[14\]\[5\],29.41
clknet_leaf_785_clock_ctrl.core_clk,29.41
clknet_leaf_1095_clock_ctrl.core_clk,29.41
_09257_,29.36
_12990_,29.36
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[19\],29.36
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[26\],29.36
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[3\],29.36
soc.core.storage_1\[10\]\[7\],29.36
gpio_control_in_1\[7\].gpio_defaults\[5\],29.235
mprj_io_ie[0],29.225
_00327_,29.22
_05115_,29.22
_06308_,29.22
_12673_,29.22
_14322_,29.22
soc.core.VexRiscv.CsrPlugin_mtvec_base\[0\],29.22
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[30\],29.22
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[8\],29.22
net1973,29.22
mprj_io_in[20],29.21
mprj_io_in[18],29.19
mprj_io_schmitt_sel[10],29.19
_00036_,29.17
_00040_,29.17
_00171_,29.17
_00219_,29.17
_00241_,29.17
_00347_,29.17
_00519_,29.17
_00544_,29.17
_00703_,29.17
_00791_,29.17
_00855_,29.17
_01027_,29.17
_01157_,29.17
_01460_,29.17
_01718_,29.17
_02126_,29.17
_02298_,29.17
_02324_,29.17
_04489_,29.17
_05135_,29.17
_05654_,29.17
_06140_,29.17
_06501_,29.17
_06602_,29.17
_07330_,29.17
_07931_,29.17
_08461_,29.17
_08781_,29.17
_08833_,29.17
_08880_,29.17
_10034_,29.17
_10715_,29.17
_10771_,29.17
_11060_,29.17
_11632_,29.17
_11644_,29.17
_12313_,29.17
_13153_,29.17
_13600_,29.17
_13602_,29.17
_13853_,29.17
_14739_,29.17
_15050_,29.17
_15471_,29.17
_15522_,29.17
_16282_,29.17
mprj_io_slew_sel[10],29.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[21\],29.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[11\],29.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[29\],29.17
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[18\],29.17
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[22\],29.17
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[16\],29.17
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[4\],29.17
soc.core.VexRiscv.execute_to_memory_PC\[15\],29.17
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[2\],29.17
soc.core.dbg_uart_address\[25\],29.17
soc.core.gpioin4_pending_r,29.17
soc.core.interface3_bank_bus_dat_r\[1\],29.17
soc.core.interface6_bank_bus_dat_r\[2\],29.17
soc.core.mgmtsoc_scratch_storage\[8\],29.17
soc.core.storage_1\[8\]\[6\],29.17
clknet_leaf_218_clock_ctrl.core_clk,29.17
net2110,29.17
net2113,29.17
net2179,29.17
net2213,29.17
mprj_io_ie[24],29.135
_00065_,29.12
_00112_,29.12
_00182_,29.12
_00333_,29.12
_00359_,29.12
_00686_,29.12
_00796_,29.12
_03249_,29.12
_03807_,29.12
_03838_,29.12
_03899_,29.12
_04816_,29.12
_05287_,29.12
_05467_,29.12
_05493_,29.12
_06112_,29.12
_06287_,29.12
_06401_,29.12
_07076_,29.12
_07479_,29.12
_07516_,29.12
_07749_,29.12
_07863_,29.12
_07871_,29.12
_07889_,29.12
_07986_,29.12
_08409_,29.12
_08795_,29.12
_08804_,29.12
_08830_,29.12
_11068_,29.12
_11135_,29.12
_11567_,29.12
_12083_,29.12
_12590_,29.12
_12711_,29.12
_12875_,29.12
_13054_,29.12
_13077_,29.12
_14124_,29.12
_14737_,29.12
_15004_,29.12
_15590_,29.12
_15623_,29.12
_15819_,29.12
_16031_,29.12
gpio_control_bidir_1\[0\].resetn_out,29.12
gpio_control_in_1\[0\].gpio_pulldown_sel,29.12
gpio_control_in_1\[7\].gpio_outen,29.12
gpio_control_in_1\[8\].shift_register\[5\],29.12
gpio_control_in_2\[1\].gpio_outen,29.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[27\],29.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[12\],29.12
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[17\],29.12
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[19\],29.12
soc.core.multiregimpl17_regs0,29.12
soc.core.multiregimpl53_regs1,29.12
net10,29.12
net2320,29.12
net2440,29.12
net2475,29.12
gpio_control_in_1\[3\].gpio_defaults\[7\],29.075
mprj_io_out[14],29.05
net1810,29.03
mgmt_buffers.la_oenb_core\[51\],29.03
mprj_io_pullup_sel[13],28.98
gpio_control_in_1\[4\].gpio_defaults\[5\],28.97
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[9\],28.95
_14107_,28.9
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[4\],28.9
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[12\],28.9
soc.core.VexRiscv.execute_to_memory_MEMORY_ENABLE,28.9
soc.core.uart_phy_rx_phase\[28\],28.9
mprj_io_schmitt_sel[8],28.86
_14163_,28.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[5\],28.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[22\],28.85
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[14\],28.85
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[11\],28.85
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[20\],28.85
_10260_,28.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[12\],28.8
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[8\],28.8
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[16\],28.8
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[20\],28.8
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[12\],28.8
soc.core.mgmtsoc_cpu_rst,28.8
soc.core.storage_1\[7\]\[7\],28.8
soc.core.storage_1\[9\]\[0\],28.8
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[9\],28.71
gpio_control_in_1\[2\].gpio_defaults\[8\],28.705
mprj_io_ie[30],28.7
mprj_io_in[19],28.69
net1815,28.68
_02459_,28.66
_06508_,28.66
_06794_,28.66
_08642_,28.66
_09237_,28.66
_10782_,28.66
_10943_,28.66
mgmt_buffers.la_data_in_mprj\[59\],28.66
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[3\],28.66
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[2\],28.66
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[4\],28.66
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[14\],28.66
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[15\],28.66
soc.core.dbg_uart_count\[5\],28.66
clknet_leaf_143_clock_ctrl.core_clk,28.66
net2180,28.66
mprj_io_slew_sel[12],28.65
_00400_,28.61
_00696_,28.61
_01320_,28.61
_01925_,28.61
_01947_,28.61
_02181_,28.61
_02316_,28.61
_03989_,28.61
_04093_,28.61
_04245_,28.61
_05125_,28.61
_05510_,28.61
_05572_,28.61
_05620_,28.61
_05851_,28.61
_06038_,28.61
_06065_,28.61
_06560_,28.61
_06561_,28.61
_06835_,28.61
_06981_,28.61
_07058_,28.61
_07374_,28.61
_07434_,28.61
_07487_,28.61
_07494_,28.61
_07551_,28.61
_08165_,28.61
_08182_,28.61
_08242_,28.61
_08627_,28.61
_08896_,28.61
_09025_,28.61
_09174_,28.61
_09266_,28.61
_09342_,28.61
_10288_,28.61
_10314_,28.61
_10799_,28.61
_11134_,28.61
_11238_,28.61
_11899_,28.61
_13693_,28.61
_14397_,28.61
_14893_,28.61
_14959_,28.61
_15252_,28.61
_15290_,28.61
_15730_,28.61
_16056_,28.61
mgmt_buffers.mprj_dat_i_core_bar\[6\],28.61
soc.core.VexRiscv.CsrPlugin_exceptionPendings_2,28.61
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[18\],28.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[4\],28.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[14\],28.61
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[7\],28.61
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[25\],28.61
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[18\],28.61
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[23\],28.61
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[6\],28.61
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[4\],28.61
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[16\],28.61
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[28\],28.61
soc.core.VexRiscv.execute_to_memory_PC\[8\],28.61
soc.core.interface3_bank_bus_dat_r\[3\],28.61
soc.core.litespi_grant,28.61
soc.core.mgmtsoc_load_storage\[0\],28.61
soc.core.mgmtsoc_value_status\[23\],28.61
soc.core.multiregimpl63_regs1,28.61
net278,28.61
net1516,28.61
clknet_leaf_600_clock_ctrl.core_clk,28.61
clknet_leaf_1180_clock_ctrl.core_clk,28.61
net2002,28.61
net2130,28.61
net2173,28.61
net2383,28.61
net2388,28.61
net2418,28.61
net2465,28.61
net2473,28.61
gpio_control_in_2\[3\].gpio_defaults\[9\],28.575
_00098_,28.56
_00427_,28.56
_00702_,28.56
_00824_,28.56
_01211_,28.56
_02176_,28.56
_02326_,28.56
_02992_,28.56
_03219_,28.56
_03487_,28.56
_03552_,28.56
_03796_,28.56
_03849_,28.56
_03910_,28.56
_03922_,28.56
_04014_,28.56
_04727_,28.56
_05484_,28.56
_05725_,28.56
_05810_,28.56
_05980_,28.56
_06209_,28.56
_06973_,28.56
_07329_,28.56
_08414_,28.56
_08605_,28.56
_08859_,28.56
_08892_,28.56
_09191_,28.56
_09335_,28.56
_09350_,28.56
_09683_,28.56
_10413_,28.56
_10465_,28.56
_10776_,28.56
_10908_,28.56
_11090_,28.56
_11115_,28.56
_11282_,28.56
_12095_,28.56
_12716_,28.56
_12902_,28.56
_13036_,28.56
_13487_,28.56
_13892_,28.56
_14023_,28.56
_14303_,28.56
_14334_,28.56
_14484_,28.56
_14666_,28.56
_15137_,28.56
_15450_,28.56
_15712_,28.56
_15939_,28.56
gpio_control_in_1\[1\].gpio_pulldown_sel,28.56
gpio_control_in_2\[6\].pad_gpio_outen,28.56
mgmt_buffers.la_data_in_enable\[10\],28.56
mgmt_buffers.la_data_in_enable\[28\],28.56
mgmt_buffers.la_data_in_enable\[36\],28.56
pll.ringosc.iss.d2,28.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[16\],28.56
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[8\],28.56
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[2\],28.56
soc.core.mgmtsoc_irq,28.56
soc.core.multiregimpl51_regs1,28.56
soc.core.multiregimpl6_regs1,28.56
soc.core.storage\[0\]\[1\],28.56
net237,28.56
net2138,28.56
net2304,28.56
net2454,28.56
net2492,28.56
mgmt_buffers.la_data_in_core\[61\],28.47
mgmt_buffers.la_oenb_core\[53\],28.47
gpio_control_bidir_2\[0\].gpio_defaults\[5\],28.445
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[15\],28.34
soc.core.mgmtsoc_value\[7\],28.34
mprj_io_ie[28],28.295
_14355_,28.29
gpio_control_in_1a\[1\].shift_register\[7\],28.29
gpio_control_in_2\[11\].shift_register\[7\],28.29
gpio_control_in_2\[4\].shift_register\[2\],28.29
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[30\],28.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[15\],28.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[11\],28.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[13\],28.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[17\],28.29
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[14\],28.29
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[19\],28.29
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[17\],28.29
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[26\],28.29
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[16\],28.29
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[28\],28.29
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[18\],28.29
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[22\],28.29
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[16\],28.29
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[13\],28.29
soc.core.storage\[15\]\[5\],28.29
clknet_leaf_18_clock_ctrl.core_clk,28.29
mprj_io_oe[1],28.26
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[24\],28.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[21\],28.24
soc.core.mgmtsoc_scratch_storage\[12\],28.24
soc.core.uart_rx2,28.24
mprj_io_in[26],28.21
mprj_io_schmitt_sel[11],28.19
mprj_io_out[11],28.14
_12936_,28.1
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[5\],28.1
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[24\],28.1
soc.core.mgmtsoc_value_status\[11\],28.1
soc.core.storage\[2\]\[6\],28.1
clknet_leaf_1123_clock_ctrl.core_clk,28.1
net2067,28.1
net2305,28.1
_00434_,28.05
_00714_,28.05
_00752_,28.05
_00926_,28.05
_01209_,28.05
_01721_,28.05
_02193_,28.05
_02237_,28.05
_02325_,28.05
_02527_,28.05
_03643_,28.05
_04073_,28.05
_04481_,28.05
_04487_,28.05
_04685_,28.05
_04735_,28.05
_05142_,28.05
_05294_,28.05
_06415_,28.05
_06858_,28.05
_07599_,28.05
_07651_,28.05
_08197_,28.05
_08856_,28.05
_08870_,28.05
_09688_,28.05
_09797_,28.05
_10620_,28.05
_10691_,28.05
_11051_,28.05
_11190_,28.05
_11272_,28.05
_11292_,28.05
_11345_,28.05
_11570_,28.05
_12149_,28.05
_13174_,28.05
_13607_,28.05
_14015_,28.05
_14093_,28.05
_14524_,28.05
_14631_,28.05
_14796_,28.05
_15217_,28.05
_15283_,28.05
_15634_,28.05
_15685_,28.05
_16259_,28.05
_16442_,28.05
gpio_control_in_1a\[2\].shift_register\[2\],28.05
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[22\],28.05
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[28\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[4\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[30\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[3\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[22\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[29\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[14\],28.05
soc.core.VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_mmuRsp_physicalAddress\[9\],28.05
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[9\],28.05
soc.core.VexRiscv.debug_bus_rsp_data\[0\],28.05
soc.core.count\[16\],28.05
soc.core.interface10_bank_bus_dat_r\[22\],28.05
soc.core.interface10_bank_bus_dat_r\[29\],28.05
soc.core.interface6_bank_bus_dat_r\[13\],28.05
soc.core.mgmtsoc_value\[13\],28.05
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[10\],28.05
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[13\],28.05
soc.core.multiregimpl60_regs1,28.05
soc.core.storage\[1\]\[5\],28.05
soc.core.storage\[4\]\[0\],28.05
soc.core.storage_1\[0\]\[4\],28.05
net122,28.05
net167,28.05
net360,28.05
clknet_leaf_982_clock_ctrl.core_clk,28.05
clknet_leaf_985_clock_ctrl.core_clk,28.05
clknet_leaf_1295_clock_ctrl.core_clk,28.05
clknet_leaf_1344_clock_ctrl.core_clk,28.05
net1991,28.05
net2016,28.05
net2044,28.05
net2092,28.05
mprj_io_in[31],28.01
_00210_,28
_00583_,28
_00630_,28
_01030_,28
_01120_,28
_01280_,28
_01609_,28
_01742_,28
_01767_,28
_02730_,28
_02743_,28
_03063_,28
_04865_,28
_06048_,28
_06077_,28
_06218_,28
_06410_,28
_06496_,28
_06517_,28
_06667_,28
_06702_,28
_07442_,28
_07513_,28
_07541_,28
_07770_,28
_07815_,28
_07943_,28
_07979_,28
_08344_,28
_08366_,28
_08394_,28
_09039_,28
_09307_,28
_09466_,28
_09804_,28
_10183_,28
_10201_,28
_10550_,28
_10920_,28
_10958_,28
_11221_,28
_11548_,28
_11552_,28
_11573_,28
_12239_,28
_12439_,28
_12705_,28
_13080_,28
_13167_,28
_13255_,28
_13256_,28
_13466_,28
_13541_,28
_13682_,28
_14347_,28
_14598_,28
_15160_,28
_15796_,28
_16040_,28
_16106_,28
_16139_,28
_16313_,28
_16342_,28
_16399_,28
mgmt_buffers.la_data_in_mprj\[34\],28
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[3\],28
soc.core.VexRiscv.CsrPlugin_mtval\[5\],28
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_waysValues_0_tag_valid_2\[21\],28
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[24\],28
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[28\],28
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[7\],28
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[4\],28
soc.core.interface10_bank_bus_dat_r\[15\],28
soc.core.mgmtsoc_master_phyconfig_storage\[6\],28
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[21\],28
soc.core.multiregimpl64_regs1,28
net152,28
net2230,28
_05344_,27.97
soc.core.mgmtsoc_load_storage\[28\],27.92
mprj_io_pulldown_sel[1],27.91
mprj_io_pullup_sel[9],27.885
net1860,27.785
gpio_control_in_1\[8\].gpio_defaults\[9\],27.785
gpio_control_in_1a\[4\].gpio_defaults\[2\],27.775
gpio_control_in_2\[0\].gpio_defaults\[7\],27.775
_13221_,27.73
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[18\],27.73
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[24\],27.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[13\],27.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[6\],27.73
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[10\],27.73
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[4\],27.73
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[11\],27.73
soc.core.VexRiscv.lastStagePc\[24\],27.73
soc.core.dbg_uart_rx_phase\[15\],27.73
soc.core.storage\[7\]\[6\],27.73
clknet_leaf_265_clock_ctrl.core_clk,27.73
clknet_leaf_747_clock_ctrl.core_clk,27.73
clknet_leaf_1142_clock_ctrl.core_clk,27.73
_10259_,27.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[22\],27.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[1\],27.68
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[8\],27.68
soc.core.memdat_1\[2\],27.68
soc.core.storage\[11\]\[3\],27.68
mprj_io_in[21],27.67
gpio_control_in_1\[1\].gpio_defaults\[3\],27.645
gpio_control_in_1a\[4\].gpio_defaults\[1\],27.645
gpio_control_in_1\[7\].gpio_defaults\[3\],27.57
net1821,27.555
_08015_,27.54
_08613_,27.54
_09185_,27.54
_10301_,27.54
_11069_,27.54
_11485_,27.54
_13620_,27.54
_15092_,27.54
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[5\],27.54
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[28\],27.54
net32,27.54
net2010,27.54
net2014,27.54
net2055,27.54
net2072,27.54
net2097,27.54
net2149,27.54
net2161,27.54
net2175,27.54
net2182,27.54
net2235,27.54
net2482,27.54
gpio_control_in_1a\[0\].gpio_defaults\[2\],27.495
gpio_control_in_1a\[1\].gpio_defaults\[2\],27.495
_00039_,27.49
_00117_,27.49
_00542_,27.49
_02090_,27.49
_02777_,27.49
_02860_,27.49
_03303_,27.49
_03319_,27.49
_04100_,27.49
_05212_,27.49
_05477_,27.49
_05717_,27.49
_05779_,27.49
_05858_,27.49
_05884_,27.49
_05927_,27.49
_06075_,27.49
_06231_,27.49
_06485_,27.49
_06498_,27.49
_07741_,27.49
_08045_,27.49
_08262_,27.49
_08436_,27.49
_08675_,27.49
_08798_,27.49
_09099_,27.49
_09166_,27.49
_09341_,27.49
_09423_,27.49
_09582_,27.49
_10303_,27.49
_10404_,27.49
_10689_,27.49
_10956_,27.49
_11083_,27.49
_11116_,27.49
_11187_,27.49
_12125_,27.49
_12565_,27.49
_12751_,27.49
_13915_,27.49
_14009_,27.49
_14166_,27.49
_14285_,27.49
_14333_,27.49
_14438_,27.49
_14518_,27.49
_14829_,27.49
_15149_,27.49
_15309_,27.49
_15347_,27.49
_16122_,27.49
clock_ctrl.divider2.odd_0.initial_begin\[2\],27.49
gpio_control_in_1\[0\].gpio_inen,27.49
gpio_control_in_1\[5\].mgmt_ena,27.49
gpio_control_in_1\[9\].shift_register\[5\],27.49
gpio_control_in_1a\[2\].shift_register\[7\],27.49
gpio_control_in_2\[5\].shift_register\[1\],27.49
mgmt_buffers.mprj_dat_i_core_bar\[1\],27.49
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[3\],27.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[7\],27.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[13\],27.49
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[27\],27.49
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[23\],27.49
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[10\],27.49
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[8\],27.49
soc.core.VexRiscv.dBusWishbone_ADR\[22\],27.49
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[28\],27.49
soc.core.VexRiscv.lastStagePc\[25\],27.49
soc.core.VexRiscv.lastStagePc\[26\],27.49
soc.core.dbg_uart_count\[18\],27.49
soc.core.dbg_uart_tx_data\[6\],27.49
soc.core.gpioin5_pending_r,27.49
soc.core.interface3_bank_bus_dat_r\[14\],27.49
soc.core.mgmtsoc_value\[6\],27.49
soc.core.mgmtsoc_value_status\[13\],27.49
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[20\],27.49
soc.core.multiregimpl18_regs1,27.49
soc.core.multiregimpl61_regs0,27.49
soc.core.multiregimpl9_regs0,27.49
soc.core.storage\[10\]\[1\],27.49
soc.core.storage\[7\]\[5\],27.49
soc.core.storage_1\[0\]\[0\],27.49
soc.core.uart_phy_tx_data\[2\],27.49
net136,27.49
net215,27.49
net1336,27.49
clknet_leaf_1214_clock_ctrl.core_clk,27.49
net2322,27.49
_00207_,27.44
_00311_,27.44
_00338_,27.44
_00344_,27.44
_00474_,27.44
_01197_,27.44
_01733_,27.44
_02012_,27.44
_02242_,27.44
_02375_,27.44
_02702_,27.44
_02834_,27.44
_03137_,27.44
_03799_,27.44
_05463_,27.44
_05957_,27.44
_06057_,27.44
_06162_,27.44
_06174_,27.44
_06309_,27.44
_06382_,27.44
_06732_,27.44
_06818_,27.44
_06875_,27.44
_07105_,27.44
_07310_,27.44
_07501_,27.44
_07535_,27.44
_07696_,27.44
_07865_,27.44
_07886_,27.44
_08203_,27.44
_08599_,27.44
_08901_,27.44
_08938_,27.44
_09028_,27.44
_09302_,27.44
_09996_,27.44
_10138_,27.44
_10341_,27.44
_10672_,27.44
_10765_,27.44
_10849_,27.44
_11127_,27.44
_11527_,27.44
_11674_,27.44
_11751_,27.44
_11928_,27.44
_12035_,27.44
_12075_,27.44
_12537_,27.44
_12855_,27.44
_13392_,27.44
_13498_,27.44
_13683_,27.44
_13842_,27.44
_14041_,27.44
_14052_,27.44
_14269_,27.44
_14584_,27.44
_14944_,27.44
_14963_,27.44
_15678_,27.44
_16255_,27.44
_16304_,27.44
gpio_control_bidir_1\[0\].pad_gpio_outen,27.44
gpio_control_in_1a\[3\].shift_register\[1\],27.44
gpio_control_in_1a\[3\].shift_register\[4\],27.44
mgmt_buffers.la_data_in_enable\[15\],27.44
mgmt_buffers.user_irq_bar\[0\],27.44
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[11\],27.44
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[8\],27.44
soc.core.dbg_uart_tx_phase\[6\],27.44
soc.core.multiregimpl8_regs0,27.44
net242,27.44
net304,27.44
net305,27.44
net306,27.44
_10273_,27.36
_15943_,27.36
mgmt_buffers.la_data_in_core\[53\],27.35
net1819,27.34
pll.ext_trim\[17\],27.3
pll.ext_trim\[6\],27.3
mprj_io_oe[2],27.28
_11471_,27.22
_12801_,27.22
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[25\],27.22
soc.core.VexRiscv.when_DebugPlugin_l260_1,27.22
mprj_io_ie[27],27.215
mprj_io_pulldown_sel[4],27.19
_08792_,27.17
_09370_,27.17
_10193_,27.17
_10250_,27.17
_10287_,27.17
_13244_,27.17
clock_ctrl.divider.even_0.out_counter,27.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[21\],27.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[4\],27.17
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[0\],27.17
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[23\],27.17
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[8\],27.17
soc.core.dbg_uart_tx_data\[5\],27.17
soc.core.storage_1\[13\]\[7\],27.17
_05640_,27.12
_10200_,27.12
_14447_,27.12
soc.core.storage\[4\]\[5\],27.12
clknet_leaf_658_clock_ctrl.core_clk,27.12
gpio_control_in_1a\[4\].gpio_defaults\[3\],27.085
mprj_io_oe[3],27.07
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[27\],27.03
mprj_io_pullup_sel[7],27.02
_01204_,26.98
_05671_,26.98
_15573_,26.98
soc.core.VexRiscv.CsrPlugin_mtvec_base\[12\],26.98
soc.core.mgmtsoc_master_phyconfig_storage\[21\],26.98
soc.core.uart_phy_tx_phase\[30\],26.98
net1985,26.98
_00197_,26.93
_00505_,26.93
_00817_,26.93
_01055_,26.93
_01439_,26.93
_01612_,26.93
_01760_,26.93
_02348_,26.93
_02363_,26.93
_02971_,26.93
_03105_,26.93
_03814_,26.93
_04127_,26.93
_04549_,26.93
_05192_,26.93
_05503_,26.93
_05623_,26.93
_05637_,26.93
_05762_,26.93
_05824_,26.93
_05836_,26.93
_06079_,26.93
_06118_,26.93
_06205_,26.93
_06564_,26.93
_06681_,26.93
_07314_,26.93
_07440_,26.93
_07540_,26.93
_07560_,26.93
_08310_,26.93
_08420_,26.93
_08602_,26.93
_08815_,26.93
_09603_,26.93
_09684_,26.93
_10174_,26.93
_10258_,26.93
_10518_,26.93
_10563_,26.93
_10673_,26.93
_10697_,26.93
_11296_,26.93
_11482_,26.93
_11596_,26.93
_11609_,26.93
_11627_,26.93
_11963_,26.93
_12671_,26.93
_12968_,26.93
_13091_,26.93
_13674_,26.93
_13730_,26.93
_13763_,26.93
_13908_,26.93
_13937_,26.93
_14105_,26.93
_14115_,26.93
_14440_,26.93
_14966_,26.93
_15015_,26.93
_15405_,26.93
_15483_,26.93
_15545_,26.93
_15558_,26.93
_15896_,26.93
_15947_,26.93
_15983_,26.93
gpio_control_in_1a\[5\].gpio_schmitt_sel,26.93
pll.ringosc.dstage\[10\].id.ts,26.93
soc.core.VexRiscv.CsrPlugin_mepc\[25\],26.93
soc.core.VexRiscv.CsrPlugin_mtval\[13\],26.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[12\],26.93
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[6\],26.93
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[20\],26.93
soc.core.VexRiscv.execute_to_memory_PC\[21\],26.93
soc.core.gpioin1_pending_re,26.93
soc.core.multiregimpl0_regs0,26.93
clknet_leaf_44_clock_ctrl.core_clk,26.93
clknet_leaf_1190_clock_ctrl.core_clk,26.93
net2169,26.93
_00717_,26.88
_00797_,26.88
_00831_,26.88
_00878_,26.88
_01128_,26.88
_01273_,26.88
_01945_,26.88
_02387_,26.88
_02470_,26.88
_02689_,26.88
_03742_,26.88
_03792_,26.88
_03859_,26.88
_03969_,26.88
_04001_,26.88
_04132_,26.88
_04202_,26.88
_04242_,26.88
_04357_,26.88
_05720_,26.88
_05825_,26.88
_06054_,26.88
_06192_,26.88
_06639_,26.88
_06930_,26.88
_07013_,26.88
_07158_,26.88
_07302_,26.88
_07340_,26.88
_07380_,26.88
_08254_,26.88
_08280_,26.88
_08299_,26.88
_08756_,26.88
_08843_,26.88
_08875_,26.88
_08927_,26.88
_08990_,26.88
_09281_,26.88
_09589_,26.88
_09900_,26.88
_09904_,26.88
_10187_,26.88
_10779_,26.88
_10889_,26.88
_11096_,26.88
_11149_,26.88
_11470_,26.88
_11510_,26.88
_11553_,26.88
_12132_,26.88
_12212_,26.88
_12621_,26.88
_12692_,26.88
_13169_,26.88
_13678_,26.88
_14030_,26.88
_14382_,26.88
_14700_,26.88
_14807_,26.88
_15452_,26.88
_15602_,26.88
_16070_,26.88
gpio_control_in_1a\[1\].shift_register\[3\],26.88
gpio_control_in_2\[0\].pad_gpio_out,26.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[14\],26.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[29\],26.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[7\],26.88
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[22\],26.88
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[12\],26.88
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[13\],26.88
soc.core.dbg_uart_rx_phase\[6\],26.88
soc.core.gpioin4_enable_storage,26.88
soc.core.storage_1\[5\]\[7\],26.88
soc.core.uart_phy_tx_phase\[11\],26.88
net120,26.88
net346,26.88
clknet_opt_5_0_clock_ctrl.core_clk,26.88
user_io_out\[24\],26.74
mprj_io_ie[25],26.735
rstb,26.73
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[6\],26.66
mprj_io_in[23],26.63
_05555_,26.61
_08844_,26.61
_12327_,26.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[1\],26.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[3\],26.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[29\],26.61
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[8\],26.61
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[8\],26.61
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[19\],26.61
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[16\],26.61
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[30\],26.61
soc.core.mgmtsoc_master_phyconfig_storage\[7\],26.61
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[10\],26.61
soc.core.storage\[15\]\[3\],26.61
soc.core.storage_1\[1\]\[4\],26.61
clknet_leaf_237_clock_ctrl.core_clk,26.61
clknet_leaf_631_clock_ctrl.core_clk,26.61
clknet_leaf_1059_clock_ctrl.core_clk,26.61
_14167_,26.56
_14344_,26.56
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[10\],26.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[14\],26.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[17\],26.56
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[23\],26.56
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[25\],26.56
flash_io0_di,26.535
net1822,26.5
gpio_control_in_2\[1\].gpio_defaults\[7\],26.495
flash_io1_di,26.49
_04666_,26.42
_10708_,26.42
_12098_,26.42
_13596_,26.42
_14588_,26.42
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[20\],26.42
soc.core.dbg_uart_rx_phase\[21\],26.42
soc.core.mgmtsoc_load_storage\[17\],26.42
soc.core.spi_master_mosi_data\[1\],26.42
clknet_leaf_1217_clock_ctrl.core_clk,26.42
_00432_,26.37
_00451_,26.37
_00510_,26.37
_00678_,26.37
_00715_,26.37
_02207_,26.37
_02412_,26.37
_03078_,26.37
_03215_,26.37
_04407_,26.37
_05594_,26.37
_05638_,26.37
_05706_,26.37
_05998_,26.37
_06320_,26.37
_06361_,26.37
_06525_,26.37
_06726_,26.37
_07077_,26.37
_07299_,26.37
_07784_,26.37
_08029_,26.37
_08205_,26.37
_08388_,26.37
_08908_,26.37
_09258_,26.37
_09627_,26.37
_10353_,26.37
_10688_,26.37
_10701_,26.37
_10730_,26.37
_10852_,26.37
_11330_,26.37
_11796_,26.37
_12252_,26.37
_12359_,26.37
_12555_,26.37
_12607_,26.37
_12660_,26.37
_12735_,26.37
_12785_,26.37
_12899_,26.37
_12931_,26.37
_13803_,26.37
_13930_,26.37
_14012_,26.37
_14400_,26.37
_14519_,26.37
_14526_,26.37
_15234_,26.37
_15387_,26.37
_15501_,26.37
_15738_,26.37
_15779_,26.37
_16064_,26.37
_16075_,26.37
_16420_,26.37
gpio_control_in_1a\[1\].gpio_schmitt_sel,26.37
gpio_control_in_1a\[1\].gpio_slew_sel,26.37
soc.core.VexRiscv.CsrPlugin_mtval\[26\],26.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[4\],26.37
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[28\],26.37
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[13\],26.37
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[3\],26.37
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[9\],26.37
soc.core.VexRiscv.execute_to_memory_PC\[3\],26.37
soc.core.interface3_bank_bus_dat_r\[7\],26.37
soc.core.multiregimpl39_regs0,26.37
soc.core.storage\[12\]\[6\],26.37
net291,26.37
net322,26.37
net327,26.37
net328,26.37
net361,26.37
net362,26.37
net365,26.37
clknet_leaf_59_clock_ctrl.core_clk,26.37
clknet_leaf_91_clock_ctrl.core_clk,26.37
clknet_leaf_334_clock_ctrl.core_clk,26.37
clknet_leaf_692_clock_ctrl.core_clk,26.37
clknet_leaf_1064_clock_ctrl.core_clk,26.37
net2099,26.37
net2185,26.37
net2404,26.37
net2406,26.37
_00094_,26.32
_00134_,26.32
_00194_,26.32
_00408_,26.32
_00566_,26.32
_00603_,26.32
_00624_,26.32
_00788_,26.32
_00868_,26.32
_00999_,26.32
_01741_,26.32
_02157_,26.32
_03829_,26.32
_04166_,26.32
_04279_,26.32
_05329_,26.32
_05830_,26.32
_05985_,26.32
_06106_,26.32
_06170_,26.32
_06266_,26.32
_06413_,26.32
_06539_,26.32
_06706_,26.32
_06709_,26.32
_06816_,26.32
_07394_,26.32
_07511_,26.32
_07716_,26.32
_07968_,26.32
_08002_,26.32
_08888_,26.32
_09374_,26.32
_09537_,26.32
_09549_,26.32
_09563_,26.32
_09703_,26.32
_10471_,26.32
_10520_,26.32
_10694_,26.32
_11151_,26.32
_11623_,26.32
_11720_,26.32
_12085_,26.32
_12094_,26.32
_12175_,26.32
_12254_,26.32
_12361_,26.32
_12432_,26.32
_12576_,26.32
_12883_,26.32
_12944_,26.32
_12996_,26.32
_13319_,26.32
_13846_,26.32
_14668_,26.32
_14844_,26.32
_15304_,26.32
_15378_,26.32
_15406_,26.32
_15427_,26.32
_16037_,26.32
_16155_,26.32
gpio_control_in_2\[0\].gpio_schmitt_sel,26.32
mgmt_buffers.la_data_in_enable\[45\],26.32
mgmt_buffers.la_data_in_enable\[52\],26.32
mgmt_buffers.la_data_in_enable\[63\],26.32
mprj_io_drive_sel[11],26.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[20\],26.32
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[17\],26.32
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[28\],26.32
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[15\],26.32
soc.core.mgmtsoc_scratch_storage\[9\],26.32
soc.core.multiregimpl58_regs1,26.32
soc.core.spi_master_cs_storage\[9\],26.32
soc.core.storage\[14\]\[6\],26.32
net110,26.32
net265,26.32
net2484,26.32
mgmt_buffers.la_oenb_core\[52\],26.23
soc.core.flash_io0_oeb,26.18
mprj_io_ie[26],26.135
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[30\],26.1
soc.core.dbg_uart_tx_phase\[18\],26.1
clknet_leaf_763_clock_ctrl.core_clk,26.1
net1818,26.065
_09518_,26.05
_13501_,26.05
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code\[0\],26.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[10\],26.05
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[13\],26.05
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[4\],26.05
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[25\],26.05
soc.core.VexRiscv.execute_to_memory_PC\[10\],26.05
soc.core.VexRiscv.execute_to_memory_PC\[24\],26.05
soc.core.mgmtsoc_master_rx_fifo_source_payload_data\[20\],26.05
soc.core.mgmtsoc_scratch_storage\[11\],26.05
soc.core.spi_master_cs_storage\[12\],26.05
clknet_leaf_710_clock_ctrl.core_clk,26.05
net1817,26.005
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[6\],26
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[25\],26
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[14\],26
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[4\],26
soc.core.dbg_uart_rx_count\[1\],26
soc.core.spi_master_control_storage\[1\],26
soc.core.storage_1\[12\]\[5\],26
soc.core.uart_phy_rx_data\[0\],26
net1816,25.96
_03111_,25.86
_06393_,25.86
_09707_,25.86
_15510_,25.86
net2467,25.86
_00178_,25.81
_00238_,25.81
_00512_,25.81
_00607_,25.81
_00615_,25.81
_00785_,25.81
_00853_,25.81
_00973_,25.81
_01196_,25.81
_01969_,25.81
_02143_,25.81
_02203_,25.81
_02244_,25.81
_02426_,25.81
_02479_,25.81
_02583_,25.81
_02922_,25.81
_02990_,25.81
_03018_,25.81
_03157_,25.81
_03924_,25.81
_03986_,25.81
_04355_,25.81
_04820_,25.81
_05207_,25.81
_05386_,25.81
_05775_,25.81
_06144_,25.81
_06194_,25.81
_07036_,25.81
_07174_,25.81
_07247_,25.81
_08141_,25.81
_08301_,25.81
_09010_,25.81
_09232_,25.81
_09601_,25.81
_09817_,25.81
_09837_,25.81
_09927_,25.81
_10863_,25.81
_10978_,25.81
_10988_,25.81
_11087_,25.81
_11346_,25.81
_11397_,25.81
_12122_,25.81
_12337_,25.81
_12979_,25.81
_13402_,25.81
_13639_,25.81
_13878_,25.81
_14168_,25.81
_14177_,25.81
_14332_,25.81
_14379_,25.81
_14444_,25.81
_14755_,25.81
_15215_,25.81
_15360_,25.81
_15404_,25.81
_15433_,25.81
_15881_,25.81
_15882_,25.81
_16431_,25.81
gpio_control_in_2\[5\].pad_gpio_outen,25.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[17\],25.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[27\],25.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[17\],25.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[2\],25.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[8\],25.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[4\],25.81
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[11\],25.81
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[28\],25.81
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[26\],25.81
soc.core.interface10_bank_bus_dat_r\[19\],25.81
soc.core.mgmtsoc_scratch_storage\[0\],25.81
soc.core.mgmtsoc_value\[14\],25.81
soc.core.mgmtsoc_vexriscv_reset_debug_logic,25.81
soc.core.multiregimpl49_regs1,25.81
soc.core.storage_1\[0\]\[2\],25.81
soc.core.uart_phy_tx_phase\[17\],25.81
soc.core.uart_phy_tx_phase\[26\],25.81
soc.core.uart_rx_fifo_level0\[4\],25.81
net267,25.81
clknet_leaf_343_clock_ctrl.core_clk,25.81
net2237,25.81
mprj_io_in[25],25.79
_00076_,25.76
_00150_,25.76
_00790_,25.76
_01737_,25.76
_01849_,25.76
_02579_,25.76
_02603_,25.76
_03335_,25.76
_03639_,25.76
_03723_,25.76
_03945_,25.76
_04087_,25.76
_04119_,25.76
_04182_,25.76
_04445_,25.76
_04562_,25.76
_04607_,25.76
_04842_,25.76
_04914_,25.76
_05216_,25.76
_05768_,25.76
_06242_,25.76
_06616_,25.76
_06915_,25.76
_07172_,25.76
_07186_,25.76
_07906_,25.76
_08107_,25.76
_08152_,25.76
_08201_,25.76
_08267_,25.76
_08319_,25.76
_08591_,25.76
_09161_,25.76
_10421_,25.76
_10505_,25.76
_10931_,25.76
_11131_,25.76
_11500_,25.76
_13075_,25.76
_13239_,25.76
_13688_,25.76
_13829_,25.76
_14493_,25.76
_14506_,25.76
_15164_,25.76
_15286_,25.76
_15605_,25.76
gpio_control_bidir_1\[0\].shift_register\[2\],25.76
gpio_control_in_2\[9\].mgmt_ena,25.76
mgmt_buffers.la_data_in_enable\[48\],25.76
pll.ringosc.dstage\[9\].id.ts,25.76
soc.core.VexRiscv.CsrPlugin_mepc\[29\],25.76
soc.core.VexRiscv.CsrPlugin_mtval\[25\],25.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[6\],25.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[5\],25.76
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[15\],25.76
soc.core.VexRiscv.decode_to_execute_SRC2_FORCE_ZERO,25.76
soc.core.mgmtsoc_en_storage,25.76
soc.core.multiregimpl28_regs1,25.76
soc.core.storage_1\[7\]\[1\],25.76
net199,25.76
net233,25.76
net2432,25.76
gpio_control_in_1a\[0\].gpio_defaults\[5\],25.665
net1820,25.63
soc.core.mgmtsoc_value\[4\],25.54
_10166_,25.49
gpio_control_in_2\[4\].shift_register\[3\],25.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[10\],25.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[4\],25.49
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[28\],25.49
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[8\],25.49
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[16\],25.49
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[14\],25.49
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[12\],25.49
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[3\],25.49
soc.core.VexRiscv.dBusWishbone_ADR\[16\],25.49
soc.core.la_ien_storage\[32\],25.49
soc.core.mgmtsoc_master_tx_fifo_source_payload_mask\[0\],25.49
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[5\],25.49
soc.core.spi_master_mosi_data\[4\],25.49
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[13\],25.44
soc.core.storage_1\[13\]\[4\],25.44
soc.core.storage_1\[1\]\[2\],25.44
soc.core.user_irq_ena_storage\[2\],25.44
_00019_,25.3
_01110_,25.3
_05860_,25.3
_06828_,25.3
_07904_,25.3
_08269_,25.3
_09552_,25.3
_15226_,25.3
gpio_control_in_1a\[0\].gpio_schmitt_sel,25.3
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[10\],25.3
soc.core.dbg_uart_tx_phase\[25\],25.3
soc.core.storage\[5\]\[6\],25.3
_00228_,25.25
_00339_,25.25
_00396_,25.25
_00540_,25.25
_00802_,25.25
_00826_,25.25
_01084_,25.25
_01406_,25.25
_01471_,25.25
_01613_,25.25
_02099_,25.25
_02144_,25.25
_02257_,25.25
_02654_,25.25
_02801_,25.25
_02812_,25.25
_02910_,25.25
_03360_,25.25
_04032_,25.25
_04235_,25.25
_04782_,25.25
_04829_,25.25
_05137_,25.25
_05920_,25.25
_06131_,25.25
_06151_,25.25
_06285_,25.25
_07097_,25.25
_07131_,25.25
_07269_,25.25
_07466_,25.25
_08054_,25.25
_08132_,25.25
_08207_,25.25
_08385_,25.25
_09592_,25.25
_09908_,25.25
_10703_,25.25
_10747_,25.25
_11160_,25.25
_11925_,25.25
_12090_,25.25
_13401_,25.25
_13430_,25.25
_13802_,25.25
_13851_,25.25
_14261_,25.25
_14312_,25.25
_14883_,25.25
_14950_,25.25
_15533_,25.25
_15673_,25.25
_16441_,25.25
gpio_control_bidir_2\[2\].gpio_slew_sel,25.25
gpio_control_in_1a\[2\].gpio_pullup_sel,25.25
mgmt_buffers.la_data_in_enable\[25\],25.25
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[9\],25.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[22\],25.25
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[5\],25.25
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[14\],25.25
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[13\],25.25
soc.core.VexRiscv.debug_bus_rsp_data\[2\],25.25
soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg\[4\],25.25
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[11\],25.25
soc.core.gpioin5_gpioin5_in_pads_n_d,25.25
soc.core.memdat_1\[6\],25.25
soc.core.storage_1\[2\]\[2\],25.25
net210,25.25
net213,25.25
net226,25.25
net323,25.25
clknet_leaf_262_clock_ctrl.core_clk,25.25
net2349,25.25
net2410,25.25
net2461,25.25
gpio_control_in_1\[3\].gpio_defaults\[2\],25.245
gpio_control_in_1\[1\].gpio_defaults\[5\],25.24
_00319_,25.2
_00328_,25.2
_00369_,25.2
_01083_,25.2
_01885_,25.2
_01904_,25.2
_02129_,25.2
_02361_,25.2
_02559_,25.2
_02688_,25.2
_03069_,25.2
_03324_,25.2
_03472_,25.2
_03964_,25.2
_04064_,25.2
_04096_,25.2
_04470_,25.2
_04477_,25.2
_04631_,25.2
_04926_,25.2
_05150_,25.2
_05387_,25.2
_05794_,25.2
_05821_,25.2
_05894_,25.2
_05988_,25.2
_06115_,25.2
_06137_,25.2
_06237_,25.2
_06940_,25.2
_06972_,25.2
_07306_,25.2
_07483_,25.2
_08114_,25.2
_08982_,25.2
_09208_,25.2
_10189_,25.2
_10269_,25.2
_10539_,25.2
_10961_,25.2
_11230_,25.2
_11602_,25.2
_12515_,25.2
_12662_,25.2
_12736_,25.2
_13586_,25.2
_13918_,25.2
_14230_,25.2
_15455_,25.2
_15489_,25.2
_15785_,25.2
_15918_,25.2
_16136_,25.2
_16314_,25.2
_16319_,25.2
gpio_control_bidir_1\[1\].shift_register\[1\],25.2
gpio_control_in_2\[3\].shift_register\[7\],25.2
gpio_control_in_2\[6\].gpio_slew_sel,25.2
mgmt_buffers.la_data_in_enable\[24\],25.2
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[16\],25.2
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[12\],25.2
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[14\],25.2
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[28\],25.2
soc.core.dbg_uart_rx_phase\[24\],25.2
soc.core.mgmtsoc_master_phyconfig_storage\[20\],25.2
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[27\],25.2
soc.core.mgmtsoc_scratch_storage\[3\],25.2
soc.core.multiregimpl22_regs0,25.2
soc.core.multiregimpl26_regs1,25.2
soc.core.storage\[0\]\[0\],25.2
soc.core.storage\[3\]\[2\],25.2
soc.core.storage_1\[8\]\[7\],25.2
net347,25.2
net2011,25.2
net2488,25.2
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[23\],25.17
mgmt_buffers.la_data_in_core\[62\],25.11
gpio_control_in_2\[6\].gpio_defaults\[2\],25.075
mgmt_buffers.la_data_in_core\[44\],25.06
_14399_,24.98
_15202_,24.98
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[30\],24.98
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[14\],24.98
_13090_,24.93
_15316_,24.93
gpio_control_in_2\[0\].shift_register\[7\],24.93
soc.core.VexRiscv.DebugPlugin_godmode,24.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[18\],24.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[14\],24.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[21\],24.93
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[4\],24.93
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[16\],24.93
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[29\],24.93
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[28\],24.93
soc.core.mgmtsoc_value\[28\],24.93
soc.core.storage\[6\]\[2\],24.93
soc.core.storage_1\[10\]\[1\],24.93
soc.core.storage_1\[14\]\[4\],24.93
soc.core.uart_phy_rx_phase\[13\],24.93
clknet_leaf_271_clock_ctrl.core_clk,24.93
clknet_leaf_720_clock_ctrl.core_clk,24.93
_05298_,24.88
_14063_,24.88
_14128_,24.88
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[23\],24.88
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[29\],24.88
soc.core.storage_1\[10\]\[0\],24.88
soc.core.storage_1\[1\]\[0\],24.88
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[20\],24.79
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[8\],24.79
net1814,24.76
_01484_,24.74
_15778_,24.74
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1\[10\],24.74
soc.core.mgmtsoc_value_status\[22\],24.74
soc.core.storage\[11\]\[2\],24.74
soc.core.storage\[6\]\[0\],24.74
_00008_,24.69
_00052_,24.69
_00261_,24.69
_00276_,24.69
_00551_,24.69
_00587_,24.69
_00787_,24.69
_01299_,24.69
_01836_,24.69
_02121_,24.69
_02160_,24.69
_02419_,24.69
_02630_,24.69
_02664_,24.69
_03110_,24.69
_03162_,24.69
_04513_,24.69
_04587_,24.69
_05075_,24.69
_05088_,24.69
_05362_,24.69
_05475_,24.69
_05580_,24.69
_06113_,24.69
_06358_,24.69
_06434_,24.69
_06478_,24.69
_06886_,24.69
_07163_,24.69
_07687_,24.69
_08283_,24.69
_08617_,24.69
_08748_,24.69
_08975_,24.69
_09044_,24.69
_09160_,24.69
_09295_,24.69
_09619_,24.69
_10309_,24.69
_11009_,24.69
_11048_,24.69
_11158_,24.69
_11561_,24.69
_12542_,24.69
_12719_,24.69
_12720_,24.69
_13031_,24.69
_13597_,24.69
_13615_,24.69
_13834_,24.69
_14190_,24.69
_14338_,24.69
_14803_,24.69
_15346_,24.69
_15953_,24.69
_15965_,24.69
_16097_,24.69
_16142_,24.69
_16236_,24.69
_16424_,24.69
gpio_control_bidir_1\[1\].shift_register\[3\],24.69
gpio_control_in_1\[7\].shift_register\[0\],24.69
gpio_control_in_2\[12\].serial_data_in,24.69
mgmt_buffers.la_data_in_enable\[0\],24.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[18\],24.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[3\],24.69
soc.core.VexRiscv.RegFilePlugin_regFile\[0\]\[29\],24.69
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[10\],24.69
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[16\],24.69
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[5\],24.69
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[16\],24.69
soc.core.multiregimpl54_regs0,24.69
soc.core.spi_master_cs_storage\[3\],24.69
soc.core.spi_master_miso_data\[4\],24.69
soc.core.storage\[11\]\[5\],24.69
soc.core.storage\[12\]\[5\],24.69
soc.core.storage_1\[11\]\[7\],24.69
soc.core.storage_1\[3\]\[7\],24.69
soc.core.uart_phy_rx_phase\[17\],24.69
soc.core.uart_phy_tx_phase\[25\],24.69
clknet_leaf_529_clock_ctrl.core_clk,24.69
clknet_leaf_913_clock_ctrl.core_clk,24.69
clknet_leaf_1297_clock_ctrl.core_clk,24.69
net1887,24.69
net2028,24.69
net2054,24.69
net2085,24.69
net2146,24.69
mprj_io_in[36],24.68
_00084_,24.64
_00363_,24.64
_00881_,24.64
_01408_,24.64
_01560_,24.64
_02264_,24.64
_02485_,24.64
_02893_,24.64
_02914_,24.64
_02938_,24.64
_03032_,24.64
_03498_,24.64
_03515_,24.64
_03674_,24.64
_03680_,24.64
_03836_,24.64
_04439_,24.64
_04568_,24.64
_06022_,24.64
_06066_,24.64
_06179_,24.64
_06294_,24.64
_06550_,24.64
_06905_,24.64
_07113_,24.64
_07150_,24.64
_07280_,24.64
_07689_,24.64
_07774_,24.64
_07819_,24.64
_07890_,24.64
_08037_,24.64
_08094_,24.64
_08788_,24.64
_09069_,24.64
_10043_,24.64
_10118_,24.64
_10423_,24.64
_10546_,24.64
_10894_,24.64
_11422_,24.64
_11481_,24.64
_11685_,24.64
_12110_,24.64
_12155_,24.64
_12518_,24.64
_12567_,24.64
_12580_,24.64
_12684_,24.64
_12807_,24.64
_13218_,24.64
_13336_,24.64
_13452_,24.64
_13724_,24.64
_13936_,24.64
_13999_,24.64
_14010_,24.64
_14116_,24.64
_14254_,24.64
_14255_,24.64
_14383_,24.64
_15293_,24.64
_16008_,24.64
_16105_,24.64
_16107_,24.64
_16154_,24.64
clock_ctrl.divider2.syncNp\[2\],24.64
gpio_control_bidir_1\[1\].gpio_slew_sel,24.64
gpio_control_bidir_2\[1\].serial_data_in,24.64
gpio_control_in_1a\[3\].gpio_outen,24.64
gpio_control_in_2\[0\].gpio_outen,24.64
gpio_control_in_2\[15\].mgmt_ena,24.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[11\],24.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[21\],24.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[24\],24.64
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[11\],24.64
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[9\],24.64
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[8\],24.64
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[4\],24.64
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[23\],24.64
soc.core.gpioin0_gpioin0_trigger_d,24.64
soc.core.multiregimpl21_regs1,24.64
soc.core.multiregimpl32_regs1,24.64
net203,24.64
net2346,24.64
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[18\],24.61
mprj_io_in[32],24.5
pll.ext_trim\[19\],24.5
gpio_control_in_1a\[5\].gpio_defaults\[5\],24.44
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[3\],24.42
mprj_io_in[35],24.41
_08822_,24.37
_11619_,24.37
_13280_,24.37
soc.core.VexRiscv.CsrPlugin_mtval\[24\],24.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[28\],24.37
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[13\],24.37
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent,24.37
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[20\],24.37
soc.core.VexRiscv.RegFilePlugin_regFile\[26\]\[23\],24.37
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[16\],24.37
soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg\[0\],24.37
soc.core.storage_1\[6\]\[3\],24.37
_05343_,24.32
_12608_,24.32
soc.core.uart_phy_rx_phase\[31\],24.32
clknet_leaf_199_clock_ctrl.core_clk,24.32
_00485_,24.18
_08669_,24.18
_09577_,24.18
_10483_,24.18
_11005_,24.18
_11717_,24.18
_11815_,24.18
gpio_control_in_1\[5\].pad_gpio_outen,24.18
gpio_control_in_1a\[1\].shift_register\[1\],24.18
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[11\],24.18
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[31\],24.18
mprj_io_oe[6],24.14
_00173_,24.13
_00395_,24.13
_00640_,24.13
_00965_,24.13
_01103_,24.13
_01201_,24.13
_01435_,24.13
_01454_,24.13
_01581_,24.13
_01773_,24.13
_02377_,24.13
_02385_,24.13
_02804_,24.13
_02923_,24.13
_04494_,24.13
_04502_,24.13
_04610_,24.13
_04676_,24.13
_04740_,24.13
_05760_,24.13
_05942_,24.13
_06201_,24.13
_06229_,24.13
_06404_,24.13
_06540_,24.13
_06563_,24.13
_06758_,24.13
_06894_,24.13
_07416_,24.13
_07697_,24.13
_07735_,24.13
_07771_,24.13
_07825_,24.13
_08067_,24.13
_08109_,24.13
_08390_,24.13
_08544_,24.13
_08667_,24.13
_08777_,24.13
_08853_,24.13
_09005_,24.13
_09207_,24.13
_09396_,24.13
_09562_,24.13
_09565_,24.13
_09567_,24.13
_09605_,24.13
_09648_,24.13
_10212_,24.13
_10435_,24.13
_10766_,24.13
_11332_,24.13
_11559_,24.13
_11743_,24.13
_11813_,24.13
_12041_,24.13
_12042_,24.13
_12547_,24.13
_12637_,24.13
_12669_,24.13
_12725_,24.13
_12726_,24.13
_12911_,24.13
_13125_,24.13
_13210_,24.13
_13604_,24.13
_13832_,24.13
_13874_,24.13
_14140_,24.13
_14451_,24.13
_14582_,24.13
_14637_,24.13
_14882_,24.13
_15142_,24.13
_15216_,24.13
_15446_,24.13
_15968_,24.13
_16266_,24.13
_16344_,24.13
gpio_control_in_1\[9\].pad_gpio_outen,24.13
gpio_control_in_2\[3\].serial_data_in,24.13
pll.ringosc.dstage\[10\].id.out,24.13
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[9\],24.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[1\],24.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[16\],24.13
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[10\],24.13
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[29\],24.13
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[4\],24.13
soc.core.dbg_uart_rx_phase\[8\],24.13
soc.core.dbg_uart_tx_count\[1\],24.13
soc.core.interface0_bank_bus_dat_r\[2\],24.13
soc.core.interface11_bank_bus_dat_r\[4\],24.13
soc.core.storage_1\[1\]\[7\],24.13
net264,24.13
clknet_leaf_1248_clock_ctrl.core_clk,24.13
net2068,24.13
net2205,24.13
net2250,24.13
net2446,24.13
net2462,24.13
_00160_,24.08
_00289_,24.08
_00634_,24.08
_00704_,24.08
_00716_,24.08
_00766_,24.08
_01240_,24.08
_01639_,24.08
_01881_,24.08
_02444_,24.08
_02560_,24.08
_02786_,24.08
_02867_,24.08
_03138_,24.08
_03192_,24.08
_03549_,24.08
_03846_,24.08
_03896_,24.08
_04030_,24.08
_04142_,24.08
_04151_,24.08
_04422_,24.08
_04738_,24.08
_04776_,24.08
_04999_,24.08
_05323_,24.08
_05485_,24.08
_05605_,24.08
_05645_,24.08
_05961_,24.08
_06056_,24.08
_06292_,24.08
_06395_,24.08
_06908_,24.08
_07044_,24.08
_07085_,24.08
_07152_,24.08
_07376_,24.08
_07484_,24.08
_07537_,24.08
_07823_,24.08
_08012_,24.08
_08084_,24.08
_08407_,24.08
_08431_,24.08
_08528_,24.08
_08581_,24.08
_08900_,24.08
_08915_,24.08
_09142_,24.08
_09152_,24.08
_09541_,24.08
_09821_,24.08
_10028_,24.08
_10182_,24.08
_10547_,24.08
_10654_,24.08
_11259_,24.08
_11333_,24.08
_11384_,24.08
_11858_,24.08
_11871_,24.08
_12225_,24.08
_12443_,24.08
_13097_,24.08
_13562_,24.08
_14628_,24.08
_14813_,24.08
_15016_,24.08
_15031_,24.08
_15053_,24.08
_15264_,24.08
_15342_,24.08
_15399_,24.08
_15407_,24.08
_15424_,24.08
_15912_,24.08
_16063_,24.08
_16116_,24.08
clock_ctrl.divider2.syncNp\[0\],24.08
gpio_control_in_1a\[0\].pad_gpio_outen,24.08
gpio_control_in_1a\[3\].gpio_inen,24.08
mgmt_buffers.la_data_in_enable\[58\],24.08
mgmt_buffers.la_data_in_mprj\[15\],24.08
mgmt_buffers.la_data_in_mprj_bar\[7\],24.08
pll.ringosc.dstage\[3\].id.out,24.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[21\],24.08
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[6\],24.08
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[29\],24.08
soc.core.interface6_bank_bus_dat_r\[23\],24.08
soc.core.storage\[3\]\[6\],24.08
net259,24.08
net2443,24.08
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[7\],24.05
soc.core.VexRiscv.RegFilePlugin_regFile\[3\]\[25\],24.05
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[15\],24.05
pll.ext_trim\[16\],23.94
gpio_control_in_2\[4\].gpio_defaults\[8\],23.895
_13613_,23.86
gpio_control_in_1a\[0\].shift_register\[2\],23.86
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[27\],23.86
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[15\],23.86
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[9\],23.86
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[9\],23.86
soc.core.spi_master_control_storage\[14\],23.86
_08846_,23.81
_15975_,23.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[22\],23.81
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[24\],23.81
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[27\],23.81
soc.core.storage\[8\]\[5\],23.81
_13518_,23.76
_15335_,23.76
pll.ringosc.dstage\[2\].id.ts,23.76
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[4\],23.76
soc.core.mgmtsoc_value_status\[25\],23.76
soc.core.storage\[4\]\[6\],23.76
mprj_io_in[29],23.71
gpio_control_in_1\[4\].gpio_defaults\[2\],23.625
_00535_,23.62
_02234_,23.62
_08829_,23.62
_11161_,23.62
_15715_,23.62
soc.core.interface0_bank_bus_dat_r\[14\],23.62
soc.core.mgmtsoc_litespisdrphycore_count\[0\],23.62
_00212_,23.57
_01154_,23.57
_01434_,23.57
_02820_,23.57
_03935_,23.57
_03972_,23.57
_04082_,23.57
_05511_,23.57
_05593_,23.57
_05695_,23.57
_06051_,23.57
_06522_,23.57
_07018_,23.57
_07086_,23.57
_07361_,23.57
_07867_,23.57
_07924_,23.57
_07966_,23.57
_08000_,23.57
_08292_,23.57
_08318_,23.57
_08754_,23.57
_09131_,23.57
_09642_,23.57
_09670_,23.57
_10097_,23.57
_10142_,23.57
_10177_,23.57
_10228_,23.57
_10414_,23.57
_10608_,23.57
_10656_,23.57
_10687_,23.57
_10924_,23.57
_11138_,23.57
_11520_,23.57
_11849_,23.57
_11897_,23.57
_12833_,23.57
_13067_,23.57
_13718_,23.57
_14134_,23.57
_14311_,23.57
_14348_,23.57
_14367_,23.57
_14469_,23.57
_14761_,23.57
_15171_,23.57
_15801_,23.57
_16306_,23.57
_16366_,23.57
gpio_control_in_1\[0\].pad_gpio_outen,23.57
gpio_control_in_1a\[3\].shift_register\[8\],23.57
gpio_control_in_2\[2\].serial_data_in,23.57
gpio_control_in_2\[8\].gpio_pulldown_sel,23.57
mgmt_buffers.la_data_in_enable\[40\],23.57
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[2\],23.57
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[8\],23.57
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[29\],23.57
soc.core.uart_phy_rx_phase\[24\],23.57
net2050,23.57
net2374,23.57
net2457,23.57
gpio_control_bidir_2\[1\].gpio_defaults\[3\],23.545
_00143_,23.52
_00156_,23.52
_00284_,23.52
_00308_,23.52
_00366_,23.52
_00491_,23.52
_00782_,23.52
_00850_,23.52
_01078_,23.52
_01147_,23.52
_01238_,23.52
_02196_,23.52
_02276_,23.52
_02312_,23.52
_02343_,23.52
_02979_,23.52
_03209_,23.52
_03522_,23.52
_03637_,23.52
_04254_,23.52
_05501_,23.52
_06223_,23.52
_06248_,23.52
_06512_,23.52
_06557_,23.52
_06596_,23.52
_06632_,23.52
_06678_,23.52
_06680_,23.52
_06893_,23.52
_07069_,23.52
_07404_,23.52
_07423_,23.52
_07522_,23.52
_07620_,23.52
_07688_,23.52
_07877_,23.52
_08030_,23.52
_08061_,23.52
_08251_,23.52
_08370_,23.52
_08442_,23.52
_08447_,23.52
_08799_,23.52
_08845_,23.52
_08897_,23.52
_09075_,23.52
_09126_,23.52
_09169_,23.52
_09197_,23.52
_09432_,23.52
_10327_,23.52
_10472_,23.52
_10719_,23.52
_10830_,23.52
_10853_,23.52
_11036_,23.52
_11166_,23.52
_11373_,23.52
_11389_,23.52
_11487_,23.52
_11542_,23.52
_11631_,23.52
_11984_,23.52
_11989_,23.52
_12101_,23.52
_12311_,23.52
_12896_,23.52
_13017_,23.52
_13069_,23.52
_13264_,23.52
_13695_,23.52
_13704_,23.52
_14234_,23.52
_14605_,23.52
_14724_,23.52
_14777_,23.52
_14980_,23.52
_15624_,23.52
_15734_,23.52
_16268_,23.52
clock_ctrl.divider2.even_0.counter\[0\],23.52
gpio_control_bidir_2\[0\].gpio_oe_override,23.52
mgmt_buffers.la_data_in_enable\[27\],23.52
mgmt_buffers.la_data_in_mprj_bar\[32\],23.52
mgmt_buffers.la_data_in_mprj_bar\[62\],23.52
pll.itrim\[21\],23.52
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[28\],23.52
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[6\],23.52
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[18\],23.52
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[28\],23.52
soc.core.interface19_bank_bus_dat_r\[1\],23.52
soc.core.spi_master_cs_storage\[15\],23.52
soc.core.storage\[11\]\[1\],23.52
soc.core.storage\[9\]\[7\],23.52
soc.core.storage_1\[4\]\[2\],23.52
soc.core.storage_1\[4\]\[3\],23.52
soc.core.storage_1\[8\]\[1\],23.52
net273,23.52
net2064,23.52
net2075,23.52
net2194,23.52
net2219,23.52
net2242,23.52
_15949_,23.49
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[19\],23.49
_10335_,23.35
gpio_control_bidir_1\[1\].gpio_defaults\[3\],23.295
_05302_,23.25
_05648_,23.25
_08790_,23.25
_08800_,23.25
_11480_,23.25
_11501_,23.25
_11611_,23.25
_12661_,23.25
soc.core.VexRiscv.CsrPlugin_mtval\[12\],23.25
soc.core.VexRiscv.CsrPlugin_mtvec_base\[23\],23.25
soc.core.VexRiscv.DebugPlugin_busReadDataReg\[30\],23.25
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[7\],23.25
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[15\],23.25
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[17\],23.25
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[18\],23.25
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[23\],23.25
clknet_leaf_288_clock_ctrl.core_clk,23.25
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[14\],23.2
soc.core.storage\[12\]\[7\],23.2
gpio_control_in_2\[1\].gpio_defaults\[8\],23.135
mprj_io_pulldown_sel[6],23.1
_01856_,23.06
_04837_,23.06
_05071_,23.06
_05224_,23.06
_05633_,23.06
_08622_,23.06
_14088_,23.06
soc.core.VexRiscv.CsrPlugin_mtvec_base\[16\],23.06
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[14\],23.06
_00533_,23.01
_00650_,23.01
_01176_,23.01
_01224_,23.01
_01312_,23.01
_01357_,23.01
_01452_,23.01
_01937_,23.01
_02189_,23.01
_02195_,23.01
_02494_,23.01
_02651_,23.01
_02853_,23.01
_02953_,23.01
_03084_,23.01
_03136_,23.01
_03224_,23.01
_03301_,23.01
_03427_,23.01
_03610_,23.01
_03917_,23.01
_04247_,23.01
_04485_,23.01
_04510_,23.01
_04891_,23.01
_04896_,23.01
_04959_,23.01
_04974_,23.01
_05040_,23.01
_05121_,23.01
_05132_,23.01
_05502_,23.01
_05516_,23.01
_05953_,23.01
_06143_,23.01
_06352_,23.01
_06411_,23.01
_06506_,23.01
_06791_,23.01
_07023_,23.01
_07217_,23.01
_07351_,23.01
_08685_,23.01
_08706_,23.01
_08736_,23.01
_09424_,23.01
_09579_,23.01
_09686_,23.01
_10112_,23.01
_10466_,23.01
_10526_,23.01
_10818_,23.01
_10874_,23.01
_10898_,23.01
_11144_,23.01
_11246_,23.01
_12317_,23.01
_12992_,23.01
_13143_,23.01
_13188_,23.01
_13638_,23.01
_13732_,23.01
_13955_,23.01
_14310_,23.01
_14539_,23.01
_14596_,23.01
_14800_,23.01
_14868_,23.01
_14902_,23.01
_15041_,23.01
_15132_,23.01
_15328_,23.01
_16110_,23.01
_16388_,23.01
_16415_,23.01
_16425_,23.01
gpio_control_in_2\[0\].serial_data_in,23.01
mgmt_buffers.la_data_in_enable\[59\],23.01
mgmt_buffers.la_data_in_mprj\[10\],23.01
mgmt_buffers.la_data_in_mprj\[58\],23.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[14\],23.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[2\],23.01
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[17\],23.01
soc.core.VexRiscv.RegFilePlugin_regFile\[27\]\[10\],23.01
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[16\],23.01
soc.core.dbg_uart_count\[2\],23.01
soc.core.dbg_uart_tx_phase\[9\],23.01
soc.core.gpioin3_pending_r,23.01
soc.core.interface10_bank_bus_dat_r\[27\],23.01
soc.core.interface19_bank_bus_dat_r\[0\],23.01
soc.core.storage\[1\]\[6\],23.01
soc.core.storage\[7\]\[7\],23.01
soc.core.storage_1\[4\]\[7\],23.01
net337,23.01
net377,23.01
clknet_leaf_488_clock_ctrl.core_clk,23.01
net2207,23.01
net2261,23.01
net2376,23.01
net2420,23.01
_00135_,22.96
_00606_,22.96
_00793_,22.96
_00889_,22.96
_01100_,22.96
_01428_,22.96
_01480_,22.96
_01542_,22.96
_01956_,22.96
_02205_,22.96
_02270_,22.96
_02489_,22.96
_02680_,22.96
_02716_,22.96
_03851_,22.96
_03949_,22.96
_04041_,22.96
_04116_,22.96
_04372_,22.96
_04446_,22.96
_04546_,22.96
_04577_,22.96
_04908_,22.96
_04924_,22.96
_06043_,22.96
_06083_,22.96
_06148_,22.96
_06233_,22.96
_06390_,22.96
_06420_,22.96
_06459_,22.96
_06843_,22.96
_06951_,22.96
_06952_,22.96
_06989_,22.96
_07021_,22.96
_07091_,22.96
_07104_,22.96
_07193_,22.96
_07216_,22.96
_07289_,22.96
_07352_,22.96
_07383_,22.96
_07460_,22.96
_07737_,22.96
_07778_,22.96
_07850_,22.96
_07879_,22.96
_07903_,22.96
_07936_,22.96
_07964_,22.96
_07983_,22.96
_08176_,22.96
_08181_,22.96
_08186_,22.96
_08352_,22.96
_08709_,22.96
_08860_,22.96
_08864_,22.96
_09273_,22.96
_09433_,22.96
_09540_,22.96
_09599_,22.96
_10025_,22.96
_10094_,22.96
_10340_,22.96
_10798_,22.96
_10923_,22.96
_10949_,22.96
_11014_,22.96
_11274_,22.96
_11407_,22.96
_11637_,22.96
_11878_,22.96
_11947_,22.96
_12028_,22.96
_12338_,22.96
_12483_,22.96
_12748_,22.96
_13581_,22.96
_13676_,22.96
_13677_,22.96
_13694_,22.96
_13790_,22.96
_13981_,22.96
_14027_,22.96
_14199_,22.96
_14467_,22.96
_14471_,22.96
_14624_,22.96
_14795_,22.96
_15296_,22.96
_15369_,22.96
_15469_,22.96
_15592_,22.96
_15769_,22.96
_15859_,22.96
_15907_,22.96
_16018_,22.96
_16044_,22.96
_16251_,22.96
gpio_control_in_1\[6\].gpio_outen,22.96
gpio_control_in_2\[6\].gpio_outen,22.96
gpio_control_in_2\[6\].shift_register\[1\],22.96
mgmt_buffers.mprj_adr_o_core\[11\],22.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[19\],22.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[24\],22.96
soc.core.VexRiscv.RegFilePlugin_regFile\[10\]\[18\],22.96
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[30\],22.96
soc.core.interface3_bank_bus_dat_r\[12\],22.96
soc.core.interface3_bank_bus_dat_r\[18\],22.96
soc.core.multiregimpl13_regs0,22.96
soc.core.multiregimpl30_regs1,22.96
soc.core.spi_master_control_storage\[7\],22.96
net372,22.96
net380,22.96
net1298,22.96
net1890,22.96
gpio_control_in_1\[3\].gpio_defaults\[8\],22.915
_08771_,22.74
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[13\],22.74
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[13\],22.74
_08482_,22.69
_13439_,22.69
_14448_,22.69
pll.ringosc.dstage\[7\].id.d1,22.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[20\],22.69
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[22\],22.69
soc.core.VexRiscv.RegFilePlugin_regFile\[20\]\[15\],22.69
soc.core.mgmtsoc_litespisdrphycore_count\[1\],22.69
soc.core.storage_1\[4\]\[4\],22.69
soc.core.storage_1\[9\]\[2\],22.69
clknet_leaf_1139_clock_ctrl.core_clk,22.69
_13262_,22.64
soc.core.VexRiscv.CsrPlugin_mstatus_MPP\[1\],22.64
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[16\],22.64
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[25\],22.64
soc.core.mgmtsoc_litespisdrphycore_sr_out\[31\],22.64
clknet_leaf_1146_clock_ctrl.core_clk,22.64
mprj_io_in[28],22.59
soc.core.spi_master_control_storage\[12\],22.55
_03409_,22.5
_04337_,22.5
_04900_,22.5
_08808_,22.5
_12064_,22.5
mgmt_buffers.la_data_in_mprj_bar\[10\],22.5
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[8\],22.5
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[26\],22.5
soc.core.dbg_uart_tx_phase\[16\],22.5
_00067_,22.45
_00073_,22.45
_00176_,22.45
_00198_,22.45
_00271_,22.45
_00283_,22.45
_00290_,22.45
_00577_,22.45
_01246_,22.45
_01295_,22.45
_01348_,22.45
_01966_,22.45
_02581_,22.45
_03455_,22.45
_03598_,22.45
_03835_,22.45
_04118_,22.45
_04412_,22.45
_04506_,22.45
_04625_,22.45
_04813_,22.45
_04934_,22.45
_05627_,22.45
_05797_,22.45
_06323_,22.45
_06370_,22.45
_06374_,22.45
_06409_,22.45
_06440_,22.45
_06687_,22.45
_06841_,22.45
_06887_,22.45
_07011_,22.45
_07017_,22.45
_07052_,22.45
_07221_,22.45
_07358_,22.45
_07362_,22.45
_07473_,22.45
_07549_,22.45
_07692_,22.45
_07700_,22.45
_07722_,22.45
_07976_,22.45
_08050_,22.45
_08085_,22.45
_08142_,22.45
_08171_,22.45
_08257_,22.45
_08681_,22.45
_08877_,22.45
_09957_,22.45
_10441_,22.45
_10467_,22.45
_10564_,22.45
_11125_,22.45
_11183_,22.45
_11889_,22.45
_11953_,22.45
_12000_,22.45
_12316_,22.45
_12377_,22.45
_12397_,22.45
_12425_,22.45
_13227_,22.45
_13715_,22.45
_13849_,22.45
_13961_,22.45
_14215_,22.45
_14968_,22.45
_15265_,22.45
_15287_,22.45
_15438_,22.45
_15439_,22.45
_15557_,22.45
_15668_,22.45
_16181_,22.45
_16343_,22.45
_16435_,22.45
gpio_control_in_1\[10\].gpio_schmitt_sel,22.45
gpio_control_in_2\[12\].gpio_slew_sel,22.45
mgmt_buffers.la_data_in_enable\[17\],22.45
mgmt_buffers.la_data_in_mprj\[0\],22.45
mgmt_buffers.la_data_in_mprj\[1\],22.45
mgmt_buffers.la_data_in_mprj\[55\],22.45
mgmt_buffers.mprj_dat_i_core_bar\[20\],22.45
mgmt_buffers.user_irq\[2\],22.45
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[16\],22.45
soc.core.VexRiscv.CsrPlugin_mip_MSIP,22.45
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[12\],22.45
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[20\],22.45
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[21\],22.45
soc.core.dbg_uart_rx_phase\[9\],22.45
soc.core.gpioin2_gpioin2_irq,22.45
soc.core.interface0_bank_bus_dat_r\[5\],22.45
soc.core.interface10_bank_bus_dat_r\[24\],22.45
soc.core.storage\[12\]\[0\],22.45
soc.core.storage\[12\]\[3\],22.45
soc.core.storage\[4\]\[4\],22.45
soc.core.storage_1\[2\]\[7\],22.45
soc.core.uart_phy_tx_count\[3\],22.45
net104,22.45
clknet_leaf_37_clock_ctrl.core_clk,22.45
clknet_leaf_1053_clock_ctrl.core_clk,22.45
clknet_leaf_1191_clock_ctrl.core_clk,22.45
net2444,22.45
_00085_,22.4
_00128_,22.4
_00231_,22.4
_00502_,22.4
_00507_,22.4
_00753_,22.4
_00757_,22.4
_00773_,22.4
_00833_,22.4
_01265_,22.4
_01306_,22.4
_01372_,22.4
_01447_,22.4
_01724_,22.4
_01993_,22.4
_02037_,22.4
_02215_,22.4
_02822_,22.4
_03513_,22.4
_03834_,22.4
_04045_,22.4
_04340_,22.4
_04657_,22.4
_04937_,22.4
_05341_,22.4
_06037_,22.4
_06228_,22.4
_06465_,22.4
_06488_,22.4
_06626_,22.4
_06664_,22.4
_06807_,22.4
_06925_,22.4
_07050_,22.4
_07084_,22.4
_07424_,22.4
_07453_,22.4
_07499_,22.4
_07594_,22.4
_07829_,22.4
_08213_,22.4
_08293_,22.4
_08303_,22.4
_08477_,22.4
_08589_,22.4
_08674_,22.4
_08733_,22.4
_08774_,22.4
_08775_,22.4
_08948_,22.4
_08988_,22.4
_09275_,22.4
_09616_,22.4
_10137_,22.4
_10453_,22.4
_10548_,22.4
_10628_,22.4
_10734_,22.4
_10859_,22.4
_11086_,22.4
_11112_,22.4
_11314_,22.4
_11322_,22.4
_11587_,22.4
_11721_,22.4
_12105_,22.4
_12138_,22.4
_12699_,22.4
_13409_,22.4
_13751_,22.4
_13877_,22.4
_13942_,22.4
_13986_,22.4
_14156_,22.4
_14328_,22.4
_14376_,22.4
_14809_,22.4
_14833_,22.4
_14840_,22.4
_14865_,22.4
_15126_,22.4
_15490_,22.4
_15499_,22.4
_15571_,22.4
_15572_,22.4
_15736_,22.4
_15864_,22.4
_15974_,22.4
_16246_,22.4
_16352_,22.4
_16377_,22.4
_16449_,22.4
gpio_control_in_1a\[0\].gpio_pullup_sel,22.4
pll.itrim\[25\],22.4
soc.core.VexRiscv.CsrPlugin_mtval\[19\],22.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[28\],22.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[19\],22.4
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[16\],22.4
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[14\],22.4
soc.core.dbg_uart_tx_phase\[11\],22.4
soc.core.mgmtsoc_value\[19\],22.4
soc.core.multiregimpl22_regs1,22.4
gpio_control_in_1a\[4\].gpio_defaults\[7\],22.355
net1811,22.31
mprj_io_in[34],22.31
_10170_,22.18
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[16\],22.18
soc.core.storage\[3\]\[0\],22.18
_05130_,22.13
_09539_,22.13
_15330_,22.13
clock_ctrl.divider2.odd_0.counter\[1\],22.13
gpio_control_in_1\[8\].shift_register\[2\],22.13
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[25\],22.13
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[6\],22.13
soc.core.VexRiscv.RegFilePlugin_regFile\[15\]\[6\],22.13
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[12\],22.13
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[20\],22.13
soc.core.mgmtsoc_value_status\[3\],22.13
soc.core.storage_1\[0\]\[7\],22.13
soc.core.storage_1\[3\]\[4\],22.13
clknet_leaf_6_clock_ctrl.core_clk,22.13
_10252_,22.08
_14198_,22.08
_15289_,22.08
gpio_control_in_2\[4\].gpio_defaults\[9\],22.025
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[6\],21.99
mprj_io_ie[4],21.975
_14388_,21.94
clknet_leaf_700_clock_ctrl.core_clk,21.94
_00147_,21.89
_00275_,21.89
_00580_,21.89
_01016_,21.89
_01020_,21.89
_01090_,21.89
_01467_,21.89
_01999_,21.89
_02531_,21.89
_02580_,21.89
_02613_,21.89
_02908_,21.89
_03060_,21.89
_03079_,21.89
_03236_,21.89
_03261_,21.89
_03480_,21.89
_03957_,21.89
_03979_,21.89
_04029_,21.89
_04174_,21.89
_04458_,21.89
_05086_,21.89
_05133_,21.89
_06554_,21.89
_06821_,21.89
_06902_,21.89
_06962_,21.89
_07373_,21.89
_07788_,21.89
_07925_,21.89
_08276_,21.89
_08337_,21.89
_08739_,21.89
_08906_,21.89
_09243_,21.89
_09261_,21.89
_09720_,21.89
_10234_,21.89
_10272_,21.89
_10448_,21.89
_10617_,21.89
_10864_,21.89
_10896_,21.89
_11100_,21.89
_11136_,21.89
_11331_,21.89
_11583_,21.89
_11692_,21.89
_12291_,21.89
_12308_,21.89
_12685_,21.89
_12781_,21.89
_12919_,21.89
_13053_,21.89
_13071_,21.89
_13228_,21.89
_13742_,21.89
_14025_,21.89
_14194_,21.89
_14478_,21.89
_14802_,21.89
_14925_,21.89
_15009_,21.89
_15595_,21.89
_15647_,21.89
_16249_,21.89
_16295_,21.89
_16349_,21.89
_16358_,21.89
clock_ctrl.divider.odd_0.initial_begin\[2\],21.89
clock_ctrl.divider2.even_0.counter\[2\],21.89
gpio_control_in_1\[3\].mgmt_ena,21.89
gpio_control_in_1\[7\].gpio_oe_override,21.89
gpio_control_in_1\[8\].gpio_oe_override,21.89
gpio_control_in_1a\[3\].gpio_oe_override,21.89
mgmt_buffers.la_data_in_enable\[30\],21.89
pll.ringosc.dstage\[0\].id.out,21.89
pll.ringosc.dstage\[4\].id.trim1b,21.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[21\],21.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[16\],21.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[22\],21.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[18\],21.89
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[7\],21.89
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[18\],21.89
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[12\],21.89
soc.core.interface3_bank_bus_dat_r\[27\],21.89
soc.core.interface9_bank_bus_dat_r\[4\],21.89
soc.core.storage\[8\]\[3\],21.89
soc.core.storage_1\[9\]\[7\],21.89
soc.core.uart_phy_tx_data\[1\],21.89
soc.core.uart_phy_tx_phase\[12\],21.89
soc.core.uart_phy_tx_phase\[8\],21.89
net142,21.89
net182,21.89
net2027,21.89
net2086,21.89
net2153,21.89
_00006_,21.84
_00183_,21.84
_00450_,21.84
_00564_,21.84
_00572_,21.84
_00595_,21.84
_00648_,21.84
_00694_,21.84
_00744_,21.84
_00843_,21.84
_01498_,21.84
_01515_,21.84
_01712_,21.84
_02148_,21.84
_02346_,21.84
_02734_,21.84
_02901_,21.84
_03445_,21.84
_04252_,21.84
_04524_,21.84
_04681_,21.84
_04697_,21.84
_04760_,21.84
_05049_,21.84
_05263_,21.84
_05596_,21.84
_05749_,21.84
_06274_,21.84
_06786_,21.84
_07224_,21.84
_07396_,21.84
_07452_,21.84
_08783_,21.84
_08946_,21.84
_08976_,21.84
_09077_,21.84
_09250_,21.84
_09324_,21.84
_09378_,21.84
_09591_,21.84
_09810_,21.84
_10350_,21.84
_10748_,21.84
_10820_,21.84
_10891_,21.84
_10895_,21.84
_10901_,21.84
_10913_,21.84
_11043_,21.84
_11061_,21.84
_11073_,21.84
_11308_,21.84
_11362_,21.84
_11979_,21.84
_12108_,21.84
_12200_,21.84
_12289_,21.84
_12292_,21.84
_12372_,21.84
_12384_,21.84
_12459_,21.84
_12680_,21.84
_12778_,21.84
_12965_,21.84
_13048_,21.84
_13085_,21.84
_13095_,21.84
_13265_,21.84
_13822_,21.84
_13894_,21.84
_14011_,21.84
_14121_,21.84
_14203_,21.84
_14361_,21.84
_14475_,21.84
_14509_,21.84
_14999_,21.84
_15449_,21.84
_15784_,21.84
_15866_,21.84
_15889_,21.84
_16130_,21.84
_16191_,21.84
clock_ctrl.divider2.syncNp\[1\],21.84
gpio_control_bidir_2\[0\].gpio_outen,21.84
gpio_control_in_2\[7\].shift_register\[1\],21.84
pll.ringosc.dstage\[6\].id.ts,21.84
soc.core.VexRiscv.CsrPlugin_mtvec_base\[15\],21.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[19\],21.84
soc.core.VexRiscv.RegFilePlugin_regFile\[1\]\[27\],21.84
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[18\],21.84
soc.core.VexRiscv.RegFilePlugin_regFile\[9\]\[8\],21.84
soc.core.interface3_bank_bus_dat_r\[17\],21.84
soc.core.storage\[3\]\[1\],21.84
soc.core.storage\[3\]\[3\],21.84
soc.core.storage\[4\]\[7\],21.84
net274,21.84
net1954,21.84
net2244,21.84
pll.ext_trim\[21\],21.7
soc.core.VexRiscv.dBusWishbone_ADR\[13\],21.62
clknet_leaf_606_clock_ctrl.core_clk,21.62
_05316_,21.57
_09483_,21.57
_13123_,21.57
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[19\],21.57
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[14\],21.57
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[17\],21.57
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[15\],21.57
soc.core.mgmtsoc_litespimmap_count\[6\],21.57
soc.core.storage\[8\]\[7\],21.57
_12508_,21.52
soc.core.VexRiscv.CsrPlugin_mtvec_base\[1\],21.52
soc.core.VexRiscv.RegFilePlugin_regFile\[22\]\[13\],21.52
soc.core.storage_1\[15\]\[1\],21.52
_00531_,21.38
_00825_,21.38
_01591_,21.38
_05994_,21.38
_11653_,21.38
_12897_,21.38
_14965_,21.38
_15996_,21.38
_16090_,21.38
pll.itrim\[22\],21.38
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[6\],21.38
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[30\],21.38
_00246_,21.33
_00263_,21.33
_00380_,21.33
_00520_,21.33
_00724_,21.33
_00740_,21.33
_00827_,21.33
_00884_,21.33
_01517_,21.33
_01528_,21.33
_01590_,21.33
_01804_,21.33
_02125_,21.33
_02275_,21.33
_02285_,21.33
_02803_,21.33
_02816_,21.33
_03112_,21.33
_03361_,21.33
_03572_,21.33
_03691_,21.33
_03977_,21.33
_04102_,21.33
_04185_,21.33
_04289_,21.33
_04352_,21.33
_04398_,21.33
_04447_,21.33
_04476_,21.33
_04684_,21.33
_05154_,21.33
_05204_,21.33
_05210_,21.33
_06093_,21.33
_06190_,21.33
_06230_,21.33
_06324_,21.33
_06656_,21.33
_06688_,21.33
_06931_,21.33
_07046_,21.33
_08076_,21.33
_08090_,21.33
_08160_,21.33
_08192_,21.33
_08570_,21.33
_08716_,21.33
_08751_,21.33
_09474_,21.33
_09544_,21.33
_09718_,21.33
_10006_,21.33
_10096_,21.33
_10552_,21.33
_10768_,21.33
_11139_,21.33
_11243_,21.33
_11262_,21.33
_11814_,21.33
_11910_,21.33
_12261_,21.33
_12773_,21.33
_12949_,21.33
_13043_,21.33
_13179_,21.33
_13190_,21.33
_13424_,21.33
_13649_,21.33
_13712_,21.33
_13729_,21.33
_13752_,21.33
_14186_,21.33
_14325_,21.33
_14587_,21.33
_14648_,21.33
_14720_,21.33
_14940_,21.33
_15090_,21.33
_15168_,21.33
_15345_,21.33
_15636_,21.33
_16076_,21.33
_16308_,21.33
_16323_,21.33
_16354_,21.33
gpio_control_in_1a\[2\].gpio_oe_override,21.33
gpio_control_in_1a\[4\].gpio_slew_sel,21.33
gpio_control_in_2\[15\].gpio_outen,21.33
gpio_control_in_2\[15\].gpio_slew_sel,21.33
gpio_control_in_2\[7\].pad_gpio_outen,21.33
mgmt_buffers.la_data_in_enable\[41\],21.33
mgmt_buffers.la_data_in_mprj\[62\],21.33
pll.ringosc.dstage\[2\].id.out,21.33
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[14\],21.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[2\],21.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[13\],21.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[4\],21.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[4\],21.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[3\],21.33
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[7\],21.33
soc.core.VexRiscv.RegFilePlugin_regFile\[11\]\[3\],21.33
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[20\],21.33
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[16\],21.33
soc.core.VexRiscv.RegFilePlugin_regFile\[30\]\[19\],21.33
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[14\],21.33
soc.core.VexRiscv.execute_to_memory_PC\[16\],21.33
soc.core.interface1_bank_bus_dat_r\[0\],21.33
soc.core.memdat_1\[1\],21.33
soc.core.mgmtsoc_vexriscv_i_cmd_payload_data\[21\],21.33
soc.core.storage\[12\]\[1\],21.33
soc.core.storage\[2\]\[7\],21.33
soc.core.storage_1\[2\]\[3\],21.33
soc.core.uart_phy_tx_phase\[5\],21.33
clknet_leaf_215_clock_ctrl.core_clk,21.33
clknet_leaf_260_clock_ctrl.core_clk,21.33
clknet_leaf_368_clock_ctrl.core_clk,21.33
net1895,21.33
net2045,21.33
net2048,21.33
net2098,21.33
net2127,21.33
net2184,21.33
net2254,21.33
net2405,21.33
_00500_,21.28
_00770_,21.28
_00859_,21.28
_00870_,21.28
_00979_,21.28
_01057_,21.28
_01253_,21.28
_01749_,21.28
_01941_,21.28
_02544_,21.28
_03223_,21.28
_03393_,21.28
_03474_,21.28
_03603_,21.28
_03698_,21.28
_03718_,21.28
_03736_,21.28
_04255_,21.28
_04270_,21.28
_04368_,21.28
_04674_,21.28
_04689_,21.28
_05056_,21.28
_05377_,21.28
_06063_,21.28
_06119_,21.28
_06360_,21.28
_06558_,21.28
_06583_,21.28
_06719_,21.28
_06737_,21.28
_06756_,21.28
_06780_,21.28
_06820_,21.28
_06914_,21.28
_07007_,21.28
_07284_,21.28
_07586_,21.28
_07947_,21.28
_08238_,21.28
_08410_,21.28
_08837_,21.28
_08854_,21.28
_09021_,21.28
_09149_,21.28
_09482_,21.28
_09954_,21.28
_10267_,21.28
_10736_,21.28
_10883_,21.28
_11294_,21.28
_11347_,21.28
_11377_,21.28
_11629_,21.28
_11759_,21.28
_11898_,21.28
_12007_,21.28
_12120_,21.28
_12222_,21.28
_12445_,21.28
_12650_,21.28
_12714_,21.28
_12798_,21.28
_13058_,21.28
_13250_,21.28
_13339_,21.28
_13383_,21.28
_13976_,21.28
_14358_,21.28
_14804_,21.28
_14866_,21.28
_15385_,21.28
_15825_,21.28
_15883_,21.28
_16443_,21.28
gpio_control_bidir_2\[0\].pad_gpio_out,21.28
gpio_control_in_2\[2\].shift_register\[7\],21.28
mgmt_buffers.la_data_in_mprj\[2\],21.28
mgmt_buffers.la_data_in_mprj\[53\],21.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[27\],21.28
soc.core.VexRiscv.RegFilePlugin_regFile\[14\]\[14\],21.28
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[19\],21.28
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[5\],21.28
soc.core.VexRiscv.execute_to_memory_PC\[30\],21.28
soc.core.mgmtsoc_pending_r,21.28
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[11\],21.28
soc.core.multiregimpl48_regs1,21.28
soc.core.multiregimpl7_regs0,21.28
soc.core.storage\[15\]\[0\],21.28
net260,21.28
net2040,21.28
net2430,21.28
gpio_control_in_1\[5\].gpio_defaults\[5\],21.22
mprj_io_in[33],21.19
pll.ext_trim\[20\],21.19
pll.ext_trim\[15\],21.14
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[18\],21.06
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[0\],21.06
_08491_,21.01
_14387_,21.01
pll.ringosc.dstage\[6\].id.out,21.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[3\],21.01
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[12\],21.01
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[19\],21.01
soc.core.storage\[8\]\[6\],21.01
soc.core.uart_pending_r\[0\],21.01
_14411_,20.96
gpio_control_in_1\[8\].gpio_defaults\[0\],20.865
_07098_,20.82
_07160_,20.82
_10242_,20.82
_10965_,20.82
_12418_,20.82
soc.core.uart_phy_rx_phase\[29\],20.82
_00498_,20.77
_00697_,20.77
_01049_,20.77
_01113_,20.77
_01319_,20.77
_01823_,20.77
_01830_,20.77
_02105_,20.77
_02213_,20.77
_02364_,20.77
_02408_,20.77
_02515_,20.77
_02550_,20.77
_03128_,20.77
_03185_,20.77
_03331_,20.77
_03604_,20.77
_03724_,20.77
_03861_,20.77
_03872_,20.77
_04049_,20.77
_04261_,20.77
_04371_,20.77
_04388_,20.77
_04523_,20.77
_04604_,20.77
_04881_,20.77
_04949_,20.77
_05122_,20.77
_05712_,20.77
_06007_,20.77
_06169_,20.77
_06176_,20.77
_06225_,20.77
_06226_,20.77
_06468_,20.77
_06662_,20.77
_06776_,20.77
_06898_,20.77
_06958_,20.77
_07102_,20.77
_07633_,20.77
_07779_,20.77
_07807_,20.77
_07810_,20.77
_08178_,20.77
_08212_,20.77
_08223_,20.77
_08286_,20.77
_08330_,20.77
_08435_,20.77
_08746_,20.77
_08945_,20.77
_09117_,20.77
_09157_,20.77
_09383_,20.77
_09576_,20.77
_09647_,20.77
_10185_,20.77
_10199_,20.77
_10496_,20.77
_10514_,20.77
_10542_,20.77
_10749_,20.77
_10930_,20.77
_11062_,20.77
_11425_,20.77
_11671_,20.77
_11690_,20.77
_11843_,20.77
_12092_,20.77
_12395_,20.77
_12510_,20.77
_12737_,20.77
_12768_,20.77
_13522_,20.77
_13577_,20.77
_14270_,20.77
_14618_,20.77
_14699_,20.77
_14733_,20.77
_14842_,20.77
_15186_,20.77
_15228_,20.77
_15306_,20.77
_15454_,20.77
_15714_,20.77
_15884_,20.77
_15973_,20.77
_16034_,20.77
_16146_,20.77
_16270_,20.77
_16408_,20.77
gpio_control_in_2\[12\].mgmt_ena,20.77
gpio_control_in_2\[3\].pad_gpio_out,20.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[5\],20.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[12\],20.77
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[5\],20.77
soc.core.dbg_uart_rx_count\[3\],20.77
soc.core.multiregimpl58_regs0,20.77
soc.core.storage\[10\]\[5\],20.77
soc.core.storage\[1\]\[1\],20.77
soc.core.storage_1\[11\]\[6\],20.77
soc.core.storage_1\[5\]\[2\],20.77
soc.core.storage_1\[8\]\[0\],20.77
soc.core.storage_1\[8\]\[4\],20.77
net308,20.77
clknet_leaf_50_clock_ctrl.core_clk,20.77
clknet_leaf_335_clock_ctrl.core_clk,20.77
net2006,20.77
net2142,20.77
gpio_control_in_1\[0\].gpio_defaults\[5\],20.76
_00111_,20.72
_00196_,20.72
_00273_,20.72
_00448_,20.72
_00688_,20.72
_01554_,20.72
_01810_,20.72
_01934_,20.72
_02111_,20.72
_02347_,20.72
_02964_,20.72
_03233_,20.72
_03354_,20.72
_03590_,20.72
_03700_,20.72
_03815_,20.72
_03855_,20.72
_03973_,20.72
_04050_,20.72
_04205_,20.72
_04223_,20.72
_04405_,20.72
_04525_,20.72
_04690_,20.72
_04701_,20.72
_05134_,20.72
_05326_,20.72
_05581_,20.72
_05664_,20.72
_05718_,20.72
_05976_,20.72
_06021_,20.72
_06045_,20.72
_06171_,20.72
_06585_,20.72
_06637_,20.72
_06727_,20.72
_06728_,20.72
_06822_,20.72
_06929_,20.72
_06944_,20.72
_06983_,20.72
_06984_,20.72
_07059_,20.72
_07139_,20.72
_07495_,20.72
_07603_,20.72
_07885_,20.72
_07996_,20.72
_08101_,20.72
_08115_,20.72
_08229_,20.72
_08308_,20.72
_08720_,20.72
_08789_,20.72
_09087_,20.72
_09123_,20.72
_10113_,20.72
_10354_,20.72
_10442_,20.72
_10475_,20.72
_10596_,20.72
_10634_,20.72
_11405_,20.72
_11411_,20.72
_11702_,20.72
_11785_,20.72
_11791_,20.72
_12069_,20.72
_12104_,20.72
_12143_,20.72
_12167_,20.72
_12283_,20.72
_12449_,20.72
_12465_,20.72
_12618_,20.72
_12841_,20.72
_13034_,20.72
_13141_,20.72
_13272_,20.72
_13591_,20.72
_13978_,20.72
_14256_,20.72
_14753_,20.72
_14845_,20.72
_14923_,20.72
_15192_,20.72
_15193_,20.72
_15325_,20.72
_15532_,20.72
_16380_,20.72
clock_ctrl.divider.odd_0.old_N\[1\],20.72
gpio_control_in_1\[2\].gpio_inen,20.72
gpio_control_in_1\[5\].gpio_pulldown_sel,20.72
gpio_control_in_1a\[5\].gpio_pullup_sel,20.72
gpio_control_in_2\[14\].gpio_slew_sel,20.72
gpio_control_in_2\[8\].pad_gpio_outen,20.72
pll.ringosc.dstage\[10\].id.d0,20.72
soc.core.VexRiscv.CsrPlugin_mepc\[26\],20.72
soc.core.VexRiscv.CsrPlugin_mtvec_base\[21\],20.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[3\],20.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[5\],20.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[21\],20.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[20\],20.72
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[23\],20.72
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[16\],20.72
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[27\],20.72
soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg\[2\],20.72
soc.core.dbg_uart_count\[6\],20.72
soc.core.multiregimpl21_regs0,20.72
soc.core.multiregimpl29_regs1,20.72
soc.core.multiregimpl50_regs1,20.72
soc.core.storage_1\[2\]\[1\],20.72
net198,20.72
net256,20.72
clknet_leaf_1296_clock_ctrl.core_clk,20.72
net1974,20.72
net2036,20.72
net2102,20.72
net1805,20.58
user_io_oeb\[22\],20.58
gpio_control_in_1\[2\].gpio_defaults\[5\],20.52
clknet_leaf_150_clock_ctrl.core_clk,20.5
_05864_,20.45
_12284_,20.45
_14142_,20.45
gpio_control_in_2\[13\].mgmt_ena,20.45
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[27\],20.45
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[18\],20.45
soc.core.spi_master_cs_storage\[4\],20.45
soc.core.storage\[4\]\[3\],20.45
soc.core.storage_1\[10\]\[3\],20.45
soc.core.storage_1\[2\]\[5\],20.45
_12776_,20.4
soc.core.dbg_uart_rx_phase\[2\],20.4
clknet_leaf_1213_clock_ctrl.core_clk,20.4
_04696_,20.26
_04919_,20.26
_05469_,20.26
_05676_,20.26
_10003_,20.26
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[23\],20.26
soc.core.VexRiscv.lastStagePc\[16\],20.26
soc.core.VexRiscv.lastStagePc\[22\],20.26
soc.core.uart_phy_tx_phase\[27\],20.26
net1927,20.26
mprj_io_in[37],20.24
_00044_,20.21
_00092_,20.21
_00334_,20.21
_00657_,20.21
_00922_,20.21
_00972_,20.21
_01277_,20.21
_01400_,20.21
_01532_,20.21
_01562_,20.21
_01918_,20.21
_02115_,20.21
_02303_,20.21
_02760_,20.21
_02838_,20.21
_03150_,20.21
_03250_,20.21
_03375_,20.21
_03586_,20.21
_03812_,20.21
_04141_,20.21
_04155_,20.21
_04199_,20.21
_04275_,20.21
_04370_,20.21
_04440_,20.21
_04483_,20.21
_04600_,20.21
_04668_,20.21
_04770_,20.21
_04877_,20.21
_04962_,20.21
_05084_,20.21
_05108_,20.21
_05480_,20.21
_05693_,20.21
_05767_,20.21
_06259_,20.21
_06811_,20.21
_06874_,20.21
_06904_,20.21
_06992_,20.21
_07115_,20.21
_07153_,20.21
_07418_,20.21
_07500_,20.21
_07694_,20.21
_07701_,20.21
_07712_,20.21
_08005_,20.21
_08080_,20.21
_08127_,20.21
_08131_,20.21
_08263_,20.21
_08345_,20.21
_08459_,20.21
_08493_,20.21
_08650_,20.21
_08661_,20.21
_08755_,20.21
_08828_,20.21
_08889_,20.21
_08998_,20.21
_09210_,20.21
_09439_,20.21
_09632_,20.21
_10197_,20.21
_10266_,20.21
_10310_,20.21
_10313_,20.21
_10342_,20.21
_10343_,20.21
_10561_,20.21
_10686_,20.21
_11044_,20.21
_11077_,20.21
_11361_,20.21
_11603_,20.21
_11680_,20.21
_11705_,20.21
_11893_,20.21
_11894_,20.21
_11998_,20.21
_12011_,20.21
_12013_,20.21
_12287_,20.21
_12394_,20.21
_12731_,20.21
_12921_,20.21
_12995_,20.21
_13201_,20.21
_13304_,20.21
_13334_,20.21
_13450_,20.21
_14021_,20.21
_14223_,20.21
_14696_,20.21
_14910_,20.21
_15246_,20.21
_15351_,20.21
_15391_,20.21
_15412_,20.21
_15642_,20.21
_15716_,20.21
_15790_,20.21
_15832_,20.21
_16158_,20.21
_16178_,20.21
_16202_,20.21
_16237_,20.21
_16281_,20.21
_16409_,20.21
gpio_control_in_1\[10\].mgmt_ena,20.21
gpio_control_in_2\[0\].gpio_oe_override,20.21
mgmt_buffers.la_data_in_enable\[13\],20.21
pll.ringosc.c\[1\],20.21
soc.core.VexRiscv.CsrPlugin_mtval\[20\],20.21
soc.core.VexRiscv.RegFilePlugin_regFile\[2\]\[8\],20.21
soc.core.dbg_uart_count\[0\],20.21
soc.core.mgmtsoc_scratch_storage\[4\],20.21
soc.core.multiregimpl1_regs0,20.21
soc.core.storage_1\[1\]\[3\],20.21
net220,20.21
net2059,20.21
net2116,20.21
net2143,20.21
net2145,20.21
net2397,20.21
net2421,20.21
net2428,20.21
_00101_,20.16
_00124_,20.16
_00655_,20.16
_00664_,20.16
_00899_,20.16
_01292_,20.16
_01352_,20.16
_01845_,20.16
_01981_,20.16
_02015_,20.16
_02128_,20.16
_02151_,20.16
_02224_,20.16
_02567_,20.16
_02672_,20.16
_02701_,20.16
_02746_,20.16
_02884_,20.16
_03015_,20.16
_03075_,20.16
_03229_,20.16
_03503_,20.16
_03556_,20.16
_03562_,20.16
_03565_,20.16
_03988_,20.16
_04789_,20.16
_05080_,20.16
_05698_,20.16
_05966_,20.16
_06085_,20.16
_06312_,20.16
_06389_,20.16
_06735_,20.16
_06803_,20.16
_07103_,20.16
_07218_,20.16
_07271_,20.16
_07363_,20.16
_07465_,20.16
_07674_,20.16
_07766_,20.16
_07847_,20.16
_07848_,20.16
_08020_,20.16
_08180_,20.16
_08404_,20.16
_08449_,20.16
_08598_,20.16
_08809_,20.16
_08813_,20.16
_09089_,20.16
_09173_,20.16
_09494_,20.16
_09621_,20.16
_10059_,20.16
_10124_,20.16
_10194_,20.16
_10642_,20.16
_11129_,20.16
_11153_,20.16
_11207_,20.16
_11325_,20.16
_11504_,20.16
_12210_,20.16
_12512_,20.16
_12672_,20.16
_13102_,20.16
_13531_,20.16
_13592_,20.16
_13957_,20.16
_14520_,20.16
_14554_,20.16
_14894_,20.16
_15052_,20.16
_15072_,20.16
_15397_,20.16
_15606_,20.16
_15622_,20.16
_15982_,20.16
_16288_,20.16
_16405_,20.16
gpio_control_in_1\[2\].gpio_schmitt_sel,20.16
gpio_control_in_1\[4\].mgmt_ena,20.16
gpio_control_in_2\[10\].gpio_oe_override,20.16
gpio_control_in_2\[1\].gpio_pulldown_sel,20.16
gpio_control_in_2\[4\].gpio_outen,20.16
mgmt_buffers.la_data_in_enable\[60\],20.16
mgmt_buffers.la_data_in_mprj\[19\],20.16
mgmt_buffers.la_data_in_mprj_bar\[26\],20.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[2\],20.16
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[3\],20.16
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[12\],20.16
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port1\[19\],20.16
soc.core.VexRiscv.execute_to_memory_INSTRUCTION\[13\],20.16
soc.core.interface9_bank_bus_dat_r\[2\],20.16
soc.core.mgmtsoc_value\[9\],20.16
soc.core.multiregimpl27_regs1,20.16
soc.core.multiregimpl53_regs0,20.16
soc.core.storage\[11\]\[7\],20.16
soc.core.storage_1\[0\]\[3\],20.16
soc.core.storage_1\[13\]\[1\],20.16
net194,20.16
net354,20.16
net1236,20.16
net2125,20.16
net2441,20.16
net2447,20.16
net2448,20.16
soc.core.flash_io0_do,20.07
net1807,20.02
net1928,20.02
_05356_,19.94
_12055_,19.94
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[6\],19.94
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[16\],19.94
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[15\],19.94
soc.core.VexRiscv.CsrPlugin_mtval\[1\],19.89
soc.core.VexRiscv.CsrPlugin_mtval\[27\],19.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[16\],19.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[18\],19.89
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[4\],19.89
_14195_,19.84
clock_ctrl.divider.even_0.counter\[0\],19.84
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[25\],19.84
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[29\],19.84
soc.core.storage\[10\]\[6\],19.84
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[0\],19.75
_05646_,19.7
_06862_,19.7
_10593_,19.7
_12352_,19.7
_12918_,19.7
_15219_,19.7
_15958_,19.7
soc.core.VexRiscv.RegFilePlugin_regFile\[23\]\[18\],19.7
soc.core.mgmtsoc_value\[27\],19.7
soc.core.VexRiscv.RegFilePlugin_regFile\[4\]\[3\],19.67
_00589_,19.65
_00732_,19.65
_00767_,19.65
_01659_,19.65
_01738_,19.65
_01778_,19.65
_01910_,19.65
_01960_,19.65
_02878_,19.65
_02962_,19.65
_03108_,19.65
_03246_,19.65
_03802_,19.65
_03963_,19.65
_04124_,19.65
_04144_,19.65
_04152_,19.65
_04343_,19.65
_04347_,19.65
_04379_,19.65
_04479_,19.65
_04583_,19.65
_04750_,19.65
_04830_,19.65
_04871_,19.65
_04911_,19.65
_04950_,19.65
_05048_,19.65
_05064_,19.65
_05319_,19.65
_05814_,19.65
_06240_,19.65
_06492_,19.65
_06600_,19.65
_06618_,19.65
_07040_,19.65
_07123_,19.65
_07137_,19.65
_07550_,19.65
_07598_,19.65
_07615_,19.65
_07686_,19.65
_08079_,19.65
_08191_,19.65
_08247_,19.65
_09317_,19.65
_09449_,19.65
_09451_,19.65
_09602_,19.65
_09690_,19.65
_09814_,19.65
_09822_,19.65
_09876_,19.65
_10640_,19.65
_10726_,19.65
_10742_,19.65
_11105_,19.65
_11233_,19.65
_11270_,19.65
_11736_,19.65
_12563_,19.65
_12575_,19.65
_12985_,19.65
_13766_,19.65
_13875_,19.65
_13885_,19.65
_13924_,19.65
_14132_,19.65
_14150_,19.65
_14516_,19.65
_14665_,19.65
_14825_,19.65
_15024_,19.65
_15301_,19.65
_15971_,19.65
_16014_,19.65
_16078_,19.65
_16081_,19.65
_16170_,19.65
_16208_,19.65
_16390_,19.65
gpio_control_in_1\[5\].shift_register\[7\],19.65
net1849,19.65
mgmt_buffers.la_data_in_mprj\[42\],19.65
soc.core.VexRiscv.CsrPlugin_mtvec_base\[3\],19.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[2\],19.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[15\],19.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[27\],19.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[11\],19.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[21\],19.65
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_valid,19.65
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[5\],19.65
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[3\],19.65
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[20\],19.65
soc.core.VexRiscv.RegFilePlugin_regFile\[28\]\[25\],19.65
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[10\],19.65
soc.core.dbg_uart_words_count\[4\],19.65
soc.core.interface3_bank_bus_dat_r\[13\],19.65
soc.core.interface3_bank_bus_dat_r\[28\],19.65
soc.core.storage\[11\]\[0\],19.65
soc.core.storage\[14\]\[0\],19.65
soc.core.storage\[7\]\[4\],19.65
soc.core.storage\[9\]\[0\],19.65
soc.core.storage_1\[11\]\[5\],19.65
net188,19.65
net275,19.65
net1866,19.65
net1882,19.65
net2009,19.65
net2032,19.65
net2049,19.65
net2172,19.65
net2193,19.65
net2196,19.65
net2415,19.65
_00058_,19.6
_00379_,19.6
_00858_,19.6
_00860_,19.6
_00917_,19.6
_01024_,19.6
_01064_,19.6
_01298_,19.6
_01518_,19.6
_01605_,19.6
_01730_,19.6
_01796_,19.6
_01817_,19.6
_01905_,19.6
_02304_,19.6
_02634_,19.6
_03134_,19.6
_03232_,19.6
_03297_,19.6
_03446_,19.6
_03561_,19.6
_03567_,19.6
_03583_,19.6
_03602_,19.6
_04134_,19.6
_05082_,19.6
_05498_,19.6
_05707_,19.6
_05733_,19.6
_05975_,19.6
_05983_,19.6
_06078_,19.6
_06658_,19.6
_06703_,19.6
_07027_,19.6
_07145_,19.6
_07234_,19.6
_07260_,19.6
_07457_,19.6
_07604_,19.6
_07623_,19.6
_07628_,19.6
_07675_,19.6
_08013_,19.6
_08324_,19.6
_08698_,19.6
_08890_,19.6
_08989_,19.6
_09553_,19.6
_09643_,19.6
_10167_,19.6
_10265_,19.6
_10565_,19.6
_10834_,19.6
_10928_,19.6
_10984_,19.6
_11015_,19.6
_11070_,19.6
_11114_,19.6
_11118_,19.6
_11376_,19.6
_11557_,19.6
_11950_,19.6
_12077_,19.6
_12161_,19.6
_12355_,19.6
_12727_,19.6
_13037_,19.6
_13084_,19.6
_13154_,19.6
_13425_,19.6
_13958_,19.6
_14000_,19.6
_14329_,19.6
_14377_,19.6
_14498_,19.6
_14778_,19.6
_15379_,19.6
_15725_,19.6
_15739_,19.6
_15768_,19.6
_15802_,19.6
_15813_,19.6
_15917_,19.6
_15985_,19.6
_16244_,19.6
_16322_,19.6
gpio_control_in_2\[11\].gpio_outen,19.6
gpio_control_in_2\[14\].mgmt_ena,19.6
gpio_control_in_2\[7\].gpio_outen,19.6
mgmt_buffers.la_data_in_mprj\[43\],19.6
pll.ringosc.dstage\[11\].id.trim0b,19.6
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[7\],19.6
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[23\],19.6
soc.core.VexRiscv._zz_RegFilePlugin_regFile_port0\[11\],19.6
soc.core.dbg_uart_cmd\[6\],19.6
soc.core.mgmtsoc_vexriscv_debug_reset,19.6
soc.core.multiregimpl14_regs0,19.6
soc.core.multiregimpl64_regs0,19.6
net153,19.6
net154,19.6
net238,19.6
net266,19.6
net387,19.6
net393,19.6
clknet_leaf_1158_clock_ctrl.core_clk,19.6
net1915,19.6
net2226,19.6
net2231,19.6
net2238,19.6
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[15\],19.38
soc.core.storage\[0\]\[7\],19.38
_05352_,19.33
_09422_,19.33
pll.ringosc.dstage\[9\].id.d1,19.33
soc.core.uart_phy_tx_phase\[28\],19.33
_12978_,19.28
_13276_,19.28
pll.ringosc.dstage\[10\].id.d1,19.28
soc.core.VexRiscv.CsrPlugin_mtval\[4\],19.28
soc.core.VexRiscv.CsrPlugin_mtvec_base\[24\],19.28
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[3\],19.28
soc.core.VexRiscv.dBusWishbone_ADR\[18\],19.28
_00125_,19.14
_02549_,19.14
_03737_,19.14
_10181_,19.14
_11735_,19.14
_14579_,19.14
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[14\],19.14
_00234_,19.09
_00270_,19.09
_00441_,19.09
_00492_,19.09
_00528_,19.09
_00808_,19.09
_00955_,19.09
_01309_,19.09
_01755_,19.09
_02138_,19.09
_02317_,19.09
_02318_,19.09
_02338_,19.09
_02399_,19.09
_02575_,19.09
_02675_,19.09
_02684_,19.09
_02779_,19.09
_02987_,19.09
_03097_,19.09
_03125_,19.09
_03180_,19.09
_03512_,19.09
_03544_,19.09
_03695_,19.09
_03847_,19.09
_04290_,19.09
_04315_,19.09
_04375_,19.09
_04468_,19.09
_04515_,19.09
_04683_,19.09
_04832_,19.09
_04849_,19.09
_04878_,19.09
_05347_,19.09
_05370_,19.09
_05422_,19.09
_05661_,19.09
_05882_,19.09
_05940_,19.09
_06206_,19.09
_06562_,19.09
_06919_,19.09
_07214_,19.09
_07220_,19.09
_07338_,19.09
_07476_,19.09
_07482_,19.09
_07796_,19.09
_07949_,19.09
_07978_,19.09
_08117_,19.09
_08255_,19.09
_08651_,19.09
_08726_,19.09
_08819_,19.09
_08886_,19.09
_08905_,19.09
_09007_,19.09
_09012_,19.09
_09151_,19.09
_09260_,19.09
_09282_,19.09
_09421_,19.09
_09556_,19.09
_09580_,19.09
_09832_,19.09
_10618_,19.09
_10781_,19.09
_11085_,19.09
_11173_,19.09
_11477_,19.09
_11540_,19.09
_11549_,19.09
_11581_,19.09
_11636_,19.09
_11883_,19.09
_12100_,19.09
_12119_,19.09
_12127_,19.09
_12163_,19.09
_12437_,19.09
_12676_,19.09
_12779_,19.09
_12916_,19.09
_13041_,19.09
_13253_,19.09
_13261_,19.09
_13391_,19.09
_13500_,19.09
_13879_,19.09
_13881_,19.09
_13970_,19.09
_14054_,19.09
_14097_,19.09
_14427_,19.09
_14482_,19.09
_14667_,19.09
_14669_,19.09
_14704_,19.09
_14718_,19.09
_15006_,19.09
_15019_,19.09
_15063_,19.09
_15075_,19.09
_15095_,19.09
_15204_,19.09
_15323_,19.09
_15933_,19.09
_16029_,19.09
_16269_,19.09
_16383_,19.09
_16422_,19.09
_16432_,19.09
gpio_control_in_1\[8\].shift_register\[3\],19.09
gpio_control_in_2\[4\].shift_register\[8\],19.09
mgmt_buffers.la_data_in_mprj\[25\],19.09
mgmt_buffers.la_data_in_mprj\[41\],19.09
mgmt_buffers.la_data_in_mprj_bar\[0\],19.09
mgmt_buffers.la_data_in_mprj_bar\[46\],19.09
mgmt_buffers.mprj_dat_i_core_bar\[30\],19.09
pll.ringosc.dstage\[11\].id.d1,19.09
pll.ringosc.dstage\[8\].id.d1,19.09
soc.core.VexRiscv.CsrPlugin_mtval\[29\],19.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[27\],19.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[16\],19.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[28\],19.09
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[19\],19.09
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[8\],19.09
soc.core.VexRiscv.execute_to_memory_PC\[29\],19.09
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[17\],19.09
soc.core.dbg_uart_tx_phase\[12\],19.09
soc.core.mgmtsoc_value\[20\],19.09
soc.core.multiregimpl12_regs0,19.09
soc.core.spi_master_control_storage\[6\],19.09
soc.core.storage\[0\]\[6\],19.09
soc.core.storage\[11\]\[4\],19.09
soc.core.storage\[14\]\[1\],19.09
soc.core.storage\[2\]\[3\],19.09
soc.core.storage_1\[14\]\[2\],19.09
soc.core.uart_phy_tx_phase\[21\],19.09
net200,19.09
clknet_leaf_136_clock_ctrl.core_clk,19.09
net1984,19.09
net2058,19.09
net2114,19.09
net2133,19.09
net2162,19.09
net2164,19.09
net2171,19.09
net2186,19.09
net2442,19.09
_00250_,19.04
_00350_,19.04
_00428_,19.04
_00596_,19.04
_00779_,19.04
_00943_,19.04
_01158_,19.04
_01179_,19.04
_01378_,19.04
_01509_,19.04
_01594_,19.04
_01850_,19.04
_02032_,19.04
_02302_,19.04
_02349_,19.04
_02373_,19.04
_02409_,19.04
_02610_,19.04
_02828_,19.04
_02965_,19.04
_03089_,19.04
_03141_,19.04
_03149_,19.04
_03154_,19.04
_03191_,19.04
_04017_,19.04
_04028_,19.04
_04492_,19.04
_04507_,19.04
_04729_,19.04
_04788_,19.04
_04834_,19.04
_04855_,19.04
_04866_,19.04
_04995_,19.04
_06094_,19.04
_06214_,19.04
_06304_,19.04
_06307_,19.04
_06317_,19.04
_06349_,19.04
_06416_,19.04
_06427_,19.04
_06504_,19.04
_06552_,19.04
_06640_,19.04
_06648_,19.04
_06714_,19.04
_06909_,19.04
_06993_,19.04
_07025_,19.04
_07142_,19.04
_07147_,19.04
_07187_,19.04
_07288_,19.04
_07296_,19.04
_07872_,19.04
_07956_,19.04
_08149_,19.04
_08322_,19.04
_08909_,19.04
_09211_,19.04
_09785_,19.04
_10115_,19.04
_10919_,19.04
_11082_,19.04
_11200_,19.04
_11605_,19.04
_12116_,19.04
_12909_,19.04
_12920_,19.04
_12948_,19.04
_12998_,19.04
_13060_,19.04
_13180_,19.04
_13202_,19.04
_13308_,19.04
_13355_,19.04
_13431_,19.04
_13687_,19.04
_13759_,19.04
_13949_,19.04
_14057_,19.04
_14076_,19.04
_14082_,19.04
_14268_,19.04
_14299_,19.04
_14479_,19.04
_15073_,19.04
_15139_,19.04
_15145_,19.04
_15269_,19.04
_15363_,19.04
_15370_,19.04
_15740_,19.04
_15797_,19.04
_15857_,19.04
_15887_,19.04
_16147_,19.04
_16188_,19.04
_16384_,19.04
_16447_,19.04
gpio_control_in_1\[9\].shift_register\[3\],19.04
gpio_control_in_1a\[1\].gpio_outen,19.04
gpio_control_in_1a\[3\].gpio_pullup_sel,19.04
gpio_control_in_2\[12\].gpio_outen,19.04
mgmt_buffers.la_data_in_mprj\[24\],19.04
pll.ringosc.dstage\[7\].id.ts,19.04
pll.ringosc.dstage\[9\].id.d0,19.04
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[13\],19.04
soc.core.VexRiscv.RegFilePlugin_regFile\[25\]\[26\],19.04
soc.core.gpioin0_gpioin0_in_pads_n_d,19.04
soc.core.interface6_bank_bus_dat_r\[12\],19.04
soc.core.multiregimpl15_regs1,19.04
soc.core.multiregimpl45_regs1,19.04
soc.core.multiregimpl6_regs0,19.04
soc.core.spi_master_cs_storage\[6\],19.04
net185,19.04
net258,19.04
net279,19.04
net349,19.04
net369,19.04
net388,19.04
net1988,19.04
net2117,19.04
net2148,19.04
net2476,19.04
clock_ctrl.ext_reset,18.9
_14568_,18.81
_05098_,18.77
_08657_,18.77
_12182_,18.77
gpio_control_in_2\[2\].shift_register\[5\],18.77
soc.core.VexRiscv.CsrPlugin_mtvec_base\[27\],18.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[4\],18.77
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[11\],18.77
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[25\],18.77
soc.core.uart_phy_rx_phase\[16\],18.77
soc.core.uart_phy_tx_phase\[16\],18.77
clknet_leaf_116_clock_ctrl.core_clk,18.77
gpio_control_in_1\[7\].shift_register\[4\],18.72
soc.core.storage_1\[7\]\[5\],18.72
mprj_io_ie[1],18.705
_09583_,18.58
_09894_,18.58
_10633_,18.58
_12145_,18.58
_13006_,18.58
_15310_,18.58
gpio_control_in_1\[6\].pad_gpio_outen,18.58
gpio_control_in_2\[2\].shift_register\[1\],18.58
soc.core.VexRiscv.RegFilePlugin_regFile\[17\]\[3\],18.58
soc.core.VexRiscv.RegFilePlugin_regFile\[6\]\[29\],18.58
_00088_,18.53
_00399_,18.53
_00442_,18.53
_00521_,18.53
_00647_,18.53
_00675_,18.53
_00712_,18.53
_00863_,18.53
_00954_,18.53
_01192_,18.53
_02174_,18.53
_02418_,18.53
_02718_,18.53
_03374_,18.53
_03530_,18.53
_03548_,18.53
_03781_,18.53
_03978_,18.53
_03980_,18.53
_03983_,18.53
_04159_,18.53
_04183_,18.53
_04193_,18.53
_04200_,18.53
_04484_,18.53
_04511_,18.53
_04622_,18.53
_04929_,18.53
_04964_,18.53
_05337_,18.53
_05354_,18.53
_06128_,18.53
_06250_,18.53
_06268_,18.53
_06543_,18.53
_06567_,18.53
_06572_,18.53
_06854_,18.53
_06965_,18.53
_07001_,18.53
_07530_,18.53
_07953_,18.53
_08006_,18.53
_08083_,18.53
_08204_,18.53
_08619_,18.53
_08757_,18.53
_08879_,18.53
_09105_,18.53
_09183_,18.53
_09380_,18.53
_09573_,18.53
_09792_,18.53
_10702_,18.53
_10724_,18.53
_11287_,18.53
_11419_,18.53
_11566_,18.53
_11569_,18.53
_11649_,18.53
_11667_,18.53
_11691_,18.53
_11723_,18.53
_12072_,18.53
_12088_,18.53
_12102_,18.53
_12451_,18.53
_12501_,18.53
_12622_,18.53
_13028_,18.53
_13192_,18.53
_13692_,18.53
_13744_,18.53
_13762_,18.53
_14055_,18.53
_14192_,18.53
_14232_,18.53
_14247_,18.53
_14414_,18.53
_14476_,18.53
_14650_,18.53
_14682_,18.53
_15046_,18.53
_15525_,18.53
_15637_,18.53
_15651_,18.53
_15771_,18.53
_15835_,18.53
_15853_,18.53
_16012_,18.53
_16238_,18.53
_16241_,18.53
_16250_,18.53
gpio_control_in_1\[9\].gpio_slew_sel,18.53
gpio_control_in_1a\[0\].gpio_slew_sel,18.53
gpio_control_in_2\[4\].gpio_inen,18.53
pll.ringosc.dstage\[10\].id.in,18.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[16\],18.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[12\],18.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[17\],18.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[13\],18.53
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[3\],18.53
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[17\],18.53
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[24\],18.53
soc.core.dbg_uart_rx_phase\[12\],18.53
soc.core.dbg_uart_rx_phase\[30\],18.53
soc.core.gpioin5_gpioin5_mode_storage,18.53
soc.core.storage_1\[5\]\[3\],18.53
soc.core.uart_phy_tx_phase\[19\],18.53
net175,18.53
net1958,18.53
net2051,18.53
net2134,18.53
_00104_,18.48
_00106_,18.48
_00654_,18.48
_00890_,18.48
_01363_,18.48
_01414_,18.48
_01608_,18.48
_01806_,18.48
_02374_,18.48
_02732_,18.48
_02930_,18.48
_03057_,18.48
_03413_,18.48
_03469_,18.48
_03645_,18.48
_03870_,18.48
_03894_,18.48
_04413_,18.48
_04463_,18.48
_04667_,18.48
_04847_,18.48
_05047_,18.48
_05383_,18.48
_05458_,18.48
_05899_,18.48
_06031_,18.48
_06321_,18.48
_06331_,18.48
_06495_,18.48
_06530_,18.48
_06576_,18.48
_06744_,18.48
_06769_,18.48
_06845_,18.48
_06861_,18.48
_06953_,18.48
_07014_,18.48
_07223_,18.48
_07245_,18.48
_07385_,18.48
_07462_,18.48
_07488_,18.48
_07534_,18.48
_07714_,18.48
_07745_,18.48
_07894_,18.48
_08069_,18.48
_08210_,18.48
_08264_,18.48
_08307_,18.48
_08359_,18.48
_08487_,18.48
_08697_,18.48
_09310_,18.48
_09427_,18.48
_09640_,18.48
_09920_,18.48
_10119_,18.48
_10294_,18.48
_10516_,18.48
_10704_,18.48
_10854_,18.48
_11102_,18.48
_11288_,18.48
_11302_,18.48
_11392_,18.48
_11399_,18.48
_11401_,18.48
_11531_,18.48
_11704_,18.48
_11988_,18.48
_12153_,18.48
_12328_,18.48
_12464_,18.48
_12635_,18.48
_12747_,18.48
_12786_,18.48
_12846_,18.48
_12933_,18.48
_12937_,18.48
_13556_,18.48
_13967_,18.48
_14068_,18.48
_14083_,18.48
_14264_,18.48
_14487_,18.48
_14841_,18.48
_15474_,18.48
_15484_,18.48
_15513_,18.48
_15855_,18.48
_15858_,18.48
_15863_,18.48
_16038_,18.48
gpio_control_in_1\[0\].gpio_outen,18.48
gpio_control_in_1\[1\].gpio_schmitt_sel,18.48
gpio_control_in_2\[12\].gpio_oe_override,18.48
mgmt_buffers.la_data_in_enable\[1\],18.48
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[30\],18.48
soc.core.VexRiscv.CsrPlugin_interrupt_code\[3\],18.48
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[13\],18.48
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[8\],18.48
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[6\],18.48
soc.core.multiregimpl19_regs0,18.48
soc.core.multiregimpl9_regs1,18.48
soc.core.spi_master_miso_data\[0\],18.48
soc.core.uart_phy_tx_phase\[9\],18.48
net65,18.48
net1864,18.48
net1970,18.48
net2065,18.48
net2400,18.48
_15173_,18.45
pll.ext_trim\[14\],18.34
_09463_,18.26
_12681_,18.26
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[17\],18.26
_05116_,18.21
_09401_,18.21
gpio_control_bidir_1\[1\].shift_register\[5\],18.21
pll.itrim\[23\],18.21
soc.core.uart_phy_rx_phase\[18\],18.21
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[6\],18.2
soc.core.storage\[15\]\[2\],18.16
soc.core.storage\[9\]\[1\],18.16
soc.core.dbg_uart_cmd\[3\],18.07
_00905_,18.02
_02947_,18.02
_03048_,18.02
_03461_,18.02
_03650_,18.02
_04018_,18.02
_04055_,18.02
_04661_,18.02
_05194_,18.02
_05865_,18.02
_08418_,18.02
_10680_,18.02
mgmt_buffers.la_data_in_enable\[22\],18.02
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[28\],18.02
soc.core.gpioin1_gpioin1_irq,18.02
net370,18.02
_00140_,17.97
_00220_,17.97
_00499_,17.97
_00522_,17.97
_00605_,17.97
_00857_,17.97
_01060_,17.97
_01430_,17.97
_01606_,17.97
_01619_,17.97
_01777_,17.97
_01838_,17.97
_01930_,17.97
_02009_,17.97
_02182_,17.97
_02405_,17.97
_02440_,17.97
_02569_,17.97
_02683_,17.97
_02767_,17.97
_02797_,17.97
_03387_,17.97
_03519_,17.97
_03651_,17.97
_03761_,17.97
_04070_,17.97
_04204_,17.97
_04214_,17.97
_04421_,17.97
_04947_,17.97
_05006_,17.97
_05036_,17.97
_05195_,17.97
_05559_,17.97
_05752_,17.97
_06378_,17.97
_06669_,17.97
_07010_,17.97
_07164_,17.97
_07447_,17.97
_07663_,17.97
_07691_,17.97
_07706_,17.97
_07711_,17.97
_07747_,17.97
_07775_,17.97
_07824_,17.97
_07908_,17.97
_08150_,17.97
_08215_,17.97
_08294_,17.97
_08871_,17.97
_08933_,17.97
_09145_,17.97
_09654_,17.97
_09931_,17.97
_10073_,17.97
_10202_,17.97
_10210_,17.97
_10312_,17.97
_10450_,17.97
_10598_,17.97
_10685_,17.97
_10740_,17.97
_10844_,17.97
_10950_,17.97
_11579_,17.97
_11673_,17.97
_11965_,17.97
_11987_,17.97
_12003_,17.97
_12403_,17.97
_12762_,17.97
_12840_,17.97
_12912_,17.97
_12993_,17.97
_13101_,17.97
_13403_,17.97
_13551_,17.97
_13758_,17.97
_13974_,17.97
_14104_,17.97
_14123_,17.97
_14412_,17.97
_14656_,17.97
_14852_,17.97
_14919_,17.97
_15153_,17.97
_15176_,17.97
_15426_,17.97
_15476_,17.97
_15479_,17.97
_15481_,17.97
_15487_,17.97
_15580_,17.97
_15833_,17.97
_15989_,17.97
_16211_,17.97
_16247_,17.97
_16298_,17.97
_16333_,17.97
_16364_,17.97
_16433_,17.97
gpio_control_in_1\[6\].gpio_oe_override,17.97
gpio_control_in_2\[8\].pad_gpio_out,17.97
gpio_control_in_2\[9\].gpio_outen,17.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[7\],17.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[12\],17.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[19\],17.97
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[26\],17.97
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[27\],17.97
soc.core.gpioin2_gpioin2_in_pads_n_d,17.97
soc.core.multiregimpl65_regs0,17.97
soc.core.multiregimpl68_regs0,17.97
soc.core.multiregimpl8_regs1,17.97
soc.core.storage\[8\]\[1\],17.97
net295,17.97
net1868,17.97
net1922,17.97
net2060,17.97
net2137,17.97
net2220,17.97
net2245,17.97
net2435,17.97
net2450,17.97
_00078_,17.92
_00132_,17.92
_00213_,17.92
_00303_,17.92
_00529_,17.92
_00543_,17.92
_00622_,17.92
_00885_,17.92
_01131_,17.92
_01279_,17.92
_01300_,17.92
_01502_,17.92
_01622_,17.92
_01799_,17.92
_02190_,17.92
_02344_,17.92
_02437_,17.92
_02551_,17.92
_02561_,17.92
_02676_,17.92
_02780_,17.92
_03277_,17.92
_03293_,17.92
_03299_,17.92
_03391_,17.92
_03417_,17.92
_03550_,17.92
_03624_,17.92
_03686_,17.92
_03965_,17.92
_04044_,17.92
_04077_,17.92
_04121_,17.92
_04222_,17.92
_04224_,17.92
_04297_,17.92
_04373_,17.92
_04431_,17.92
_04857_,17.92
_05045_,17.92
_05766_,17.92
_06005_,17.92
_06141_,17.92
_06173_,17.92
_06262_,17.92
_06332_,17.92
_06348_,17.92
_06376_,17.92
_06549_,17.92
_06594_,17.92
_06852_,17.92
_06999_,17.92
_07004_,17.92
_07074_,17.92
_07135_,17.92
_07138_,17.92
_07181_,17.92
_07204_,17.92
_07485_,17.92
_07811_,17.92
_08093_,17.92
_08391_,17.92
_08472_,17.92
_08983_,17.92
_09186_,17.92
_09528_,17.92
_10277_,17.92
_10319_,17.92
_10457_,17.92
_10583_,17.92
_10757_,17.92
_10862_,17.92
_11001_,17.92
_11223_,17.92
_11494_,17.92
_12096_,17.92
_12486_,17.92
_12611_,17.92
_12835_,17.92
_12876_,17.92
_12929_,17.92
_13373_,17.92
_13423_,17.92
_14356_,17.92
_14426_,17.92
_14846_,17.92
_15460_,17.92
_15824_,17.92
_15910_,17.92
_15998_,17.92
_16340_,17.92
_16453_,17.92
gpio_control_in_2\[0\].shift_register\[5\],17.92
pll.ringosc.dstage\[3\].id.d0,17.92
soc.core.VexRiscv.CsrPlugin_mtval\[14\],17.92
soc.core.VexRiscv.CsrPlugin_mtval\[17\],17.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[6\],17.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[16\],17.92
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[18\],17.92
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[10\],17.92
soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address\[28\],17.92
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[20\],17.92
soc.core.interface13_bank_bus_dat_r\[0\],17.92
soc.core.interface2_bank_bus_dat_r\[0\],17.92
soc.core.interface9_bank_bus_dat_r\[5\],17.92
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[16\],17.92
soc.core.multiregimpl11_regs0,17.92
soc.core.multiregimpl31_regs1,17.92
clknet_leaf_453_clock_ctrl.core_clk,17.92
net2437,17.92
net2451,17.92
gpio_control_in_1\[6\].gpio_defaults\[5\],17.86
user_io_out\[15\],17.78
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[2\]\[7\],17.7
_03764_,17.65
_09354_,17.65
_11604_,17.65
gpio_control_in_1\[8\].shift_register\[1\],17.65
soc.core.VexRiscv.CsrPlugin_mtval\[10\],17.65
soc.core.VexRiscv.CsrPlugin_mtval\[21\],17.65
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[18\],17.65
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[16\],17.65
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[10\],17.65
soc.core.uart_phy_tx_count\[1\],17.65
pll.ringosc.dstage\[5\].id.d1,17.6
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[26\],17.6
soc.core.VexRiscv.dBusWishbone_DAT_MISO\[7\],17.6
_00051_,17.46
_04737_,17.46
_05958_,17.46
_09564_,17.46
_09912_,17.46
_10348_,17.46
_11582_,17.46
_12677_,17.46
_13002_,17.46
_15698_,17.46
gpio_control_in_1a\[5\].pad_gpio_outen,17.46
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[7\],17.46
soc.core.VexRiscv.execute_to_memory_PC\[4\],17.46
soc.core.uart_phy_rx_phase\[9\],17.46
_00177_,17.41
_00204_,17.41
_00223_,17.41
_00232_,17.41
_00493_,17.41
_00576_,17.41
_00594_,17.41
_00629_,17.41
_00632_,17.41
_00763_,17.41
_00783_,17.41
_00888_,17.41
_01324_,17.41
_01420_,17.41
_01501_,17.41
_01574_,17.41
_01807_,17.41
_01821_,17.41
_01842_,17.41
_01972_,17.41
_01976_,17.41
_02018_,17.41
_02106_,17.41
_02163_,17.41
_02169_,17.41
_02231_,17.41
_02241_,17.41
_02372_,17.41
_02441_,17.41
_02644_,17.41
_02782_,17.41
_02982_,17.41
_03182_,17.41
_03278_,17.41
_03357_,17.41
_03569_,17.41
_03795_,17.41
_04084_,17.41
_04425_,17.41
_04466_,17.41
_04542_,17.41
_04585_,17.41
_04659_,17.41
_04670_,17.41
_05512_,17.41
_05513_,17.41
_05918_,17.41
_06155_,17.41
_06276_,17.41
_06288_,17.41
_06399_,17.41
_06402_,17.41
_06595_,17.41
_06694_,17.41
_07125_,17.41
_07317_,17.41
_07336_,17.41
_07512_,17.41
_07708_,17.41
_07844_,17.41
_08073_,17.41
_08120_,17.41
_08712_,17.41
_08731_,17.41
_08861_,17.41
_08866_,17.41
_09309_,17.41
_09420_,17.41
_09569_,17.41
_10226_,17.41
_10456_,17.41
_10571_,17.41
_10684_,17.41
_10835_,17.41
_11076_,17.41
_11089_,17.41
_11093_,17.41
_11244_,17.41
_11276_,17.41
_11488_,17.41
_11506_,17.41
_11523_,17.41
_11754_,17.41
_11879_,17.41
_12922_,17.41
_13459_,17.41
_13608_,17.41
_13902_,17.41
_13904_,17.41
_13926_,17.41
_14165_,17.41
_14263_,17.41
_14349_,17.41
_14488_,17.41
_14948_,17.41
_15238_,17.41
_15444_,17.41
_15459_,17.41
_15464_,17.41
_15753_,17.41
_15782_,17.41
_15844_,17.41
_15945_,17.41
_15978_,17.41
_16009_,17.41
_16016_,17.41
_16312_,17.41
_16426_,17.41
gpio_control_bidir_1\[0\].gpio_oe_override,17.41
gpio_control_in_1a\[1\].gpio_pullup_sel,17.41
mgmt_buffers.la_data_in_enable\[61\],17.41
mgmt_buffers.la_data_in_mprj\[51\],17.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[1\],17.41
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[17\],17.41
soc.core.gpioin2_pending_r,17.41
soc.core.interface0_bank_bus_dat_r\[0\],17.41
soc.core.multiregimpl57_regs1,17.41
soc.core.storage\[5\]\[3\],17.41
soc.core.uart_phy_tx_phase\[15\],17.41
soc.core.uart_phy_tx_phase\[24\],17.41
net187,17.41
net1911,17.41
net2052,17.41
net2079,17.41
net2359,17.41
net2389,17.41
net2481,17.41
_00323_,17.36
_00370_,17.36
_00410_,17.36
_00489_,17.36
_01097_,17.36
_01214_,17.36
_01448_,17.36
_01643_,17.36
_01968_,17.36
_02265_,17.36
_02295_,17.36
_02410_,17.36
_02582_,17.36
_02690_,17.36
_02762_,17.36
_02802_,17.36
_02929_,17.36
_03003_,17.36
_03004_,17.36
_03337_,17.36
_03373_,17.36
_03850_,17.36
_03938_,17.36
_04218_,17.36
_04241_,17.36
_04348_,17.36
_04514_,17.36
_04941_,17.36
_05440_,17.36
_05556_,17.36
_05952_,17.36
_06044_,17.36
_06102_,17.36
_06178_,17.36
_07051_,17.36
_07328_,17.36
_07357_,17.36
_07611_,17.36
_07622_,17.36
_07635_,17.36
_07852_,17.36
_07938_,17.36
_08026_,17.36
_08154_,17.36
_08230_,17.36
_08248_,17.36
_08275_,17.36
_08384_,17.36
_08424_,17.36
_08428_,17.36
_09014_,17.36
_10670_,17.36
_10773_,17.36
_10803_,17.36
_11558_,17.36
_11608_,17.36
_11670_,17.36
_12541_,17.36
_12561_,17.36
_12971_,17.36
_13199_,17.36
_13357_,17.36
_13440_,17.36
_13700_,17.36
_14043_,17.36
_14086_,17.36
_14155_,17.36
_15409_,17.36
_15462_,17.36
_15810_,17.36
_15955_,17.36
_16161_,17.36
_16398_,17.36
_16406_,17.36
_16451_,17.36
soc.core.VexRiscv.CsrPlugin_mtvec_base\[20\],17.36
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[23\],17.36
soc.core.interface3_bank_bus_dat_r\[22\],17.36
soc.core.multiregimpl35_regs0,17.36
soc.core.multiregimpl52_regs1,17.36
soc.core.multiregimpl57_regs0,17.36
net151,17.36
net1999,17.36
net2026,17.36
net2082,17.36
net2189,17.36
soc.core.VexRiscv.RegFilePlugin_regFile\[18\]\[14\],17.225
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[27\],17.14
soc.core.dbg_uart_rx_phase\[23\],17.14
_05668_,17.09
_09392_,17.09
_12782_,17.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[15\],17.09
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[12\],17.09
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[11\],17.09
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[11\],17.09
soc.core.storage\[1\]\[0\],17.09
soc.core.storage_1\[10\]\[4\],17.09
soc.core.storage_1\[14\]\[1\],17.09
_14327_,17.04
_13463_,16.95
mprj_io_ie[5],16.94
_02455_,16.9
_08347_,16.9
_09979_,16.9
_11773_,16.9
_11888_,16.9
_12205_,16.9
_12999_,16.9
_13140_,16.9
_13630_,16.9
_14688_,16.9
_16232_,16.9
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[4\],16.9
_00152_,16.85
_00669_,16.85
_00803_,16.85
_00887_,16.85
_00966_,16.85
_01200_,16.85
_01237_,16.85
_01286_,16.85
_01358_,16.85
_01469_,16.85
_01614_,16.85
_01779_,16.85
_02051_,16.85
_02269_,16.85
_02484_,16.85
_02771_,16.85
_02843_,16.85
_02932_,16.85
_03176_,16.85
_03184_,16.85
_03188_,16.85
_03230_,16.85
_03241_,16.85
_03329_,16.85
_03564_,16.85
_03706_,16.85
_03985_,16.85
_04308_,16.85
_04626_,16.85
_04691_,16.85
_04836_,16.85
_04851_,16.85
_05753_,16.85
_06334_,16.85
_06653_,16.85
_06718_,16.85
_06901_,16.85
_07107_,16.85
_07143_,16.85
_07257_,16.85
_07425_,16.85
_07578_,16.85
_07605_,16.85
_07934_,16.85
_08284_,16.85
_08349_,16.85
_08365_,16.85
_08677_,16.85
_09279_,16.85
_09442_,16.85
_09554_,16.85
_09570_,16.85
_09586_,16.85
_09623_,16.85
_09717_,16.85
_09924_,16.85
_10241_,16.85
_10667_,16.85
_10959_,16.85
_11355_,16.85
_11409_,16.85
_11412_,16.85
_11793_,16.85
_11970_,16.85
_12091_,16.85
_12107_,16.85
_12581_,16.85
_12746_,16.85
_13229_,16.85
_13468_,16.85
_14340_,16.85
_14664_,16.85
_14748_,16.85
_14837_,16.85
_14876_,16.85
_15035_,16.85
_15040_,16.85
_15419_,16.85
_15498_,16.85
_15618_,16.85
_15726_,16.85
_15749_,16.85
_15811_,16.85
_15820_,16.85
_15876_,16.85
_15888_,16.85
_15951_,16.85
_16228_,16.85
_16331_,16.85
_16387_,16.85
gpio_control_in_1a\[0\].gpio_oe_override,16.85
gpio_control_in_2\[7\].serial_data_in,16.85
mgmt_buffers.la_data_in_mprj\[20\],16.85
mgmt_buffers.la_data_in_mprj\[46\],16.85
pll.itrim\[3\],16.85
pll.pll_control.oscbuf\[0\],16.85
pll.ringosc.dstage\[2\].id.d2,16.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[1\],16.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[22\],16.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[18\],16.85
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[14\],16.85
soc.core.VexRiscv.RegFilePlugin_regFile\[19\]\[14\],16.85
soc.core.VexRiscv.RegFilePlugin_regFile\[8\]\[18\],16.85
soc.core.VexRiscv.execute_to_memory_PC\[5\],16.85
soc.core.dbg_uart_tx_phase\[14\],16.85
soc.core.dbg_uart_tx_phase\[30\],16.85
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[1\],16.85
soc.core.mgmtsoc_vexriscv_i_cmd_payload_address\[7\],16.85
soc.core.multiregimpl12_regs1,16.85
soc.core.storage\[4\]\[1\],16.85
soc.core.storage_1\[14\]\[6\],16.85
soc.core.uart_phy_rx_phase\[20\],16.85
net1936,16.85
net2089,16.85
net2124,16.85
net2181,16.85
net2203,16.85
net2308,16.85
net2339,16.85
net2456,16.85
_00346_,16.8
_00439_,16.8
_00609_,16.8
_00742_,16.8
_00772_,16.8
_01029_,16.8
_01526_,16.8
_01877_,16.8
_02430_,16.8
_02529_,16.8
_02830_,16.8
_02872_,16.8
_02874_,16.8
_02944_,16.8
_02986_,16.8
_02994_,16.8
_03147_,16.8
_03403_,16.8
_03584_,16.8
_03622_,16.8
_03702_,16.8
_03749_,16.8
_03752_,16.8
_03776_,16.8
_03779_,16.8
_03785_,16.8
_04052_,16.8
_04053_,16.8
_04728_,16.8
_04948_,16.8
_05447_,16.8
_05636_,16.8
_05644_,16.8
_05689_,16.8
_05960_,16.8
_05991_,16.8
_05997_,16.8
_06123_,16.8
_06246_,16.8
_06271_,16.8
_06319_,16.8
_06333_,16.8
_06474_,16.8
_06921_,16.8
_07354_,16.8
_07390_,16.8
_07584_,16.8
_07665_,16.8
_07667_,16.8
_07720_,16.8
_07762_,16.8
_07773_,16.8
_07973_,16.8
_08173_,16.8
_08209_,16.8
_08316_,16.8
_08343_,16.8
_08381_,16.8
_08411_,16.8
_08543_,16.8
_08832_,16.8
_09194_,16.8
_09384_,16.8
_09507_,16.8
_09778_,16.8
_10306_,16.8
_10339_,16.8
_10498_,16.8
_10509_,16.8
_10562_,16.8
_10578_,16.8
_10842_,16.8
_10851_,16.8
_11059_,16.8
_11300_,16.8
_12173_,16.8
_12412_,16.8
_12566_,16.8
_12572_,16.8
_12638_,16.8
_12666_,16.8
_12983_,16.8
_13119_,16.8
_13145_,16.8
_13162_,16.8
_13204_,16.8
_13271_,16.8
_13309_,16.8
_13836_,16.8
_14089_,16.8
_14153_,16.8
_14170_,16.8
_14233_,16.8
_14262_,16.8
_14291_,16.8
_14674_,16.8
_14760_,16.8
_14819_,16.8
_14857_,16.8
_15372_,16.8
_15373_,16.8
_15505_,16.8
_15529_,16.8
_15577_,16.8
_15728_,16.8
_15757_,16.8
_15827_,16.8
_15919_,16.8
_16023_,16.8
_16117_,16.8
_16252_,16.8
_16391_,16.8
gpio_control_in_1a\[0\].shift_register\[1\],16.8
gpio_control_in_2\[1\].shift_register\[7\],16.8
mgmt_buffers.la_data_in_mprj\[40\],16.8
pll.itrim\[1\],16.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[11\]\[18\],16.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[11\],16.8
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[19\],16.8
soc.core.VexRiscv.execute_to_memory_PC\[6\],16.8
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[16\],16.8
soc.core.interface3_bank_bus_dat_r\[20\],16.8
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[6\],16.8
soc.core.spi_master_cs_storage\[2\],16.8
soc.core.storage\[8\]\[0\],16.8
soc.core.uart_phy_rx_phase\[11\],16.8
soc.core.uart_phy_tx_phase\[14\],16.8
net297,16.8
clknet_leaf_1141_clock_ctrl.core_clk,16.8
net2154,16.8
net2401,16.8
mgmt_buffers.la_data_in_core\[48\],16.71
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[21\],16.58
soc.core.storage_1\[6\]\[0\],16.58
_11610_,16.53
_12665_,16.53
_15733_,16.53
pll.ringosc.dstage\[6\].id.d1,16.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[6\],16.53
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[28\],16.53
soc.core.dbg_uart_rx_phase\[18\],16.53
soc.core.spi_master_cs_storage\[8\],16.53
soc.core.storage\[5\]\[1\],16.53
soc.core.storage\[5\]\[7\],16.53
soc.core.uart_phy_rx_phase\[27\],16.53
soc.core.uart_phy_tx_phase\[6\],16.53
_05346_,16.48
_09382_,16.48
mprj_io_ie[6],16.38
_02175_,16.34
_02433_,16.34
_02817_,16.34
_03035_,16.34
_03936_,16.34
_04131_,16.34
_04326_,16.34
_04598_,16.34
_04749_,16.34
_04831_,16.34
_06450_,16.34
_07252_,16.34
_07918_,16.34
_08133_,16.34
_14353_,16.34
_14625_,16.34
_15172_,16.34
gpio_control_in_2\[2\].shift_register\[6\],16.34
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[1\],16.34
net277,16.34
_00102_,16.29
_00438_,16.29
_00446_,16.29
_00807_,16.29
_01076_,16.29
_01221_,16.29
_01242_,16.29
_01297_,16.29
_01437_,16.29
_01646_,16.29
_01647_,16.29
_01705_,16.29
_01952_,16.29
_02008_,16.29
_02025_,16.29
_02142_,16.29
_02309_,16.29
_02528_,16.29
_02945_,16.29
_02972_,16.29
_02977_,16.29
_03008_,16.29
_03066_,16.29
_03155_,16.29
_03227_,16.29
_03256_,16.29
_03454_,16.29
_03559_,16.29
_03594_,16.29
_03694_,16.29
_03719_,16.29
_03918_,16.29
_03931_,16.29
_04083_,16.29
_04170_,16.29
_04237_,16.29
_04268_,16.29
_04276_,16.29
_04731_,16.29
_04850_,16.29
_05069_,16.29
_05118_,16.29
_05375_,16.29
_05478_,16.29
_06114_,16.29
_06159_,16.29
_06258_,16.29
_06394_,16.29
_06439_,16.29
_06601_,16.29
_06676_,16.29
_07140_,16.29
_07386_,16.29
_07624_,16.29
_07664_,16.29
_07678_,16.29
_07710_,16.29
_07787_,16.29
_07789_,16.29
_07794_,16.29
_07851_,16.29
_07874_,16.29
_08041_,16.29
_08217_,16.29
_08616_,16.29
_08895_,16.29
_08944_,16.29
_09205_,16.29
_09313_,16.29
_09315_,16.29
_10198_,16.29
_10717_,16.29
_10903_,16.29
_11049_,16.29
_11091_,16.29
_11210_,16.29
_11215_,16.29
_11620_,16.29
_11672_,16.29
_11726_,16.29
_11978_,16.29
_12231_,16.29
_12265_,16.29
_12367_,16.29
_12492_,16.29
_12974_,16.29
_13242_,16.29
_13307_,16.29
_13408_,16.29
_13504_,16.29
_13950_,16.29
_13977_,16.29
_14274_,16.29
_14754_,16.29
_14776_,16.29
_14851_,16.29
_14918_,16.29
_14937_,16.29
_14955_,16.29
_15125_,16.29
_15320_,16.29
_15337_,16.29
_15375_,16.29
_15382_,16.29
_15477_,16.29
_15758_,16.29
_15897_,16.29
_15977_,16.29
_16058_,16.29
_16093_,16.29
_16461_,16.29
gpio_control_in_2\[1\].gpio_oe_override,16.29
mgmt_buffers.la_data_in_enable\[7\],16.29
mgmt_buffers.la_data_in_mprj\[21\],16.29
mgmt_buffers.la_data_in_mprj_bar\[33\],16.29
mgmt_buffers.la_data_in_mprj_bar\[58\],16.29
pll.ringosc.dstage\[0\].id.d0,16.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[17\],16.29
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[0\]\[15\],16.29
soc.core.interface0_bank_bus_dat_r\[6\],16.29
soc.core.interface10_bank_bus_dat_r\[20\],16.29
soc.core.mgmtsoc_load_storage\[20\],16.29
soc.core.mgmtsoc_value_status\[15\],16.29
soc.core.multiregimpl40_regs1,16.29
soc.core.multiregimpl51_regs0,16.29
soc.core.spi_master_control_storage\[2\],16.29
soc.core.spi_master_cs_storage\[7\],16.29
net339,16.29
net1952,16.29
net2419,16.29
_01086_,16.24
_01117_,16.24
_01178_,16.24
_01354_,16.24
_01521_,16.24
_01559_,16.24
_01617_,16.24
_01671_,16.24
_01765_,16.24
_01789_,16.24
_01994_,16.24
_02035_,16.24
_02345_,16.24
_02487_,16.24
_02563_,16.24
_02564_,16.24
_02681_,16.24
_02719_,16.24
_02849_,16.24
_02861_,16.24
_02991_,16.24
_03010_,16.24
_03029_,16.24
_03037_,16.24
_03258_,16.24
_03386_,16.24
_03464_,16.24
_03766_,16.24
_04015_,16.24
_04138_,16.24
_04243_,16.24
_04262_,16.24
_04265_,16.24
_04612_,16.24
_04711_,16.24
_05229_,16.24
_05946_,16.24
_05969_,16.24
_06040_,16.24
_06047_,16.24
_06189_,16.24
_06227_,16.24
_06502_,16.24
_06503_,16.24
_06571_,16.24
_06590_,16.24
_06604_,16.24
_06614_,16.24
_06620_,16.24
_06634_,16.24
_06935_,16.24
_07003_,16.24
_07006_,16.24
_07016_,16.24
_07083_,16.24
_07180_,16.24
_07195_,16.24
_07277_,16.24
_07355_,16.24
_07458_,16.24
_07567_,16.24
_07568_,16.24
_07575_,16.24
_07641_,16.24
_07683_,16.24
_07719_,16.24
_07795_,16.24
_07861_,16.24
_07881_,16.24
_07898_,16.24
_08429_,16.24
_08458_,16.24
_08628_,16.24
_08797_,16.24
_09298_,16.24
_10045_,16.24
_10209_,16.24
_10485_,16.24
_10638_,16.24
_10659_,16.24
_10753_,16.24
_10845_,16.24
_10970_,16.24
_11123_,16.24
_11209_,16.24
_11225_,16.24
_11248_,16.24
_11250_,16.24
_11291_,16.24
_11328_,16.24
_11615_,16.24
_12071_,16.24
_12074_,16.24
_12241_,16.24
_12398_,16.24
_12448_,16.24
_12452_,16.24
_12538_,16.24
_12707_,16.24
_12740_,16.24
_13073_,16.24
_13151_,16.24
_13267_,16.24
_13861_,16.24
_13919_,16.24
_14517_,16.24
_15556_,16.24
_15708_,16.24
_15755_,16.24
_16172_,16.24
_16214_,16.24
_16440_,16.24
clock_ctrl.divider2.even_0.counter\[1\],16.24
gpio_control_in_1\[3\].gpio_outen,16.24
gpio_control_in_1a\[5\].gpio_oe_override,16.24
gpio_control_in_2\[13\].gpio_oe_override,16.24
mgmt_buffers.la_data_in_mprj_bar\[5\],16.24
pll.ringosc.dstage\[1\].id.d1,16.24
soc.core.VexRiscv.CsrPlugin_mcause_exceptionCode\[2\],16.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[15\],16.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[24\],16.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[24\],16.24
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[6\]\[10\],16.24
soc.core.interface3_bank_bus_dat_r\[5\],16.24
soc.core.multiregimpl30_regs0,16.24
soc.core.multiregimpl42_regs1,16.24
soc.core.storage\[12\]\[4\],16.24
soc.core.storage\[13\]\[5\],16.24
soc.core.storage\[14\]\[3\],16.24
net1961,16.24
net1993,16.24
net2449,16.24
net2495,16.24
soc.core.flash_clk,16.15
net1858,16.1
mgmt_buffers.la_data_in_core\[52\],16.1
_12667_,16.02
soc.core.spi_master_control_storage\[3\],16.02
_10191_,15.97
_14129_,15.97
_14459_,15.97
clock_ctrl.divider2.even_0.out_counter,15.97
gpio_control_in_1a\[4\].shift_register\[6\],15.97
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[22\],15.97
soc.core.dbg_uart_rx_phase\[13\],15.97
soc.core.dbg_uart_rx_phase\[29\],15.97
soc.core.spi_master_miso_data\[2\],15.97
soc.core.storage\[2\]\[0\],15.97
soc.core.storage\[6\]\[7\],15.96
soc.core.VexRiscv.RegFilePlugin_regFile\[5\]\[12\],15.92
soc.core.storage\[2\]\[1\],15.92
_01073_,15.78
_06461_,15.78
_07161_,15.78
_07258_,15.78
_07980_,15.78
_11295_,15.78
gpio_control_in_1\[3\].pad_gpio_outen,15.78
gpio_control_in_2\[3\].shift_register\[1\],15.78
pll.ringosc.dstage\[1\].id.trim1b,15.78
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[2\],15.78
soc.core.VexRiscv.dBusWishbone_DAT_MOSI\[6\],15.78
_00193_,15.73
_00509_,15.73
_00828_,15.73
_00880_,15.73
_00883_,15.73
_00913_,15.73
_01233_,15.73
_01323_,15.73
_01341_,15.73
_01395_,15.73
_01533_,15.73
_01685_,15.73
_02432_,15.73
_02621_,15.73
_02723_,15.73
_02738_,15.73
_02793_,15.73
_02825_,15.73
_02842_,15.73
_02885_,15.73
_03013_,15.73
_03024_,15.73
_03327_,15.73
_03333_,15.73
_03531_,15.73
_03658_,15.73
_03728_,15.73
_03738_,15.73
_03778_,15.73
_03987_,15.73
_04404_,15.73
_04669_,15.73
_04783_,15.73
_04907_,15.73
_05472_,15.73
_06071_,15.73
_06152_,15.73
_06197_,15.73
_06510_,15.73
_06910_,15.73
_07009_,15.73
_07286_,15.73
_07341_,15.73
_07384_,15.73
_07435_,15.73
_07555_,15.73
_07558_,15.73
_07559_,15.73
_07655_,15.73
_08058_,15.73
_08216_,15.73
_08239_,15.73
_08295_,15.73
_08342_,15.73
_08361_,15.73
_08691_,15.73
_08768_,15.73
_08891_,15.73
_09373_,15.73
_09391_,15.73
_09455_,15.73
_09578_,15.73
_10161_,15.73
_10206_,15.73
_10567_,15.73
_10767_,15.73
_11039_,15.73
_11498_,15.73
_11698_,15.73
_11880_,15.73
_12017_,15.73
_12204_,15.73
_12312_,15.73
_12556_,15.73
_12927_,15.73
_12952_,15.73
_13042_,15.73
_13137_,15.73
_13386_,15.73
_13525_,15.73
_13559_,15.73
_13953_,15.73
_14131_,15.73
_14404_,15.73
_14405_,15.73
_14633_,15.73
_14783_,15.73
_15180_,15.73
_15767_,15.73
_16062_,15.73
_16225_,15.73
_16272_,15.73
_16397_,15.73
_16457_,15.73
gpio_control_in_1\[1\].gpio_outen,15.73
gpio_control_in_1a\[2\].gpio_outen,15.73
gpio_control_in_2\[4\].shift_register\[1\],15.73
mgmt_buffers.la_data_in_mprj\[11\],15.73
pll.ringosc.dstage\[2\].id.trim1b,15.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[0\]\[12\],15.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[7\],15.73
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[15\],15.73
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[27\],15.73
soc.core.gpioin0_pending_re,15.73
soc.core.interface0_bank_bus_dat_r\[13\],15.73
soc.core.mgmtsoc_reload_storage\[7\],15.73
soc.core.multiregimpl32_regs0,15.73
soc.core.multiregimpl44_regs0,15.73
soc.core.multiregimpl72_regs0,15.73
soc.core.storage_1\[13\]\[5\],15.73
soc.core.storage_1\[3\]\[5\],15.73
soc.core.storage_1\[6\]\[5\],15.73
net150,15.73
net373,15.73
net1902,15.73
net2031,15.73
net2043,15.73
net2053,15.73
net2070,15.73
net2090,15.73
net2096,15.73
net2107,15.73
net2156,15.73
net2159,15.73
net2192,15.73
net2198,15.73
net2294,15.73
net2312,15.73
net2334,15.73
net2342,15.73
net2431,15.73
net2460,15.73
_00526_,15.68
_00639_,15.68
_01332_,15.68
_01398_,15.68
_01436_,15.68
_01566_,15.68
_01587_,15.68
_01758_,15.68
_01775_,15.68
_01958_,15.68
_01997_,15.68
_02088_,15.68
_02118_,15.68
_02210_,15.68
_02435_,15.68
_02519_,15.68
_02600_,15.68
_02790_,15.68
_02809_,15.68
_02852_,15.68
_02946_,15.68
_03041_,15.68
_03061_,15.68
_03146_,15.68
_03208_,15.68
_03225_,15.68
_03268_,15.68
_03325_,15.68
_03340_,15.68
_03405_,15.68
_03473_,15.68
_03485_,15.68
_03741_,15.68
_03879_,15.68
_04239_,15.68
_04556_,15.68
_04574_,15.68
_04699_,15.68
_05114_,15.68
_05274_,15.68
_05432_,15.68
_05588_,15.68
_05632_,15.68
_05818_,15.68
_05834_,15.68
_05856_,15.68
_06052_,15.68
_06145_,15.68
_06160_,15.68
_06354_,15.68
_06385_,15.68
_06926_,15.68
_07159_,15.68
_07276_,15.68
_07417_,15.68
_07561_,15.68
_07753_,15.68
_07868_,15.68
_07942_,15.68
_07974_,15.68
_08298_,15.68
_08406_,15.68
_08408_,15.68
_08432_,15.68
_08480_,15.68
_08647_,15.68
_08649_,15.68
_09329_,15.68
_09464_,15.68
_10116_,15.68
_10235_,15.68
_10255_,15.68
_10333_,15.68
_10490_,15.68
_10541_,15.68
_10576_,15.68
_10609_,15.68
_10899_,15.68
_10927_,15.68
_11117_,15.68
_11122_,15.68
_11263_,15.68
_11375_,15.68
_11622_,15.68
_11875_,15.68
_12002_,15.68
_12089_,15.68
_12177_,15.68
_12293_,15.68
_12679_,15.68
_12686_,15.68
_12790_,15.68
_13117_,15.68
_13389_,15.68
_13462_,15.68
_13996_,15.68
_14099_,15.68
_14250_,15.68
_14357_,15.68
_14430_,15.68
_14736_,15.68
_14877_,15.68
_15037_,15.68
_15366_,15.68
_15447_,15.68
_15841_,15.68
_15963_,15.68
_16413_,15.68
mgmt_buffers.la_data_in_enable\[34\],15.68
mgmt_buffers.la_data_in_mprj_bar\[29\],15.68
mgmt_buffers.la_data_in_mprj_bar\[2\],15.68
soc.core.VexRiscv.CsrPlugin_mtval\[16\],15.68
soc.core.VexRiscv.IBusCachedPlugin_cache._zz_when_InstructionCache_l342,15.68
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[4\],15.68
soc.core.VexRiscv.execute_LightShifterPlugin_amplitudeReg\[1\],15.68
soc.core.gpioin3_gpioin3_trigger_d,15.68
soc.core.interface9_bank_bus_dat_r\[7\],15.68
soc.core.multiregimpl16_regs1,15.68
net313,15.68
net374,15.68
clknet_leaf_1162_clock_ctrl.core_clk,15.68
net1652,15.54
soc.core.storage\[6\]\[5\],15.46
_05357_,15.41
_05846_,15.41
_14240_,15.41
pll.ringosc.dstage\[3\].id.d1,15.41
soc.core.VexRiscv.RegFilePlugin_regFile\[21\]\[29\],15.41
soc.core.storage\[10\]\[0\],15.41
_05506_,15.36
_12268_,15.36
_13574_,15.36
soc.core.storage\[9\]\[5\],15.36
_00345_,15.27
_01013_,15.22
_01044_,15.22
_01342_,15.22
_01851_,15.22
_02109_,15.22
_02255_,15.22
_02396_,15.22
_02465_,15.22
_02525_,15.22
_02693_,15.22
_04249_,15.22
_04266_,15.22
_04539_,15.22
_04557_,15.22
_04835_,15.22
_04923_,15.22
_06810_,15.22
_08157_,15.22
_09594_,15.22
_10888_,15.22
_11126_,15.22
_12743_,15.22
_14566_,15.22
_15151_,15.22
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[20\],15.22
soc.core.dbg_uart_tx_phase\[3\],15.22
_00236_,15.17
_00443_,15.17
_00473_,15.17
_00735_,15.17
_00886_,15.17
_01038_,15.17
_01124_,15.17
_01130_,15.17
_01424_,15.17
_01640_,15.17
_01709_,15.17
_01923_,15.17
_02027_,15.17
_02311_,15.17
_02358_,15.17
_02499_,15.17
_02506_,15.17
_02599_,15.17
_02794_,15.17
_03012_,15.17
_03109_,15.17
_03283_,15.17
_03332_,15.17
_03371_,15.17
_03439_,15.17
_03529_,15.17
_03811_,15.17
_04195_,15.17
_04221_,15.17
_04442_,15.17
_04519_,15.17
_04637_,15.17
_04743_,15.17
_04869_,15.17
_04873_,15.17
_04901_,15.17
_04963_,15.17
_04972_,15.17
_05067_,15.17
_05238_,15.17
_05331_,15.17
_05364_,15.17
_05587_,15.17
_05599_,15.17
_05600_,15.17
_05603_,15.17
_05675_,15.17
_06210_,15.17
_06296_,15.17
_06672_,15.17
_06695_,15.17
_06738_,15.17
_07235_,15.17
_07332_,15.17
_07574_,15.17
_07715_,15.17
_07786_,15.17
_07816_,15.17
_07839_,15.17
_07845_,15.17
_08355_,15.17
_08867_,15.17
_08878_,15.17
_09178_,15.17
_09251_,15.17
_09486_,15.17
_09558_,15.17
_09617_,15.17
_09701_,15.17
_10445_,15.17
_10963_,15.17
_11104_,15.17
_11119_,15.17
_11146_,15.17
_11306_,15.17
_11492_,15.17
_11551_,15.17
_11624_,15.17
_11650_,15.17
_11656_,15.17
_11795_,15.17
_11955_,15.17
_12307_,15.17
_12330_,15.17
_12420_,15.17
_12423_,15.17
_12504_,15.17
_12624_,15.17
_13285_,15.17
_13295_,15.17
_13427_,15.17
_13555_,15.17
_13755_,15.17
_13775_,15.17
_13895_,15.17
_14276_,15.17
_14502_,15.17
_14686_,15.17
_14694_,15.17
_14711_,15.17
_14719_,15.17
_14906_,15.17
_15211_,15.17
_15348_,15.17
_15395_,15.17
_15492_,15.17
_15495_,15.17
_15598_,15.17
_15952_,15.17
_16094_,15.17
_16166_,15.17
_16180_,15.17
_16355_,15.17
_16412_,15.17
clock_ctrl.divider2.odd_0.old_N\[2\],15.17
clock_ctrl.ext_clk_syncd_pre,15.17
mgmt_buffers.la_data_in_mprj\[32\],15.17
mgmt_buffers.la_data_in_mprj_bar\[19\],15.17
mgmt_buffers.user_irq_bar\[1\],15.17
pll.ringosc.dstage\[2\].id.d0,15.17
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[15\]\[19\],15.17
soc.core.VexRiscv._zz_lastStageRegFileWrite_payload_address\[29\],15.17
soc.core.VexRiscv.externalInterrupt,15.17
soc.core.interface0_bank_bus_dat_r\[11\],15.17
soc.core.interface0_bank_bus_dat_r\[23\],15.17
soc.core.interface11_bank_bus_dat_r\[2\],15.17
soc.core.multiregimpl44_regs1,15.17
soc.core.storage\[11\]\[6\],15.17
net379,15.17
net385,15.17
net394,15.17
net1894,15.17
net1964,15.17
net2025,15.17
net2095,15.17
net2108,15.17
net2120,15.17
net2147,15.17
net2155,15.17
net2170,15.17
net2178,15.17
net2191,15.17
net2208,15.17
net2211,15.17
net2224,15.17
net2253,15.17
net2269,15.17
net2298,15.17
net2399,15.17
net2439,15.17
net2466,15.17
net2496,15.17
_00127_,15.12
_00146_,15.12
_00184_,15.12
_00449_,15.12
_00490_,15.12
_00523_,15.12
_00722_,15.12
_00938_,15.12
_00988_,15.12
_01199_,15.12
_01310_,15.12
_01344_,15.12
_01426_,15.12
_01458_,15.12
_01567_,15.12
_01576_,15.12
_01642_,15.12
_01682_,15.12
_01740_,15.12
_01876_,15.12
_01897_,15.12
_01932_,15.12
_02064_,15.12
_02100_,15.12
_02250_,15.12
_02263_,15.12
_02292_,15.12
_02342_,15.12
_02353_,15.12
_02369_,15.12
_02438_,15.12
_02448_,15.12
_02546_,15.12
_02587_,15.12
_02637_,15.12
_02674_,15.12
_02748_,15.12
_02778_,15.12
_02783_,15.12
_02983_,15.12
_03028_,15.12
_03238_,15.12
_03612_,15.12
_03623_,15.12
_03967_,15.12
_04038_,15.12
_04341_,15.12
_04418_,15.12
_04535_,15.12
_04617_,15.12
_04645_,15.12
_04736_,15.12
_04761_,15.12
_04805_,15.12
_04818_,15.12
_04828_,15.12
_05109_,15.12
_05307_,15.12
_05345_,15.12
_05434_,15.12
_05828_,15.12
_05950_,15.12
_06130_,15.12
_06350_,15.12
_06423_,15.12
_06446_,15.12
_06448_,15.12
_06454_,15.12
_06481_,15.12
_06701_,15.12
_06739_,15.12
_06771_,15.12
_06812_,15.12
_06990_,15.12
_07026_,15.12
_07088_,15.12
_07287_,15.12
_07441_,15.12
_07507_,15.12
_07577_,15.12
_07699_,15.12
_07841_,15.12
_07988_,15.12
_08188_,15.12
_08214_,15.12
_08243_,15.12
_08332_,15.12
_08495_,15.12
_08893_,15.12
_08960_,15.12
_09227_,15.12
_09269_,15.12
_09547_,15.12
_10031_,15.12
_10102_,15.12
_10134_,15.12
_10151_,15.12
_10222_,15.12
_10322_,15.12
_10330_,15.12
_10352_,15.12
_10360_,15.12
_10648_,15.12
_10712_,15.12
_10754_,15.12
_10777_,15.12
_10879_,15.12
_10887_,15.12
_11088_,15.12
_11099_,15.12
_11140_,15.12
_11416_,15.12
_11929_,15.12
_12018_,15.12
_12103_,15.12
_12373_,15.12
_12525_,15.12
_12593_,15.12
_12777_,15.12
_12870_,15.12
_12932_,15.12
_13009_,15.12
_13122_,15.12
_13243_,15.12
_13251_,15.12
_13328_,15.12
_13330_,15.12
_13352_,15.12
_13356_,15.12
_13384_,15.12
_13494_,15.12
_13736_,15.12
_13855_,15.12
_13865_,15.12
_13945_,15.12
_14172_,15.12
_14201_,15.12
_14398_,15.12
_14419_,15.12
_14654_,15.12
_14763_,15.12
_14909_,15.12
_14911_,15.12
_14936_,15.12
_15188_,15.12
_15688_,15.12
_15931_,15.12
_15981_,15.12
_16080_,15.12
_16175_,15.12
_16198_,15.12
_16392_,15.12
clock_ctrl.divider2.even_0.clk,15.12
gpio_control_in_2\[3\].gpio_outen,15.12
pll.pll_control.prep\[0\],15.12
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[7\],15.12
soc.core.interface17_bank_bus_dat_r\[0\],15.12
soc.core.multiregimpl41_regs0,15.12
soc.core.storage\[13\]\[6\],15.12
soc.core.storage\[13\]\[7\],15.12
soc.core.storage_1\[12\]\[1\],15.12
soc.core.storage_1\[15\]\[4\],15.12
net1932,15.12
net2039,15.12
net2063,15.12
net2121,15.12
net2494,15.12
mgmt_buffers.la_data_in_core\[50\],14.98
soc.core.VexRiscv.CsrPlugin_mtvec_base\[22\],14.85
soc.core.VexRiscv.RegFilePlugin_regFile\[29\]\[14\],14.85
_02605_,14.66
_04288_,14.66
_05000_,14.66
_05507_,14.66
_06710_,14.66
_09272_,14.66
_09571_,14.66
_12391_,14.66
_12540_,14.66
_12690_,14.66
_12700_,14.66
_15307_,14.66
_15518_,14.66
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[7\],14.66
soc.core.interface15_bank_bus_dat_r\[0\],14.66
_00081_,14.61
_00561_,14.61
_00620_,14.61
_00659_,14.61
_00692_,14.61
_00819_,14.61
_00877_,14.61
_00939_,14.61
_00949_,14.61
_01162_,14.61
_01318_,14.61
_01388_,14.61
_01397_,14.61
_01438_,14.61
_01482_,14.61
_01573_,14.61
_01690_,14.61
_01771_,14.61
_01803_,14.61
_01835_,14.61
_02238_,14.61
_02320_,14.61
_02371_,14.61
_02402_,14.61
_02530_,14.61
_02562_,14.61
_02602_,14.61
_02720_,14.61
_03116_,14.61
_03129_,14.61
_03239_,14.61
_03345_,14.61
_03456_,14.61
_03486_,14.61
_03494_,14.61
_03511_,14.61
_03570_,14.61
_03589_,14.61
_03615_,14.61
_03756_,14.61
_04013_,14.61
_04042_,14.61
_04051_,14.61
_04196_,14.61
_04283_,14.61
_04306_,14.61
_04311_,14.61
_04395_,14.61
_04402_,14.61
_04597_,14.61
_04664_,14.61
_04673_,14.61
_04745_,14.61
_04833_,14.61
_04895_,14.61
_04921_,14.61
_05083_,14.61
_05578_,14.61
_05602_,14.61
_05635_,14.61
_05847_,14.61
_06076_,14.61
_06252_,14.61
_06380_,14.61
_06428_,14.61
_06524_,14.61
_06528_,14.61
_06610_,14.61
_06721_,14.61
_06877_,14.61
_07106_,14.61
_07614_,14.61
_07746_,14.61
_07856_,14.61
_07893_,14.61
_07969_,14.61
_07981_,14.61
_08124_,14.61
_09002_,14.61
_09018_,14.61
_09093_,14.61
_09172_,14.61
_09584_,14.61
_09598_,14.61
_09615_,14.61
_10022_,14.61
_10365_,14.61
_10489_,14.61
_10696_,14.61
_10905_,14.61
_10997_,14.61
_11240_,14.61
_11538_,14.61
_11625_,14.61
_11634_,14.61
_11788_,14.61
_12240_,14.61
_12282_,14.61
_13225_,14.61
_13281_,14.61
_13294_,14.61
_13318_,14.61
_13390_,14.61
_13457_,14.61
_13482_,14.61
_13497_,14.61
_13779_,14.61
_13907_,14.61
_13984_,14.61
_14457_,14.61
_14751_,14.61
_14752_,14.61
_14856_,14.61
_15021_,14.61
_15027_,14.61
_15194_,14.61
_15485_,14.61
_15709_,14.61
_15718_,14.61
_15727_,14.61
_15795_,14.61
_16052_,14.61
_16264_,14.61
_16287_,14.61
_16300_,14.61
gpio_control_bidir_1\[0\].shift_register\[0\],14.61
gpio_control_bidir_1\[1\].pad_gpio_outen,14.61
gpio_control_in_1\[0\].gpio_oe_override,14.61
mgmt_buffers.la_data_in_mprj_bar\[47\],14.61
pll.ringosc.dstage\[0\].id.trim1b,14.61
soc.core.VexRiscv.RegFilePlugin_regFile\[12\]\[20\],14.61
soc.core.gpioin0_pending_r,14.61
soc.core.interface6_bank_bus_dat_r\[7\],14.61
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[14\],14.61
soc.core.uart_pending_r\[1\],14.61
net179,14.61
net204,14.61
net1891,14.61
net1948,14.61
net1955,14.61
net1967,14.61
net1978,14.61
net2012,14.61
net2080,14.61
net2158,14.61
net2240,14.61
_00068_,14.56
_00433_,14.56
_00468_,14.56
_00550_,14.56
_00598_,14.56
_00613_,14.56
_00733_,14.56
_00768_,14.56
_00867_,14.56
_00873_,14.56
_00958_,14.56
_01010_,14.56
_01180_,14.56
_01184_,14.56
_01565_,14.56
_01653_,14.56
_01790_,14.56
_01863_,14.56
_01896_,14.56
_01959_,14.56
_02084_,14.56
_02243_,14.56
_02370_,14.56
_02614_,14.56
_02625_,14.56
_02970_,14.56
_03005_,14.56
_03014_,14.56
_03130_,14.56
_03190_,14.56
_03213_,14.56
_03243_,14.56
_03432_,14.56
_03467_,14.56
_03489_,14.56
_03496_,14.56
_03516_,14.56
_03580_,14.56
_03592_,14.56
_03616_,14.56
_03635_,14.56
_03642_,14.56
_03670_,14.56
_03734_,14.56
_03739_,14.56
_03751_,14.56
_03762_,14.56
_04135_,14.56
_04280_,14.56
_04317_,14.56
_04508_,14.56
_04702_,14.56
_04841_,14.56
_04870_,14.56
_04944_,14.56
_05647_,14.56
_05780_,14.56
_06062_,14.56
_06104_,14.56
_06356_,14.56
_06386_,14.56
_06494_,14.56
_06509_,14.56
_06514_,14.56
_06532_,14.56
_06533_,14.56
_06573_,14.56
_06655_,14.56
_06698_,14.56
_06723_,14.56
_06778_,14.56
_07215_,14.56
_07315_,14.56
_07347_,14.56
_07439_,14.56
_07443_,14.56
_07492_,14.56
_07527_,14.56
_07583_,14.56
_07993_,14.56
_08078_,14.56
_08097_,14.56
_08099_,14.56
_08236_,14.56
_08362_,14.56
_08494_,14.56
_09346_,14.56
_09403_,14.56
_09560_,14.56
_09612_,14.56
_10079_,14.56
_10582_,14.56
_10613_,14.56
_10615_,14.56
_10625_,14.56
_10641_,14.56
_10700_,14.56
_10752_,14.56
_10812_,14.56
_10877_,14.56
_10983_,14.56
_11022_,14.56
_11231_,14.56
_11469_,14.56
_11484_,14.56
_11509_,14.56
_11641_,14.56
_11951_,14.56
_12183_,14.56
_12272_,14.56
_12298_,14.56
_12881_,14.56
_12894_,14.56
_12969_,14.56
_12997_,14.56
_13146_,14.56
_13163_,14.56
_13211_,14.56
_13399_,14.56
_13920_,14.56
_13954_,14.56
_14117_,14.56
_14158_,14.56
_14806_,14.56
_15003_,14.56
_15013_,14.56
_15423_,14.56
_15517_,14.56
_15611_,14.56
_15626_,14.56
_15677_,14.56
_15719_,14.56
_15847_,14.56
_16152_,14.56
gpio_control_in_1\[10\].gpio_oe_override,14.56
gpio_control_in_1\[5\].gpio_oe_override,14.56
mgmt_buffers.la_data_in_mprj_bar\[15\],14.56
mgmt_buffers.la_data_in_mprj_bar\[43\],14.56
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[23\],14.56
soc.core.multiregimpl38_regs0,14.56
soc.core.storage\[12\]\[2\],14.56
soc.core.storage\[13\]\[4\],14.56
soc.core.uart_phy_tx_phase\[7\],14.56
net2474,14.56
net1808,14.47
user_io_oeb\[21\],14.42
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[26\],14.34
soc.core.storage\[15\]\[6\],14.34
pll.itrim\[0\],14.29
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[20\],14.28
_01018_,14.1
_01116_,14.1
_01129_,14.1
_01183_,14.1
_01203_,14.1
_01305_,14.1
_01389_,14.1
_01520_,14.1
_01752_,14.1
_01784_,14.1
_01805_,14.1
_01866_,14.1
_01887_,14.1
_01901_,14.1
_01942_,14.1
_02110_,14.1
_02141_,14.1
_02167_,14.1
_02170_,14.1
_02206_,14.1
_02208_,14.1
_02221_,14.1
_02268_,14.1
_02279_,14.1
_02386_,14.1
_02401_,14.1
_02491_,14.1
_02508_,14.1
_02619_,14.1
_02696_,14.1
_02698_,14.1
_02725_,14.1
_02766_,14.1
_02792_,14.1
_02810_,14.1
_02814_,14.1
_02836_,14.1
_04003_,14.1
_04125_,14.1
_04126_,14.1
_04136_,14.1
_04184_,14.1
_04380_,14.1
_04381_,14.1
_04499_,14.1
_04545_,14.1
_04811_,14.1
_06605_,14.1
_07725_,14.1
_10699_,14.1
_14308_,14.1
soc.core.dbg_uart_rx_phase\[31\],14.1
soc.core.storage\[15\]\[7\],14.1
_00129_,14.05
_00487_,14.05
_00727_,14.05
_00937_,14.05
_01296_,14.05
_01333_,14.05
_01432_,14.05
_01516_,14.05
_01588_,14.05
_01672_,14.05
_01713_,14.05
_01744_,14.05
_01871_,14.05
_01914_,14.05
_01919_,14.05
_01955_,14.05
_02047_,14.05
_02094_,14.05
_02442_,14.05
_02443_,14.05
_02505_,14.05
_02774_,14.05
_02877_,14.05
_03001_,14.05
_03040_,14.05
_03095_,14.05
_03179_,14.05
_03205_,14.05
_03346_,14.05
_03441_,14.05
_03625_,14.05
_03629_,14.05
_03630_,14.05
_03653_,14.05
_03759_,14.05
_03770_,14.05
_03822_,14.05
_03982_,14.05
_04160_,14.05
_04271_,14.05
_04575_,14.05
_04746_,14.05
_04945_,14.05
_05079_,14.05
_05205_,14.05
_05598_,14.05
_05699_,14.05
_05732_,14.05
_05817_,14.05
_05877_,14.05
_06166_,14.05
_06375_,14.05
_06636_,14.05
_06755_,14.05
_06795_,14.05
_06880_,14.05
_06890_,14.05
_06955_,14.05
_07032_,14.05
_07132_,14.05
_07431_,14.05
_07808_,14.05
_07834_,14.05
_07860_,14.05
_07915_,14.05
_08028_,14.05
_08143_,14.05
_08170_,14.05
_08198_,14.05
_08208_,14.05
_09358_,14.05
_09757_,14.05
_09782_,14.05
_10357_,14.05
_10500_,14.05
_10531_,14.05
_10763_,14.05
_10788_,14.05
_11011_,14.05
_11163_,14.05
_11213_,14.05
_11396_,14.05
_11406_,14.05
_11511_,14.05
_11808_,14.05
_11855_,14.05
_11904_,14.05
_12286_,14.05
_12315_,14.05
_12550_,14.05
_12670_,14.05
_12708_,14.05
_12759_,14.05
_12772_,14.05
_12874_,14.05
_12913_,14.05
_13172_,14.05
_13257_,14.05
_13414_,14.05
_13524_,14.05
_13554_,14.05
_13714_,14.05
_13917_,14.05
_13928_,14.05
_14181_,14.05
_14336_,14.05
_14779_,14.05
_14785_,14.05
_14859_,14.05
_14874_,14.05
_14956_,14.05
_14993_,14.05
_15237_,14.05
_15267_,14.05
_15311_,14.05
_15504_,14.05
_15514_,14.05
_15612_,14.05
_15616_,14.05
_16050_,14.05
_16163_,14.05
_16338_,14.05
_16458_,14.05
gpio_control_in_1\[0\].serial_data_out,14.05
gpio_control_in_2\[2\].gpio_outen,14.05
pll.ringosc.dstage\[8\].id.trim1b,14.05
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[29\],14.05
soc.core.VexRiscv.lastStagePc\[3\],14.05
soc.core.mgmtsoc_value\[22\],14.05
soc.core.multiregimpl60_regs0,14.05
soc.core.storage_1\[2\]\[4\],14.05
soc.core.storage_1\[7\]\[2\],14.05
net223,14.05
net276,14.05
net312,14.05
net1940,14.05
net2007,14.05
net2008,14.05
net2021,14.05
net2024,14.05
net2493,14.05
_00070_,14
_00190_,14
_00575_,14
_00677_,14
_00710_,14
_00748_,14
_01065_,14
_01232_,14
_01485_,14
_01529_,14
_01579_,14
_01757_,14
_01785_,14
_01899_,14
_01991_,14
_02391_,14
_02645_,14
_02731_,14
_02960_,14
_03054_,14
_03122_,14
_03133_,14
_03289_,14
_03514_,14
_03581_,14
_03614_,14
_03662_,14
_03800_,14
_04377_,14
_04409_,14
_04452_,14
_04522_,14
_04883_,14
_05696_,14
_05974_,14
_06316_,14
_06366_,14
_06433_,14
_06442_,14
_06697_,14
_06754_,14
_06920_,14
_07039_,14
_07081_,14
_07300_,14
_07301_,14
_07382_,14
_07412_,14
_07505_,14
_07637_,14
_07921_,14
_07994_,14
_08172_,14
_08304_,14
_08840_,14
_09032_,14
_09461_,14
_09613_,14
_10305_,14
_10462_,14
_10528_,14
_10597_,14
_10941_,14
_11050_,14
_11079_,14
_11174_,14
_11370_,14
_11766_,14
_11902_,14
_12168_,14
_12467_,14
_12601_,14
_12649_,14
_12656_,14
_12800_,14
_12945_,14
_13096_,14
_13160_,14
_13344_,14
_13637_,14
_13743_,14
_13897_,14
_13975_,14
_14004_,14
_14091_,14
_14253_,14
_14342_,14
_14499_,14
_14659_,14
_14884_,14
_15136_,14
_15300_,14
_15467_,14
_15548_,14
_15976_,14
_16055_,14
_16243_,14
_16353_,14
_16434_,14
mgmt_buffers.la_data_in_mprj\[36\],14
mgmt_buffers.la_data_in_mprj_bar\[63\],14
pll.ringosc.dstage\[7\].id.trim0b,14
soc.core.dbg_uart_count\[14\],14
soc.core.gpioin5_pending_re,14
soc.core.interface3_bank_bus_dat_r\[9\],14
soc.core.multiregimpl63_regs0,14
soc.core.storage_1\[3\]\[1\],14
net270,14
net1863,14
net2066,14
net2126,14
net2174,14
net2225,14
net2236,14
net2273,14
net2479,14
net1859,13.91
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[7\]\[7\],13.81
gpio_control_in_2\[3\].shift_register\[8\],13.78
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[9\],13.78
_05508_,13.73
_14122_,13.73
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[24\],13.73
_11613_,13.68
soc.core.storage_1\[7\]\[3\],13.68
_00693_,13.54
_06368_,13.54
_07320_,13.54
_07510_,13.54
_08246_,13.54
_08820_,13.54
_09763_,13.54
_15191_,13.54
_15547_,13.54
_15561_,13.54
_15608_,13.54
_16072_,13.54
_16160_,13.54
_16292_,13.54
soc.core.VexRiscv.RegFilePlugin_regFile\[7\]\[29\],13.54
_00086_,13.49
_00089_,13.49
_00116_,13.49
_00139_,13.49
_00462_,13.49
_00548_,13.49
_00618_,13.49
_00644_,13.49
_00687_,13.49
_00725_,13.49
_00737_,13.49
_00946_,13.49
_01077_,13.49
_01082_,13.49
_01099_,13.49
_01134_,13.49
_01235_,13.49
_01391_,13.49
_02014_,13.49
_02145_,13.49
_02172_,13.49
_02178_,13.49
_02340_,13.49
_02467_,13.49
_02473_,13.49
_02502_,13.49
_02566_,13.49
_02622_,13.49
_02697_,13.49
_02933_,13.49
_02954_,13.49
_02968_,13.49
_02998_,13.49
_03087_,13.49
_03106_,13.49
_03174_,13.49
_03181_,13.49
_03336_,13.49
_03397_,13.49
_03458_,13.49
_03609_,13.49
_03618_,13.49
_03657_,13.49
_03677_,13.49
_03701_,13.49
_03797_,13.49
_03848_,13.49
_04168_,13.49
_04173_,13.49
_04213_,13.49
_04264_,13.49
_04272_,13.49
_04427_,13.49
_04443_,13.49
_04518_,13.49
_04576_,13.49
_04636_,13.49
_04915_,13.49
_04961_,13.49
_05813_,13.49
_05923_,13.49
_05968_,13.49
_06249_,13.49
_06355_,13.49
_06364_,13.49
_06400_,13.49
_06629_,13.49
_06751_,13.49
_06763_,13.49
_07122_,13.49
_07184_,13.49
_07225_,13.49
_07411_,13.49
_07414_,13.49
_07588_,13.49
_07630_,13.49
_07662_,13.49
_08163_,13.49
_08416_,13.49
_08582_,13.49
_08611_,13.49
_08718_,13.49
_08764_,13.49
_08858_,13.49
_08977_,13.49
_09248_,13.49
_09614_,13.49
_09626_,13.49
_09820_,13.49
_10285_,13.49
_10506_,13.49
_10635_,13.49
_10722_,13.49
_10745_,13.49
_10760_,13.49
_10967_,13.49
_11037_,13.49
_11084_,13.49
_11095_,13.49
_11297_,13.49
_11467_,13.49
_11519_,13.49
_11522_,13.49
_11642_,13.49
_11645_,13.49
_11662_,13.49
_12121_,13.49
_12134_,13.49
_12227_,13.49
_12331_,13.49
_12411_,13.49
_12554_,13.49
_12573_,13.49
_12783_,13.49
_12954_,13.49
_13092_,13.49
_13108_,13.49
_13127_,13.49
_13333_,13.49
_13358_,13.49
_13361_,13.49
_13382_,13.49
_13473_,13.49
_13543_,13.49
_13909_,13.49
_14031_,13.49
_14243_,13.49
_14360_,13.49
_14616_,13.49
_14687_,13.49
_14808_,13.49
_14958_,13.49
_14961_,13.49
_14981_,13.49
_15091_,13.49
_15206_,13.49
_15398_,13.49
_15472_,13.49
_15781_,13.49
_15950_,13.49
_16165_,13.49
_16330_,13.49
_16410_,13.49
net1842,13.49
gpio_control_in_2\[10\].gpio_outen,13.49
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[28\],13.49
soc.core.VexRiscv.dBusWishbone_ADR\[26\],13.49
soc.core.interface0_bank_bus_dat_r\[4\],13.49
soc.core.mgmtsoc_master_phyconfig_storage\[18\],13.49
soc.core.multiregimpl3_regs0,13.49
soc.core.multiregimpl3_regs1,13.49
soc.core.multiregimpl42_regs0,13.49
soc.core.multiregimpl47_regs0,13.49
soc.core.storage\[0\]\[4\],13.49
soc.core.storage\[8\]\[4\],13.49
soc.core.storage\[9\]\[2\],13.49
soc.core.storage\[9\]\[6\],13.49
net2041,13.49
net2129,13.49
net2144,13.49
net2152,13.49
net2202,13.49
net2227,13.49
net2390,13.49
net2396,13.49
net2414,13.49
net2434,13.49
_00115_,13.44
_00149_,13.44
_00163_,13.44
_00721_,13.44
_00989_,13.44
_02471_,13.44
_02521_,13.44
_02607_,13.44
_03025_,13.44
_03027_,13.44
_03051_,13.44
_03053_,13.44
_03304_,13.44
_04120_,13.44
_04157_,13.44
_04310_,13.44
_04331_,13.44
_04392_,13.44
_04635_,13.44
_04652_,13.44
_05089_,13.44
_05415_,13.44
_05514_,13.44
_05709_,13.44
_05721_,13.44
_06122_,13.44
_06168_,13.44
_06322_,13.44
_06548_,13.44
_06644_,13.44
_06789_,13.44
_06796_,13.44
_06879_,13.44
_06967_,13.44
_07012_,13.44
_07031_,13.44
_07065_,13.44
_07571_,13.44
_07593_,13.44
_07757_,13.44
_07763_,13.44
_07849_,13.44
_07945_,13.44
_08106_,13.44
_08288_,13.44
_08415_,13.44
_08496_,13.44
_08807_,13.44
_08810_,13.44
_09252_,13.44
_09349_,13.44
_09467_,13.44
_10063_,13.44
_10216_,13.44
_10513_,13.44
_10566_,13.44
_10731_,13.44
_10785_,13.44
_10884_,13.44
_11324_,13.44
_11394_,13.44
_11854_,13.44
_11909_,13.44
_11931_,13.44
_11973_,13.44
_12006_,13.44
_12135_,13.44
_12477_,13.44
_12774_,13.44
_12926_,13.44
_12967_,13.44
_13003_,13.44
_13121_,13.44
_13149_,13.44
_13379_,13.44
_13434_,13.44
_13921_,13.44
_14001_,13.44
_14182_,13.44
_14465_,13.44
_14473_,13.44
_14619_,13.44
_14827_,13.44
_14952_,13.44
_14997_,13.44
_15128_,13.44
_15130_,13.44
_15500_,13.44
_15901_,13.44
_15903_,13.44
_15932_,13.44
_16007_,13.44
_16046_,13.44
mgmt_buffers.la_data_in_mprj_bar\[53\],13.44
soc.core.dbg_uart_cmd\[4\],13.44
soc.core.multiregimpl24_regs1,13.44
soc.core.storage_1\[15\]\[5\],13.44
soc.core.uart_phy_rx_phase\[19\],13.44
soc.core.uart_phy_rx_phase\[7\],13.44
net381,13.44
net1806,13.3
net1857,13.3
soc.core.storage_1\[15\]\[0\],13.17
soc.core.storage_1\[3\]\[0\],13.17
soc.core.dbg_uart_tx_phase\[26\],13.12
_00031_,12.98
_00122_,12.98
_01033_,12.98
_01098_,12.98
_01152_,12.98
_01195_,12.98
_01241_,12.98
_01275_,12.98
_01288_,12.98
_01336_,12.98
_01390_,12.98
_01401_,12.98
_01628_,12.98
_01675_,12.98
_01678_,12.98
_01707_,12.98
_01732_,12.98
_02366_,12.98
_02474_,12.98
_02537_,12.98
_03167_,12.98
_03631_,12.98
_04259_,12.98
_04429_,12.98
_04449_,12.98
_04497_,12.98
_04498_,12.98
_04521_,12.98
_04540_,12.98
_04792_,12.98
_06960_,12.98
_09568_,12.98
_11092_,12.98
_13266_,12.98
_13545_,12.98
pll.ringosc.dstage\[7\].id.d0,12.98
_00099_,12.93
_00141_,12.93
_00497_,12.93
_00810_,12.93
_00977_,12.93
_00991_,12.93
_01058_,12.93
_01514_,12.93
_01822_,12.93
_01933_,12.93
_01979_,12.93
_02034_,12.93
_02116_,12.93
_02596_,12.93
_02747_,12.93
_02749_,12.93
_02835_,12.93
_03058_,12.93
_03142_,12.93
_03369_,12.93
_03420_,12.93
_03557_,12.93
_03560_,12.93
_03574_,12.93
_03852_,12.93
_03992_,12.93
_04209_,12.93
_04238_,12.93
_04274_,12.93
_04328_,12.93
_04411_,12.93
_04456_,12.93
_04531_,12.93
_04810_,12.93
_04946_,12.93
_05035_,12.93
_05151_,12.93
_05421_,12.93
_05429_,12.93
_05468_,12.93
_05589_,12.93
_06371_,12.93
_06470_,12.93
_06475_,12.93
_06490_,12.93
_06513_,12.93
_06565_,12.93
_06659_,12.93
_06742_,12.93
_06779_,12.93
_06782_,12.93
_07392_,12.93
_07459_,12.93
_07474_,12.93
_07751_,12.93
_07995_,12.93
_08118_,12.93
_08129_,12.93
_08224_,12.93
_08320_,12.93
_08373_,12.93
_08380_,12.93
_08587_,12.93
_08851_,12.93
_08884_,12.93
_09465_,12.93
_10150_,12.93
_10325_,12.93
_10568_,12.93
_10602_,12.93
_10774_,12.93
_10871_,12.93
_10979_,12.93
_10991_,12.93
_11227_,12.93
_11307_,12.93
_11387_,12.93
_11732_,12.93
_11867_,12.93
_11915_,12.93
_12146_,12.93
_12207_,12.93
_12260_,12.93
_12442_,12.93
_12787_,12.93
_13052_,12.93
_13068_,12.93
_13113_,12.93
_13130_,12.93
_13418_,12.93
_13583_,12.93
_13973_,12.93
_14252_,12.93
_14293_,12.93
_14317_,12.93
_14319_,12.93
_14589_,12.93
_14881_,12.93
_15334_,12.93
_15394_,12.93
_15396_,12.93
_15699_,12.93
_15940_,12.93
_16156_,12.93
_16293_,12.93
_16350_,12.93
_16403_,12.93
clock_ctrl.divider.odd_0.old_N\[0\],12.93
gpio_control_in_2\[4\].gpio_oe_override,12.93
mgmt_buffers.la_data_in_mprj\[26\],12.93
mgmt_buffers.mprj_adr_o_core\[17\],12.93
pll.ringosc.dstage\[11\].id.d0,12.93
pll.ringosc.iss.d1,12.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[12\],12.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[13\]\[16\],12.93
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[20\],12.93
soc.core.VexRiscv.execute_arbitration_isValid,12.93
soc.core.dbg_uart_rx_phase\[11\],12.93
soc.core.mgmtsoc_vexriscv_debug_bus_dat_r\[0\],12.93
soc.core.multiregimpl20_regs0,12.93
soc.core.multiregimpl43_regs0,12.93
soc.core.multiregimpl69_regs0,12.93
soc.core.storage\[0\]\[5\],12.93
soc.core.storage\[10\]\[3\],12.93
soc.core.storage\[3\]\[4\],12.93
net1878,12.93
net1910,12.93
net1971,12.93
net2033,12.93
net2350,12.93
_00460_,12.88
_00689_,12.88
_00736_,12.88
_00910_,12.88
_00987_,12.88
_01043_,12.88
_01228_,12.88
_01258_,12.88
_01291_,12.88
_01302_,12.88
_01353_,12.88
_01525_,12.88
_01592_,12.88
_01669_,12.88
_01852_,12.88
_02000_,12.88
_02198_,12.88
_02239_,12.88
_02533_,12.88
_02694_,12.88
_02761_,12.88
_03006_,12.88
_03092_,12.88
_03310_,12.88
_03440_,12.88
_03524_,12.88
_03678_,12.88
_03733_,12.88
_04046_,12.88
_04640_,12.88
_05417_,12.88
_05570_,12.88
_05651_,12.88
_05800_,12.88
_06129_,12.88
_06165_,12.88
_06191_,12.88
_06207_,12.88
_06215_,12.88
_06342_,12.88
_06388_,12.88
_06425_,12.88
_06480_,12.88
_06641_,12.88
_06772_,12.88
_06851_,12.88
_06853_,12.88
_07008_,12.88
_07047_,12.88
_07048_,12.88
_07141_,12.88
_07162_,12.88
_07248_,12.88
_07325_,12.88
_07346_,12.88
_07387_,12.88
_07429_,12.88
_07477_,12.88
_07576_,12.88
_07631_,12.88
_07640_,12.88
_07650_,12.88
_07785_,12.88
_07857_,12.88
_07869_,12.88
_07870_,12.88
_07895_,12.88
_07933_,12.88
_07963_,12.88
_07999_,12.88
_08038_,12.88
_08125_,12.88
_08135_,12.88
_08312_,12.88
_08377_,12.88
_08446_,12.88
_08574_,12.88
_08640_,12.88
_08821_,12.88
_08882_,12.88
_09033_,12.88
_09171_,12.88
_09501_,12.88
_09710_,12.88
_10067_,12.88
_10109_,12.88
_10220_,12.88
_10639_,12.88
_10772_,12.88
_10797_,12.88
_10815_,12.88
_10869_,12.88
_11107_,12.88
_11130_,12.88
_11268_,12.88
_11534_,12.88
_11580_,12.88
_11616_,12.88
_11618_,12.88
_11725_,12.88
_11730_,12.88
_11927_,12.88
_11946_,12.88
_11982_,12.88
_12165_,12.88
_12350_,12.88
_12460_,12.88
_12553_,12.88
_12592_,12.88
_12659_,12.88
_12668_,12.88
_13116_,12.88
_13286_,12.88
_13298_,12.88
_13314_,12.88
_13375_,12.88
_13387_,12.88
_13570_,12.88
_13731_,12.88
_14070_,12.88
_14095_,12.88
_14364_,12.88
_14432_,12.88
_14715_,12.88
_14765_,12.88
_14860_,12.88
_14890_,12.88
_14904_,12.88
_14927_,12.88
_15282_,12.88
_15509_,12.88
_15601_,12.88
_15604_,12.88
_15627_,12.88
_15743_,12.88
_15798_,12.88
_15850_,12.88
_15871_,12.88
_16042_,12.88
_16113_,12.88
_16296_,12.88
gpio_control_in_1a\[0\].gpio_inen,12.88
gpio_control_in_1a\[2\].shift_register\[4\],12.88
gpio_control_in_2\[11\].gpio_oe_override,12.88
pll.ringosc.dstage\[10\].id.d2,12.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[12\]\[18\],12.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[3\]\[17\],12.88
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[30\],12.88
soc.core.storage_1\[11\]\[4\],12.88
net211,12.88
net303,12.88
net353,12.88
net1995,12.88
soc.core.spi_master_cs_storage\[1\],12.66
_05358_,12.61
soc.core.VexRiscv.CsrPlugin_mtval\[28\],12.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[8\]\[3\],12.61
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[2\],12.56
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[21\],12.56
soc.core.VexRiscv.lastStagePc\[21\],12.56
net1065,12.56
_00227_,12.42
_04953_,12.42
_05897_,12.42
_06328_,12.42
_06995_,12.42
_08190_,12.42
_10430_,12.42
soc.core.interface0_bank_bus_dat_r\[7\],12.42
_00188_,12.37
_00199_,12.37
_00206_,12.37
_00891_,12.37
_00904_,12.37
_00919_,12.37
_01017_,12.37
_01093_,12.37
_01137_,12.37
_01202_,12.37
_01407_,12.37
_01530_,12.37
_01585_,12.37
_02003_,12.37
_02010_,12.37
_02067_,12.37
_02406_,12.37
_02431_,12.37
_02497_,12.37
_02523_,12.37
_02592_,12.37
_02703_,12.37
_02799_,12.37
_02880_,12.37
_02895_,12.37
_03187_,12.37
_03204_,12.37
_03220_,12.37
_03228_,12.37
_03664_,12.37
_03699_,12.37
_03947_,12.37
_04190_,12.37
_04246_,12.37
_04257_,12.37
_04305_,12.37
_04330_,12.37
_04419_,12.37
_04646_,12.37
_04758_,12.37
_04898_,12.37
_04936_,12.37
_05055_,12.37
_05778_,12.37
_05826_,12.37
_05829_,12.37
_05971_,12.37
_06362_,12.37
_06538_,12.37
_06615_,12.37
_06643_,12.37
_06745_,12.37
_07100_,12.37
_07468_,12.37
_07520_,12.37
_08112_,12.37
_08144_,12.37
_08147_,12.37
_08148_,12.37
_08383_,12.37
_09219_,12.37
_09799_,12.37
_10121_,12.37
_10156_,12.37
_10217_,12.37
_10600_,12.37
_11038_,12.37
_11249_,12.37
_11365_,12.37
_11391_,12.37
_11529_,12.37
_11599_,12.37
_11617_,12.37
_11874_,12.37
_11905_,12.37
_12126_,12.37
_12199_,12.37
_12456_,12.37
_12491_,12.37
_12519_,12.37
_12619_,12.37
_12848_,12.37
_12878_,12.37
_12941_,12.37
_12972_,12.37
_13200_,12.37
_13207_,12.37
_13258_,12.37
_13572_,12.37
_13640_,12.37
_13838_,12.37
_13856_,12.37
_13869_,12.37
_13991_,12.37
_13994_,12.37
_14507_,12.37
_14943_,12.37
_15227_,12.37
_15414_,12.37
_15682_,12.37
_15702_,12.37
_15742_,12.37
_16003_,12.37
_16010_,12.37
_16104_,12.37
_16212_,12.37
_16226_,12.37
_16357_,12.37
_16361_,12.37
gpio_control_in_1\[4\].gpio_outen,12.37
gpio_control_in_2\[2\].gpio_oe_override,12.37
pll.ringosc.dstage\[2\].id.d1,12.37
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[13\],12.37
soc.core.VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr\[31\],12.37
soc.core.VexRiscv.RegFilePlugin_regFile\[31\]\[17\],12.37
soc.core.multiregimpl48_regs0,12.37
soc.core.multiregimpl50_regs0,12.37
soc.core.storage\[5\]\[4\],12.37
soc.core.storage\[9\]\[4\],12.37
soc.core.storage_1\[9\]\[3\],12.37
net1916,12.37
net1987,12.37
net2015,12.37
net2083,12.37
net2176,12.37
_00549_,12.32
_00619_,12.32
_00726_,12.32
_00739_,12.32
_00997_,12.32
_01068_,12.32
_01106_,12.32
_01644_,12.32
_01739_,12.32
_01839_,12.32
_01841_,12.32
_02005_,12.32
_02011_,12.32
_02108_,12.32
_02154_,12.32
_02186_,12.32
_02261_,12.32
_02360_,12.32
_02540_,12.32
_02558_,12.32
_02873_,12.32
_02920_,12.32
_03158_,12.32
_03171_,12.32
_03172_,12.32
_03245_,12.32
_03257_,12.32
_03323_,12.32
_03388_,12.32
_03730_,12.32
_03782_,12.32
_03803_,12.32
_04008_,12.32
_04350_,12.32
_04550_,12.32
_04569_,12.32
_04573_,12.32
_04584_,12.32
_04599_,12.32
_04628_,12.32
_04660_,12.32
_04694_,12.32
_04700_,12.32
_04807_,12.32
_04958_,12.32
_05031_,12.32
_05226_,12.32
_05315_,12.32
_05495_,12.32
_05597_,12.32
_05697_,12.32
_06006_,12.32
_06120_,12.32
_06405_,12.32
_06406_,12.32
_06417_,12.32
_06458_,12.32
_06520_,12.32
_06705_,12.32
_06770_,12.32
_06900_,12.32
_06985_,12.32
_07028_,12.32
_07035_,12.32
_07045_,12.32
_07072_,12.32
_07130_,12.32
_07155_,12.32
_07157_,12.32
_07308_,12.32
_07327_,12.32
_07451_,12.32
_07658_,12.32
_07670_,12.32
_07765_,12.32
_07813_,12.32
_07840_,12.32
_07859_,12.32
_07864_,12.32
_08009_,12.32
_08019_,12.32
_08031_,12.32
_08111_,12.32
_08183_,12.32
_08220_,12.32
_08237_,12.32
_08277_,12.32
_08358_,12.32
_08375_,12.32
_08397_,12.32
_08426_,12.32
_08838_,12.32
_08874_,12.32
_09400_,12.32
_09454_,12.32
_10075_,12.32
_10153_,12.32
_10171_,12.32
_10586_,12.32
_10665_,12.32
_10725_,12.32
_10733_,12.32
_10738_,12.32
_10783_,12.32
_10935_,12.32
_10964_,12.32
_11137_,12.32
_11352_,12.32
_11658_,12.32
_11724_,12.32
_11728_,12.32
_11806_,12.32
_11812_,12.32
_12221_,12.32
_12285_,12.32
_12370_,12.32
_12475_,12.32
_12487_,12.32
_12560_,12.32
_12615_,12.32
_12844_,12.32
_13088_,12.32
_13472_,12.32
_13550_,12.32
_14143_,12.32
_14196_,12.32
_14282_,12.32
_14309_,12.32
_14511_,12.32
_14636_,12.32
_14691_,12.32
_14898_,12.32
_14922_,12.32
_14996_,12.32
_15036_,12.32
_15079_,12.32
_15174_,12.32
_15344_,12.32
_15441_,12.32
_15461_,12.32
_15559_,12.32
_15865_,12.32
_15920_,12.32
_15936_,12.32
_16011_,12.32
_16220_,12.32
_16231_,12.32
_16239_,12.32
_16345_,12.32
_16374_,12.32
_16396_,12.32
gpio_control_bidir_2\[1\].gpio_outen,12.32
gpio_control_in_2\[2\].shift_register\[3\],12.32
mgmt_buffers.la_data_in_mprj\[9\],12.32
pll.ringosc.dstage\[0\].id.d1,12.32
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[10\]\[28\],12.32
soc.core.VexRiscv.execute_to_memory_PC\[22\],12.32
soc.core.gpioin2_gpioin2_trigger_d,12.32
soc.core.interface0_bank_bus_dat_r\[1\],12.32
soc.core.interface0_bank_bus_dat_r\[9\],12.32
soc.core.interface12_bank_bus_dat_r\[0\],12.32
soc.core.multiregimpl33_regs1,12.32
soc.core.multiregimpl36_regs0,12.32
soc.core.storage_1\[5\]\[1\],12.32
net181,12.32
net307,12.32
net2074,12.32
_10338_,12.05
soc.core.VexRiscv.CsrPlugin_mtvec_base\[13\],12.05
soc.core.spi_master_mosi_data\[0\],12.05
soc.core.dbg_uart_tx_phase\[19\],12
_05381_,11.86
_06580_,11.86
_09566_,11.86
_10558_,11.86
_10572_,11.86
_11080_,11.86
_11564_,11.86
_12981_,11.86
_14924_,11.86
_14929_,11.86
_00138_,11.81
_00403_,11.81
_00470_,11.81
_00700_,11.81
_00929_,11.81
_01050_,11.81
_01534_,11.81
_01593_,11.81
_01676_,11.81
_01692_,11.81
_02021_,11.81
_02500_,11.81
_02641_,11.81
_02712_,11.81
_02751_,11.81
_02757_,11.81
_02847_,11.81
_02856_,11.81
_02973_,11.81
_03178_,11.81
_03197_,11.81
_03308_,11.81
_03468_,11.81
_03491_,11.81
_03505_,11.81
_03578_,11.81
_03585_,11.81
_03648_,11.81
_03649_,11.81
_03716_,11.81
_03735_,11.81
_04058_,11.81
_04074_,11.81
_04114_,11.81
_04137_,11.81
_04143_,11.81
_04415_,11.81
_04490_,11.81
_04615_,11.81
_04632_,11.81
_04642_,11.81
_04704_,11.81
_04718_,11.81
_04864_,11.81
_04880_,11.81
_04886_,11.81
_05030_,11.81
_05070_,11.81
_05499_,11.81
_05653_,11.81
_05665_,11.81
_05690_,11.81
_06095_,11.81
_06372_,11.81
_06547_,11.81
_06553_,11.81
_06608_,11.81
_06762_,11.81
_06847_,11.81
_06936_,11.81
_07444_,11.81
_07491_,11.81
_07509_,11.81
_07544_,11.81
_07652_,11.81
_07748_,11.81
_07769_,11.81
_07939_,11.81
_07985_,11.81
_08016_,11.81
_08226_,11.81
_08231_,11.81
_08300_,11.81
_08333_,11.81
_08376_,11.81
_08662_,11.81
_08778_,11.81
_08787_,11.81
_09214_,11.81
_09287_,11.81
_09435_,11.81
_09479_,11.81
_09522_,11.81
_09559_,11.81
_09587_,11.81
_10081_,11.81
_10317_,11.81
_10349_,11.81
_10999_,11.81
_11321_,11.81
_11800_,11.81
_11877_,11.81
_11957_,11.81
_12136_,11.81
_12369_,11.81
_12744_,11.81
_12775_,11.81
_12940_,11.81
_13193_,11.81
_13395_,11.81
_13400_,11.81
_13491_,11.81
_13660_,11.81
_13665_,11.81
_13699_,11.81
_13982_,11.81
_14037_,11.81
_14304_,11.81
_14306_,11.81
_14418_,11.81
_14560_,11.81
_14743_,11.81
_14746_,11.81
_14782_,11.81
_15071_,11.81
_15159_,11.81
_15260_,11.81
_15861_,11.81
_16118_,11.81
_16140_,11.81
_16184_,11.81
gpio_control_in_1a\[2\].gpio_inen,11.81
gpio_control_in_1a\[3\].gpio_pulldown_sel,11.81
mgmt_buffers.la_data_in_mprj\[23\],11.81
mgmt_buffers.la_data_in_mprj\[50\],11.81
mgmt_buffers.la_data_in_mprj_bar\[12\],11.81
mgmt_buffers.la_data_in_mprj_bar\[39\],11.81
mgmt_buffers.la_data_in_mprj_bar\[8\],11.81
pll.ringosc.iss.ctrl0b,11.81
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[11\],11.81
soc.core.VexRiscv.CsrPlugin_mtval\[30\],11.81
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[14\],11.81
soc.core.VexRiscv.IBusCachedPlugin_cache.lineLoader_address\[2\],11.81
soc.core.dbg_uart_count\[17\],11.81
soc.core.dbg_uart_rx_phase\[22\],11.81
soc.core.multiregimpl46_regs1,11.81
soc.core.multiregimpl66_regs1,11.81
soc.core.storage\[6\]\[4\],11.81
soc.core.storage_1\[4\]\[1\],11.81
soc.core.uart_phy_tx_phase\[13\],11.81
net64,11.81
net1925,11.81
net1997,11.81
net2000,11.81
net2062,11.81
net2069,11.81
net2128,11.81
net2165,11.81
net2258,11.81
net2314,11.81
net2373,11.81
net2464,11.81
_00077_,11.76
_00186_,11.76
_00593_,11.76
_00597_,11.76
_00616_,11.76
_00690_,11.76
_00769_,11.76
_00893_,11.76
_01032_,11.76
_01266_,11.76
_01304_,11.76
_01402_,11.76
_01483_,11.76
_01684_,11.76
_01715_,11.76
_01725_,11.76
_01746_,11.76
_01797_,11.76
_01898_,11.76
_01908_,11.76
_01944_,11.76
_02006_,11.76
_02039_,11.76
_02272_,11.76
_02306_,11.76
_02434_,11.76
_02503_,11.76
_02534_,11.76
_02578_,11.76
_02638_,11.76
_02706_,11.76
_02722_,11.76
_02756_,11.76
_02775_,11.76
_02913_,11.76
_02995_,11.76
_03083_,11.76
_03113_,11.76
_03221_,11.76
_03276_,11.76
_03317_,11.76
_03341_,11.76
_03478_,11.76
_03553_,11.76
_03668_,11.76
_03675_,11.76
_03729_,11.76
_03769_,11.76
_04011_,11.76
_04075_,11.76
_04177_,11.76
_04179_,11.76
_04207_,11.76
_04282_,11.76
_04291_,11.76
_04448_,11.76
_04504_,11.76
_04588_,11.76
_04594_,11.76
_04602_,11.76
_04611_,11.76
_04882_,11.76
_05074_,11.76
_05198_,11.76
_05845_,11.76
_05871_,11.76
_06212_,11.76
_06365_,11.76
_06407_,11.76
_06860_,11.76
_07472_,11.76
_07638_,11.76
_07837_,11.76
_08105_,11.76
_08187_,11.76
_08427_,11.76
_08457_,11.76
_08865_,11.76
_09618_,11.76
_09625_,11.76
_10192_,11.76
_10297_,11.76
_10469_,11.76
_10492_,11.76
_10604_,11.76
_10647_,11.76
_10739_,11.76
_10823_,11.76
_10838_,11.76
_10839_,11.76
_10855_,11.76
_10868_,11.76
_10972_,11.76
_11020_,11.76
_11067_,11.76
_11260_,11.76
_11335_,11.76
_11351_,11.76
_11402_,11.76
_11497_,11.76
_11502_,11.76
_11578_,11.76
_11683_,11.76
_11772_,11.76
_11786_,11.76
_12068_,11.76
_12128_,11.76
_12399_,11.76
_12440_,11.76
_12961_,11.76
_13176_,11.76
_13184_,11.76
_13385_,11.76
_13519_,11.76
_13626_,11.76
_13795_,11.76
_13901_,11.76
_13952_,11.76
_14053_,11.76
_14206_,11.76
_14339_,11.76
_14354_,11.76
_14401_,11.76
_14435_,11.76
_14634_,11.76
_14639_,11.76
_14810_,11.76
_15033_,11.76
_15222_,11.76
_15392_,11.76
_15442_,11.76
_15475_,11.76
_15575_,11.76
_15628_,11.76
_15721_,11.76
_15787_,11.76
_15822_,11.76
_15834_,11.76
_15867_,11.76
_15913_,11.76
_16067_,11.76
_16115_,11.76
_16135_,11.76
net1848,11.76
mgmt_buffers.la_data_in_mprj\[16\],11.76
pll.ringosc.dstage\[8\].id.d2,11.76
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[9\]\[24\],11.76
soc.core.VexRiscv.IBusCachedPlugin_cache.ways_0_tags\[1\]\[8\],11.76
soc.core.interface3_bank_bus_dat_r\[4\],11.76
soc.core.interface7_bank_bus_dat_r\[0\],11.76
soc.core.interface9_bank_bus_dat_r\[1\],11.76
soc.core.multiregimpl41_regs1,11.76
soc.core.storage_1\[6\]\[1\],11.76
soc.core.storage_1\[9\]\[6\],11.76
soc.core.uart_phy_tx_phase\[10\],11.76
soc.core.uart_rx_trigger_d,11.76
net392,11.76
clknet_opt_6_0_clock_ctrl.core_clk,11.76
net2150,11.76
_05573_,11.49
_11575_,11.49
_11586_,11.49
soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr\[5\],11.49
soc.core.VexRiscv.RegFilePlugin_regFile\[13\]\[6\],11.49
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[31\],11.49
soc.core.spi_master_cs_storage\[10\],11.49
soc.core.spi_master_cs_storage\[5\],11.49
soc.core.storage_1\[15\]\[7\],11.44
_07618_,11.3
_08596_,11.3
_09572_,11.3
_09574_,11.3
_14106_,11.3
_14895_,11.3
_14938_,11.3
_15336_,11.3
gpio_control_in_1\[0\].gpio_schmitt_sel,11.3
gpio_control_in_1a\[0\].gpio_outen,11.3
_00110_,11.25
_00245_,11.25
_00472_,11.25
_00628_,11.25
_00950_,11.25
_01493_,11.25
_01664_,11.25
_01683_,11.25
_01780_,11.25
_01819_,11.25
_01906_,11.25
_01974_,11.25
_02617_,11.25
_02657_,11.25
_02759_,11.25
_02863_,11.25
_02989_,11.25
_03016_,11.25
_03096_,11.25
_03160_,11.25
_03210_,11.25
_03418_,11.25
_03634_,11.25
_03636_,11.25
_03655_,11.25
_03682_,11.25
_03697_,11.25
_03975_,11.25
_03991_,11.25
_04066_,11.25
_04089_,11.25
_04130_,11.25
_04153_,11.25
_04211_,11.25
_04230_,11.25
_04364_,11.25
_04605_,11.25
_04769_,11.25
_04938_,11.25
_05034_,11.25
_05333_,11.25
_05342_,11.25
_05852_,11.25
_06124_,11.25
_07118_,11.25
_07464_,11.25
_07548_,11.25
_07680_,11.25
_07734_,11.25
_07783_,11.25
_07832_,11.25
_07883_,11.25
_08392_,11.25
_08441_,11.25
_08869_,11.25
_09364_,11.25
_09389_,11.25
_10227_,11.25
_10270_,11.25
_10359_,11.25
_10362_,11.25
_10484_,11.25
_10556_,11.25
_10560_,11.25
_10594_,11.25
_10649_,11.25
_10677_,11.25
_10870_,11.25
_11128_,11.25
_11145_,11.25
_11150_,11.25
_11635_,11.25
_11722_,11.25
_11805_,11.25
_11943_,11.25
_11944_,11.25
_12019_,11.25
_12070_,11.25
_12164_,11.25
_12194_,11.25
_12237_,11.25
_12335_,11.25
_12496_,11.25
_12829_,11.25
_13070_,11.25
_13087_,11.25
_13270_,11.25
_13310_,11.25
_13547_,11.25
_13575_,11.25
_13629_,11.25
_13668_,11.25
_13739_,11.25
_13989_,11.25
_14318_,11.25
_14406_,11.25
_14522_,11.25
_14558_,11.25
_14697_,11.25
_14738_,11.25
_14849_,11.25
_15543_,11.25
_15638_,11.25
_15676_,11.25
_15695_,11.25
_15766_,11.25
_15815_,11.25
_15851_,11.25
_16045_,11.25
_16089_,11.25
_16112_,11.25
_16141_,11.25
_16187_,11.25
_16262_,11.25
_16301_,11.25
_16307_,11.25
_16315_,11.25
_16327_,11.25
_16365_,11.25
_16437_,11.25
_16439_,11.25
clock_ctrl.divider2.odd_0.old_N\[0\],11.25
net1834,11.25
mgmt_buffers.la_data_in_mprj\[17\],11.25
mgmt_buffers.la_data_in_mprj\[52\],11.25
mgmt_buffers.la_data_in_mprj_bar\[24\],11.25
soc.core.VexRiscv.CsrPlugin_mtval\[9\],11.25
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[18\],11.25
soc.core.multiregimpl18_regs0,11.25
soc.core.multiregimpl52_regs0,11.25
soc.core.spi_master_mosi_data\[6\],11.25
soc.core.storage\[10\]\[2\],11.25
net1886,11.25
net1921,11.25
net1951,11.25
net1998,11.25
net2017,11.25
net2018,11.25
net2023,11.25
net2091,11.25
net2222,11.25
net2299,11.25
net2309,11.25
net2313,11.25
net2445,11.25
net2487,11.25
_00097_,11.2
_00534_,11.2
_00699_,11.2
_00930_,11.2
_01119_,11.2
_01234_,11.2
_01510_,11.2
_01597_,11.2
_01620_,11.2
_01629_,11.2
_01747_,11.2
_01791_,11.2
_01837_,11.2
_01913_,11.2
_01950_,11.2
_02004_,11.2
_02016_,11.2
_02055_,11.2
_02137_,11.2
_02149_,11.2
_02177_,11.2
_02209_,11.2
_02337_,11.2
_02365_,11.2
_02390_,11.2
_02398_,11.2
_02423_,11.2
_02490_,11.2
_02492_,11.2
_02571_,11.2
_02576_,11.2
_02606_,11.2
_02671_,11.2
_02679_,11.2
_02711_,11.2
_02713_,11.2
_02892_,11.2
_02961_,11.2
_03021_,11.2
_03086_,11.2
_03102_,11.2
_03339_,11.2
_03504_,11.2
_03510_,11.2
_03571_,11.2
_03748_,11.2
_03765_,11.2
_04009_,11.2
_04078_,11.2
_04081_,11.2
_04220_,11.2
_04281_,11.2
_04313_,11.2
_04319_,11.2
_04383_,11.2
_04401_,11.2
_04414_,11.2
_04424_,11.2
_04475_,11.2
_04488_,11.2
_04516_,11.2
_04608_,11.2
_04651_,11.2
_04675_,11.2
_04686_,11.2
_04705_,11.2
_04744_,11.2
_04751_,11.2
_04821_,11.2
_04894_,11.2
_04913_,11.2
_05131_,11.2
_05249_,11.2
_05883_,11.2
_05992_,11.2
_05993_,11.2
_06067_,11.2
_06116_,11.2
_06180_,11.2
_06243_,11.2
_06255_,11.2
_06398_,11.2
_06408_,11.2
_06471_,11.2
_06472_,11.2
_06516_,11.2
_06598_,11.2
_06606_,11.2
_06607_,11.2
_06621_,11.2
_06665_,11.2
_06689_,11.2
_06736_,11.2
_06749_,11.2
_06765_,11.2
_06903_,11.2
_06912_,11.2
_06913_,11.2
_06979_,11.2
_07033_,11.2
_07073_,11.2
_07079_,11.2
_07116_,11.2
_07343_,11.2
_07367_,11.2
_07426_,11.2
_07514_,11.2
_07580_,11.2
_07600_,11.2
_07621_,11.2
_07695_,11.2
_07713_,11.2
_07758_,11.2
_07772_,11.2
_07801_,11.2
_07866_,11.2
_07902_,11.2
_07929_,11.2
_07972_,11.2
_08075_,11.2
_08227_,11.2
_08228_,11.2
_08259_,11.2
_08351_,11.2
_08456_,11.2
_08648_,11.2
_08710_,11.2
_08734_,11.2
_08744_,11.2
_08898_,11.2
_08974_,11.2
_09068_,11.2
_09165_,11.2
_09195_,11.2
_09359_,11.2
_09406_,11.2
_09436_,11.2
_09548_,11.2
_09622_,11.2
_10049_,11.2
_10061_,11.2
_10203_,11.2
_10478_,11.2
_10537_,11.2
_10590_,11.2
_10623_,11.2
_10624_,11.2
_10632_,11.2
_10643_,11.2
_10723_,11.2
_10819_,11.2
_10826_,11.2
_10832_,11.2
_10860_,11.2
_10987_,11.2
_11142_,11.2
_11143_,11.2
_11261_,11.2
_11472_,11.2
_11668_,11.2
_11693_,11.2
_11782_,11.2
_11900_,11.2
_11906_,11.2
_11907_,11.2
_11977_,11.2
_11980_,11.2
_12062_,11.2
_12073_,11.2
_12266_,11.2
_12371_,11.2
_12505_,11.2
_12562_,11.2
_12578_,11.2
_12603_,11.2
_12628_,11.2
_12691_,11.2
_12755_,11.2
_12780_,11.2
_12847_,11.2
_12939_,11.2
_13187_,11.2
_13219_,11.2
_13279_,11.2
_13341_,11.2
_13394_,11.2
_13465_,11.2
_13490_,11.2
_13520_,11.2
_13568_,11.2
_13956_,11.2
_13990_,11.2
_14080_,11.2
_14139_,11.2
_14174_,11.2
_14205_,11.2
_14858_,11.2
_14880_,11.2
_14896_,11.2
_15014_,11.2
_15084_,11.2
_15321_,11.2
_15508_,11.2
_15568_,11.2
_15570_,11.2
_15772_,11.2
_15789_,11.2
_15846_,11.2
_15875_,11.2
_15934_,11.2
_15942_,11.2
_15954_,11.2
_15967_,11.2
_16002_,11.2
_16020_,11.2
_16280_,11.2
_16285_,11.2
pll.ringosc.c\[0\],11.2
soc.core.dbg_uart_rx_rx_d,11.2
soc.core.interface3_bank_bus_dat_r\[23\],11.2
soc.core.multiregimpl59_regs0,11.2
net156,11.2
net158,11.2
net190,11.2
net310,11.2
net350,11.2
net351,11.2
net352,11.2
net371,11.2
soc.core.storage\[3\]\[7\],10.93
soc.core.storage\[6\]\[6\],10.93
soc.core.storage_1\[9\]\[4\],10.93
_14346_,10.88
clock_ctrl.divider2.odd_0.old_N\[1\],10.88
_04968_,10.74
_07828_,10.74
_12314_,10.74
_14946_,10.74
pll.ringosc.dstage\[3\].id.d2,10.74
soc.core.dbg_uart_count\[9\],10.74
_00668_,10.69
_00921_,10.69
_00948_,10.69
_01048_,10.69
_01210_,10.69
_01243_,10.69
_01247_,10.69
_01263_,10.69
_01403_,10.69
_01575_,10.69
_01589_,10.69
_01673_,10.69
_01846_,10.69
_01903_,10.69
_02007_,10.69
_02028_,10.69
_02075_,10.69
_02133_,10.69
_02218_,10.69
_02488_,10.69
_02647_,10.69
_02862_,10.69
_02940_,10.69
_03059_,10.69
_03168_,10.69
_03251_,10.69
_03253_,10.69
_03311_,10.69
_03318_,10.69
_03394_,10.69
_03428_,10.69
_03525_,10.69
_03535_,10.69
_03554_,10.69
_03579_,10.69
_03605_,10.69
_03744_,10.69
_03915_,10.69
_04006_,10.69
_04056_,10.69
_04342_,10.69
_04361_,10.69
_04453_,10.69
_04601_,10.69
_04658_,10.69
_05076_,10.69
_05334_,10.69
_05453_,10.69
_05685_,10.69
_05756_,10.69
_05758_,10.69
_06315_,10.69
_06486_,10.69
_06587_,10.69
_06808_,10.69
_06948_,10.69
_07094_,10.69
_07506_,10.69
_07547_,10.69
_07557_,10.69
_07579_,10.69
_07625_,10.69
_07672_,10.69
_07782_,10.69
_07946_,10.69
_08233_,10.69
_08580_,10.69
_08817_,10.69
_09159_,10.69
_09217_,10.69
_09240_,10.69
_09779_,10.69
_10318_,10.69
_10714_,10.69
_10840_,10.69
_10922_,10.69
_11065_,10.69
_11171_,10.69
_11310_,10.69
_11577_,10.69
_11588_,10.69
_11591_,10.69
_12170_,10.69
_12595_,10.69
_12710_,10.69
_12827_,10.69
_13148_,10.69
_13332_,10.69
_13460_,10.69
_13828_,10.69
_13903_,10.69
_13966_,10.69
_13995_,10.69
_14197_,10.69
_14466_,10.69
_14565_,10.69
_14767_,10.69
_14991_,10.69
_15804_,10.69
_16183_,10.69
_16186_,10.69
_16206_,10.69
_16210_,10.69
_16375_,10.69
_16404_,10.69
gpio_control_in_1\[3\].gpio_oe_override,10.69
gpio_control_in_2\[2\].gpio_slew_sel,10.69
mgmt_buffers.la_data_in_enable\[16\],10.69
mgmt_buffers.la_data_in_mprj_bar\[18\],10.69
pll.ringosc.dstage\[10\].id.trim1b,10.69
pll.ringosc.dstage\[1\].id.d0,10.69
soc.core.gpioin3_gpioin3_in_pads_n_d,10.69
soc.core.mgmtsoc_value\[23\],10.69
soc.core.multiregimpl66_regs0,10.69
soc.core.storage\[15\]\[1\],10.69
soc.core.storage\[5\]\[5\],10.69
net77,10.69
net262,10.69
net1944,10.69
net1981,10.69
_00119_,10.64
_00120_,10.64
_00464_,10.64
_00469_,10.64
_00530_,10.64
_00562_,10.64
_00661_,10.64
_00786_,10.64
_00915_,10.64
_01002_,10.64
_01046_,10.64
_01272_,10.64
_01307_,10.64
_01328_,10.64
_01564_,10.64
_02033_,10.64
_02044_,10.64
_02150_,10.64
_02158_,10.64
_02173_,10.64
_02262_,10.64
_02274_,10.64
_02535_,10.64
_02552_,10.64
_02640_,10.64
_02844_,10.64
_02859_,10.64
_02894_,10.64
_02928_,10.64
_02996_,10.64
_03009_,10.64
_03065_,10.64
_03067_,10.64
_03068_,10.64
_03135_,10.64
_03140_,10.64
_03279_,10.64
_03372_,10.64
_03450_,10.64
_03543_,10.64
_03607_,10.64
_03646_,10.64
_03709_,10.64
_03757_,10.64
_03954_,10.64
_04060_,10.64
_04110_,10.64
_04139_,10.64
_04369_,10.64
_04417_,10.64
_04582_,10.64
_04672_,10.64
_04714_,10.64
_04753_,10.64
_04762_,10.64
_04893_,10.64
_05028_,10.64
_05309_,10.64
_05643_,10.64
_05694_,10.64
_05774_,10.64
_05868_,10.64
_05956_,10.64
_06101_,10.64
_06195_,10.64
_06282_,10.64
_06418_,10.64
_06421_,10.64
_06463_,10.64
_06482_,10.64
_06619_,10.64
_06683_,10.64
_06690_,10.64
_06747_,10.64
_06760_,10.64
_06785_,10.64
_06957_,10.64
_07064_,10.64
_07099_,10.64
_07203_,10.64
_07211_,10.64
_07353_,10.64
_07375_,10.64
_07395_,10.64
_07409_,10.64
_07563_,10.64
_07619_,10.64
_07626_,10.64
_07705_,10.64
_07736_,10.64
_07744_,10.64
_07754_,10.64
_07882_,10.64
_07914_,10.64
_07982_,10.64
_08156_,10.64
_08159_,10.64
_08189_,10.64
_08202_,10.64
_08235_,10.64
_08245_,10.64
_08297_,10.64
_08341_,10.64
_08663_,10.64
_08765_,10.64
_08939_,10.64
_08967_,10.64
_09017_,10.64
_09515_,10.64
_09597_,10.64
_09608_,10.64
_09655_,10.64
_10013_,10.64
_10103_,10.64
_10135_,10.64
_10143_,10.64
_10169_,10.64
_10239_,10.64
_10454_,10.64
_10574_,10.64
_10612_,10.64
_10698_,10.64
_10716_,10.64
_10942_,10.64
_10960_,10.64
_11357_,10.64
_11657_,10.64
_11731_,10.64
_11870_,10.64
_12014_,10.64
_12113_,10.64
_12281_,10.64
_12378_,10.64
_12450_,10.64
_12506_,10.64
_12629_,10.64
_12687_,10.64
_12752_,10.64
_12771_,10.64
_12816_,10.64
_12872_,10.64
_13150_,10.64
_13320_,10.64
_13323_,10.64
_13422_,10.64
_13433_,10.64
_13478_,10.64
_13479_,10.64
_13553_,10.64
_13564_,10.64
_13635_,10.64
_13641_,10.64
_13723_,10.64
_13782_,10.64
_13791_,10.64
_13819_,10.64
_13890_,10.64
_14017_,10.64
_14127_,10.64
_14171_,10.64
_14235_,10.64
_14246_,10.64
_14485_,10.64
_14818_,10.64
_14832_,10.64
_14921_,10.64
_15039_,10.64
_15183_,10.64
_15341_,10.64
_15440_,10.64
_15534_,10.64
_15671_,10.64
_15763_,10.64
_15992_,10.64
_16006_,10.64
_16174_,10.64
_16248_,10.64
_16299_,10.64
_16360_,10.64
_16448_,10.64
_16452_,10.64
clock_ctrl.ext_clk_syncd,10.64
gpio_control_bidir_2\[2\].gpio_outen,10.64
pll.itrim\[24\],10.64
pll.ringosc.dstage\[1\].id.out,10.64
pll.ringosc.dstage\[6\].id.trim1b,10.64
pll.ringosc.dstage\[8\].id.out,10.64
soc.core.VexRiscv.CsrPlugin_exceptionPendings_0,10.64
soc.core.mgmtsoc_value\[12\],10.64
_15205_,10.37
soc.core.dbg_uart_rx_phase\[10\],10.37
soc.core.mgmtsoc_scratch_storage\[5\],10.37
soc.core.spi_master_cs_storage\[13\],10.37
soc.core.storage\[14\]\[7\],10.37
_00093_,10.18
_00175_,10.18
_00465_,10.18
_00829_,10.18
_07666_,10.18
_09557_,10.18
_10431_,10.18
_11000_,10.18
_11664_,10.18
_13226_,10.18
_14284_,10.18
_15170_,10.18
_15185_,10.18
_15319_,10.18
_15765_,10.18
_15906_,10.18
_15962_,10.18
_16194_,10.18
_16394_,10.18
gpio_control_bidir_1\[1\].gpio_schmitt_sel,10.18
gpio_control_in_1a\[1\].pad_gpio_outen,10.18
mgmt_buffers.la_data_in_enable\[29\],10.18
soc.core.VexRiscv.CsrPlugin_mtvec_base\[7\],10.18
soc.core.dbg_uart_tx_data\[2\],10.18
soc.core.storage_1\[5\]\[5\],10.18
_00108_,10.13
_00547_,10.13
_00684_,10.13
_00746_,10.13
_00941_,10.13
_00971_,10.13
_00975_,10.13
_01067_,10.13
_01071_,10.13
_01096_,10.13
_01383_,10.13
_01396_,10.13
_01627_,10.13
_01663_,10.13
_01686_,10.13
_01873_,10.13
_01996_,10.13
_02068_,10.13
_02211_,10.13
_02229_,10.13
_02336_,10.13
_02362_,10.13
_02543_,10.13
_02591_,10.13
_02665_,10.13
_02717_,10.13
_02729_,10.13
_02898_,10.13
_03260_,10.13
_03267_,10.13
_03378_,10.13
_03381_,10.13
_03383_,10.13
_03430_,10.13
_03434_,10.13
_03551_,10.13
_03626_,10.13
_03667_,10.13
_03681_,10.13
_03692_,10.13
_04039_,10.13
_04048_,10.13
_04161_,10.13
_04227_,10.13
_04354_,10.13
_04493_,10.13
_04572_,10.13
_04586_,10.13
_04603_,10.13
_04755_,10.13
_04960_,10.13
_05110_,10.13
_05604_,10.13
_05625_,10.13
_06187_,10.13
_06257_,10.13
_06273_,10.13
_06305_,10.13
_06764_,10.13
_06805_,10.13
_06907_,10.13
_07042_,10.13
_07200_,10.13
_07398_,10.13
_07497_,10.13
_07531_,10.13
_07646_,10.13
_07668_,10.13
_07797_,10.13
_07842_,10.13
_07875_,10.13
_07896_,10.13
_07935_,10.13
_08010_,10.13
_08123_,10.13
_08153_,10.13
_08200_,10.13
_08314_,10.13
_08323_,10.13
_08371_,10.13
_08637_,10.13
_08806_,10.13
_09147_,10.13
_09397_,10.13
_09462_,10.13
_10224_,10.13
_10326_,10.13
_10750_,10.13
_10827_,10.13
_10828_,10.13
_10893_,10.13
_11055_,10.13
_11094_,10.13
_11499_,10.13
_11536_,10.13
_11971_,10.13
_12259_,10.13
_12535_,10.13
_12639_,10.13
_13209_,10.13
_13249_,10.13
_13317_,10.13
_13448_,10.13
_13542_,10.13
_13569_,10.13
_13634_,10.13
_13703_,10.13
_13848_,10.13
_13864_,10.13
_13992_,10.13
_14315_,10.13
_14372_,10.13
_14384_,10.13
_14556_,10.13
_14626_,10.13
_14990_,10.13
_15029_,10.13
_15089_,10.13
_15298_,10.13
_15340_,10.13
_15364_,10.13
_15434_,10.13
_15614_,10.13
_15845_,10.13
_16039_,10.13
_16132_,10.13
_16393_,10.13
_16423_,10.13
mgmt_buffers.la_data_in_mprj\[60\],10.13
pll.itrim\[18\],10.13
pll.ringosc.dstage\[11\].id.d2,10.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[3\],10.13
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[5\]\[24\],10.13
soc.core.dbg_uart_tx_phase\[5\],10.13
soc.core.gpioin4_gpioin4_in_pads_n_d,10.13
soc.core.multiregimpl43_regs1,10.13
soc.core.multiregimpl46_regs0,10.13
soc.core.storage_1\[7\]\[6\],10.13
net2037,10.13
net2157,10.13
net2160,10.13
net2183,10.13
net2483,10.13
_00079_,10.08
_00100_,10.08
_00145_,10.08
_00453_,10.08
_00612_,10.08
_00621_,10.08
_00653_,10.08
_00665_,10.08
_00907_,10.08
_01269_,10.08
_01374_,10.08
_01445_,10.08
_01541_,10.08
_01883_,10.08
_02050_,10.08
_02313_,10.08
_02332_,10.08
_02379_,10.08
_02495_,10.08
_02520_,10.08
_02631_,10.08
_03123_,10.08
_03313_,10.08
_04090_,10.08
_04158_,10.08
_04172_,10.08
_04250_,10.08
_04307_,10.08
_04382_,10.08
_04386_,10.08
_04437_,10.08
_04460_,10.08
_04629_,10.08
_04630_,10.08
_04643_,10.08
_04859_,10.08
_04916_,10.08
_05039_,10.08
_05078_,10.08
_05444_,10.08
_05691_,10.08
_05831_,10.08
_06024_,10.08
_06046_,10.08
_06245_,10.08
_06330_,10.08
_06369_,10.08
_06578_,10.08
_06603_,10.08
_06661_,10.08
_06670_,10.08
_06730_,10.08
_07110_,10.08
_07179_,10.08
_07415_,10.08
_07471_,10.08
_07562_,10.08
_07693_,10.08
_07707_,10.08
_07709_,10.08
_07821_,10.08
_07897_,10.08
_08039_,10.08
_08258_,10.08
_08287_,10.08
_09216_,10.08
_09326_,10.08
_09492_,10.08
_09546_,10.08
_10057_,10.08
_10337_,10.08
_10631_,10.08
_10721_,10.08
_10762_,10.08
_10802_,10.08
_10843_,10.08
_10912_,10.08
_11241_,10.08
_11350_,10.08
_11385_,10.08
_11475_,10.08
_11554_,10.08
_11669_,10.08
_11697_,10.08
_11733_,10.08
_11918_,10.08
_12022_,10.08
_12169_,10.08
_12256_,10.08
_12348_,10.08
_12400_,10.08
_12557_,10.08
_12627_,10.08
_13094_,10.08
_13222_,10.08
_13274_,10.08
_13297_,10.08
_13371_,10.08
_13477_,10.08
_13610_,10.08
_14149_,10.08
_14599_,10.08
_14663_,10.08
_15028_,10.08
_15118_,10.08
_15299_,10.08
_15410_,10.08
_15750_,10.08
_15821_,10.08
_15924_,10.08
_15999_,10.08
_16123_,10.08
_16153_,10.08
_16203_,10.08
_16363_,10.08
_16386_,10.08
clock_ctrl.reset_delay\[1\],10.08
net1855,10.08
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[14\]\[17\],10.08
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[22\],10.08
soc.core.multiregimpl62_regs0,10.08
soc.core.storage_1\[11\]\[3\],10.08
soc.core.storage_1\[15\]\[3\],10.08
_14161_,9.81
_15162_,9.81
soc.core.storage\[5\]\[0\],9.81
_06096_,9.62
_06850_,9.62
_08825_,9.62
_10945_,9.62
_11159_,9.62
_13311_,9.62
_13388_,9.62
_13617_,9.62
_14359_,9.62
_16108_,9.62
_16171_,9.62
_16234_,9.62
_16359_,9.62
_16389_,9.62
mgmt_buffers.la_data_in_enable\[56\],9.62
mgmt_buffers.la_data_in_mprj_bar\[42\],9.62
mgmt_buffers.la_data_in_mprj_bar\[50\],9.62
_00168_,9.57
_00215_,9.57
_00242_,9.57
_00244_,9.57
_00349_,9.57
_00431_,9.57
_00501_,9.57
_00730_,9.57
_00892_,9.57
_00903_,9.57
_00932_,9.57
_00953_,9.57
_00974_,9.57
_00982_,9.57
_01000_,9.57
_01095_,9.57
_01107_,9.57
_01213_,9.57
_01356_,9.57
_01470_,9.57
_01717_,9.57
_01727_,9.57
_01834_,9.57
_01874_,9.57
_01878_,9.57
_01949_,9.57
_01951_,9.57
_02024_,9.57
_02061_,9.57
_02122_,9.57
_02294_,9.57
_02335_,9.57
_02553_,9.57
_02823_,9.57
_02826_,9.57
_02959_,9.57
_02967_,9.57
_03148_,9.57
_03159_,9.57
_03252_,9.57
_03463_,9.57
_03538_,9.57
_03575_,9.57
_03990_,9.57
_04025_,9.57
_04140_,9.57
_04285_,9.57
_04309_,9.57
_04312_,9.57
_04335_,9.57
_04374_,9.57
_04503_,9.57
_04505_,9.57
_04578_,9.57
_04580_,9.57
_04618_,9.57
_04716_,9.57
_04748_,9.57
_04781_,9.57
_04854_,9.57
_05317_,9.57
_05361_,9.57
_05874_,9.57
_06234_,9.57
_06254_,9.57
_06493_,9.57
_06586_,9.57
_06625_,9.57
_06713_,9.57
_07096_,9.57
_07421_,9.57
_07595_,9.57
_07984_,9.57
_08136_,9.57
_08339_,9.57
_08492_,9.57
_08723_,9.57
_08796_,9.57
_08991_,9.57
_09337_,9.57
_09340_,9.57
_09352_,9.57
_09731_,9.57
_10363_,9.57
_10491_,9.57
_10501_,9.57
_10551_,9.57
_10581_,9.57
_10761_,9.57
_10968_,9.57
_11002_,9.57
_11019_,9.57
_11031_,9.57
_11283_,9.57
_11369_,9.57
_11388_,9.57
_11525_,9.57
_11576_,9.57
_11676_,9.57
_11729_,9.57
_11903_,9.57
_11985_,9.57
_12031_,9.57
_12067_,9.57
_12150_,9.57
_12228_,9.57
_12480_,9.57
_12493_,9.57
_12549_,9.57
_12591_,9.57
_12689_,9.57
_12903_,9.57
_12925_,9.57
_13112_,9.57
_13232_,9.57
_13293_,9.57
_13326_,9.57
_13327_,9.57
_13488_,9.57
_13496_,9.57
_13690_,9.57
_13880_,9.57
_13913_,9.57
_13959_,9.57
_14445_,9.57
_14602_,9.57
_14773_,9.57
_14879_,9.57
_14897_,9.57
_14985_,9.57
_15288_,9.57
_15680_,9.57
_15930_,9.57
_15938_,9.57
_16121_,9.57
_16134_,9.57
_16169_,9.57
_16279_,9.57
_16317_,9.57
net1825,9.57
gpio_control_in_1\[1\].gpio_oe_override,9.57
gpio_control_in_1\[7\].gpio_slew_sel,9.57
gpio_control_in_2\[6\].pad_gpio_out,9.57
mgmt_buffers.la_data_in_enable\[18\],9.57
mgmt_buffers.la_data_in_enable\[31\],9.57
mgmt_buffers.la_data_in_mprj\[38\],9.57
mgmt_buffers.la_data_in_mprj\[44\],9.57
mgmt_buffers.la_data_in_mprj_bar\[20\],9.57
soc.core.VexRiscv._zz_CsrPlugin_csrMapping_readDataInit\[9\],9.57
soc.core.mgmtsoc_value\[21\],9.57
soc.core.storage\[7\]\[0\],9.57
net5,9.57
net218,9.57
net1654,9.57
net2195,9.57
net2433,9.57
_00568_,9.52
_00879_,9.52
_00896_,9.52
_01014_,9.52
_01169_,9.52
_01327_,9.52
_01456_,9.52
_01499_,9.52
_01602_,9.52
_01674_,9.52
_01967_,9.52
_01995_,9.52
_02296_,9.52
_02668_,9.52
_02708_,9.52
_02907_,9.52
_02974_,9.52
_02993_,9.52
_03011_,9.52
_03064_,9.52
_03193_,9.52
_03294_,9.52
_03300_,9.52
_03321_,9.52
_04117_,9.52
_04181_,9.52
_04187_,9.52
_04302_,9.52
_04592_,9.52
_04860_,9.52
_05090_,9.52
_05973_,9.52
_06338_,9.52
_06419_,9.52
_06500_,9.52
_06577_,9.52
_06622_,9.52
_07063_,9.52
_07402_,9.52
_07717_,9.52
_07781_,9.52
_08087_,9.52
_08151_,9.52
_08256_,9.52
_08818_,9.52
_09604_,9.52
_09885_,9.52
_10145_,9.52
_10162_,9.52
_10256_,9.52
_10437_,9.52
_10527_,9.52
_10544_,9.52
_10786_,9.52
_10808_,9.52
_11074_,9.52
_11176_,9.52
_11256_,9.52
_11269_,9.52
_11275_,9.52
_11606_,9.52
_11694_,9.52
_11797_,9.52
_11939_,9.52
_11992_,9.52
_12023_,9.52
_12140_,9.52
_12343_,9.52
_12365_,9.52
_12837_,9.52
_13212_,9.52
_13503_,9.52
_13603_,9.52
_13605_,9.52
_14090_,9.52
_14159_,9.52
_14614_,9.52
_14831_,9.52
_14848_,9.52
_14870_,9.52
_15062_,9.52
_15081_,9.52
_15087_,9.52
_15200_,9.52
_15538_,9.52
_15854_,9.52
_16101_,9.52
_16149_,9.52
_16151_,9.52
_16209_,9.52
_16305_,9.52
_16362_,9.52
_16381_,9.52
mgmt_buffers.la_data_in_enable\[62\],9.52
soc.core.dbg_uart_tx_phase\[27\],9.52
soc.core.mgmtsoc_master_tx_fifo_source_payload_data\[28\],9.52
soc.core.storage\[5\]\[2\],9.52
soc.core.storage_1\[3\]\[3\],9.52
soc.core.storage_1\[3\]\[6\],9.52
net1803,9.52
net2351,9.52
soc.core.uart_pending_re,9.25
_10254_,9.2
_00918_,9.06
_03100_,9.06
_05360_,9.06
_06001_,9.06
_08584_,9.06
_08639_,9.06
_09543_,9.06
_10251_,9.06
_12079_,9.06
_15059_,9.06
_15367_,9.06
_16182_,9.06
_16303_,9.06
_16378_,9.06
_16379_,9.06
mgmt_buffers.la_data_in_mprj_bar\[17\],9.06
soc.core.multiregimpl24_regs0,9.06
soc.core.storage\[14\]\[4\],9.06
soc.core.storage\[15\]\[4\],9.06
_00074_,9.01
_00109_,9.01
_00195_,9.01
_00229_,9.01
_00636_,9.01
_00914_,9.01
_01294_,9.01
_01329_,9.01
_01450_,9.01
_01558_,9.01
_01748_,9.01
_01902_,9.01
_01971_,9.01
_02058_,9.01
_02063_,9.01
_02236_,9.01
_02330_,9.01
_02555_,9.01
_02589_,9.01
_02639_,9.01
_02733_,9.01
_02754_,9.01
_02811_,9.01
_02942_,9.01
_03101_,9.01
_03235_,9.01
_03322_,9.01
_03330_,9.01
_03338_,9.01
_03466_,9.01
_03482_,9.01
_03620_,9.01
_03660_,9.01
_03705_,9.01
_04047_,9.01
_04057_,9.01
_04194_,9.01
_04459_,9.01
_04548_,9.01
_04633_,9.01
_04687_,9.01
_04717_,9.01
_04752_,9.01
_04838_,9.01
_04904_,9.01
_05153_,9.01
_05655_,9.01
_05660_,9.01
_05970_,9.01
_06235_,9.01
_06265_,9.01
_06798_,9.01
_06866_,9.01
_06976_,9.01
_07154_,9.01
_07478_,9.01
_07649_,9.01
_07855_,9.01
_07989_,9.01
_08326_,9.01
_08488_,9.01
_08676_,9.01
_08700_,9.01
_08962_,9.01
_09842_,9.01
_09875_,9.01
_10065_,9.01
_10107_,9.01
_10168_,9.01
_10351_,9.01
_10473_,9.01
_10479_,9.01
_10493_,9.01
_10529_,9.01
_10573_,9.01
_10610_,9.01
_10796_,9.01
_10800_,9.01
_11318_,9.01
_11811_,9.01
_12156_,9.01
_12230_,9.01
_12513_,9.01
_12546_,9.01
_12750_,9.01
_13115_,9.01
_13181_,9.01
_13189_,9.01
_13194_,9.01
_13305_,9.01
_14094_,9.01
_14330_,9.01
_14547_,9.01
_14764_,9.01
_14801_,9.01
_14935_,9.01
_15376_,9.01
_15652_,9.01
_15754_,9.01
_15791_,9.01
_15856_,9.01
_16025_,9.01
_16144_,9.01
_16145_,9.01
_16197_,9.01
_16222_,9.01
_16385_,9.01
gpio_control_in_2\[15\].gpio_oe_override,9.01
gpio_control_in_2\[9\].gpio_oe_override,9.01
mgmt_buffers.la_data_in_mprj\[4\],9.01
mgmt_buffers.la_data_in_mprj\[56\],9.01
pll.ringosc.dstage\[11\].id.trim1b,9.01
soc.core.dbg_uart_rx_phase\[16\],9.01
soc.core.multiregimpl10_regs1,9.01
net61,9.01
net1920,9.01
net2034,9.01
net2247,9.01
net2329,9.01
net2438,9.01
_00080_,8.96
_00527_,8.96
_00567_,8.96
_00707_,8.96
_00741_,8.96
_00771_,8.96
_00968_,8.96
_01009_,8.96
_01052_,8.96
_01081_,8.96
_01477_,8.96
_01523_,8.96
_01531_,8.96
_01681_,8.96
_01980_,8.96
_02029_,8.96
_02476_,8.96
_02595_,8.96
_02669_,8.96
_02765_,8.96
_02912_,8.96
_02934_,8.96
_03080_,8.96
_03114_,8.96
_03255_,8.96
_03347_,8.96
_03352_,8.96
_03366_,8.96
_03447_,8.96
_03471_,8.96
_03596_,8.96
_03661_,8.96
_03786_,8.96
_03863_,8.96
_03970_,8.96
_04027_,8.96
_04378_,8.96
_04620_,8.96
_04707_,8.96
_04905_,8.96
_04954_,8.96
_05504_,8.96
_05701_,8.96
_05820_,8.96
_05861_,8.96
_05978_,8.96
_06025_,8.96
_06182_,8.96
_06193_,8.96
_06202_,8.96
_06272_,8.96
_06310_,8.96
_06341_,8.96
_06377_,8.96
_06383_,8.96
_06397_,8.96
_06491_,8.96
_06497_,8.96
_06759_,8.96
_06797_,8.96
_06815_,8.96
_06823_,8.96
_06899_,8.96
_06918_,8.96
_06927_,8.96
_07054_,8.96
_07126_,8.96
_07149_,8.96
_07413_,8.96
_07419_,8.96
_07724_,8.96
_07756_,8.96
_07905_,8.96
_07907_,8.96
_07960_,8.96
_08021_,8.96
_08139_,8.96
_08249_,8.96
_08268_,8.96
_08354_,8.96
_08489_,8.96
_08609_,8.96
_08863_,8.96
_08887_,8.96
_09289_,8.96
_09296_,8.96
_09408_,8.96
_09409_,8.96
_09430_,8.96
_09711_,8.96
_09815_,8.96
_10039_,8.96
_10095_,8.96
_10355_,8.96
_10486_,8.96
_10543_,8.96
_10813_,8.96
_10816_,8.96
_10966_,8.96
_11066_,8.96
_11236_,8.96
_11245_,8.96
_11363_,8.96
_11727_,8.96
_11926_,8.96
_11948_,8.96
_11972_,8.96
_12084_,8.96
_12147_,8.96
_12157_,8.96
_12171_,8.96
_12191_,8.96
_12209_,8.96
_12410_,8.96
_12479_,8.96
_12522_,8.96
_12536_,8.96
_12868_,8.96
_12962_,8.96
_13111_,8.96
_13135_,8.96
_13214_,8.96
_13252_,8.96
_13426_,8.96
_13447_,8.96
_13588_,8.96
_13770_,8.96
_13857_,8.96
_14005_,8.96
_14126_,8.96
_14441_,8.96
_14495_,8.96
_14578_,8.96
_14862_,8.96
_14872_,8.96
_14986_,8.96
_15166_,8.96
_15201_,8.96
_15389_,8.96
_15425_,8.96
_15431_,8.96
_15435_,8.96
_15526_,8.96
_15926_,8.96
_15969_,8.96
_15995_,8.96
_16049_,8.96
_16143_,8.96
_16164_,8.96
_16185_,8.96
_16291_,8.96
pll.ringosc.dstage\[5\].id.trim1b,8.96
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[4\]\[6\],8.96
soc.core.dbg_uart_rx_phase\[14\],8.96
soc.core.dbg_uart_rx_phase\[19\],8.96
soc.core.dbg_uart_tx_phase\[4\],8.96
soc.core.multiregimpl14_regs1,8.96
soc.core.multiregimpl28_regs0,8.96
soc.core.multiregimpl34_regs1,8.96
net1220,8.96
clknet_leaf_838_clock_ctrl.core_clk,8.96
net1812,8.82
net1813,8.82
_00663_,8.5
_02002_,8.5
_03426_,8.5
_10244_,8.5
_12422_,8.5
_12824_,8.5
_14640_,8.5
_14770_,8.5
_15935_,8.5
_16176_,8.5
gpio_control_bidir_1\[0\].gpio_outen,8.5
gpio_control_in_1\[4\].gpio_oe_override,8.5
mgmt_buffers.la_data_in_enable\[6\],8.5
soc.core.dbg_uart_rx_phase\[27\],8.5
_00123_,8.45
_00546_,8.45
_00631_,8.45
_00656_,8.45
_00976_,8.45
_00980_,8.45
_01166_,8.45
_01190_,8.45
_01322_,8.45
_01331_,8.45
_01413_,8.45
_01455_,8.45
_01503_,8.45
_01782_,8.45
_01826_,8.45
_01868_,8.45
_02230_,8.45
_02253_,8.45
_02367_,8.45
_02383_,8.45
_02400_,8.45
_02586_,8.45
_02673_,8.45
_02851_,8.45
_02887_,8.45
_02939_,8.45
_02988_,8.45
_03062_,8.45
_03196_,8.45
_03377_,8.45
_03493_,8.45
_03497_,8.45
_03613_,8.45
_04072_,8.45
_04106_,8.45
_04244_,8.45
_04320_,8.45
_04332_,8.45
_04351_,8.45
_04426_,8.45
_04435_,8.45
_04500_,8.45
_04541_,8.45
_04551_,8.45
_04623_,8.45
_04649_,8.45
_04872_,8.45
_05068_,8.45
_05667_,8.45
_06200_,8.45
_06267_,8.45
_06396_,8.45
_06627_,8.45
_06882_,8.45
_06947_,8.45
_07075_,8.45
_07197_,8.45
_07238_,8.45
_07592_,8.45
_07776_,8.45
_07880_,8.45
_08004_,8.45
_08164_,8.45
_08689_,8.45
_08699_,8.45
_10283_,8.45
_10795_,8.45
_10801_,8.45
_10846_,8.45
_11033_,8.45
_11081_,8.45
_11141_,8.45
_11356_,8.45
_11490_,8.45
_11661_,8.45
_11663_,8.45
_11933_,8.45
_12387_,8.45
_12392_,8.45
_12517_,8.45
_12703_,8.45
_13103_,8.45
_13126_,8.45
_13589_,8.45
_14157_,8.45
_14302_,8.45
_14365_,8.45
_14425_,8.45
_14461_,8.45
_14549_,8.45
_14939_,8.45
_15129_,8.45
_15279_,8.45
_15486_,8.45
_15701_,8.45
_16193_,8.45
_16254_,8.45
gpio_control_bidir_1\[0\].gpio_pulldown_sel,8.45
net1832,8.45
net1843,8.45
mgmt_buffers.la_data_in_mprj_bar\[25\],8.45
pll.ringosc.dstage\[10\].id.trim0b,8.45
soc.core.multiregimpl55_regs0,8.45
soc.core.uart_tx_trigger_d,8.45
net68,8.45
net293,8.45
net2201,8.45
net2348,8.45
_00105_,8.4
_00148_,8.4
_00723_,8.4
_00750_,8.4
_00895_,8.4
_00900_,8.4
_01062_,8.4
_01115_,8.4
_01170_,8.4
_01230_,8.4
_01262_,8.4
_01419_,8.4
_01422_,8.4
_01429_,8.4
_01568_,8.4
_01625_,8.4
_01798_,8.4
_01809_,8.4
_01862_,8.4
_01875_,8.4
_01926_,8.4
_02023_,8.4
_02043_,8.4
_02114_,8.4
_02256_,8.4
_02469_,8.4
_02539_,8.4
_02548_,8.4
_02615_,8.4
_02618_,8.4
_02620_,8.4
_02667_,8.4
_02692_,8.4
_02791_,8.4
_02918_,8.4
_02966_,8.4
_02975_,8.4
_02981_,8.4
_03026_,8.4
_03091_,8.4
_03120_,8.4
_03151_,8.4
_03244_,8.4
_03286_,8.4
_03356_,8.4
_03358_,8.4
_03392_,8.4
_03407_,8.4
_03477_,8.4
_03532_,8.4
_03679_,8.4
_03717_,8.4
_04040_,8.4
_04086_,8.4
_04095_,8.4
_04231_,8.4
_04232_,8.4
_04267_,8.4
_04301_,8.4
_04399_,8.4
_04430_,8.4
_04462_,8.4
_04536_,8.4
_04538_,8.4
_04614_,8.4
_04710_,8.4
_04720_,8.4
_04903_,8.4
_04956_,8.4
_05033_,8.4
_05491_,8.4
_05634_,8.4
_05854_,8.4
_06224_,8.4
_06617_,8.4
_06657_,8.4
_06674_,8.4
_06682_,8.4
_06685_,8.4
_06699_,8.4
_06704_,8.4
_06788_,8.4
_06804_,8.4
_06876_,8.4
_06956_,8.4
_06977_,8.4
_06994_,8.4
_07192_,8.4
_07246_,8.4
_07279_,8.4
_07393_,8.4
_07400_,8.4
_07545_,8.4
_07644_,8.4
_07731_,8.4
_07764_,8.4
_07791_,8.4
_07838_,8.4
_07909_,8.4
_07917_,8.4
_07954_,8.4
_07967_,8.4
_08008_,8.4
_08334_,8.4
_08335_,8.4
_08372_,8.4
_08417_,8.4
_08455_,8.4
_10041_,8.4
_10071_,8.4
_10098_,8.4
_10111_,8.4
_10159_,8.4
_10495_,8.4
_10577_,8.4
_10637_,8.4
_10737_,8.4
_11220_,8.4
_11593_,8.4
_11638_,8.4
_11852_,8.4
_11923_,8.4
_12010_,8.4
_12148_,8.4
_12174_,8.4
_12187_,8.4
_12226_,8.4
_12306_,8.4
_12600_,8.4
_12602_,8.4
_12693_,8.4
_12811_,8.4
_12924_,8.4
_12943_,8.4
_13044_,8.4
_13110_,8.4
_13144_,8.4
_13158_,8.4
_13287_,8.4
_13301_,8.4
_13306_,8.4
_13405_,8.4
_13416_,8.4
_13537_,8.4
_13774_,8.4
_14007_,8.4
_14067_,8.4
_14111_,8.4
_14228_,8.4
_14283_,8.4
_14651_,8.4
_14657_,8.4
_14811_,8.4
_14839_,8.4
_14875_,8.4
_14962_,8.4
_15012_,8.4
_15127_,8.4
_15175_,8.4
_15203_,8.4
_15511_,8.4
_15613_,8.4
_15895_,8.4
_16013_,8.4
_16223_,8.4
_16240_,8.4
_16334_,8.4
_16446_,8.4
_16462_,8.4
gpio_control_in_1\[10\].gpio_outen,8.4
gpio_control_in_1\[5\].gpio_outen,8.4
gpio_control_in_1\[9\].gpio_oe_override,8.4
gpio_control_in_1a\[5\].gpio_outen,8.4
mgmt_buffers.la_data_in_mprj\[30\],8.4
mgmt_buffers.la_data_in_mprj\[45\],8.4
mgmt_buffers.la_data_in_mprj_bar\[48\],8.4
mgmt_buffers.la_data_in_mprj_bar\[56\],8.4
pll.ringosc.dstage\[1\].id.d2,8.4
soc.core.bus_ack,8.4
soc.core.dbg_uart_length\[7\],8.4
soc.core.dbg_uart_rx_phase\[17\],8.4
soc.core.multiregimpl25_regs1,8.4
soc.core.multiregimpl34_regs0,8.4
soc.core.storage_1\[15\]\[6\],8.4
soc.core.storage_1\[9\]\[1\],8.4
net222,8.4
net1874,8.4
net1907,8.4
pll.itrim\[2\],7.99
_00299_,7.94
_00667_,7.94
_02080_,7.94
_02785_,7.94
_03364_,7.94
_03508_,7.94
_03627_,7.94
_03806_,7.94
_03854_,7.94
_03956_,7.94
_04682_,7.94
_07780_,7.94
_07843_,7.94
_09245_,7.94
_10588_,7.94
_12112_,7.94
_12124_,7.94
_12358_,7.94
_13444_,7.94
_15692_,7.94
_16065_,7.94
mgmt_buffers.la_data_in_enable\[9\],7.94
mgmt_buffers.la_data_in_mprj\[5\],7.94
soc.core.storage\[7\]\[3\],7.94
_00642_,7.89
_01034_,7.89
_01151_,7.89
_01194_,7.89
_01311_,7.89
_01337_,7.89
_01615_,7.89
_01701_,7.89
_01711_,7.89
_02054_,7.89
_02071_,7.89
_02120_,7.89
_02249_,7.89
_02281_,7.89
_02388_,7.89
_02704_,7.89
_02709_,7.89
_02865_,7.89
_02956_,7.89
_03436_,7.89
_03438_,7.89
_03451_,7.89
_03475_,7.89
_03577_,7.89
_03708_,7.89
_03774_,7.89
_03902_,7.89
_04080_,7.89
_04216_,7.89
_04454_,7.89
_04534_,7.89
_04559_,7.89
_04695_,7.89
_04892_,7.89
_05427_,7.89
_05441_,7.89
_05505_,7.89
_05959_,7.89
_05962_,7.89
_05989_,7.89
_06198_,7.89
_06628_,7.89
_07410_,7.89
_07422_,7.89
_07528_,7.89
_07581_,7.89
_07597_,7.89
_07818_,7.89
_08360_,7.89
_08876_,7.89
_08899_,7.89
_09452_,7.89
_10047_,7.89
_10146_,7.89
_10711_,7.89
_10732_,7.89
_10735_,7.89
_10758_,7.89
_10882_,7.89
_11175_,7.89
_11868_,7.89
_12151_,7.89
_12598_,7.89
_12683_,7.89
_12784_,7.89
_12815_,7.89
_12886_,7.89
_12955_,7.89
_13045_,7.89
_13104_,7.89
_13142_,7.89
_13464_,7.89
_13719_,7.89
_13807_,7.89
_13844_,7.89
_13987_,7.89
_14109_,7.89
_14114_,7.89
_14692_,7.89
_14998_,7.89
_15386_,7.89
_15584_,7.89
_15808_,7.89
_15818_,7.89
_15839_,7.89
_15970_,7.89
_16133_,7.89
pll.ringosc.dstage\[8\].id.trim0b,7.89
net2337,7.89
_00307_,7.84
_00708_,7.84
_00709_,7.84
_00729_,7.84
_00789_,7.84
_00912_,7.84
_00981_,7.84
_01075_,7.84
_01094_,7.84
_01189_,7.84
_01267_,7.84
_01382_,7.84
_01544_,7.84
_01660_,7.84
_01662_,7.84
_01788_,7.84
_01820_,7.84
_01854_,7.84
_01884_,7.84
_01940_,7.84
_01946_,7.84
_01970_,7.84
_01973_,7.84
_01990_,7.84
_01992_,7.84
_02026_,7.84
_02031_,7.84
_02040_,7.84
_02062_,7.84
_02073_,7.84
_02083_,7.84
_02227_,7.84
_02233_,7.84
_02254_,7.84
_02286_,7.84
_02403_,7.84
_02468_,7.84
_02475_,7.84
_02616_,7.84
_02659_,7.84
_02789_,7.84
_02900_,7.84
_02902_,7.84
_02903_,7.84
_02935_,7.84
_02948_,7.84
_03000_,7.84
_03007_,7.84
_03023_,7.84
_03045_,7.84
_03046_,7.84
_03049_,7.84
_03094_,7.84
_03218_,7.84
_03237_,7.84
_03247_,7.84
_03264_,7.84
_03284_,7.84
_03348_,7.84
_03350_,7.84
_03351_,7.84
_03355_,7.84
_03359_,7.84
_03362_,7.84
_03395_,7.84
_03416_,7.84
_03422_,7.84
_03433_,7.84
_03435_,7.84
_03546_,7.84
_03555_,7.84
_03588_,7.84
_03703_,7.84
_03704_,7.84
_03745_,7.84
_03747_,7.84
_03758_,7.84
_03775_,7.84
_03974_,7.84
_04035_,7.84
_04163_,7.84
_04167_,7.84
_04169_,7.84
_04176_,7.84
_04197_,7.84
_04210_,7.84
_04296_,7.84
_04360_,7.84
_04376_,7.84
_04410_,7.84
_04451_,7.84
_04544_,7.84
_04555_,7.84
_04656_,7.84
_04722_,7.84
_04853_,7.84
_04885_,7.84
_04930_,7.84
_05029_,7.84
_05359_,7.84
_05428_,7.84
_05464_,7.84
_05688_,7.84
_05724_,7.84
_05770_,7.84
_05982_,7.84
_06281_,7.84
_06521_,7.84
_06642_,7.84
_06775_,7.84
_06792_,7.84
_06825_,7.84
_06869_,7.84
_07146_,7.84
_07339_,7.84
_07529_,7.84
_07590_,7.84
_07830_,7.84
_08327_,7.84
_08413_,7.84
_08767_,7.84
_08924_,7.84
_08941_,7.84
_09051_,7.84
_09534_,7.84
_09561_,7.84
_09777_,7.84
_10144_,7.84
_10178_,7.84
_10290_,7.84
_10332_,7.84
_10480_,7.84
_10532_,7.84
_10619_,7.84
_10833_,7.84
_10872_,7.84
_11226_,7.84
_11235_,7.84
_11253_,7.84
_11266_,7.84
_11327_,7.84
_11526_,7.84
_11614_,7.84
_11655_,7.84
_11882_,7.84
_11949_,7.84
_12024_,7.84
_12093_,7.84
_12130_,7.84
_12426_,7.84
_12494_,7.84
_12499_,7.84
_12509_,7.84
_12574_,7.84
_12636_,7.84
_12646_,7.84
_12655_,7.84
_12663_,7.84
_12702_,7.84
_12825_,7.84
_12834_,7.84
_12882_,7.84
_13007_,7.84
_13107_,7.84
_13432_,7.84
_13561_,7.84
_13565_,7.84
_13662_,7.84
_13726_,7.84
_13747_,7.84
_13948_,7.84
_14138_,7.84
_14208_,7.84
_14297_,7.84
_14395_,7.84
_14572_,7.84
_14592_,7.84
_14771_,7.84
_14855_,7.84
_14953_,7.84
_14983_,7.84
_15077_,7.84
_15236_,7.84
_15332_,7.84
_15540_,7.84
_15578_,7.84
_15874_,7.84
_16004_,7.84
_16054_,7.84
_16074_,7.84
_16077_,7.84
gpio_control_in_2\[13\].gpio_outen,7.84
gpio_control_in_2\[3\].gpio_oe_override,7.84
mgmt_buffers.la_data_in_mprj_bar\[16\],7.84
mgmt_buffers.la_data_in_mprj_bar\[28\],7.84
mgmt_buffers.la_data_in_mprj_bar\[40\],7.84
pll.ringosc.dstage\[4\].id.d0,7.84
soc.core.VexRiscv.IBusCachedPlugin_cache.banks_0\[1\]\[1\],7.84
soc.core.interface0_bank_bus_dat_r\[3\],7.84
soc.core.interface16_bank_bus_dat_r\[0\],7.84
soc.core.slave_sel_r\[1\],7.84
soc.core.storage_1\[9\]\[5\],7.84
net193,7.84
net232,7.84
net355,7.84
_00625_,7.38
_03743_,7.38
_03953_,7.38
_05304_,7.38
_05819_,7.38
_06204_,7.38
_06878_,7.38
_06945_,7.38
_09500_,7.38
_10295_,7.38
_10530_,7.38
_10939_,7.38
_10948_,7.38
_11219_,7.38
_11521_,7.38
_12032_,7.38
_12375_,7.38
_12529_,7.38
_13412_,7.38
_14403_,7.38
_15030_,7.38
gpio_control_in_1\[9\].gpio_outen,7.38
gpio_control_in_1a\[4\].gpio_outen,7.38
mgmt_buffers.la_data_in_enable\[42\],7.38
soc.core.uart_phy_tx_phase\[18\],7.38
_00113_,7.33
_00158_,7.33
_00456_,7.33
_00479_,7.33
_00611_,7.33
_00970_,7.33
_01011_,7.33
_01087_,7.33
_01171_,7.33
_01227_,7.33
_01381_,7.33
_01457_,7.33
_01552_,7.33
_01611_,7.33
_01648_,7.33
_01735_,7.33
_01743_,7.33
_01787_,7.33
_01872_,7.33
_02091_,7.33
_02389_,7.33
_02585_,7.33
_02806_,7.33
_02969_,7.33
_03070_,7.33
_03104_,7.33
_03573_,7.33
_03647_,7.33
_03656_,7.33
_03710_,7.33
_03960_,7.33
_04175_,7.33
_04537_,7.33
_04634_,7.33
_04719_,7.33
_04874_,7.33
_04875_,7.33
_05562_,7.33
_05590_,7.33
_06164_,7.33
_06177_,7.33
_06326_,7.33
_06359_,7.33
_06422_,7.33
_06476_,7.33
_07205_,7.33
_07388_,7.33
_07391_,7.33
_07822_,7.33
_09600_,7.33
_10175_,7.33
_10320_,7.33
_10458_,7.33
_10503_,7.33
_10508_,7.33
_10587_,7.33
_10630_,7.33
_10790_,7.33
_10814_,7.33
_10837_,7.33
_10906_,7.33
_10934_,7.33
_11026_,7.33
_11101_,7.33
_11106_,7.33
_11170_,7.33
_11343_,7.33
_11790_,7.33
_12229_,7.33
_12620_,7.33
_12625_,7.33
_12908_,7.33
_12923_,7.33
_13014_,7.33
_13340_,7.33
_13381_,7.33
_14060_,7.33
_14298_,7.33
_14512_,7.33
_15010_,7.33
_15773_,7.33
_16047_,7.33
_16073_,7.33
_16120_,7.33
_16201_,7.33
_16233_,7.33
_16289_,7.33
mgmt_buffers.la_data_in_mprj\[13\],7.33
pll.ringosc.dstage\[5\].id.trim0b,7.33
pll.ringosc.dstage\[9\].id.trim0b,7.33
soc.core.dbg_uart_count\[13\],7.33
soc.core.multiregimpl26_regs0,7.33
soc.core.multiregimpl4_regs0,7.33
soc.core.storage_1\[6\]\[7\],7.33
net268,7.33
net2118,7.33
_00103_,7.28
_00164_,7.28
_00226_,7.28
_00463_,7.28
_00570_,7.28
_00614_,7.28
_00940_,7.28
_01003_,7.28
_01114_,7.28
_01122_,7.28
_01149_,7.28
_01160_,7.28
_01168_,7.28
_01226_,7.28
_01244_,7.28
_01260_,7.28
_01276_,7.28
_01301_,7.28
_01394_,7.28
_01416_,7.28
_01488_,7.28
_01546_,7.28
_01580_,7.28
_01596_,7.28
_01716_,7.28
_01736_,7.28
_01768_,7.28
_01770_,7.28
_01794_,7.28
_01802_,7.28
_01853_,7.28
_01915_,7.28
_01935_,7.28
_01984_,7.28
_02038_,7.28
_02164_,7.28
_02201_,7.28
_02273_,7.28
_02394_,7.28
_02427_,7.28
_02538_,7.28
_02554_,7.28
_02590_,7.28
_02608_,7.28
_02628_,7.28
_02653_,7.28
_02670_,7.28
_02772_,7.28
_02800_,7.28
_02807_,7.28
_02815_,7.28
_02837_,7.28
_02840_,7.28
_02846_,7.28
_02875_,7.28
_02876_,7.28
_02911_,7.28
_02917_,7.28
_02952_,7.28
_02984_,7.28
_03071_,7.28
_03117_,7.28
_03132_,7.28
_03163_,7.28
_03183_,7.28
_03314_,7.28
_03320_,7.28
_03488_,7.28
_03495_,7.28
_03501_,7.28
_03725_,7.28
_03809_,7.28
_03810_,7.28
_03976_,7.28
_04043_,7.28
_04065_,7.28
_04098_,7.28
_04104_,7.28
_04191_,7.28
_04225_,7.28
_04253_,7.28
_04286_,7.28
_04299_,7.28
_04324_,7.28
_04338_,7.28
_04365_,7.28
_04366_,7.28
_04394_,7.28
_04406_,7.28
_04408_,7.28
_04420_,7.28
_04509_,7.28
_04579_,7.28
_04619_,7.28
_04627_,7.28
_04644_,7.28
_04671_,7.28
_04698_,7.28
_04725_,7.28
_04790_,7.28
_04906_,7.28
_04910_,7.28
_04931_,7.28
_05081_,7.28
_05339_,7.28
_05439_,7.28
_05449_,7.28
_05569_,7.28
_05629_,7.28
_05723_,7.28
_05853_,7.28
_05990_,7.28
_06003_,7.28
_06053_,7.28
_06055_,7.28
_06103_,7.28
_06236_,7.28
_06443_,7.28
_06635_,7.28
_06647_,7.28
_06666_,7.28
_06693_,7.28
_06712_,7.28
_06814_,7.28
_06938_,7.28
_07068_,7.28
_07108_,7.28
_07151_,7.28
_07334_,7.28
_07454_,7.28
_07552_,7.28
_07616_,7.28
_07679_,7.28
_07682_,7.28
_07727_,7.28
_07833_,7.28
_08221_,7.28
_08364_,7.28
_08448_,7.28
_08546_,7.28
_08925_,7.28
_09198_,7.28
_09204_,7.28
_09610_,7.28
_09624_,7.28
_09636_,7.28
_09808_,7.28
_09916_,7.28
_10104_,7.28
_10147_,7.28
_10214_,7.28
_10264_,7.28
_10515_,7.28
_10523_,7.28
_10681_,7.28
_10793_,7.28
_10807_,7.28
_10836_,7.28
_10847_,7.28
_10850_,7.28
_10875_,7.28
_10900_,7.28
_10921_,7.28
_10947_,7.28
_10955_,7.28
_11025_,7.28
_11281_,7.28
_11285_,7.28
_11336_,7.28
_11366_,7.28
_11491_,7.28
_11528_,7.28
_11535_,7.28
_11595_,7.28
_11621_,7.28
_11711_,7.28
_11938_,7.28
_11975_,7.28
_12030_,7.28
_12396_,7.28
_12404_,7.28
_12413_,7.28
_12481_,7.28
_12577_,7.28
_12713_,7.28
_12884_,7.28
_12895_,7.28
_13186_,7.28
_13273_,7.28
_13303_,7.28
_13325_,7.28
_13331_,7.28
_13351_,7.28
_13368_,7.28
_13429_,7.28
_13470_,7.28
_13506_,7.28
_13587_,7.28
_13611_,7.28
_13681_,7.28
_13814_,7.28
_13943_,7.28
_14006_,7.28
_14415_,7.28
_14570_,7.28
_14643_,7.28
_14850_,7.28
_14978_,7.28
_15230_,7.28
_15233_,7.28
_15280_,7.28
_15292_,7.28
_15551_,7.28
_15629_,7.28
_15633_,7.28
_15817_,7.28
_15870_,7.28
_15909_,7.28
_15925_,7.28
_15961_,7.28
_16000_,7.28
_16027_,7.28
_16035_,7.28
_16041_,7.28
_16200_,7.28
_16336_,7.28
clock_ctrl.reset_delay\[2\],7.28
net1829,7.28
gpio_control_in_1a\[1\].gpio_oe_override,7.28
net1837,7.28
gpio_control_in_2\[14\].gpio_oe_override,7.28
mgmt_buffers.la_data_in_enable\[38\],7.28
mgmt_buffers.la_data_in_mprj\[49\],7.28
mgmt_buffers.la_data_in_mprj_bar\[27\],7.28
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[12\],7.28
soc.core.dbg_uart_tx_phase\[20\],7.28
soc.core.gpioin3_pending_re,7.28
_00249_,6.82
_00459_,6.82
_00461_,6.82
_00579_,6.82
_00747_,6.82
_00813_,6.82
_03526_,6.82
_03582_,6.82
_03669_,6.82
_03804_,6.82
_05046_,6.82
_05305_,6.82
_05324_,6.82
_07941_,6.82
_10155_,6.82
_10794_,6.82
_11809_,6.82
_11952_,6.82
_12008_,6.82
_12393_,6.82
_12436_,6.82
_12757_,6.82
_12793_,6.82
_12964_,6.82
_13443_,6.82
_15371_,6.82
_15621_,6.82
mgmt_buffers.la_data_in_mprj_bar\[51\],6.82
soc.core.uart_phy_rx_phase\[12\],6.82
net4,6.82
net263,6.82
net2204,6.82
_00137_,6.77
_00483_,6.77
_00617_,6.77
_00928_,6.77
_01019_,6.77
_01039_,6.77
_01141_,6.77
_01308_,6.77
_01343_,6.77
_01359_,6.77
_01373_,6.77
_01583_,6.77
_01965_,6.77
_01983_,6.77
_02019_,6.77
_02076_,6.77
_02288_,6.77
_02307_,6.77
_02710_,6.77
_02735_,6.77
_02848_,6.77
_02883_,6.77
_02931_,6.77
_03043_,6.77
_03093_,6.77
_03164_,6.77
_03453_,6.77
_03507_,6.77
_03768_,6.77
_03880_,6.77
_03984_,6.77
_04076_,6.77
_04263_,6.77
_04277_,6.77
_04349_,6.77
_04384_,6.77
_04450_,6.77
_04520_,6.77
_04553_,6.77
_04595_,6.77
_04741_,6.77
_05306_,6.77
_05628_,6.77
_05777_,6.77
_06239_,6.77
_06293_,6.77
_06534_,6.77
_06684_,6.77
_07056_,6.77
_07185_,6.77
_07490_,6.77
_07853_,6.77
_08386_,6.77
_08937_,6.77
_09144_,6.77
_09387_,6.77
_10108_,6.77
_10361_,6.77
_10570_,6.77
_10993_,6.77
_11358_,6.77
_11367_,6.77
_11380_,6.77
_11496_,6.77
_12353_,6.77
_12441_,6.77
_12766_,6.77
_12865_,6.77
_14351_,6.77
_14535_,6.77
_14611_,6.77
_14787_,6.77
_14853_,6.77
_14854_,6.77
_15156_,6.77
_15273_,6.77
_15541_,6.77
_15565_,6.77
_15724_,6.77
_15741_,6.77
_15979_,6.77
_16082_,6.77
_16196_,6.77
_16400_,6.77
net1828,6.77
net1831,6.77
mgmt_buffers.la_data_in_mprj\[47\],6.77
mgmt_buffers.la_data_in_mprj_bar\[21\],6.77
mgmt_buffers.la_data_in_mprj_bar\[49\],6.77
pll.ringosc.dstage\[4\].id.d2,6.77
pll.ringosc.dstage\[6\].id.d0,6.77
soc.core.multiregimpl10_regs0,6.77
soc.core.multiregimpl15_regs0,6.77
soc.core.multiregimpl23_regs0,6.77
soc.core.storage_1\[8\]\[3\],6.77
net2057,6.77
net2223,6.77
_00071_,6.72
_00075_,6.72
_00082_,6.72
_00216_,6.72
_00471_,6.72
_00515_,6.72
_00571_,6.72
_00823_,6.72
_00842_,6.72
_01118_,6.72
_01177_,6.72
_01256_,6.72
_01259_,6.72
_01479_,6.72
_01621_,6.72
_01670_,6.72
_01702_,6.72
_01708_,6.72
_01722_,6.72
_01801_,6.72
_01963_,6.72
_01985_,6.72
_01987_,6.72
_01989_,6.72
_02001_,6.72
_02013_,6.72
_02046_,6.72
_02087_,6.72
_02226_,6.72
_02512_,6.72
_02522_,6.72
_02568_,6.72
_02593_,6.72
_02755_,6.72
_02795_,6.72
_02798_,6.72
_02839_,6.72
_02858_,6.72
_02976_,6.72
_02980_,6.72
_03072_,6.72
_03081_,6.72
_03103_,6.72
_03173_,6.72
_03207_,6.72
_03242_,6.72
_03254_,6.72
_03259_,6.72
_03281_,6.72
_03282_,6.72
_03305_,6.72
_03334_,6.72
_03363_,6.72
_03365_,6.72
_03385_,6.72
_03414_,6.72
_03424_,6.72
_03443_,6.72
_03444_,6.72
_03541_,6.72
_03593_,6.72
_03599_,6.72
_03683_,6.72
_03693_,6.72
_03707_,6.72
_03711_,6.72
_03853_,6.72
_04026_,6.72
_04094_,6.72
_04148_,6.72
_04150_,6.72
_04171_,6.72
_04198_,6.72
_04327_,6.72
_04438_,6.72
_04444_,6.72
_04552_,6.72
_04606_,6.72
_04616_,6.72
_04708_,6.72
_04713_,6.72
_04721_,6.72
_04846_,6.72
_04863_,6.72
_04867_,6.72
_04868_,6.72
_04912_,6.72
_04952_,6.72
_05201_,6.72
_05335_,6.72
_05601_,6.72
_05776_,6.72
_05951_,6.72
_05999_,6.72
_06157_,6.72
_06291_,6.72
_06303_,6.72
_06318_,6.72
_06367_,6.72
_06424_,6.72
_06529_,6.72
_06597_,6.72
_06645_,6.72
_06708_,6.72
_06720_,6.72
_06746_,6.72
_06766_,6.72
_06767_,6.72
_06873_,6.72
_06883_,6.72
_06974_,6.72
_06986_,6.72
_07092_,6.72
_07129_,6.72
_07178_,6.72
_07303_,6.72
_07337_,6.72
_07463_,6.72
_07569_,6.72
_07572_,6.72
_07606_,6.72
_07613_,6.72
_07632_,6.72
_07657_,6.72
_07726_,6.72
_07755_,6.72
_07809_,6.72
_07961_,6.72
_07962_,6.72
_08074_,6.72
_08077_,6.72
_08137_,6.72
_08199_,6.72
_08240_,6.72
_08350_,6.72
_08389_,6.72
_08430_,6.72
_08497_,6.72
_08678_,6.72
_09175_,6.72
_09301_,6.72
_09361_,6.72
_09468_,6.72
_09503_,6.72
_09585_,6.72
_09827_,6.72
_10010_,6.72
_10105_,6.72
_10157_,6.72
_10230_,6.72
_10232_,6.72
_10316_,6.72
_10438_,6.72
_10463_,6.72
_10553_,6.72
_10592_,6.72
_10611_,6.72
_10676_,6.72
_10678_,6.72
_10743_,6.72
_10866_,6.72
_10909_,6.72
_10975_,6.72
_10995_,6.72
_11010_,6.72
_11103_,6.72
_11258_,6.72
_11265_,6.72
_11326_,6.72
_11344_,6.72
_11393_,6.72
_11479_,6.72
_11666_,6.72
_11708_,6.72
_11710_,6.72
_11930_,6.72
_11942_,6.72
_12009_,6.72
_12026_,6.72
_12086_,6.72
_12213_,6.72
_12269_,6.72
_12402_,6.72
_12409_,6.72
_12476_,6.72
_12559_,6.72
_12675_,6.72
_12765_,6.72
_12804_,6.72
_12842_,6.72
_12859_,6.72
_12885_,6.72
_12934_,6.72
_12946_,6.72
_13049_,6.72
_13109_,6.72
_13138_,6.72
_13196_,6.72
_13259_,6.72
_13260_,6.72
_13277_,6.72
_13377_,6.72
_13456_,6.72
_13471_,6.72
_13480_,6.72
_13563_,6.72
_13616_,6.72
_13696_,6.72
_13839_,6.72
_13905_,6.72
_13925_,6.72
_13939_,6.72
_14092_,6.72
_14183_,6.72
_14217_,6.72
_14242_,6.72
_14288_,6.72
_14429_,6.72
_14436_,6.72
_14555_,6.72
_14645_,6.72
_14892_,6.72
_14931_,6.72
_14934_,6.72
_15005_,6.72
_15011_,6.72
_15034_,6.72
_15308_,6.72
_15566_,6.72
_15705_,6.72
_15760_,6.72
_15774_,6.72
_15842_,6.72
_15893_,6.72
_15908_,6.72
_15944_,6.72
_15987_,6.72
_16005_,6.72
_16061_,6.72
_16215_,6.72
_16263_,6.72
_16324_,6.72
gpio_control_bidir_2\[1\].pad_gpio_outen,6.72
gpio_control_in_1\[9\].gpio_pulldown_sel,6.72
gpio_control_in_2\[14\].gpio_outen,6.72
mgmt_buffers.la_data_in_mprj\[31\],6.72
mgmt_buffers.la_data_in_mprj_bar\[34\],6.72
mgmt_buffers.la_data_in_mprj_bar\[3\],6.72
pll.ringosc.iss.d0,6.72
soc.core.gpioin4_gpioin4_trigger_d,6.72
soc.core.multiregimpl11_regs1,6.72
net217,6.72
net2084,6.72
_04889_,6.26
_07927_,6.26
_10629_,6.26
_10951_,6.26
_11252_,6.26
_11665_,6.26
_12038_,6.26
_13247_,6.26
_13947_,6.26
_14331_,6.26
_14984_,6.26
_16297_,6.26
pll.ringosc.dstage\[6\].id.d2,6.26
soc.core.gpioin5_gpioin5_trigger_d,6.26
_00126_,6.21
_00209_,6.21
_00268_,6.21
_00269_,6.21
_00309_,6.21
_00467_,6.21
_00525_,6.21
_00627_,6.21
_00635_,6.21
_00691_,6.21
_00745_,6.21
_00847_,6.21
_00861_,6.21
_01021_,6.21
_01074_,6.21
_01385_,6.21
_01425_,6.21
_01522_,6.21
_01631_,6.21
_01774_,6.21
_01808_,6.21
_01929_,6.21
_02049_,6.21
_02053_,6.21
_02663_,6.21
_02728_,6.21
_02833_,6.21
_02841_,6.21
_03107_,6.21
_03396_,6.21
_03449_,6.21
_03459_,6.21
_03483_,6.21
_03621_,6.21
_03665_,6.21
_03689_,6.21
_03720_,6.21
_04128_,6.21
_04478_,6.21
_04533_,6.21
_04662_,6.21
_04848_,6.21
_04928_,6.21
_05338_,6.21
_05355_,6.21
_05583_,6.21
_05595_,6.21
_05658_,6.21
_05670_,6.21
_06345_,6.21
_06489_,6.21
_06570_,6.21
_06707_,6.21
_07078_,6.21
_07109_,6.21
_07189_,6.21
_07489_,6.21
_07502_,6.21
_07752_,6.21
_08439_,6.21
_08687_,6.21
_09290_,6.21
_09399_,6.21
_09418_,6.21
_09508_,6.21
_10296_,6.21
_10443_,6.21
_10470_,6.21
_10519_,6.21
_10693_,6.21
_10861_,6.21
_11382_,6.21
_12078_,6.21
_12144_,6.21
_12368_,6.21
_12389_,6.21
_12488_,6.21
_12654_,6.21
_12845_,6.21
_12893_,6.21
_13128_,6.21
_13275_,6.21
_13346_,6.21
_14271_,6.21
_14647_,6.21
_15002_,6.21
_15093_,6.21
_15122_,6.21
_15213_,6.21
_15221_,6.21
_15445_,6.21
_15891_,6.21
_16026_,6.21
_16033_,6.21
_16100_,6.21
_16341_,6.21
_16371_,6.21
net1845,6.21
mgmt_buffers.la_data_in_mprj\[12\],6.21
soc.core.slave_sel_r\[2\],6.21
net103,6.21
net134,6.21
net1990,6.21
_00455_,6.16
_00633_,6.16
_00911_,6.16
_01035_,6.16
_01138_,6.16
_01148_,6.16
_01205_,6.16
_01334_,6.16
_01433_,6.16
_01491_,6.16
_01570_,6.16
_01578_,6.16
_01637_,6.16
_01704_,6.16
_01734_,6.16
_01844_,6.16
_01861_,6.16
_01900_,6.16
_01975_,6.16
_02136_,6.16
_02147_,6.16
_02214_,6.16
_02271_,6.16
_02439_,6.16
_02518_,6.16
_02687_,6.16
_02768_,6.16
_02854_,6.16
_02879_,6.16
_02985_,6.16
_03002_,6.16
_03044_,6.16
_03119_,6.16
_03139_,6.16
_03217_,6.16
_03271_,6.16
_03328_,6.16
_03343_,6.16
_03542_,6.16
_03652_,6.16
_03666_,6.16
_03726_,6.16
_03760_,6.16
_03771_,6.16
_04010_,6.16
_04206_,6.16
_04226_,6.16
_04303_,6.16
_04318_,6.16
_04333_,6.16
_04339_,6.16
_04344_,6.16
_04400_,6.16
_04641_,6.16
_04655_,6.16
_04663_,6.16
_04839_,6.16
_04856_,6.16
_05437_,6.16
_05561_,6.16
_06039_,6.16
_06196_,6.16
_06426_,6.16
_06473_,6.16
_06777_,6.16
_06806_,6.16
_06906_,6.16
_07233_,6.16
_07397_,6.16
_07403_,6.16
_07420_,6.16
_07585_,6.16
_07876_,6.16
_07884_,6.16
_08034_,6.16
_08103_,6.16
_08146_,6.16
_08219_,6.16
_08547_,6.16
_08670_,6.16
_08852_,6.16
_09371_,6.16
_09390_,6.16
_09438_,6.16
_09609_,6.16
_10009_,6.16
_10158_,6.16
_10243_,6.16
_10323_,6.16
_10481_,6.16
_10504_,6.16
_10589_,6.16
_10591_,6.16
_10636_,6.16
_10646_,6.16
_10791_,6.16
_10809_,6.16
_10880_,6.16
_11064_,6.16
_11148_,6.16
_11493_,6.16
_11507_,6.16
_11585_,6.16
_11964_,6.16
_12012_,6.16
_12076_,6.16
_12142_,6.16
_12332_,6.16
_12364_,6.16
_12435_,6.16
_12446_,6.16
_12524_,6.16
_12569_,6.16
_12631_,6.16
_12642_,6.16
_12763_,6.16
_12889_,6.16
_13178_,6.16
_13269_,6.16
_13313_,6.16
_13343_,6.16
_13380_,6.16
_13502_,6.16
_13706_,6.16
_14164_,6.16
_14210_,6.16
_14352_,6.16
_14433_,6.16
_14474_,6.16
_15088_,6.16
_15384_,6.16
_15807_,6.16
_15837_,6.16
_15991_,6.16
_16036_,6.16
_16092_,6.16
_16114_,6.16
_16138_,6.16
_16150_,6.16
_16335_,6.16
net1833,6.16
mgmt_buffers.la_data_in_mprj_bar\[38\],6.16
mgmt_buffers.la_data_in_mprj_bar\[54\],6.16
pll.ringosc.dstage\[6\].id.trim0b,6.16
soc.core.multiregimpl36_regs1,6.16
soc.core.multiregimpl56_regs1,6.16
net2112,6.16
_00906_,5.7
_05350_,5.7
_05606_,5.7
_06264_,5.7
_06584_,5.7
_07804_,5.7
_07944_,5.7
_07951_,5.7
_09063_,5.7
_10616_,5.7
_10621_,5.7
_11794_,5.7
_13633_,5.7
_13643_,5.7
_13689_,5.7
_13833_,5.7
_15074_,5.7
_16347_,5.7
mgmt_buffers.la_data_in_enable\[44\],5.7
soc.core.interface0_bank_bus_dat_r\[10\],5.7
net14,5.7
net1898,5.7
_00151_,5.65
_00167_,5.65
_00180_,5.65
_00185_,5.65
_00187_,5.65
_00221_,5.65
_00545_,5.65
_01181_,5.65
_01654_,5.65
_01691_,5.65
_01811_,5.65
_02066_,5.65
_02079_,5.65
_02113_,5.65
_02204_,5.65
_02282_,5.65
_02357_,5.65
_02449_,5.65
_02565_,5.65
_02623_,5.65
_02745_,5.65
_03419_,5.65
_04063_,5.65
_04188_,5.65
_04219_,5.65
_04269_,5.65
_04336_,5.65
_04367_,5.65
_04512_,5.65
_04558_,5.65
_04570_,5.65
_04678_,5.65
_04724_,5.65
_04884_,5.65
_04909_,5.65
_05259_,5.65
_05296_,5.65
_05376_,5.65
_05470_,5.65
_05563_,5.65
_05608_,5.65
_05610_,5.65
_06817_,5.65
_06928_,5.65
_06934_,5.65
_06988_,5.65
_07020_,5.65
_07370_,5.65
_08056_,5.65
_08174_,5.65
_08462_,5.65
_08711_,5.65
_08842_,5.65
_09234_,5.65
_10099_,5.65
_10205_,5.65
_10223_,5.65
_10229_,5.65
_10533_,5.65
_10595_,5.65
_10911_,5.65
_11098_,5.65
_11386_,5.65
_11640_,5.65
_11776_,5.65
_12453_,5.65
_12478_,5.65
_12589_,5.65
_12616_,5.65
_12770_,5.65
_13105_,5.65
_13124_,5.65
_13321_,5.65
_13342_,5.65
_13417_,5.65
_13527_,5.65
_13548_,5.65
_13883_,5.65
_13993_,5.65
_14098_,5.65
_14175_,5.65
_14245_,5.65
_14324_,5.65
_14577_,5.65
_14609_,5.65
_14723_,5.65
_14826_,5.65
_14873_,5.65
_15080_,5.65
_15083_,5.65
_15324_,5.65
_15515_,5.65
_15632_,5.65
_15956_,5.65
_16051_,5.65
_16157_,5.65
_16167_,5.65
_16199_,5.65
_16216_,5.65
_16368_,5.65
_16418_,5.65
mgmt_buffers.la_data_in_mprj_bar\[30\],5.65
mgmt_buffers.la_data_in_mprj_bar\[45\],5.65
soc.core.multiregimpl25_regs0,5.65
soc.core.multiregimpl27_regs0,5.65
soc.core.multiregimpl33_regs0,5.65
soc.core.spi_master_mosi_data\[2\],5.65
net2422,5.65
_00169_,5.6
_00457_,5.6
_00569_,5.6
_00683_,5.6
_00898_,5.6
_01355_,5.6
_01651_,5.6
_01680_,5.6
_02065_,5.6
_02070_,5.6
_02074_,5.6
_02601_,5.6
_02763_,5.6
_02845_,5.6
_02957_,5.6
_03017_,5.6
_03099_,5.6
_03153_,5.6
_03287_,5.6
_03349_,5.6
_03423_,5.6
_03731_,5.6
_03753_,5.6
_03784_,5.6
_03791_,5.6
_04287_,5.6
_04292_,5.6
_04491_,5.6
_04532_,5.6
_04581_,5.6
_04650_,5.6
_04843_,5.6
_05011_,5.6
_05308_,5.6
_05410_,5.6
_05710_,5.6
_05730_,5.6
_06139_,5.6
_06462_,5.6
_06700_,5.6
_06844_,5.6
_06889_,5.6
_07148_,5.6
_07408_,5.6
_07643_,5.6
_07932_,5.6
_07970_,5.6
_08222_,5.6
_08296_,5.6
_08313_,5.6
_08379_,5.6
_08600_,5.6
_08785_,5.6
_08911_,5.6
_08913_,5.6
_09347_,5.6
_09826_,5.6
_10053_,5.6
_10069_,5.6
_10077_,5.6
_10133_,5.6
_10525_,5.6
_10540_,5.6
_10705_,5.6
_10806_,5.6
_10824_,5.6
_10989_,5.6
_11016_,5.6
_11027_,5.6
_11108_,5.6
_11237_,5.6
_11628_,5.6
_11715_,5.6
_11901_,5.6
_11954_,5.6
_12020_,5.6
_12232_,5.6
_12300_,5.6
_12357_,5.6
_12613_,5.6
_12633_,5.6
_12634_,5.6
_12907_,5.6
_13161_,5.6
_13208_,5.6
_13289_,5.6
_13312_,5.6
_13436_,5.6
_13810_,5.6
_13818_,5.6
_14148_,5.6
_14335_,5.6
_14392_,5.6
_14830_,5.6
_14835_,5.6
_16066_,5.6
net1841,5.6
pll.ringosc.dstage\[1\].id.trim0b,5.6
pll.ringosc.dstage\[2\].id.trim0b,5.6
soc.core.VexRiscv.CsrPlugin_selfException_payload_badAddr\[31\],5.6
soc.core.dbg_uart_rx_phase\[4\],5.6
soc.core.interface3_bank_bus_dat_r\[16\],5.6
soc.core.multiregimpl13_regs1,5.6
_00267_,5.37
_05301_,5.14
_05320_,5.14
_05479_,5.14
_05497_,5.14
_06865_,5.14
_08317_,5.14
_10606_,5.14
_10755_,5.14
_12326_,5.14
_12434_,5.14
_14747_,5.14
_14759_,5.14
_15694_,5.14
_16414_,5.14
pll.ringosc.dstage\[0\].id.d2,5.14
pll.ringosc.dstage\[5\].id.d2,5.14
pll.ringosc.iss.trim1b,5.14
_00205_,5.09
_00409_,5.09
_00936_,5.09
_01007_,5.09
_01136_,5.09
_01167_,5.09
_01236_,5.09
_01465_,5.09
_01468_,5.09
_01547_,5.09
_01561_,5.09
_01630_,5.09
_01840_,5.09
_01977_,5.09
_01986_,5.09
_02045_,5.09
_02056_,5.09
_02152_,5.09
_02192_,5.09
_02197_,5.09
_02228_,5.09
_02319_,5.09
_02472_,5.09
_02584_,5.09
_02604_,5.09
_02666_,5.09
_02677_,5.09
_02758_,5.09
_02824_,5.09
_02896_,5.09
_03077_,5.09
_03118_,5.09
_03127_,5.09
_03161_,5.09
_03452_,5.09
_03476_,5.09
_03558_,5.09
_03654_,5.09
_04149_,5.09
_04236_,5.09
_04251_,5.09
_04416_,5.09
_04613_,5.09
_04653_,5.09
_04933_,5.09
_05077_,5.09
_05787_,5.09
_06163_,5.09
_06286_,5.09
_06546_,5.09
_07121_,5.09
_07128_,5.09
_07486_,5.09
_09789_,5.09
_10117_,5.09
_10770_,5.09
_11532_,5.09
_11960_,5.09
_11974_,5.09
_11981_,5.09
_12427_,5.09
_13421_,5.09
_13872_,5.09
_13887_,5.09
_13951_,5.09
_13968_,5.09
_14061_,5.09
_14442_,5.09
_14553_,5.09
_14569_,5.09
_14798_,5.09
_14885_,5.09
_15937_,5.09
_15957_,5.09
_16294_,5.09
_16332_,5.09
net1826,5.09
net1853,5.09
mgmt_buffers.la_data_in_mprj_bar\[57\],5.09
net1989,5.09
_00189_,5.04
_00225_,5.04
_00484_,5.04
_00649_,5.04
_01012_,5.04
_01053_,5.04
_01290_,5.04
_01350_,5.04
_01384_,5.04
_01451_,5.04
_01489_,5.04
_01598_,5.04
_01616_,5.04
_01745_,5.04
_01766_,5.04
_02052_,5.04
_02072_,5.04
_02131_,5.04
_02462_,5.04
_02705_,5.04
_02714_,5.04
_02715_,5.04
_02753_,5.04
_02764_,5.04
_02796_,5.04
_02916_,5.04
_03292_,5.04
_03307_,5.04
_03344_,5.04
_03521_,5.04
_03659_,5.04
_03687_,5.04
_03713_,5.04
_03777_,5.04
_04034_,5.04
_04123_,5.04
_04189_,5.04
_04228_,5.04
_04234_,5.04
_04564_,5.04
_04590_,5.04
_04955_,5.04
_05138_,5.04
_05202_,5.04
_05509_,5.04
_05669_,5.04
_05832_,5.04
_06167_,5.04
_06280_,5.04
_06435_,5.04
_06444_,5.04
_06483_,5.04
_06623_,5.04
_06624_,5.04
_06652_,5.04
_06660_,5.04
_06691_,5.04
_06711_,5.04
_06885_,5.04
_06987_,5.04
_07136_,5.04
_07202_,5.04
_07222_,5.04
_07232_,5.04
_07265_,5.04
_07268_,5.04
_07345_,5.04
_07365_,5.04
_07401_,5.04
_07496_,5.04
_07553_,5.04
_07589_,5.04
_07601_,5.04
_07627_,5.04
_07629_,5.04
_07721_,5.04
_07759_,5.04
_07793_,5.04
_07802_,5.04
_07887_,5.04
_07971_,5.04
_07987_,5.04
_07990_,5.04
_07991_,5.04
_08218_,5.04
_08266_,5.04
_08278_,5.04
_08291_,5.04
_08346_,5.04
_08400_,5.04
_08460_,5.04
_08721_,5.04
_08885_,5.04
_08914_,5.04
_08953_,5.04
_09314_,5.04
_09328_,5.04
_09460_,5.04
_09606_,5.04
_10120_,5.04
_10149_,5.04
_10160_,5.04
_10208_,5.04
_10321_,5.04
_10601_,5.04
_10605_,5.04
_10831_,5.04
_10976_,5.04
_11320_,5.04
_11633_,5.04
_11742_,5.04
_11884_,5.04
_11890_,5.04
_11911_,5.04
_11917_,5.04
_11940_,5.04
_11983_,5.04
_12027_,5.04
_12081_,5.04
_12193_,5.04
_12224_,5.04
_12461_,5.04
_12462_,5.04
_12482_,5.04
_12484_,5.04
_12485_,5.04
_12503_,5.04
_12528_,5.04
_12533_,5.04
_12551_,5.04
_12643_,5.04
_12645_,5.04
_12688_,5.04
_12838_,5.04
_12891_,5.04
_12914_,5.04
_12960_,5.04
_13061_,5.04
_13299_,5.04
_13413_,5.04
_13420_,5.04
_13475_,5.04
_13484_,5.04
_13486_,5.04
_13530_,5.04
_13612_,5.04
_13748_,5.04
_13767_,5.04
_13923_,5.04
_13997_,5.04
_14029_,5.04
_14078_,5.04
_14225_,5.04
_14292_,5.04
_14305_,5.04
_14434_,5.04
_14504_,5.04
_14797_,5.04
_14838_,5.04
_14891_,5.04
_14912_,5.04
_14947_,5.04
_14987_,5.04
_15078_,5.04
_15140_,5.04
_15594_,5.04
_15603_,5.04
_15610_,5.04
_15625_,5.04
_15717_,5.04
_15898_,5.04
_15986_,5.04
_16079_,5.04
_16091_,5.04
_16302_,5.04
_16337_,5.04
_16421_,5.04
_16436_,5.04
net1850,5.04
net1852,5.04
mgmt_buffers.la_data_in_mprj\[27\],5.04
mgmt_buffers.la_data_in_mprj_bar\[13\],5.04
mgmt_buffers.la_data_in_mprj_bar\[6\],5.04
pll.ringosc.dstage\[5\].id.d0,5.04
pll.ringosc.dstage\[7\].id.d2,5.04
net1824,5.04
soc.core.VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA\[0\],5.04
soc.core.interface0_bank_bus_dat_r\[8\],5.04
soc.core.interface18_bank_bus_dat_r\[0\],5.04
soc.core.uart_phy_rx_rx_d,5.04
net311,5.04
net316,5.04
net1941,5.04
_05837_,4.58
_06100_,4.58
_06340_,4.58
_06556_,4.58
_06651_,4.58
_06774_,4.58
_06888_,4.58
_06917_,4.58
_07230_,4.58
_07324_,4.58
_07533_,4.58
_07685_,4.58
_07761_,4.58
_07799_,4.58
_07878_,4.58
_07913_,4.58
_08274_,4.58
_08454_,4.58
_10944_,4.58
_11286_,4.58
_11589_,4.58
_12447_,4.58
_12455_,4.58
_14258_,4.58
_16189_,4.58
_16444_,4.58
_16454_,4.58
mgmt_buffers.la_data_in_enable\[3\],4.58
pll.ringosc.dstage\[0\].id.trim0b,4.58
_00849_,4.53
_01085_,4.53
_01387_,4.53
_01462_,4.53
_01610_,4.53
_01886_,4.53
_02259_,4.53
_02648_,4.53
_02726_,4.53
_02886_,4.53
_03545_,4.53
_03617_,4.53
_03740_,4.53
_04389_,4.53
_04648_,4.53
_04858_,4.53
_04940_,4.53
_06041_,4.53
_07738_,4.53
_08752_,4.53
_09443_,4.53
_10016_,4.53
_10141_,4.53
_10163_,4.53
_11169_,4.53
_11799_,4.53
_11935_,4.53
_11936_,4.53
_11937_,4.53
_11959_,4.53
_11994_,4.53
_12005_,4.53
_12021_,4.53
_12025_,4.53
_12223_,4.53
_12349_,4.53
_12374_,4.53
_12386_,4.53
_12405_,4.53
_12408_,4.53
_12511_,4.53
_12548_,4.53
_12594_,4.53
_12596_,4.53
_12597_,4.53
_12599_,4.53
_12892_,4.53
_13166_,4.53
_13245_,4.53
_13316_,4.53
_13350_,4.53
_13428_,4.53
_13435_,4.53
_13437_,4.53
_13438_,4.53
_13449_,4.53
_13566_,4.53
_13573_,4.53
_14557_,4.53
_14709_,4.53
_15085_,4.53
_15609_,4.53
_15615_,4.53
_15747_,4.53
_16102_,4.53
_16103_,4.53
_16111_,4.53
_16129_,4.53
_16190_,4.53
_16242_,4.53
_16258_,4.53
_16328_,4.53
_16402_,4.53
mgmt_buffers.la_data_in_mprj\[61\],4.53
pll.ringosc.dstage\[4\].id.trim0b,4.53
soc.core.gpioin4_pending_re,4.53
soc.core.multiregimpl16_regs0,4.53
soc.core.multiregimpl31_regs0,4.53
_00069_,4.48
_00447_,4.48
_00503_,4.48
_00532_,4.48
_00536_,4.48
_00626_,4.48
_00658_,4.48
_00695_,4.48
_00713_,4.48
_00751_,4.48
_00942_,4.48
_00947_,4.48
_00985_,4.48
_01008_,4.48
_01022_,4.48
_01041_,4.48
_01109_,4.48
_01125_,4.48
_01140_,4.48
_01215_,4.48
_01270_,4.48
_01492_,4.48
_01500_,4.48
_01551_,4.48
_01586_,4.48
_01599_,4.48
_01649_,4.48
_01650_,4.48
_01710_,4.48
_01723_,4.48
_01832_,4.48
_01894_,4.48
_01978_,4.48
_01998_,4.48
_02102_,4.48
_02248_,4.48
_02384_,4.48
_02507_,4.48
_02784_,4.48
_02805_,4.48
_02855_,4.48
_02857_,4.48
_03098_,4.48
_03275_,4.48
_03376_,4.48
_03390_,4.48
_03404_,4.48
_03429_,4.48
_03470_,4.48
_03484_,4.48
_04085_,4.48
_04146_,4.48
_04208_,4.48
_04212_,4.48
_04215_,4.48
_04345_,4.48
_04346_,4.48
_04387_,4.48
_04461_,4.48
_04715_,4.48
_04747_,4.48
_04918_,4.48
_05425_,4.48
_05609_,4.48
_05704_,4.48
_05844_,4.48
_06002_,4.48
_06084_,4.48
_06153_,4.48
_06185_,4.48
_06253_,4.48
_06298_,4.48
_06329_,4.48
_06379_,4.48
_06455_,4.48
_06457_,4.48
_06523_,4.48
_06545_,4.48
_06569_,4.48
_06654_,4.48
_06731_,4.48
_06750_,4.48
_06768_,4.48
_06799_,4.48
_06937_,4.48
_06939_,4.48
_06996_,4.48
_06997_,4.48
_07071_,4.48
_07090_,4.48
_07101_,4.48
_07117_,4.48
_07165_,4.48
_07166_,4.48
_07177_,4.48
_07206_,4.48
_07270_,4.48
_07377_,4.48
_07389_,4.48
_07467_,4.48
_07648_,4.48
_07659_,4.48
_07669_,4.48
_07681_,4.48
_07733_,4.48
_07743_,4.48
_07955_,4.48
_08022_,4.48
_08040_,4.48
_08193_,4.48
_08270_,4.48
_08305_,4.48
_08315_,4.48
_08340_,4.48
_08353_,4.48
_08401_,4.48
_08402_,4.48
_08419_,4.48
_08479_,4.48
_08786_,4.48
_08855_,4.48
_09024_,4.48
_09188_,4.48
_09338_,4.48
_09524_,4.48
_10083_,4.48
_10110_,4.48
_10132_,4.48
_10148_,4.48
_10152_,4.48
_10172_,4.48
_10487_,4.48
_10538_,4.48
_10585_,4.48
_10663_,4.48
_10682_,4.48
_10825_,4.48
_10918_,4.48
_10986_,4.48
_11191_,4.48
_11319_,4.48
_11360_,4.48
_11381_,4.48
_11660_,4.48
_11682_,4.48
_11842_,4.48
_11891_,4.48
_11895_,4.48
_11976_,4.48
_12087_,4.48
_12137_,4.48
_12139_,4.48
_12152_,4.48
_12160_,4.48
_12176_,4.48
_12185_,4.48
_12257_,4.48
_12416_,4.48
_12653_,4.48
_12694_,4.48
_12753_,4.48
_12850_,4.48
_12888_,4.48
_12959_,4.48
_12966_,4.48
_13038_,4.48
_13051_,4.48
_13093_,4.48
_13131_,4.48
_13164_,4.48
_13322_,4.48
_13345_,4.48
_13359_,4.48
_13397_,4.48
_13404_,4.48
_13407_,4.48
_13455_,4.48
_13510_,4.48
_13544_,4.48
_13579_,4.48
_13584_,4.48
_13794_,4.48
_13863_,4.48
_13911_,4.48
_13979_,4.48
_14545_,4.48
_14644_,4.48
_14871_,4.48
_14908_,4.48
_15060_,4.48
_15086_,4.48
_15429_,4.48
_15432_,4.48
_15523_,4.48
_15617_,4.48
_15620_,4.48
_15759_,4.48
_15877_,4.48
_15886_,4.48
_15905_,4.48
_15929_,4.48
_15966_,4.48
_16373_,4.48
_16429_,4.48
_16459_,4.48
net1827,4.48
net1835,4.48
net1836,4.48
net1840,4.48
net1846,4.48
net1847,4.48
net1851,4.48
net1854,4.48
mgmt_buffers.la_data_in_enable\[2\],4.48
mgmt_buffers.la_data_in_mprj\[57\],4.48
mgmt_buffers.la_data_in_mprj\[63\],4.48
mgmt_buffers.la_data_in_mprj_bar\[23\],4.48
pll.ringosc.dstage\[8\].id.d0,4.48
soc.core.dbg_uart_rx_phase\[25\],4.48
soc.core.multiregimpl17_regs1,4.48
soc.core.multiregimpl23_regs1,4.48
soc.core.multiregimpl40_regs0,4.48
soc.core.multiregimpl67_regs0,4.48
soc.core.multiregimpl7_regs1,4.48
soc.core.uart_phy_tx_phase\[22\],4.48
net2111,4.48
_05330_,4.02
_05332_,4.02
_05639_,4.02
_06181_,4.02
_06717_,4.02
_07112_,4.02
_07371_,4.02
_08847_,4.02
_09311_,4.02
_09362_,4.02
_09581_,4.02
_09723_,4.02
_10502_,4.02
_10507_,4.02
_10559_,4.02
_10789_,4.02
_10822_,4.02
_10873_,4.02
_10974_,4.02
_11476_,4.02
_13129_,4.02
_13988_,4.02
_14207_,4.02
_14652_,4.02
_16022_,4.02
_16192_,4.02
_16195_,4.02
_16205_,4.02
_16224_,4.02
_16372_,4.02
_16401_,4.02
_16411_,4.02
gpio_control_in_2\[0\].gpio_inen,4.02
gpio_control_in_2\[1\].gpio_slew_sel,4.02
mgmt_buffers.la_data_in_enable\[37\],4.02
pll.ringosc.dstage\[3\].id.trim1b,4.02
pll.ringosc.dstage\[7\].id.trim1b,4.02
_01869_,3.97
_02086_,3.97
_02424_,3.97
_02662_,3.97
_02921_,3.97
_02963_,3.97
_05626_,3.97
_05984_,3.97
_11232_,3.97
_11257_,3.97
_11607_,3.97
_11677_,3.97
_11686_,3.97
_11783_,3.97
_11941_,3.97
_14413_,3.97
_14867_,3.97
_14969_,3.97
_15066_,3.97
_15722_,3.97
_15984_,3.97
_16326_,3.97
net1830,3.97
gpio_control_in_2\[5\].gpio_outen,3.97
_00114_,3.92
_00203_,3.92
_00435_,3.92
_00563_,3.92
_00685_,3.92
_00830_,3.92
_00897_,3.92
_00909_,3.92
_00944_,3.92
_00998_,3.92
_01104_,3.92
_01208_,3.92
_01285_,3.92
_01550_,3.92
_01553_,3.92
_01557_,3.92
_01582_,3.92
_01814_,3.92
_01864_,3.92
_01907_,3.92
_01982_,3.92
_02017_,3.92
_02022_,3.92
_02078_,3.92
_02081_,3.92
_02082_,3.92
_02089_,3.92
_02305_,3.92
_02352_,3.92
_02380_,3.92
_02691_,3.92
_02699_,3.92
_02700_,3.92
_02739_,3.92
_02787_,3.92
_02827_,3.92
_02882_,3.92
_02926_,3.92
_02927_,3.92
_02943_,3.92
_02949_,3.92
_02955_,3.92
_02978_,3.92
_03019_,3.92
_03031_,3.92
_03039_,3.92
_03082_,3.92
_03126_,3.92
_03131_,3.92
_03170_,3.92
_03273_,3.92
_03285_,3.92
_03290_,3.92
_03291_,3.92
_03370_,3.92
_03380_,3.92
_03411_,3.92
_03415_,3.92
_03431_,3.92
_03448_,3.92
_03457_,3.92
_03492_,3.92
_03509_,3.92
_03520_,3.92
_03534_,3.92
_03547_,3.92
_03566_,3.92
_03597_,3.92
_03676_,3.92
_03688_,3.92
_03722_,3.92
_03763_,3.92
_03783_,3.92
_03844_,3.92
_03955_,3.92
_03958_,3.92
_04002_,3.92
_04033_,3.92
_04037_,3.92
_04062_,3.92
_04079_,3.92
_04147_,3.92
_04178_,3.92
_04322_,3.92
_04325_,3.92
_04391_,3.92
_04428_,3.92
_04457_,3.92
_04480_,3.92
_04554_,3.92
_04591_,3.92
_04639_,3.92
_04688_,3.92
_04709_,3.92
_04812_,3.92
_04890_,3.92
_04942_,3.92
_04951_,3.92
_04957_,3.92
_05272_,3.92
_05303_,3.92
_05630_,3.92
_05650_,3.92
_05955_,3.92
_06004_,3.92
_06086_,3.92
_06154_,3.92
_06247_,3.92
_06283_,3.92
_06290_,3.92
_06302_,3.92
_06438_,3.92
_06456_,3.92
_06551_,3.92
_06575_,3.92
_06631_,3.92
_06638_,3.92
_06752_,3.92
_06863_,3.92
_07024_,3.92
_07093_,3.92
_07119_,3.92
_07176_,3.92
_07378_,3.92
_07469_,3.92
_07587_,3.92
_07846_,3.92
_07862_,3.92
_08001_,3.92
_08068_,3.92
_08169_,3.92
_08572_,3.92
_08907_,3.92
_09471_,3.92
_09498_,3.92
_09611_,3.92
_09620_,3.92
_10037_,3.92
_10196_,3.92
_10331_,3.92
_10521_,3.92
_10756_,3.92
_10784_,3.92
_10811_,3.92
_10897_,3.92
_10985_,3.92
_11007_,3.92
_11383_,3.92
_11395_,3.92
_11410_,3.92
_11415_,3.92
_11546_,3.92
_11651_,3.92
_11810_,3.92
_11885_,3.92
_11886_,3.92
_11916_,3.92
_11966_,3.92
_11986_,3.92
_12131_,3.92
_12166_,3.92
_12197_,3.92
_12198_,3.92
_12454_,3.92
_12473_,3.92
_12474_,3.92
_12498_,3.92
_12521_,3.92
_12568_,3.92
_12606_,3.92
_12674_,3.92
_12698_,3.92
_12742_,3.92
_12826_,3.92
_13015_,3.92
_13046_,3.92
_13120_,3.92
_13147_,3.92
_13231_,3.92
_13236_,3.92
_13337_,3.92
_13360_,3.92
_13364_,3.92
_13374_,3.92
_13398_,3.92
_13442_,3.92
_13557_,3.92
_13686_,3.92
_13876_,3.92
_14072_,3.92
_14420_,3.92
_14513_,3.92
_14772_,3.92
_14784_,3.92
_14822_,3.92
_14823_,3.92
_14864_,3.92
_14878_,3.92
_14905_,3.92
_14916_,3.92
_14954_,3.92
_15008_,3.92
_15048_,3.92
_15119_,3.92
_15220_,3.92
_15239_,3.92
_15380_,3.92
_15390_,3.92
_15516_,3.92
_15519_,3.92
_15630_,3.92
_15631_,3.92
_15783_,3.92
_15793_,3.92
_15879_,3.92
_15911_,3.92
_15916_,3.92
_15922_,3.92
_16017_,3.92
_16032_,3.92
_16086_,3.92
_16148_,3.92
_16177_,3.92
_16204_,3.92
_16207_,3.92
_16271_,3.92
_16370_,3.92
gpio_control_bidir_2\[2\].gpio_oe_override,3.92
net1838,3.92
net1839,3.92
net1844,3.92
gpio_control_in_2\[5\].gpio_oe_override,3.92
net1856,3.92
mgmt_buffers.la_data_in_mprj\[18\],3.92
mgmt_buffers.la_data_in_mprj\[22\],3.92
mgmt_buffers.la_data_in_mprj\[28\],3.92
mgmt_buffers.la_data_in_mprj\[33\],3.92
mgmt_buffers.la_data_in_mprj\[39\],3.92
mgmt_buffers.la_data_in_mprj\[48\],3.92
mgmt_buffers.la_data_in_mprj\[6\],3.92
mgmt_buffers.la_data_in_mprj_bar\[60\],3.92
pll.ringosc.dstage\[9\].id.d2,3.92
pll.ringosc.dstage\[9\].id.trim1b,3.92
soc.core.VexRiscv.DebugPlugin_disableEbreak,3.92
soc.core.interface6_bank_bus_dat_r\[0\],3.92
soc.core.multiregimpl19_regs1,3.92
net314,3.92
net2358,3.92
_05659_,3.46
_10215_,3.46
_11758_,3.46
_12219_,3.46
_14073_,3.46
_14368_,3.46
_02232_,3.41
_02246_,3.41
_02308_,3.41
_09472_,3.41
_11255_,3.41
_11305_,3.41
_15732_,3.41
soc.core.interface3_bank_bus_dat_r\[19\],3.41
soc.core.multiregimpl35_regs1,3.41
soc.core.uart_phy_rx_phase\[8\],3.41
soc.core.uart_phy_tx_phase\[31\],3.41
_00310_,3.36
_00440_,3.36
_00444_,3.36
_00590_,3.36
_00623_,3.36
_00894_,3.36
_00916_,3.36
_00934_,3.36
_00935_,3.36
_00945_,3.36
_00959_,3.36
_01006_,3.36
_01042_,3.36
_01045_,3.36
_01051_,3.36
_01063_,3.36
_01066_,3.36
_01126_,3.36
_01127_,3.36
_01139_,3.36
_01163_,3.36
_01172_,3.36
_01173_,3.36
_01174_,3.36
_01191_,3.36
_01222_,3.36
_01231_,3.36
_01254_,3.36
_01268_,3.36
_01326_,3.36
_01330_,3.36
_01349_,3.36
_01361_,3.36
_01362_,3.36
_01364_,3.36
_01365_,3.36
_01366_,3.36
_01375_,3.36
_01386_,3.36
_01392_,3.36
_01405_,3.36
_01474_,3.36
_01486_,3.36
_01519_,3.36
_01524_,3.36
_01555_,3.36
_01584_,3.36
_01661_,3.36
_01666_,3.36
_01694_,3.36
_01754_,3.36
_01769_,3.36
_01786_,3.36
_01800_,3.36
_01812_,3.36
_01829_,3.36
_01833_,3.36
_01858_,3.36
_01893_,3.36
_01916_,3.36
_01924_,3.36
_01928_,3.36
_01939_,3.36
_02036_,3.36
_02048_,3.36
_02059_,3.36
_02060_,3.36
_02069_,3.36
_02095_,3.36
_02117_,3.36
_02165_,3.36
_02166_,3.36
_02179_,3.36
_02293_,3.36
_02314_,3.36
_02327_,3.36
_02368_,3.36
_02392_,3.36
_02395_,3.36
_02486_,3.36
_02532_,3.36
_02536_,3.36
_02570_,3.36
_02588_,3.36
_02611_,3.36
_02642_,3.36
_02685_,3.36
_02721_,3.36
_02770_,3.36
_02776_,3.36
_02781_,3.36
_02788_,3.36
_02808_,3.36
_02829_,3.36
_02832_,3.36
_02871_,3.36
_03034_,3.36
_03036_,3.36
_03165_,3.36
_03201_,3.36
_03262_,3.36
_03269_,3.36
_03342_,3.36
_03353_,3.36
_03425_,3.36
_03442_,3.36
_03462_,3.36
_03479_,3.36
_03601_,3.36
_03606_,3.36
_03633_,3.36
_03750_,3.36
_03971_,3.36
_04019_,3.36
_04088_,3.36
_04097_,3.36
_04133_,3.36
_04145_,3.36
_04186_,3.36
_04201_,3.36
_04229_,3.36
_04258_,3.36
_04260_,3.36
_04273_,3.36
_04278_,3.36
_04284_,3.36
_04295_,3.36
_04298_,3.36
_04300_,3.36
_04314_,3.36
_04323_,3.36
_04353_,3.36
_04358_,3.36
_04359_,3.36
_04363_,3.36
_04385_,3.36
_04393_,3.36
_04464_,3.36
_04465_,3.36
_04495_,3.36
_04496_,3.36
_04596_,3.36
_04609_,3.36
_04647_,3.36
_04654_,3.36
_04665_,3.36
_04693_,3.36
_04712_,3.36
_04754_,3.36
_04757_,3.36
_04791_,3.36
_04823_,3.36
_04861_,3.36
_04888_,3.36
_04899_,3.36
_04920_,3.36
_04922_,3.36
_04932_,3.36
_05032_,3.36
_05129_,3.36
_05168_,3.36
_05454_,3.36
_05575_,3.36
_05591_,3.36
_05713_,3.36
_05987_,3.36
_06008_,3.36
_06081_,3.36
_06158_,3.36
_06269_,3.36
_06277_,3.36
_06339_,3.36
_06387_,3.36
_06431_,3.36
_06469_,3.36
_06518_,3.36
_06646_,3.36
_06716_,3.36
_06729_,3.36
_06773_,3.36
_06864_,3.36
_06991_,3.36
_07030_,3.36
_07043_,3.36
_07062_,3.36
_07080_,3.36
_07089_,3.36
_07191_,3.36
_07207_,3.36
_07282_,3.36
_07326_,3.36
_07381_,3.36
_07481_,3.36
_07504_,3.36
_07542_,3.36
_07543_,3.36
_07565_,3.36
_07704_,3.36
_07800_,3.36
_07858_,3.36
_07997_,3.36
_07998_,3.36
_08035_,3.36
_08059_,3.36
_08065_,3.36
_08158_,3.36
_08168_,3.36
_08250_,3.36
_08331_,3.36
_08578_,3.36
_08623_,3.36
_08708_,3.36
_08766_,3.36
_08931_,3.36
_09000_,3.36
_09176_,3.36
_09319_,3.36
_09414_,3.36
_09445_,3.36
_09596_,3.36
_10051_,3.36
_10140_,3.36
_10190_,3.36
_10247_,3.36
_10536_,3.36
_10584_,3.36
_10692_,3.36
_10727_,3.36
_10780_,3.36
_10829_,3.36
_10865_,3.36
_10878_,3.36
_10940_,3.36
_10981_,3.36
_10990_,3.36
_11004_,3.36
_11056_,3.36
_11197_,3.36
_11280_,3.36
_11299_,3.36
_11301_,3.36
_11400_,3.36
_11539_,3.36
_11639_,3.36
_11659_,3.36
_11689_,3.36
_11714_,3.36
_11781_,3.36
_11881_,3.36
_11892_,3.36
_11908_,3.36
_11932_,3.36
_11961_,3.36
_11962_,3.36
_11967_,3.36
_12004_,3.36
_12015_,3.36
_12016_,3.36
_12029_,3.36
_12082_,3.36
_12118_,3.36
_12220_,3.36
_12274_,3.36
_12406_,3.36
_12407_,3.36
_12438_,3.36
_12458_,3.36
_12463_,3.36
_12466_,3.36
_12527_,3.36
_12531_,3.36
_12543_,3.36
_12630_,3.36
_12644_,3.36
_12651_,3.36
_12652_,3.36
_12657_,3.36
_12678_,3.36
_12697_,3.36
_12706_,3.36
_13050_,3.36
_13118_,3.36
_13134_,3.36
_13263_,3.36
_13290_,3.36
_13315_,3.36
_13329_,3.36
_13347_,3.36
_13369_,3.36
_13376_,3.36
_13415_,3.36
_13485_,3.36
_13535_,3.36
_13576_,3.36
_13578_,3.36
_13582_,3.36
_13632_,3.36
_13740_,3.36
_13783_,3.36
_13815_,3.36
_13931_,3.36
_13934_,3.36
_13960_,3.36
_14081_,3.36
_14259_,3.36
_14378_,3.36
_14613_,3.36
_14653_,3.36
_14701_,3.36
_14766_,3.36
_14836_,3.36
_14863_,3.36
_14869_,3.36
_14913_,3.36
_14914_,3.36
_14960_,3.36
_14964_,3.36
_14972_,3.36
_14973_,3.36
_14977_,3.36
_15022_,3.36
_15178_,3.36
_15223_,3.36
_15313_,3.36
_15530_,3.36
_15544_,3.36
_15706_,3.36
_15745_,3.36
_15803_,3.36
_15862_,3.36
_15869_,3.36
_15872_,3.36
_15890_,3.36
_15923_,3.36
_15990_,3.36
_16043_,3.36
_16083_,3.36
_16096_,3.36
_16179_,3.36
_16329_,3.36
gpio_control_bidir_1\[0\].gpio_slew_sel,3.36
mgmt_buffers.la_data_in_enable\[54\],3.36
mgmt_buffers.la_data_in_mprj\[29\],3.36
mgmt_buffers.la_data_in_mprj_bar\[31\],3.36
soc.core.gpioin2_pending_re,3.36
net164,3.36
net229,3.36
net234,3.36
net269,3.36
net272,3.36
net300,3.36
net315,3.36
net317,3.36
net334,3.36
net340,3.36
net382,3.36
net383,3.36
_09493_,2.9
_10468_,2.9
_10657_,2.9
_11311_,2.9
_12682_,2.9
_12938_,2.9
_14608_,2.9
_14971_,2.9
_14989_,2.9
_15187_,2.9
_16085_,2.9
_16128_,2.9
_16137_,2.9
_16159_,2.9
_16217_,2.9
_16219_,2.9
_16227_,2.9
_16261_,2.9
_16283_,2.9
_16463_,2.9
mgmt_buffers.la_data_in_mprj_bar\[22\],2.9
mgmt_buffers.la_data_in_mprj_bar\[41\],2.9
mgmt_buffers.la_data_in_mprj_bar\[9\],2.9
pll.ringosc.dstage\[3\].id.trim0b,2.9
soc.core.gpioin1_gpioin1_trigger_d,2.9
_00083_,2.8
_00107_,2.8
_00749_,2.8
_00869_,2.8
_00957_,2.8
_00978_,2.8
_01056_,2.8
_01061_,2.8
_01069_,2.8
_01070_,2.8
_01072_,2.8
_01360_,2.8
_01652_,2.8
_01831_,2.8
_01867_,2.8
_01870_,2.8
_01964_,2.8
_02041_,2.8
_02057_,2.8
_02085_,2.8
_02096_,2.8
_02104_,2.8
_02119_,2.8
_02240_,2.8
_02331_,2.8
_02461_,2.8
_02501_,2.8
_02594_,2.8
_02660_,2.8
_02695_,2.8
_02741_,2.8
_02752_,2.8
_02866_,2.8
_02881_,2.8
_02888_,2.8
_02889_,2.8
_02890_,2.8
_02924_,2.8
_02925_,2.8
_02936_,2.8
_02937_,2.8
_02941_,2.8
_02997_,2.8
_03030_,2.8
_03033_,2.8
_03047_,2.8
_03088_,2.8
_03145_,2.8
_03195_,2.8
_03248_,2.8
_03263_,2.8
_03265_,2.8
_03266_,2.8
_03272_,2.8
_03288_,2.8
_03306_,2.8
_03309_,2.8
_03312_,2.8
_03315_,2.8
_03316_,2.8
_03368_,2.8
_03382_,2.8
_03384_,2.8
_03410_,2.8
_03412_,2.8
_03421_,2.8
_03437_,2.8
_03481_,2.8
_03490_,2.8
_03502_,2.8
_03528_,2.8
_03533_,2.8
_03576_,2.8
_03587_,2.8
_03600_,2.8
_03611_,2.8
_03632_,2.8
_03638_,2.8
_03644_,2.8
_03671_,2.8
_03696_,2.8
_03712_,2.8
_03721_,2.8
_03732_,2.8
_03746_,2.8
_03754_,2.8
_03780_,2.8
_03789_,2.8
_03805_,2.8
_03981_,2.8
_04071_,2.8
_04162_,2.8
_04192_,2.8
_04217_,2.8
_04233_,2.8
_04240_,2.8
_04248_,2.8
_04304_,2.8
_04334_,2.8
_04455_,2.8
_04517_,2.8
_04703_,2.8
_04756_,2.8
_04822_,2.8
_04840_,2.8
_04862_,2.8
_04887_,2.8
_04943_,2.8
_05037_,2.8
_05310_,2.8
_05325_,2.8
_05420_,2.8
_05424_,2.8
_05443_,2.8
_05446_,2.8
_05452_,2.8
_05663_,2.8
_05687_,2.8
_05692_,2.8
_05765_,2.8
_05995_,2.8
_06060_,2.8
_06211_,2.8
_06278_,2.8
_06311_,2.8
_06357_,2.8
_06381_,2.8
_06519_,2.8
_06531_,2.8
_06535_,2.8
_06582_,2.8
_06591_,2.8
_06633_,2.8
_06671_,2.8
_06722_,2.8
_06784_,2.8
_06813_,2.8
_06911_,2.8
_06964_,2.8
_06975_,2.8
_07002_,2.8
_07015_,2.8
_07034_,2.8
_07041_,2.8
_07067_,2.8
_07070_,2.8
_07111_,2.8
_07127_,2.8
_07183_,2.8
_07231_,2.8
_07344_,2.8
_07364_,2.8
_07430_,2.8
_07436_,2.8
_07450_,2.8
_07493_,2.8
_07498_,2.8
_07515_,2.8
_07539_,2.8
_07564_,2.8
_07573_,2.8
_07582_,2.8
_07602_,2.8
_07607_,2.8
_07702_,2.8
_07742_,2.8
_07831_,2.8
_07923_,2.8
_07952_,2.8
_08070_,2.8
_08088_,2.8
_08122_,2.8
_08134_,2.8
_08161_,2.8
_08211_,2.8
_08265_,2.8
_08289_,2.8
_08325_,2.8
_08363_,2.8
_08369_,2.8
_08490_,2.8
_08722_,2.8
_09135_,2.8
_09224_,2.8
_09276_,2.8
_09321_,2.8
_09365_,2.8
_09511_,2.8
_10101_,2.8
_10114_,2.8
_10154_,2.8
_10221_,2.8
_10249_,2.8
_10262_,2.8
_10281_,2.8
_10292_,2.8
_10311_,2.8
_10324_,2.8
_10364_,2.8
_10510_,2.8
_10517_,2.8
_10524_,2.8
_10549_,2.8
_10555_,2.8
_10709_,2.8
_10876_,2.8
_10907_,2.8
_10937_,2.8
_10953_,2.8
_10962_,2.8
_10969_,2.8
_10992_,2.8
_11045_,2.8
_11054_,2.8
_11165_,2.8
_11224_,2.8
_11251_,2.8
_11293_,2.8
_11349_,2.8
_11408_,2.8
_11483_,2.8
_11515_,2.8
_11517_,2.8
_11601_,2.8
_11896_,2.8
_11945_,2.8
_11969_,2.8
_12001_,2.8
_12033_,2.8
_12080_,2.8
_12114_,2.8
_12117_,2.8
_12133_,2.8
_12154_,2.8
_12181_,2.8
_12189_,2.8
_12216_,2.8
_12242_,2.8
_12243_,2.8
_12270_,2.8
_12275_,2.8
_12401_,2.8
_12468_,2.8
_12497_,2.8
_12500_,2.8
_12523_,2.8
_12530_,2.8
_12534_,2.8
_12570_,2.8
_12579_,2.8
_12587_,2.8
_12588_,2.8
_12609_,2.8
_12647_,2.8
_12696_,2.8
_12701_,2.8
_12712_,2.8
_12788_,2.8
_12821_,2.8
_12866_,2.8
_12898_,2.8
_12917_,2.8
_12935_,2.8
_12942_,2.8
_12963_,2.8
_13062_,2.8
_13136_,2.8
_13165_,2.8
_13182_,2.8
_13203_,2.8
_13365_,2.8
_13396_,2.8
_13528_,2.8
_13533_,2.8
_13691_,2.8
_13826_,2.8
_13827_,2.8
_13831_,2.8
_13859_,2.8
_13882_,2.8
_13889_,2.8
_14047_,2.8
_14059_,2.8
_14079_,2.8
_14110_,2.8
_14193_,2.8
_14222_,2.8
_14239_,2.8
_14249_,2.8
_14421_,2.8
_14431_,2.8
_14591_,2.8
_14621_,2.8
_14710_,2.8
_14775_,2.8
_14903_,2.8
_14928_,2.8
_14930_,2.8
_14933_,2.8
_14979_,2.8
_14988_,2.8
_15047_,2.8
_15058_,2.8
_15061_,2.8
_15064_,2.8
_15197_,2.8
_15253_,2.8
_15271_,2.8
_15417_,2.8
_15422_,2.8
_15520_,2.8
_15521_,2.8
_15542_,2.8
_15546_,2.8
_15607_,2.8
_15619_,2.8
_15644_,2.8
_15670_,2.8
_15689_,2.8
_15777_,2.8
_15800_,2.8
_15814_,2.8
_15816_,2.8
_15828_,2.8
_15868_,2.8
_15899_,2.8
_15980_,2.8
_15988_,2.8
_16084_,2.8
_16087_,2.8
_16098_,2.8
_16109_,2.8
_16119_,2.8
_16229_,2.8
_16253_,2.8
_16273_,2.8
_16290_,2.8
_16325_,2.8
mgmt_buffers.la_data_in_mprj_bar\[1\],2.8
mgmt_buffers.la_data_in_mprj_bar\[52\],2.8
mgmt_buffers.la_data_in_mprj_bar\[55\],2.8
mgmt_buffers.la_data_in_mprj_bar\[61\],2.8
pll.ringosc.iss.one,2.8
_00118_,2.24
_00902_,2.24
_00933_,2.24
_01023_,2.24
_01040_,2.24
_01054_,2.24
_01150_,2.24
_01182_,2.24
_01264_,2.24
_01317_,2.24
_01338_,2.24
_01369_,2.24
_01418_,2.24
_01423_,2.24
_01461_,2.24
_01478_,2.24
_01490_,2.24
_01512_,2.24
_01535_,2.24
_01556_,2.24
_01563_,2.24
_01657_,2.24
_01693_,2.24
_01706_,2.24
_01726_,2.24
_01759_,2.24
_01843_,2.24
_01917_,2.24
_01954_,2.24
_01962_,2.24
_01988_,2.24
_02077_,2.24
_02134_,2.24
_02277_,2.24
_02280_,2.24
_02291_,2.24
_02328_,2.24
_02341_,2.24
_02422_,2.24
_02436_,2.24
_02447_,2.24
_02514_,2.24
_02572_,2.24
_02626_,2.24
_02627_,2.24
_02636_,2.24
_02652_,2.24
_02656_,2.24
_02661_,2.24
_02707_,2.24
_02727_,2.24
_02737_,2.24
_02831_,2.24
_02864_,2.24
_02919_,2.24
_02958_,2.24
_03022_,2.24
_03042_,2.24
_03050_,2.24
_03156_,2.24
_03166_,2.24
_03270_,2.24
_03274_,2.24
_03296_,2.24
_03326_,2.24
_03402_,2.24
_03540_,2.24
_03595_,2.24
_03619_,2.24
_03663_,2.24
_04016_,2.24
_04164_,2.24
_04165_,2.24
_04203_,2.24
_04294_,2.24
_04356_,2.24
_04362_,2.24
_04566_,2.24
_04706_,2.24
_04723_,2.24
_04780_,2.24
_04844_,2.24
_04845_,2.24
_04927_,2.24
_04939_,2.24
_05448_,2.24
_05607_,2.24
_05977_,2.24
_06217_,2.24
_06343_,2.24
_06414_,2.24
_06464_,2.24
_06559_,2.24
_06663_,2.24
_06673_,2.24
_06692_,2.24
_06761_,2.24
_06787_,2.24
_06891_,2.24
_07005_,2.24
_07053_,2.24
_07167_,2.24
_07536_,2.24
_07916_,2.24
_07992_,2.24
_08011_,2.24
_08023_,2.24
_08175_,2.24
_08403_,2.24
_08665_,2.24
_09299_,2.24
_09417_,2.24
_09790_,2.24
_10494_,2.24
_10497_,2.24
_10554_,2.24
_10599_,2.24
_10607_,2.24
_10675_,2.24
_10778_,2.24
_10804_,2.24
_10817_,2.24
_11003_,2.24
_11006_,2.24
_11152_,2.24
_11277_,2.24
_12507_,2.24
_12648_,2.24
_12904_,2.24
_13019_,2.24
_13302_,2.24
_13324_,2.24
_13338_,2.24
_13348_,2.24
_13370_,2.24
_13914_,2.24
_13940_,2.24
_13972_,2.24
_14147_,2.24
_14409_,2.24
_14410_,2.24
_14790_,2.24
_14861_,2.24
_15329_,2.24
_15536_,2.24
_15554_,2.24
_15641_,2.24
_15948_,2.24
_00901_,1.68
_00908_,1.68
_06087_,1.68
_07900_,1.68
