

#ifndef _SUNXI_CPU_SUN3IW2_H
#define _SUNXI_CPU_SUN3IW2_H

/*
* F1C800 SUN3IW2P2		
* F1D100 SUN3IW2P1
*/

#define SUNXI_DRAM_VIRTBASE		0xc2000000

#define SUNXI_SRAM_A1_BASE		0x00000000
#define SUNXI_SRAM_A1_SIZE		(16 * 1024)		/* 16k size, permanet mappings. borrow 4k. */

#define SUNXI_SRAM_C_BASE		0x00004000		/* 32, 20 from De, 12 from VE*/
#define SUNXI_SRAMC_DE_BASE		0x00004000
#define SUNXI_SRAMC_DE_SZ		0x00005000
#define SUNXI_SRAMC_VE_BASE		0x00009000
#define SUNXI_SRAMC_VE_SZ		0x00003000

#define SUNXI_DE_BASE			0x01000000
#define SUNXI_CPU_CTRL_BASE		0x01C00000
#define SUNXI_DMA_BASE			0x01c02000
#define SUNXI_TS_BASE			0x01c03000
#define SUNXI_SPI0_BASE			0x01c05000
#define SUNXI_SPI1_BASE			0x01c06000
#define SUNXI_VE_BASE			0x01c0e000
#define SUNXI_MMC0_BASE			0x01c0f000
#define SUNXI_MMC1_BASE			0x01c10000
#define SUNXI_MMC2_BASE			0x01c10000		/* Stub */
#define SUNXI_MMC3_BASE			0x01c10000		/* Stub */
#define SUNXI_OTG_DEV_BASE		0x01c13000		/* OTG Device */
#define SUNXI_OTG_PHY_BASE		0x01c14000		/* OTG EHCI0/OHCI0 */
#define SUNXI_CE_BASE			0x01c15000
#define SUNXI_SID_BASE			0x01c16000
#define SUNXI_CCM_BASE			0x01c20000
#define SUNXI_INTC_BASE			0x01c20400
#define SUNXI_PIO_BASE			0x01c20800
#define SUNXI_TIMER_BASE		0x01c20c00
#define SUNXI_PWM_BASE			0x01c21000
#define SUNXI_RTC_BASE			0x01c21400
#define SUNXI_I2S_BASE			0x01c22000
#define SUNXI_CIR_BASE			0x01c22c00
#define SUNXI_LRADC_BASE		0x01c23400
#define SUNXI_TP_BASE			0x01c24400
#define SUNXI_UART0_BASE		0x01c25000
#define SUNXI_UART1_BASE		0x01c25400
#define SUNXI_UART2_BASE		0x01c25800
#define SUNXI_TWI0_BASE			0x01c27000
#define SUNXI_TWI1_BASE			0x01c27400
#define SUNXI_TWI2_BASE			0x01c27800
#define SUNXI_SCR_BASE			0x01c27c00
#define SUNXI_TVD_TOP_BASE		0x01c30000
#define SUNXI_TVD_BASE			0x01c31000
#define SUNXI_DRAM_COM_BASE		0x01c62000
#define SUNXI_DRAM_CTL_BASE		0x01c63000
#define SUNXI_TCON_TOP_BASE		0x01c70000
#define SUNXI_TCON_LCD0_BASE	0x01c71000
#define SUNXI_TCON_TV0_BASE		0x01c73000
#define SUNXI_TVE_TOP_BASE		0x01c90000
#define SUNXI_TVE_BASE			0x01c94000
#define SUNXI_MIPI_DSI_BASE		0x01ca0000
#define SUNXI_MIPI_DSI_PHY_BASE	0x01ca1000
#define SUNXI_DE_INTERLACER_BASE	0x01e70000
#define SUNXI_DRAM_BASE			0x80000000


#define SUNXI_R_TWI_BASE		0x01f02400
#define SUNXI_R_UART_BASE		0x01f02800
#define SUNXI_R_PIO_BASE		0x01f02c00
#define SUN6I_P2WI_BASE			0x01f03400
#define SUNXI_RSB_BASE			0x01f03400

#define SUNXI_BROM_BASE			0xffff0000	/* 32 kiB */

#define SUNXI_CPU_CFG			(SUNXI_TIMER_BASE + 0x13c)

#ifndef __ASSEMBLY__
void sunxi_board_init(void);
void sunxi_reset(void);
int sunxi_get_ss_bonding_id(void);
int sunxi_get_sid(unsigned int *sid);
#endif /* __ASSEMBLY__ */

#endif /* _SUNXI_CPU__SUN3IW2_H */