digraph "ICFG" {
	label="ICFG";

	Node0x5d36e611a160 [shape=record,color=purple,label="{GlobalICFGNode0\nCopyStmt: [Var1 \<-- Var0]  \nConstNullPtrValVar ID: 0\n ptr null \{ constant data \}\nAddrStmt: [Var17 \<-- Var18]  \nConstIntValVar ID: 17\n i32 0 \{ constant data \}\nAddrStmt: [Var22 \<-- Var23]  \nConstIntValVar ID: 22\n i32 10 \{ constant data \}\nAddrStmt: [Var10 \<-- Var11]  \nConstIntValVar ID: 10\n i32 1 \{ constant data \}\nAddrStmt: [Var4 \<-- Var5]  \nFunValVar ID: 4\nmain\nAddrStmt: [Var37 \<-- Var38]  \nFunValVar ID: 37\nsvf_assert}"];
	Node0x5d36e611a160 -> Node0x5d36e6140490[style=solid];
	Node0x5d36e6140490 [shape=record,color=yellow,label="{FunEntryICFGNode1 \{fun: main\}}"];
	Node0x5d36e6140490 -> Node0x5d36e6104900[style=solid];
	Node0x5d36e6152880 [shape=record,color=green,label="{FunExitICFGNode2 \{fun: main\}\nPhiStmt: [Var6 \<-- ([Var39, ICFGNode24],)]  \nValVar ID: 40\n   ret i32 %4 }"];
	Node0x5d36e6104900 [shape=record,color=black,label="{IntraICFGNode3 \{fun: main\}\nAddrStmt: [Var8 \<-- Var9]  \nValVar ID: 8\n   %retval = alloca i32, align 4 }"];
	Node0x5d36e6104900 -> Node0x5d36e6119c10[style=solid];
	Node0x5d36e6119c10 [shape=record,color=black,label="{IntraICFGNode4 \{fun: main\}\nAddrStmt: [Var12 \<-- Var13]  \nValVar ID: 12\n   %x.addr = alloca i32, align 4 }"];
	Node0x5d36e6119c10 -> Node0x5d36e615ce90[style=solid];
	Node0x5d36e615ce90 [shape=record,color=black,label="{IntraICFGNode5 \{fun: main\}\nAddrStmt: [Var14 \<-- Var15]  \nValVar ID: 14\n   %y = alloca i32, align 4 }"];
	Node0x5d36e615ce90 -> Node0x5d36e6128950[style=solid];
	Node0x5d36e6128950 [shape=record,color=black,label="{IntraICFGNode6 \{fun: main\}\nStoreStmt: [Var8 \<-- Var17]  \nValVar ID: 16\n   store i32 0, ptr %retval, align 4 }"];
	Node0x5d36e6128950 -> Node0x5d36e612aa10[style=solid];
	Node0x5d36e612aa10 [shape=record,color=black,label="{IntraICFGNode7 \{fun: main\}\nStoreStmt: [Var12 \<-- Var7]  \nValVar ID: 19\n   store i32 %x, ptr %x.addr, align 4 }"];
	Node0x5d36e612aa10 -> Node0x5d36e615d6d0[style=solid];
	Node0x5d36e615d6d0 [shape=record,color=black,label="{IntraICFGNode8 \{fun: main\}\nLoadStmt: [Var20 \<-- Var12]  \nValVar ID: 20\n   %0 = load i32, ptr %x.addr, align 4 }"];
	Node0x5d36e615d6d0 -> Node0x5d36e610d820[style=solid];
	Node0x5d36e610d820 [shape=record,color=black,label="{IntraICFGNode9 \{fun: main\}\nCmpStmt: [Var21 \<-- (Var20 predicate38 Var22)]  \nValVar ID: 21\n   %cmp = icmp sgt i32 %0, 10 }"];
	Node0x5d36e610d820 -> Node0x5d36e612e0d0[style=solid];
	Node0x5d36e612e0d0 [shape=record,color=black,label="{IntraICFGNode10 \{fun: main\}\nBranchStmt: [Condition Var21]\nSuccessor 0 ICFGNode11   Successor 1 ICFGNode12   \nValVar ID: 24\n   br i1 %cmp, label %if.then, label %if.else }"];
	Node0x5d36e612e0d0 -> Node0x5d36e612e240[style=solid];
	Node0x5d36e612e0d0 -> Node0x5d36e612e3b0[style=solid];
	Node0x5d36e612e240 [shape=record,color=black,label="{IntraICFGNode11 \{fun: main\}\nLoadStmt: [Var25 \<-- Var12]  \nValVar ID: 25\n   %1 = load i32, ptr %x.addr, align 4 }"];
	Node0x5d36e612e240 -> Node0x5d36e612e9f0[style=solid];
	Node0x5d36e612e3b0 [shape=record,color=black,label="{IntraICFGNode12 \{fun: main\}\nStoreStmt: [Var14 \<-- Var22]  \nValVar ID: 30\n   store i32 10, ptr %y, align 4 }"];
	Node0x5d36e612e3b0 -> Node0x5d36e6127fa0[style=solid];
	Node0x5d36e612e9f0 [shape=record,color=black,label="{IntraICFGNode13 \{fun: main\}\nBinaryOPStmt: [Var26 \<-- (Var25 opcode13 Var10)]  \nValVar ID: 26\n   %add = add nsw i32 %1, 1 }"];
	Node0x5d36e612e9f0 -> Node0x5d36e6117850[style=solid];
	Node0x5d36e6127fa0 [shape=record,color=black,label="{IntraICFGNode14 \{fun: main\}\nBranchStmt: [ Unconditional branch]\nSuccessor 0 ICFGNode16   \nValVar ID: 31\n   br label %if.end }"];
	Node0x5d36e6127fa0 -> Node0x5d36e6157800[style=solid];
	Node0x5d36e6117850 [shape=record,color=black,label="{IntraICFGNode15 \{fun: main\}\nStoreStmt: [Var14 \<-- Var26]  \nValVar ID: 27\n   store i32 %add, ptr %y, align 4 }"];
	Node0x5d36e6117850 -> Node0x5d36e610e300[style=solid];
	Node0x5d36e6157800 [shape=record,color=black,label="{IntraICFGNode16 \{fun: main\}\nLoadStmt: [Var32 \<-- Var14]  \nValVar ID: 32\n   %2 = load i32, ptr %y, align 4 }"];
	Node0x5d36e6157800 -> Node0x5d36e6102ac0[style=solid];
	Node0x5d36e610e300 [shape=record,color=black,label="{IntraICFGNode17 \{fun: main\}\nBranchStmt: [ Unconditional branch]\nSuccessor 0 ICFGNode16   \nValVar ID: 28\n   br label %if.end }"];
	Node0x5d36e610e300 -> Node0x5d36e6157800[style=solid];
	Node0x5d36e6102ac0 [shape=record,color=black,label="{IntraICFGNode18 \{fun: main\}\nLoadStmt: [Var33 \<-- Var12]  \nValVar ID: 33\n   %3 = load i32, ptr %x.addr, align 4 }"];
	Node0x5d36e6102ac0 -> Node0x5d36e612a370[style=solid];
	Node0x5d36e612a370 [shape=record,color=black,label="{IntraICFGNode19 \{fun: main\}\nBinaryOPStmt: [Var34 \<-- (Var33 opcode13 Var10)]  \nValVar ID: 34\n   %add1 = add nsw i32 %3, 1 }"];
	Node0x5d36e612a370 -> Node0x5d36e615d180[style=solid];
	Node0x5d36e615d180 [shape=record,color=black,label="{IntraICFGNode20 \{fun: main\}\nCmpStmt: [Var35 \<-- (Var32 predicate39 Var34)]  \nValVar ID: 35\n   %cmp2 = icmp sge i32 %2, %add1 }"];
	Node0x5d36e615d180 -> Node0x5d36e6147300[style=solid];
	Node0x5d36e6147300 [shape=record,color=red,label="{CallICFGNode21 \{fun: main\}\n   call void @svf_assert(i1 noundef zeroext %cmp2) CallICFGNode: }"];
	Node0x5d36e6147300 -> Node0x5d36e60faf50[style=solid];
	Node0x5d36e60faf50 [shape=record,color=blue,label="{RetICFGNode22 \{fun: main\}\n   call void @svf_assert(i1 noundef zeroext %cmp2) RetICFGNode: }"];
	Node0x5d36e60faf50 -> Node0x5d36e615d300[style=solid];
	Node0x5d36e615d300 [shape=record,color=black,label="{IntraICFGNode23 \{fun: main\}\nLoadStmt: [Var39 \<-- Var8]  \nValVar ID: 39\n   %4 = load i32, ptr %retval, align 4 }"];
	Node0x5d36e615d300 -> Node0x5d36e615e020[style=solid];
	Node0x5d36e615e020 [shape=record,color=black,label="{IntraICFGNode24 \{fun: main\}\n   ret i32 %4 }"];
	Node0x5d36e615e020 -> Node0x5d36e6152880[style=solid];
}
