Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: EX30_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "EX30_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "EX30_top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : EX30_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Desktop/Projects/lab11_3/ipcore_dir/brom8X16.v" into library work
Parsing module <brom8X16>.
Analyzing Verilog file "/home/ise/Desktop/Projects/lab11_3/hex7seg.v" into library work
Parsing module <hex7seg>.
Analyzing Verilog file "/home/ise/Desktop/Projects/lab11_3/clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "/home/ise/Desktop/Projects/lab11_3/EX30_top.v" into library work
Parsing module <EX30_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ise/Desktop/Projects/lab11_3/EX30_top.v" Line 34: Port clk25 is not connected to this instance

Elaborating module <EX30_top>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/Projects/lab11_3/clkdiv.v" Line 36: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <hex7seg>.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/Projects/lab11_3/hex7seg.v" Line 73: Signal <aen> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Desktop/Projects/lab11_3/hex7seg.v" Line 74: Signal <s> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Desktop/Projects/lab11_3/hex7seg.v" Line 82: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <brom8X16>.
WARNING:HDLCompiler:1499 - "/home/ise/Desktop/Projects/lab11_3/ipcore_dir/brom8X16.v" Line 39: Empty module <brom8X16> remains a black box.
WARNING:HDLCompiler:189 - "/home/ise/Desktop/Projects/lab11_3/EX30_top.v" Line 48: Size mismatch in connection of port <addra>. Formal port size is 3-bit while actual signal size is 4-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <EX30_top>.
    Related source file is "/home/ise/Desktop/Projects/lab11_3/EX30_top.v".
WARNING:Xst:647 - Input <btn<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Desktop/Projects/lab11_3/EX30_top.v" line 34: Output port <clk25> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Desktop/Projects/lab11_3/EX30_top.v" line 34: Output port <clk3> of the instance <U1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <EX30_top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "/home/ise/Desktop/Projects/lab11_3/clkdiv.v".
    Found 25-bit register for signal <q>.
    Found 25-bit adder for signal <q[24]_GND_2_o_add_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <hex7seg>.
    Related source file is "/home/ise/Desktop/Projects/lab11_3/hex7seg.v".
    Found 2-bit register for signal <s>.
    Found 2-bit adder for signal <s[1]_GND_3_o_add_11_OUT> created at line 82.
    Found 16x7-bit Read Only RAM for signal <a_to_g>
    Found 1-bit 4-to-1 multiplexer for signal <GND_3_o_GND_3_o_equal_4_o> created at line 73.
    Found 1-bit 4-to-1 multiplexer for signal <digit<3>> created at line 50.
    Found 1-bit 4-to-1 multiplexer for signal <digit<2>> created at line 50.
    Found 1-bit 4-to-1 multiplexer for signal <digit<1>> created at line 50.
    Found 1-bit 4-to-1 multiplexer for signal <digit<0>> created at line 50.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <hex7seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 25-bit adder                                          : 1
# Registers                                            : 2
 2-bit register                                        : 1
 25-bit register                                       : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/brom8X16.ngc>.
Loading core <brom8X16> for timing and area information for instance <U5>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <hex7seg>.
The following registers are absorbed into counter <s>: 1 register on signal <s>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_a_to_g> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <a_to_g>        |          |
    -----------------------------------------------------------------------
Unit <hex7seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <U1/q_18> of sequential type is unconnected in block <EX30_top>.
WARNING:Xst:2677 - Node <U1/q_19> of sequential type is unconnected in block <EX30_top>.
WARNING:Xst:2677 - Node <U1/q_20> of sequential type is unconnected in block <EX30_top>.
WARNING:Xst:2677 - Node <U1/q_21> of sequential type is unconnected in block <EX30_top>.
WARNING:Xst:2677 - Node <U1/q_22> of sequential type is unconnected in block <EX30_top>.
WARNING:Xst:2677 - Node <U1/q_23> of sequential type is unconnected in block <EX30_top>.
WARNING:Xst:2677 - Node <U1/q_24> of sequential type is unconnected in block <EX30_top>.

Optimizing unit <EX30_top> ...

Optimizing unit <hex7seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block EX30_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : EX30_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 77
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 17
#      LUT2                        : 2
#      LUT4                        : 8
#      LUT5                        : 1
#      LUT6                        : 8
#      MUXCY                       : 17
#      VCC                         : 2
#      XORCY                       : 18
# FlipFlops/Latches                : 20
#      FDC                         : 20
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 4
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  126800     0%  
 Number of Slice LUTs:                   38  out of  63400     0%  
    Number used as Logic:                38  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     38
   Number with an unused Flip Flop:      18  out of     38    47%  
   Number with an unused LUT:             0  out of     38     0%  
   Number of fully used LUT-FF pairs:    20  out of     38    52%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  21  out of    210    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 19    |
U1/q_17                            | NONE(X2/s_1)           | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.852ns (Maximum Frequency: 539.869MHz)
   Minimum input arrival time before clock: 0.726ns
   Maximum output required time after clock: 3.464ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 1.852ns (frequency: 539.869MHz)
  Total number of paths / destination ports: 171 / 18
-------------------------------------------------------------------------
Delay:               1.852ns (Levels of Logic = 19)
  Source:            U1/q_0 (FF)
  Destination:       U1/q_17 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: U1/q_0 to U1/q_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  U1/q_0 (U1/q_0)
     INV:I->O              1   0.113   0.000  U1/Mcount_q_lut<0>_INV_0 (U1/Mcount_q_lut<0>)
     MUXCY:S->O            1   0.353   0.000  U1/Mcount_q_cy<0> (U1/Mcount_q_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<1> (U1/Mcount_q_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<2> (U1/Mcount_q_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<3> (U1/Mcount_q_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<4> (U1/Mcount_q_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<5> (U1/Mcount_q_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<6> (U1/Mcount_q_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<7> (U1/Mcount_q_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<8> (U1/Mcount_q_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<9> (U1/Mcount_q_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<10> (U1/Mcount_q_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<11> (U1/Mcount_q_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<12> (U1/Mcount_q_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<13> (U1/Mcount_q_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<14> (U1/Mcount_q_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U1/Mcount_q_cy<15> (U1/Mcount_q_cy<15>)
     MUXCY:CI->O           0   0.023   0.000  U1/Mcount_q_cy<16> (U1/Mcount_q_cy<16>)
     XORCY:CI->O           1   0.370   0.000  U1/Mcount_q_xor<17> (Result<17>)
     FDC:D                     0.008          U1/q_17
    ----------------------------------------
    Total                      1.852ns (1.573ns logic, 0.279ns route)
                                       (84.9% logic, 15.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/q_17'
  Clock period: 1.082ns (frequency: 924.300MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.082ns (Levels of Logic = 1)
  Source:            X2/s_0 (FF)
  Destination:       X2/s_0 (FF)
  Source Clock:      U1/q_17 rising
  Destination Clock: U1/q_17 rising

  Data Path: X2/s_0 to X2/s_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.321  X2/s_0 (X2/s_0)
     INV:I->O              1   0.113   0.279  X2/Mcount_s_xor<0>11_INV_0 (X2/Result<0>)
     FDC:D                     0.008          X2/s_0
    ----------------------------------------
    Total                      1.082ns (0.482ns logic, 0.600ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.726ns (Levels of Logic = 2)
  Source:            btn<2> (PAD)
  Destination:       U5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination Clock: mclk rising

  Data Path: btn<2> to U5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.283  btn_2_IBUF (btn_2_IBUF)
     begin scope: 'U5:addra<2>'
     RAMB18E1:ADDRARDADDR7        0.442          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      0.726ns (0.443ns logic, 0.283ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/q_17'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.717ns (Levels of Logic = 1)
  Source:            clrbtn (PAD)
  Destination:       X2/s_1 (FF)
  Destination Clock: U1/q_17 rising

  Data Path: clrbtn to X2/s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.001   0.367  clrbtn_IBUF (clrbtn_IBUF)
     FDC:CLR                   0.349          X2/s_0
    ----------------------------------------
    Total                      0.717ns (0.350ns logic, 0.367ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/q_17'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              2.153ns (Levels of Logic = 3)
  Source:            X2/s_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      U1/q_17 rising

  Data Path: X2/s_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.735  X2/s_0 (X2/s_0)
     LUT6:I0->O            7   0.097   0.584  X2/Mmux_digit<2>11 (X2/digit<2>)
     LUT4:I0->O            1   0.097   0.279  X2/Mram_a_to_g111 (seg_1_OBUF)
     OBUF:I->O                 0.000          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      2.153ns (0.555ns logic, 1.598ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 136 / 10
-------------------------------------------------------------------------
Offset:              3.464ns (Levels of Logic = 4)
  Source:            U5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       seg<6> (PAD)
  Source Clock:      mclk rising

  Data Path: U5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO8    2   1.846   0.561  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<4>)
     end scope: 'U5:douta<4>'
     LUT6:I2->O            7   0.097   0.584  X2/Mmux_digit<0>11 (X2/digit<0>)
     LUT4:I0->O            1   0.097   0.279  X2/Mram_a_to_g51 (seg_5_OBUF)
     OBUF:I->O                 0.000          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      3.464ns (2.040ns logic, 1.424ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/q_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/q_17        |    1.082|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    1.852|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.79 secs
 
--> 


Total memory usage is 602024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    4 (   0 filtered)

