

================================================================
== Vitis HLS Report for 'adpcm_main'
================================================================
* Date:           Tue Mar 25 17:16:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13404|    13504|  0.107 ms|  0.108 ms|  13405|  13505|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_reset_fu_243   |reset   |       51|       51|  0.408 us|  0.408 us|   51|   51|       no|
        |grp_encode_fu_333  |encode  |      165|      167|  1.320 us|  1.336 us|  165|  167|       no|
        |grp_decode_fu_399  |decode  |       95|       95|  0.760 us|  0.760 us|   95|   95|       no|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- adpcm_main_label12  |     8400|     8500|  168 ~ 170|          -|          -|    50|        no|
        |- adpcm_main_label13  |     4950|     4950|         99|          -|          -|    50|        no|
        +----------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      66|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|    54|     1747|    7658|    -|
|Memory               |        0|     -|      352|     367|    0|
|Multiplexer          |        -|     -|        -|    1248|    -|
|Register             |        -|     -|      926|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    54|     3025|    9339|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+----+------+------+-----+
    |      Instance     | Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+--------+---------+----+------+------+-----+
    |grp_decode_fu_399  |decode  |        0|  22|   640|  3389|    0|
    |grp_encode_fu_333  |encode  |        0|  32|  1087|  4114|    0|
    |grp_reset_fu_243   |reset   |        0|   0|    20|   155|    0|
    +-------------------+--------+---------+----+------+------+-----+
    |Total              |        |        0|  54|  1747|  7658|    0|
    +-------------------+--------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |accumc_U           |accumc_RAM_AUTO_1R1W         |        0|  32|  33|    0|    11|   32|     1|          352|
    |accumd_U           |accumc_RAM_AUTO_1R1W         |        0|  32|  33|    0|    11|   32|     1|          352|
    |delay_bpl_U        |delay_bpl_RAM_AUTO_1R1W      |        0|  32|  33|    0|     6|   32|     1|          192|
    |delay_bph_U        |delay_bpl_RAM_AUTO_1R1W      |        0|  32|  33|    0|     6|   32|     1|          192|
    |dec_del_bpl_U      |delay_bpl_RAM_AUTO_1R1W      |        0|  32|  33|    0|     6|   32|     1|          192|
    |dec_del_bph_U      |delay_bpl_RAM_AUTO_1R1W      |        0|  32|  33|    0|     6|   32|     1|          192|
    |delay_dltx_U       |delay_dltx_RAM_AUTO_1R1W     |        0|  16|  17|    0|     6|   16|     1|           96|
    |delay_dhx_U        |delay_dltx_RAM_AUTO_1R1W     |        0|  16|  17|    0|     6|   16|     1|           96|
    |dec_del_dltx_U     |delay_dltx_RAM_AUTO_1R1W     |        0|  16|  17|    0|     6|   16|     1|           96|
    |dec_del_dhx_U      |delay_dltx_RAM_AUTO_1R1W     |        0|  16|  17|    0|     6|   16|     1|           96|
    |h_U                |h_ROM_AUTO_1R                |        0|  16|  17|    0|    24|   15|     1|          360|
    |ilb_table_U        |ilb_table_ROM_AUTO_1R        |        0|  16|  17|    0|    32|   12|     1|          384|
    |qq4_code4_table_U  |qq4_code4_table_ROM_AUTO_1R  |        0|  16|  17|    0|    16|   16|     1|          256|
    |tqmf_U             |tqmf_RAM_AUTO_1R1W           |        0|  32|  33|    0|    24|   32|     1|          768|
    |wl_code_table_U    |wl_code_table_ROM_AUTO_1R    |        0|  16|  17|    0|    16|   13|     1|          208|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                             |        0| 352| 367|    0|   182|  344|    15|         3832|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln217_fu_478_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln223_fu_536_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln217_fu_472_p2  |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln223_fu_530_p2  |      icmp|   0|  0|  13|           6|           5|
    |or_ln219_fu_497_p2    |        or|   0|  0|   7|           7|           1|
    |or_ln227_fu_579_p2    |        or|   0|  0|   7|           7|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  66|          38|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |accumc_address0           |  14|          3|    4|         12|
    |accumc_ce0                |  14|          3|    1|          3|
    |accumc_d0                 |  14|          3|   32|         96|
    |accumc_we0                |  14|          3|    1|          3|
    |accumd_address0           |  14|          3|    4|         12|
    |accumd_ce0                |  14|          3|    1|          3|
    |accumd_d0                 |  14|          3|   32|         96|
    |accumd_we0                |  14|          3|    1|          3|
    |ah1                       |   9|          2|   16|         32|
    |ah2                       |   9|          2|   15|         30|
    |al1                       |   9|          2|   16|         32|
    |al2                       |   9|          2|   15|         30|
    |ap_NS_fsm                 |  54|         10|    1|         10|
    |dec_ah1                   |   9|          2|   16|         32|
    |dec_ah2                   |   9|          2|   15|         30|
    |dec_al1                   |   9|          2|   16|         32|
    |dec_al2                   |   9|          2|   15|         30|
    |dec_del_bph_address0      |  14|          3|    3|          9|
    |dec_del_bph_ce0           |  14|          3|    1|          3|
    |dec_del_bph_d0            |  14|          3|   32|         96|
    |dec_del_bph_we0           |  14|          3|    1|          3|
    |dec_del_bpl_address0      |  14|          3|    3|          9|
    |dec_del_bpl_ce0           |  14|          3|    1|          3|
    |dec_del_bpl_d0            |  14|          3|   32|         96|
    |dec_del_bpl_we0           |  14|          3|    1|          3|
    |dec_del_dhx_address0      |  14|          3|    3|          9|
    |dec_del_dhx_ce0           |  14|          3|    1|          3|
    |dec_del_dhx_ce1           |   9|          2|    1|          2|
    |dec_del_dhx_d0            |  14|          3|   16|         48|
    |dec_del_dhx_we0           |  14|          3|    1|          3|
    |dec_del_dhx_we1           |   9|          2|    1|          2|
    |dec_del_dltx_address0     |  14|          3|    3|          9|
    |dec_del_dltx_ce0          |  14|          3|    1|          3|
    |dec_del_dltx_ce1          |   9|          2|    1|          2|
    |dec_del_dltx_d0           |  14|          3|   16|         48|
    |dec_del_dltx_we0          |  14|          3|    1|          3|
    |dec_del_dltx_we1          |   9|          2|    1|          2|
    |dec_deth                  |   9|          2|   15|         30|
    |dec_detl                  |   9|          2|   15|         30|
    |dec_nbh                   |   9|          2|   15|         30|
    |dec_nbl                   |   9|          2|   15|         30|
    |dec_ph1                   |   9|          2|   32|         64|
    |dec_ph2                   |   9|          2|   32|         64|
    |dec_plt1                  |   9|          2|   32|         64|
    |dec_plt2                  |   9|          2|   32|         64|
    |dec_rh1                   |   9|          2|   31|         62|
    |dec_rh2                   |   9|          2|   31|         62|
    |dec_rlt1                  |   9|          2|   31|         62|
    |dec_rlt2                  |   9|          2|   31|         62|
    |delay_bph_address0        |  14|          3|    3|          9|
    |delay_bph_ce0             |  14|          3|    1|          3|
    |delay_bph_d0              |  14|          3|   32|         96|
    |delay_bph_we0             |  14|          3|    1|          3|
    |delay_bpl_address0        |  14|          3|    3|          9|
    |delay_bpl_ce0             |  14|          3|    1|          3|
    |delay_bpl_d0              |  14|          3|   32|         96|
    |delay_bpl_we0             |  14|          3|    1|          3|
    |delay_dhx_address0        |  14|          3|    3|          9|
    |delay_dhx_ce0             |  14|          3|    1|          3|
    |delay_dhx_ce1             |   9|          2|    1|          2|
    |delay_dhx_d0              |  14|          3|   16|         48|
    |delay_dhx_we0             |  14|          3|    1|          3|
    |delay_dhx_we1             |   9|          2|    1|          2|
    |delay_dltx_address0       |  14|          3|    3|          9|
    |delay_dltx_ce0            |  14|          3|    1|          3|
    |delay_dltx_ce1            |   9|          2|    1|          2|
    |delay_dltx_d0             |  14|          3|   16|         48|
    |delay_dltx_we0            |  14|          3|    1|          3|
    |delay_dltx_we1            |   9|          2|    1|          2|
    |deth                      |   9|          2|   15|         30|
    |detl                      |   9|          2|   15|         30|
    |encoded_address0          |  14|          3|    6|         18|
    |h_address0                |  14|          3|    5|         15|
    |h_address1                |  14|          3|    5|         15|
    |h_ce0                     |  14|          3|    1|          3|
    |h_ce1                     |  14|          3|    1|          3|
    |i_11_fu_168               |   9|          2|    6|         12|
    |i_fu_164                  |   9|          2|    6|         12|
    |ilb_table_address0        |  14|          3|    5|         15|
    |ilb_table_address1        |  14|          3|    5|         15|
    |ilb_table_ce0             |  14|          3|    1|          3|
    |ilb_table_ce1             |  14|          3|    1|          3|
    |nbh                       |   9|          2|   15|         30|
    |nbl                       |   9|          2|   15|         30|
    |ph1                       |   9|          2|   32|         64|
    |ph2                       |   9|          2|   32|         64|
    |plt1                      |   9|          2|   32|         64|
    |plt2                      |   9|          2|   32|         64|
    |qq4_code4_table_address0  |  14|          3|    4|         12|
    |qq4_code4_table_ce0       |  14|          3|    1|          3|
    |rh1                       |   9|          2|   31|         62|
    |rh2                       |   9|          2|   31|         62|
    |rlt1                      |   9|          2|   31|         62|
    |rlt2                      |   9|          2|   31|         62|
    |tqmf_address0             |  14|          3|    5|         15|
    |tqmf_ce0                  |  14|          3|    1|          3|
    |tqmf_ce1                  |   9|          2|    1|          2|
    |tqmf_d0                   |  14|          3|   32|         96|
    |tqmf_we0                  |  14|          3|    1|          3|
    |tqmf_we1                  |   9|          2|    1|          2|
    |wl_code_table_address0    |  14|          3|    4|         12|
    |wl_code_table_ce0         |  14|          3|    1|          3|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |1248|        269| 1158|       2711|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ah1                             |  16|   0|   16|          0|
    |ah2                             |  15|   0|   15|          0|
    |al1                             |  16|   0|   16|          0|
    |al2                             |  15|   0|   15|          0|
    |ap_CS_fsm                       |   9|   0|    9|          0|
    |dec_ah1                         |  16|   0|   16|          0|
    |dec_ah2                         |  15|   0|   15|          0|
    |dec_al1                         |  16|   0|   16|          0|
    |dec_al2                         |  15|   0|   15|          0|
    |dec_deth                        |  15|   0|   15|          0|
    |dec_detl                        |  15|   0|   15|          0|
    |dec_nbh                         |  15|   0|   15|          0|
    |dec_nbl                         |  15|   0|   15|          0|
    |dec_ph1                         |  32|   0|   32|          0|
    |dec_ph2                         |  32|   0|   32|          0|
    |dec_plt1                        |  32|   0|   32|          0|
    |dec_plt2                        |  32|   0|   32|          0|
    |dec_rh1                         |  31|   0|   31|          0|
    |dec_rh2                         |  31|   0|   31|          0|
    |dec_rlt1                        |  31|   0|   31|          0|
    |dec_rlt2                        |  31|   0|   31|          0|
    |deth                            |  15|   0|   15|          0|
    |detl                            |  15|   0|   15|          0|
    |grp_decode_fu_399_ap_start_reg  |   1|   0|    1|          0|
    |grp_encode_fu_333_ap_start_reg  |   1|   0|    1|          0|
    |grp_reset_fu_243_ap_start_reg   |   1|   0|    1|          0|
    |i_11_fu_168                     |   6|   0|    6|          0|
    |i_18_reg_597                    |   6|   0|    6|          0|
    |i_19_reg_632                    |   6|   0|    6|          0|
    |i_fu_164                        |   6|   0|    6|          0|
    |il                              |   6|   0|    6|          0|
    |in_data_load_1_reg_627          |  32|   0|   32|          0|
    |in_data_load_reg_622            |  32|   0|   32|          0|
    |nbh                             |  15|   0|   15|          0|
    |nbl                             |  15|   0|   15|          0|
    |ph1                             |  32|   0|   32|          0|
    |ph2                             |  32|   0|   32|          0|
    |plt1                            |  32|   0|   32|          0|
    |plt2                            |  32|   0|   32|          0|
    |rh1                             |  31|   0|   31|          0|
    |rh2                             |  31|   0|   31|          0|
    |rlt1                            |  31|   0|   31|          0|
    |rlt2                            |  31|   0|   31|          0|
    |trunc_ln225_reg_645             |   8|   0|    8|          0|
    |xout1                           |  32|   0|   32|          0|
    |xout2                           |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 926|   0|  926|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    adpcm_main|  return value|
|in_data_address0  |  out|    7|   ap_memory|       in_data|         array|
|in_data_ce0       |  out|    1|   ap_memory|       in_data|         array|
|in_data_q0        |   in|   32|   ap_memory|       in_data|         array|
|in_data_address1  |  out|    7|   ap_memory|       in_data|         array|
|in_data_ce1       |  out|    1|   ap_memory|       in_data|         array|
|in_data_q1        |   in|   32|   ap_memory|       in_data|         array|
|encoded_address0  |  out|    6|   ap_memory|       encoded|         array|
|encoded_ce0       |  out|    1|   ap_memory|       encoded|         array|
|encoded_we0       |  out|    1|   ap_memory|       encoded|         array|
|encoded_d0        |  out|   32|   ap_memory|       encoded|         array|
|encoded_q0        |   in|   32|   ap_memory|       encoded|         array|
|decoded_address0  |  out|    7|   ap_memory|       decoded|         array|
|decoded_ce0       |  out|    1|   ap_memory|       decoded|         array|
|decoded_we0       |  out|    1|   ap_memory|       decoded|         array|
|decoded_d0        |  out|   32|   ap_memory|       decoded|         array|
|decoded_address1  |  out|    7|   ap_memory|       decoded|         array|
|decoded_ce1       |  out|    1|   ap_memory|       decoded|         array|
|decoded_we1       |  out|    1|   ap_memory|       decoded|         array|
|decoded_d1        |  out|   32|   ap_memory|       decoded|         array|
+------------------+-----+-----+------------+--------------+--------------+

