
---------- Begin Simulation Statistics ----------
final_tick                                83705589000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 249639                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669912                       # Number of bytes of host memory used
host_op_rate                                   250129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   400.58                       # Real time elapsed on the host
host_tick_rate                              208961415                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083706                       # Number of seconds simulated
sim_ticks                                 83705589000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.674112                       # CPI: cycles per instruction
system.cpu.discardedOps                        191218                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34684974                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597332                       # IPC: instructions per cycle
system.cpu.numCycles                        167411178                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132726204                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365581                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            524                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485344                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734822                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103918                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101871                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902705                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51331194                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51331194                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51331699                       # number of overall hits
system.cpu.dcache.overall_hits::total        51331699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       734057                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         734057                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       741969                       # number of overall misses
system.cpu.dcache.overall_misses::total        741969                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24678729000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24678729000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24678729000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24678729000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065251                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065251                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073668                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073668                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014099                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014099                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014248                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33619.635805                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33619.635805                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33261.132204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33261.132204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       215723                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3266                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.051133                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       606186                       # number of writebacks
system.cpu.dcache.writebacks::total            606186                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59069                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59069                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682895                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682895                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22390397500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22390397500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23083256499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23083256499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013114                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013114                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33171.548976                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33171.548976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33802.058148                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33802.058148                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681871                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40727242                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40727242                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388748                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388748                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8993030500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8993030500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009455                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23133.316441                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23133.316441                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8582227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8582227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22109.911583                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22109.911583                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10603952                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10603952                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       345309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       345309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15685698500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15685698500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45425.107657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45425.107657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13808170000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13808170000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026196                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026196                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48141.277290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48141.277290                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940002                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940002                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    692858999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    692858999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939408                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939408                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87626.027444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87626.027444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.949461                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014670                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682895                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.167888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.949461                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104830383                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104830383                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684834                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474079                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025769                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700230                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700230                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700230                       # number of overall hits
system.cpu.icache.overall_hits::total         9700230                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          696                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            696                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          696                       # number of overall misses
system.cpu.icache.overall_misses::total           696                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53118000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53118000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53118000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53118000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9700926                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9700926                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9700926                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9700926                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76318.965517                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76318.965517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76318.965517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76318.965517                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          119                       # number of writebacks
system.cpu.icache.writebacks::total               119                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          696                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          696                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          696                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          696                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52422000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52422000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52422000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75318.965517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75318.965517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75318.965517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75318.965517                       # average overall mshr miss latency
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700230                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700230                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          696                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           696                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53118000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53118000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9700926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9700926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76318.965517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76318.965517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52422000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52422000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75318.965517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75318.965517                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.557324                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9700926                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               696                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13938.112069                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.557324                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.451716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.451716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          577                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.563477                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19402548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19402548                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83705589000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   38                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               481742                       # number of demand (read+write) hits
system.l2.demand_hits::total                   481780                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  38                       # number of overall hits
system.l2.overall_hits::.cpu.data              481742                       # number of overall hits
system.l2.overall_hits::total                  481780                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201153                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201811                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            201153                       # number of overall misses
system.l2.overall_misses::total                201811                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50958500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16996357000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17047315500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50958500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16996357000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17047315500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682895                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683591                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682895                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683591                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.945402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.294559                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.945402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.294559                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295222                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77444.528875                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84494.673209                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84471.686380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77444.528875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84494.673209                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84471.686380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111035                       # number of writebacks
system.l2.writebacks::total                    111035                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201807                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201807                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44378500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14984623000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15029001500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44378500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14984623000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15029001500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.945402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.294553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.295216                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.945402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.294553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.295216                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67444.528875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74495.140418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74472.151610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67444.528875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74495.140418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74472.151610                       # average overall mshr miss latency
system.l2.replacements                         169084                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       606186                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           606186                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       606186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       606186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              113                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          113                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          113                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150728                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136098                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136098                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11793705000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11793705000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.474497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.474497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86655.975841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86655.975841                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10432725000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10432725000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.474497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76655.975841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76655.975841                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50958500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50958500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            696                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.945402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.945402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77444.528875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77444.528875                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44378500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44378500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.945402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.945402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67444.528875                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67444.528875                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        331014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            331014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65055                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65055                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5202652000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5202652000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.164252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.164252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79973.130428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79973.130428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4551898000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4551898000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.164242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69974.297090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69974.297090                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31896.083518                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365460                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201852                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.764659                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.312383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.098868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31800.672267                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973391                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15774                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15675                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11125564                       # Number of tag accesses
system.l2.tags.data_accesses                 11125564                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006402528750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525567                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104491                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201807                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111035                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201807                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111035                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201807                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111035                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.366496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.853895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.423418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6485     97.61%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           28      0.42%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.94%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.707556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.678479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4374     65.83%     65.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.53%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2050     30.85%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.65%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6644                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12915648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7106240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    154.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83705472000                       # Total gap between requests
system.mem_ctrls.avgGap                     267564.69                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12871232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7104320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 503096.633129240654                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153767892.368572920561                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84872707.842722430825                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201149                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111035                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17422250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6692397500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1989325714000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26477.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33270.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17916204.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12873536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12915648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7106240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7106240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201149                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201807                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111035                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111035                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       503097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153795417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        154298514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       503097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       503097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84895645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84895645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84895645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       503097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153795417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       239194159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201771                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111005                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12831                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6993                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2926613500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008855000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6709819750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14504.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33254.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138949                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              70191                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.86                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.23                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103629                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   193.161683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.726460                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.812149                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        67685     65.31%     65.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14598     14.09%     79.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2492      2.40%     81.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1548      1.49%     83.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9769      9.43%     92.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1044      1.01%     93.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          447      0.43%     94.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          359      0.35%     94.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5687      5.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103629                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12913344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7104320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              154.270989                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.872708                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.87                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       372750840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198110385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      720297480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292346100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6607380000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21553085670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13992979680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43736950155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.509317                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36158467000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2795000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44752122000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       367210200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195161670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      720347460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     287100000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6607380000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21448914750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14080702560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43706816640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.149323                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  36385461750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2795000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44525127250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65709                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111035                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57525                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136098                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136098                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65709                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572174                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572174                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20021888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20021888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201807                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201807    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201807                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852502000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1086818500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       717221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          119                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286826                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           696                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396069                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1511                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047661                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049172                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82501184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82553344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169084                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7106240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           852675                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000754                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027450                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 852032     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    643      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             852675                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83705589000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1289095500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1044000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024344496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
