#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1af68b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1af6a40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1aeb8e0 .functor NOT 1, L_0x1b23bd0, C4<0>, C4<0>, C4<0>;
L_0x1b238e0 .functor XOR 1, L_0x1b236f0, L_0x1b23840, C4<0>, C4<0>;
L_0x1b23ac0 .functor XOR 1, L_0x1b238e0, L_0x1b239f0, C4<0>, C4<0>;
v0x1b21ba0_0 .net *"_ivl_10", 0 0, L_0x1b239f0;  1 drivers
v0x1b21ca0_0 .net *"_ivl_12", 0 0, L_0x1b23ac0;  1 drivers
v0x1b21d80_0 .net *"_ivl_2", 0 0, L_0x1b23650;  1 drivers
v0x1b21e40_0 .net *"_ivl_4", 0 0, L_0x1b236f0;  1 drivers
v0x1b21f20_0 .net *"_ivl_6", 0 0, L_0x1b23840;  1 drivers
v0x1b22050_0 .net *"_ivl_8", 0 0, L_0x1b238e0;  1 drivers
v0x1b22130_0 .net "a", 0 0, v0x1b20b50_0;  1 drivers
v0x1b221d0_0 .net "b", 0 0, v0x1b20bf0_0;  1 drivers
v0x1b22270_0 .net "c", 0 0, v0x1b20c90_0;  1 drivers
v0x1b22310_0 .var "clk", 0 0;
v0x1b223b0_0 .net "d", 0 0, v0x1b20e00_0;  1 drivers
v0x1b22450_0 .net "out_dut", 0 0, v0x1b21810_0;  1 drivers
v0x1b224f0_0 .net "out_ref", 0 0, L_0x1b234f0;  1 drivers
v0x1b22590_0 .var/2u "stats1", 159 0;
v0x1b22630_0 .var/2u "strobe", 0 0;
v0x1b226d0_0 .net "tb_match", 0 0, L_0x1b23bd0;  1 drivers
v0x1b22790_0 .net "tb_mismatch", 0 0, L_0x1aeb8e0;  1 drivers
v0x1b22960_0 .net "wavedrom_enable", 0 0, v0x1b20ef0_0;  1 drivers
v0x1b22a00_0 .net "wavedrom_title", 511 0, v0x1b20f90_0;  1 drivers
L_0x1b23650 .concat [ 1 0 0 0], L_0x1b234f0;
L_0x1b236f0 .concat [ 1 0 0 0], L_0x1b234f0;
L_0x1b23840 .concat [ 1 0 0 0], v0x1b21810_0;
L_0x1b239f0 .concat [ 1 0 0 0], L_0x1b234f0;
L_0x1b23bd0 .cmp/eeq 1, L_0x1b23650, L_0x1b23ac0;
S_0x1af6bd0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1af6a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1af7350 .functor NOT 1, v0x1b20c90_0, C4<0>, C4<0>, C4<0>;
L_0x1aec1a0 .functor NOT 1, v0x1b20bf0_0, C4<0>, C4<0>, C4<0>;
L_0x1b22c40 .functor AND 1, L_0x1af7350, L_0x1aec1a0, C4<1>, C4<1>;
L_0x1b22ce0 .functor NOT 1, v0x1b20e00_0, C4<0>, C4<0>, C4<0>;
L_0x1b22e10 .functor NOT 1, v0x1b20b50_0, C4<0>, C4<0>, C4<0>;
L_0x1b22f10 .functor AND 1, L_0x1b22ce0, L_0x1b22e10, C4<1>, C4<1>;
L_0x1b22ff0 .functor OR 1, L_0x1b22c40, L_0x1b22f10, C4<0>, C4<0>;
L_0x1b230b0 .functor AND 1, v0x1b20b50_0, v0x1b20c90_0, C4<1>, C4<1>;
L_0x1b23170 .functor AND 1, L_0x1b230b0, v0x1b20e00_0, C4<1>, C4<1>;
L_0x1b23230 .functor OR 1, L_0x1b22ff0, L_0x1b23170, C4<0>, C4<0>;
L_0x1b233a0 .functor AND 1, v0x1b20bf0_0, v0x1b20c90_0, C4<1>, C4<1>;
L_0x1b23410 .functor AND 1, L_0x1b233a0, v0x1b20e00_0, C4<1>, C4<1>;
L_0x1b234f0 .functor OR 1, L_0x1b23230, L_0x1b23410, C4<0>, C4<0>;
v0x1aebb50_0 .net *"_ivl_0", 0 0, L_0x1af7350;  1 drivers
v0x1aebbf0_0 .net *"_ivl_10", 0 0, L_0x1b22f10;  1 drivers
v0x1b1f340_0 .net *"_ivl_12", 0 0, L_0x1b22ff0;  1 drivers
v0x1b1f400_0 .net *"_ivl_14", 0 0, L_0x1b230b0;  1 drivers
v0x1b1f4e0_0 .net *"_ivl_16", 0 0, L_0x1b23170;  1 drivers
v0x1b1f610_0 .net *"_ivl_18", 0 0, L_0x1b23230;  1 drivers
v0x1b1f6f0_0 .net *"_ivl_2", 0 0, L_0x1aec1a0;  1 drivers
v0x1b1f7d0_0 .net *"_ivl_20", 0 0, L_0x1b233a0;  1 drivers
v0x1b1f8b0_0 .net *"_ivl_22", 0 0, L_0x1b23410;  1 drivers
v0x1b1f990_0 .net *"_ivl_4", 0 0, L_0x1b22c40;  1 drivers
v0x1b1fa70_0 .net *"_ivl_6", 0 0, L_0x1b22ce0;  1 drivers
v0x1b1fb50_0 .net *"_ivl_8", 0 0, L_0x1b22e10;  1 drivers
v0x1b1fc30_0 .net "a", 0 0, v0x1b20b50_0;  alias, 1 drivers
v0x1b1fcf0_0 .net "b", 0 0, v0x1b20bf0_0;  alias, 1 drivers
v0x1b1fdb0_0 .net "c", 0 0, v0x1b20c90_0;  alias, 1 drivers
v0x1b1fe70_0 .net "d", 0 0, v0x1b20e00_0;  alias, 1 drivers
v0x1b1ff30_0 .net "out", 0 0, L_0x1b234f0;  alias, 1 drivers
S_0x1b20090 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1af6a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b20b50_0 .var "a", 0 0;
v0x1b20bf0_0 .var "b", 0 0;
v0x1b20c90_0 .var "c", 0 0;
v0x1b20d60_0 .net "clk", 0 0, v0x1b22310_0;  1 drivers
v0x1b20e00_0 .var "d", 0 0;
v0x1b20ef0_0 .var "wavedrom_enable", 0 0;
v0x1b20f90_0 .var "wavedrom_title", 511 0;
S_0x1b20330 .scope begin, "$unm_blk_2" "$unm_blk_2" 3 38, 3 38 0, S_0x1b20090;
 .timescale -12 -12;
v0x1b20590_0 .var/2s "count", 31 0;
E_0x1af15b0/0 .event negedge, v0x1b20d60_0;
E_0x1af15b0/1 .event posedge, v0x1b20d60_0;
E_0x1af15b0 .event/or E_0x1af15b0/0, E_0x1af15b0/1;
E_0x1af1800 .event negedge, v0x1b20d60_0;
E_0x1adb9f0 .event posedge, v0x1b20d60_0;
S_0x1b20690 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b20090;
 .timescale -12 -12;
v0x1b20890_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b20970 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b20090;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b210f0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1af6a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
v0x1b21410_0 .net "a", 0 0, v0x1b20b50_0;  alias, 1 drivers
v0x1b21520_0 .net "b", 0 0, v0x1b20bf0_0;  alias, 1 drivers
v0x1b21630_0 .net "c", 0 0, v0x1b20c90_0;  alias, 1 drivers
v0x1b21720_0 .net "d", 0 0, v0x1b20e00_0;  alias, 1 drivers
v0x1b21810_0 .var "out", 0 0;
E_0x1af1350 .event anyedge, v0x1b1fe70_0, v0x1b1fdb0_0, v0x1b1fcf0_0, v0x1b1fc30_0;
S_0x1b21980 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1af6a40;
 .timescale -12 -12;
E_0x1b00ce0 .event anyedge, v0x1b22630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b22630_0;
    %nor/r;
    %assign/vec4 v0x1b22630_0, 0;
    %wait E_0x1b00ce0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b20090;
T_3 ;
    %fork t_1, S_0x1b20330;
    %jmp t_0;
    .scope S_0x1b20330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b20590_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b20e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b20c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b20bf0_0, 0;
    %assign/vec4 v0x1b20b50_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1adb9f0;
    %load/vec4 v0x1b20590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1b20590_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b20e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b20c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b20bf0_0, 0;
    %assign/vec4 v0x1b20b50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1af1800;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b20970;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1af15b0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b20b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b20bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b20c90_0, 0;
    %assign/vec4 v0x1b20e00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1b20090;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1b210f0;
T_4 ;
    %wait E_0x1af1350;
    %load/vec4 v0x1b21630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0x1b21520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/1 T_4.4, 8;
    %load/vec4 v0x1b21720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x1b21410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.4;
    %jmp/1 T_4.3, 8;
    %load/vec4 v0x1b21410_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.8, 11;
    %load/vec4 v0x1b21630_0;
    %and;
T_4.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v0x1b21720_0;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.3;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0x1b21520_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.10, 11;
    %load/vec4 v0x1b21630_0;
    %and;
T_4.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.9, 10;
    %load/vec4 v0x1b21720_0;
    %and;
T_4.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b21810_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b21810_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1af6a40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b22310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b22630_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1af6a40;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b22310_0;
    %inv;
    %store/vec4 v0x1b22310_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1af6a40;
T_7 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b20d60_0, v0x1b22790_0, v0x1b22130_0, v0x1b221d0_0, v0x1b22270_0, v0x1b223b0_0, v0x1b224f0_0, v0x1b22450_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1af6a40;
T_8 ;
    %load/vec4 v0x1b22590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1b22590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b22590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1b22590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b22590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b22590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b22590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1af6a40;
T_9 ;
    %wait E_0x1af15b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b22590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b22590_0, 4, 32;
    %load/vec4 v0x1b226d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1b22590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b22590_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b22590_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b22590_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1b224f0_0;
    %load/vec4 v0x1b224f0_0;
    %load/vec4 v0x1b22450_0;
    %xor;
    %load/vec4 v0x1b224f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1b22590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b22590_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1b22590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b22590_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/kmap2/iter0/response20/top_module.sv";
