{
    "LOAD_PC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 0,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_IR_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 1,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "RST_MC": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 0,
        "MCC_RST": 1,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TMP_TO_MAR_A_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_STC_TO_MAR_A_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_A_STC++": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 1,
        "STC_MODE": 1,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_0_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_B_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TH_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TMPH_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TL_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 0,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TMPL_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 0,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_F_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 0,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_INT_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 0
    },
    "LOAD_TMP_TO_MAR_B_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_STC_TO_MAR_B_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_B_STC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 1,
        "STC_MODE": 1,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_0_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_A_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TH_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TMPH_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TL_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 0,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TMPL_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 0,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_F_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 0,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_INT_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 0
    },
    "LOAD_TMP_TO_MAR_TH_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_STC_TO_MAR_TH_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_TH_STC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 1,
        "STC_MODE": 1,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_0_TO_TH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_A_TO_TH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_A_TO_TMPH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_B_TO_TH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_B_TO_TMPH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TL_TO_TH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 0,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TL_TO_TMPH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 0,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TMPL_TO_TMPH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 0,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_F_TO_TH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 0,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_F_TO_TMPH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 0,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_INT_TO_TH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 0
    },
    "LOAD_INT_TO_TMPH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 0
    },
    "LOAD_TMP_TO_MAR_TL_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 0,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_STC_TO_MAR_TL_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 0,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_TL_STC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 1,
        "STC_MODE": 1,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_0_TO_TL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_A_TO_TL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_A_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_B_TO_TL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_B_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TH_TO_TL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TH_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TMPH_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_F_TO_TL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 0,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_F_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 0,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_INT_TO_TL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 0
    },
    "LOAD_INT_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 0
    },
    "LOAD_TMP_TO_MAR_F_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 0,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_STC_TO_MAR_F_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 0,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TMP_TO_MAR_INT_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 0
    },
    "LOAD_STC_TO_MAR_INT_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 0
    },
    "LOAD_MEM[MAR]_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_A_PC++": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_B_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_TMPH_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_TH_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_TMPL_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_TL_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TMP_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_MBR_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MBR_TO_MEM[MAR]": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 0,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_ZP_MEM[MAR]_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 0,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_ZP_MEM[MAR]_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 0,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_ZP_MEM[MAR]_TO_TL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 0,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_ZP_MEM[MAR]_TO_TH": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 0,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MBR_TO_ZP_MEM[MAR]": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 0,
        "MEM_PART": 0,
        "~ZERO_PAGE": 0,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_PC_TO_MAR_A_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 0,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_PC_TO_MAR_B_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 0,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_PC_TO_MAR_TH_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 0,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_PC_TO_MAR_TL_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 0,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_NEGA_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_DIV2A_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_INVA_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHRA_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHLA_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_NEGA_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_DIV2A_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_INVA_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHRA_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHLA_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_NEGA_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_NEGA_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_ADD_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SUBAB_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SUBBA_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_DIV2A_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_DIV2A_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_INVA_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_INVA_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_OR_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_AND_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_XOR_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHRA_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHRA_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHLA_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHLA_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_NEGB_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_DIV2B_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_INVB_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHRB_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHLB_TO_A": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_NEGB_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_DIV2B_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_INVB_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHRB_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHLB_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_NEGB_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_NEGB_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_ADD_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SUBAB_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SUBBA_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_DIV2B_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_DIV2B_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_INVB_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_INVB_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_OR_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_AND_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_XOR_TO_B": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHRB_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHRB_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHLB_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SHLB_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 1,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 1,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MBR_TO_STC_MEM[MAR]_STC--": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 1,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 0,
        "MEM_PART": 1,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_ADD_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_ADD_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SUBAB_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SUBBA_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SUBAB_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_SUBBA_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_OR_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_OR_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_AND_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_AND_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_XOR_TO_MBR_SAVE_FLAGS": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_XOR_TO_MBR_SAVE_FLAGS_LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "CALCULATE_A-B_SAVE_FLAGS_TO_REG_F": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "CALCULATE_B-A_SAVE_FLAGS_TO_REG_F": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 1,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 1,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_0_TO_TMPH_AND_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_A+1_TOA_SAVE_FLAGS_TO_REG_F": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_B+1_TOB_SAVE_FLAGS_TO_REG_F": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_TL+1_TOTL_SAVE_FLAGS_TO_REG_F": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_A-1_TOA_SAVE_FLAGS_TO_REG_F": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_B-1_TOB_SAVE_FLAGS_TO_REG_F": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_TL-1_TOTL_SAVE_FLAGS_TO_REG_F": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_TMP_TO_PC": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 0,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_A_LOAD_PC_TO_TMP": {
        "REG_A_LOAD": 1,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 0,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 0,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "MOV_A+B_TO_TMPL": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 1,
        "ALU_OPC_1": 1,
        "ALU_OPC_2": 1,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 0,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_PC_TO_TMP": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 0,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_PC_TO_TMP_SET_ISR_FLAG": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 0,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 0,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 1,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_STC_TO_MAR_LOAD_TMPL_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 0,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 0,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MBR_TO_MEM[MAR]_STC--": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 1,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 0,
        "MEM_PART": 1,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MBR_TO_MEM[MAR]_PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 0,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_STC_TO_MAR_LOAD_TMPH_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 0,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 0,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_STC_TO_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 0,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_TMPH_STC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 1,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 0,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 1,
        "STC_MODE": 1,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 1,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_TMPL_STC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 1,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 0,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 1,
        "STC_MODE": 1,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 1,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 0,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "PC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "PC++_RESET_ISR_FLAG": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 1,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 1,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_MEM[MAR]_TO_MBR_STC++": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 1,
        "STC_MODE": 1,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 0,
        "~MEM_IN": 1,
        "MEM_PART": 1,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "DO_NOTHING": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "HALT": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 0,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "GET_BOOT": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 0,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 0,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_DATA_FROM_PC_AND_BOOT_TO_MAR_AND_MBR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 0,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 1,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 0,
        "MEMORY_SELECTOR": 0,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "LOAD_ISR_ADDRESS_TO_PC_AND_MAR": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 0,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 1,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 1,
        "~INT_DATA_OUT": 1
    },
    "INTERRUPT0": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 1,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "INTERRUPT1": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 1,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "INTERRUPT2": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 1,
        "INT_OUT_3": 0,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "INTERRUPT3": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 1,
        "INT_OUT_4": 0,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    },
    "INTERRUPT4": {
        "REG_A_LOAD": 0,
        "REG_B_LOAD": 0,
        "ALU_OPC_0": 0,
        "ALU_OPC_1": 0,
        "ALU_OPC_2": 0,
        "ALU_OPC_3": 0,
        "ALU_OPC_4": 0,
        "REG_F_LOAD": 0,
        "~REG_F_OUT": 1,
        "~ALU_OUT": 1,
        "REG_TMPH_LOAD": 0,
        "REG_TMPL_LOAD": 0,
        "~REG_TMPH_OUT": 1,
        "~REG_TMPL_OUT": 1,
        "~REG_TMP_PASS_ADDRESS": 1,
        "~REG_TMPH_PASS_DATA": 1,
        "~REG_TMPL_PASS_DATA": 1,
        "REG_TMP_ADDRESS_DIR": 1,
        "REG_TMPH_DATA_DIR": 1,
        "REG_TMPL_DATA_DIR": 1,
        "~PC_LOAD": 1,
        "PC_RST": 0,
        "PC_TICK": 0,
        "~PC_OUT": 1,
        "~STC_LOAD": 1,
        "STC_RST": 0,
        "STC_TICK": 0,
        "STC_MODE": 0,
        "~STC_OUT": 1,
        "REG_MAR_LOAD": 0,
        "REG_MBR_LOAD": 0,
        "~MEM_OUT": 1,
        "~MEM_IN": 1,
        "MEM_PART": 0,
        "~ZERO_PAGE": 1,
        "REG_MBR_WORD_DIR": 1,
        "~REG_MAR_USE_BTTNS": 1,
        "~REG_MBR_USE_BTTNS": 1,
        "~REG_MBR_USE_BUS": 1,
        "MEMORY_SELECTOR": 1,
        "REG_IR_LOAD": 0,
        "MCC_TICK": 1,
        "MCC_RST": 0,
        "INT_OUT_0": 0,
        "INT_OUT_1": 0,
        "INT_OUT_2": 0,
        "INT_OUT_3": 0,
        "INT_OUT_4": 1,
        "SET_INT_ENABLE": 0,
        "RST_INT_ENABLE": 0,
        "~INT_ADDRESS_OUT": 0,
        "~INT_DATA_OUT": 1
    }
}