| soucastka | stranka |
| --- | ---- |
| [mx](https://moodle.vut.cz/pluginfile.php/427918/course/section/43339/07%20Simulace%20a%20Synteza.pdf) | 51 |
| [cnt](https://moodle.vut.cz/pluginfile.php/427918/course/section/43339/06%20navrh-obvodu-a-jazyk-VHDL.pdf) | 55 |
| [reg](https://moodle.vut.cz/pluginfile.php/427918/course/section/43339/07%20Simulace%20a%20Synteza.pdf) | 50 |
| [fsm](https://moodle.vut.cz/pluginfile.php/427918/course/section/43339/07%20Simulace%20a%20Synteza.pdf) | 52 |