
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036550                       # Number of seconds simulated
sim_ticks                                 36549576288                       # Number of ticks simulated
final_tick                               563515939473                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143593                       # Simulator instruction rate (inst/s)
host_op_rate                                   181148                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2385232                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891076                       # Number of bytes of host memory used
host_seconds                                 15323.28                       # Real time elapsed on the host
sim_insts                                  2200322798                       # Number of instructions simulated
sim_ops                                    2775788798                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2530432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1264256                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3798144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1287424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1287424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19769                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9877                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29673                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10058                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10058                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     69232868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34590168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               103917593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              94556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35224047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35224047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35224047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     69232868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34590168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              139141640                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87648865                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31090586                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25268953                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121477                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13084991                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12137511                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3281430                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89772                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31211680                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172448716                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31090586                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15418941                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37927372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11395514                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6807839                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15285070                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911598                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85173522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.501190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.302063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47246150     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3333408      3.91%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2689447      3.16%     62.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550286      7.69%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1771559      2.08%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2282131      2.68%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651476      1.94%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926298      1.09%     78.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18722767     21.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85173522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354717                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.967495                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32650358                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6616823                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36474545                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246855                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9184939                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310514                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41996                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206182061                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78378                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9184939                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35037166                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1457672                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1635492                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34277779                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3580472                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198918898                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32641                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1483799                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112630                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1442                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278518206                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928662716                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928662716                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107822657                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40895                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23037                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9814403                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18539922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9448354                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147818                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3112406                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188093668                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39338                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149432666                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292704                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64975642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198430793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6270                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85173522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.754450                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885822                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29777480     34.96%     34.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18270101     21.45%     56.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11989648     14.08%     70.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8849815     10.39%     80.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7609333      8.93%     89.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3945258      4.63%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3375887      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633120      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722880      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85173522                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         876160     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177483     14.42%     85.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176986     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124506983     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127030      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14840299      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7941820      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149432666                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.704901                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230635                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385562191                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253109301                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145624090                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150663301                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       561282                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7305954                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2848                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          658                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2422578                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9184939                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         593806                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81864                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188133006                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       412957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18539922                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9448354                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22804                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73361                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          658                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190964                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462350                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147054411                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13920855                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2378253                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21655183                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20746033                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7734328                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677767                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145720492                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145624090                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94899249                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267921980                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661449                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354205                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65324572                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126782                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75988583                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.616156                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137317                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29761701     39.17%     39.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20954848     27.58%     66.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8528118     11.22%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792502      6.31%     84.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3918837      5.16%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1592935      2.10%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1893738      2.49%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       948838      1.25%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3597066      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75988583                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3597066                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260525524                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385458921                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2475343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.876489                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.876489                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.140916                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.140916                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661556362                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201279633                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190245032                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87648865                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31738947                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25833884                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2121128                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13524604                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12509829                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3269018                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93591                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35083319                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173346819                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31738947                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15778847                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36429680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10884069                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5711156                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17148166                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       850944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85951092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.484277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49521412     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1968302      2.29%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2560998      2.98%     62.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3861597      4.49%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3747764      4.36%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2849536      3.32%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1692193      1.97%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2535006      2.95%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17214284     20.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85951092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362115                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.977742                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36240040                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5592018                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35118244                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       274131                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8726657                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5371823                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207410349                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1332                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8726657                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38161512                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1036706                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1761719                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33426206                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2838285                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201374687                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          780                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1226393                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       891712                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    280611377                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    937868740                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    937868740                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174464325                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106146936                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42690                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24134                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8025740                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18666681                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9891812                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       190420                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3109430                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187164478                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40617                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150763562                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       279638                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60863188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    185100685                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6553                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85951092                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754062                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897853                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29990464     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18847585     21.93%     56.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12134541     14.12%     70.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8318382      9.68%     80.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7783082      9.06%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4144114      4.82%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3054522      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       915497      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       762905      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85951092                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         740390     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152137     14.20%     83.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178705     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125443122     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2129351      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17031      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14883977      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8290081      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150763562                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720086                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1071238                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388829090                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248069116                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146529497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151834800                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508540                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7153468                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          874                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2512165                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          189                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8726657                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         602782                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       100116                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187205100                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1282679                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18666681                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9891812                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23585                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         76194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          874                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1299178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1193227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2492405                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147876612                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14010126                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2886948                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22114242                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20710209                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8104116                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.687148                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146568302                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146529497                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94142311                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264388017                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.671779                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356076                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102176136                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125578949                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61626449                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34064                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2156126                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77224435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626156                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152656                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29870922     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22139305     28.67%     67.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8164124     10.57%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4671872      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3893873      5.04%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1900237      2.46%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1918022      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       817669      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3848411      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77224435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102176136                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125578949                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18892852                       # Number of memory references committed
system.switch_cpus1.commit.loads             11513209                       # Number of loads committed
system.switch_cpus1.commit.membars              17032                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18010925                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113192449                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2562344                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3848411                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260581422                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          383142029                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1697773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102176136                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125578949                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102176136                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857821                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857821                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165744                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165744                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665462573                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202382899                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191551303                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34064                       # number of misc regfile writes
system.l20.replacements                         19784                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          737596                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27976                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.365313                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.650859                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.392806                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3492.212702                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4486.743634                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024982                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001025                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.426295                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.547698                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        52810                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  52810                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19732                       # number of Writeback hits
system.l20.Writeback_hits::total                19732                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        52810                       # number of demand (read+write) hits
system.l20.demand_hits::total                   52810                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        52810                       # number of overall hits
system.l20.overall_hits::total                  52810                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        19769                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19783                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        19769                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19783                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        19769                       # number of overall misses
system.l20.overall_misses::total                19783                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1342841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1918196988                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1919539829                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1342841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1918196988                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1919539829                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1342841                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1918196988                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1919539829                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72579                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72593                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19732                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19732                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72579                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72593                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72579                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72593                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.272379                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.272519                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.272379                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.272519                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.272379                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.272519                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 97030.552279                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97029.764394                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 97030.552279                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97029.764394                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 97030.552279                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97029.764394                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3589                       # number of writebacks
system.l20.writebacks::total                     3589                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        19769                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19783                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        19769                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19783                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        19769                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19783                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1770649140                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1771888552                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1770649140                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1771888552                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1770649140                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1771888552                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.272379                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.272519                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.272379                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.272519                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.272379                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.272519                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89566.955334                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 89566.221099                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89566.955334                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 89566.221099                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89566.955334                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 89566.221099                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9891                       # number of replacements
system.l21.tagsinuse                      8191.976163                       # Cycle average of tags in use
system.l21.total_refs                          557828                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18083                       # Sample count of references to valid blocks.
system.l21.avg_refs                         30.848200                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          362.900172                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.513045                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4082.842972                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3738.719974                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.044299                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000917                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.498394                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.456387                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43547                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43547                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25738                       # number of Writeback hits
system.l21.Writeback_hits::total                25738                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43547                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43547                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43547                       # number of overall hits
system.l21.overall_hits::total                  43547                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9871                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9884                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9877                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9890                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9877                       # number of overall misses
system.l21.overall_misses::total                 9890                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1131914                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    896018598                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      897150512                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       408727                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       408727                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1131914                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    896427325                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       897559239                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1131914                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    896427325                       # number of overall miss cycles
system.l21.overall_miss_latency::total      897559239                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53418                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53431                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25738                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25738                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53424                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53437                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53424                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53437                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.184788                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.184986                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.184879                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.185078                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.184879                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.185078                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 87070.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90772.829298                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90767.959531                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 68121.166667                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 68121.166667                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 87070.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90759.069049                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90754.220324                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 87070.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90759.069049                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90754.220324                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6469                       # number of writebacks
system.l21.writebacks::total                     6469                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9871                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9884                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9877                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9890                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9877                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9890                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1033391                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    819358564                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    820391955                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       362376                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       362376                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1033391                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    819720940                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    820754331                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1033391                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    819720940                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    820754331                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.184788                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.184986                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.184879                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.185078                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.184879                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.185078                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79491.615385                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83006.642083                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83002.018919                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        60396                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        60396                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 79491.615385                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82992.906753                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82988.304449                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 79491.615385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82992.906753                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82988.304449                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015292670                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042842.394366                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15285053                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15285053                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15285053                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15285053                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15285053                       # number of overall hits
system.cpu0.icache.overall_hits::total       15285053                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1608616                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1608616                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15285070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15285070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15285070                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15285070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15285070                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15285070                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72579                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180566125                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72835                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.112034                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.513370                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.486630                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900443                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099557                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10573921                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10573921                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22481                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22481                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17566626                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17566626                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17566626                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17566626                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156064                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156064                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156064                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156064                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156064                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156064                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7255464152                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7255464152                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7255464152                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7255464152                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7255464152                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7255464152                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10729985                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10729985                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17722690                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17722690                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17722690                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17722690                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014545                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014545                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008806                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008806                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008806                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008806                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46490.312641                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46490.312641                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46490.312641                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46490.312641                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46490.312641                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46490.312641                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19732                       # number of writebacks
system.cpu0.dcache.writebacks::total            19732                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        83485                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        83485                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83485                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83485                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83485                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83485                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72579                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72579                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72579                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72579                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72579                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2339509104                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2339509104                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2339509104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2339509104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2339509104                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2339509104                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004095                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004095                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004095                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004095                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 32233.967181                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32233.967181                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 32233.967181                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32233.967181                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 32233.967181                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32233.967181                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996578                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015302426                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046980.697581                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996578                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17148150                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17148150                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17148150                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17148150                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17148150                       # number of overall hits
system.cpu1.icache.overall_hits::total       17148150                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1354446                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1354446                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1354446                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1354446                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1354446                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1354446                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17148166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17148166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17148166                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17148166                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17148166                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17148166                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 84652.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84652.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 84652.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84652.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 84652.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84652.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1145149                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1145149                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1145149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1145149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1145149                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1145149                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 88088.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88088.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 88088.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88088.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 88088.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88088.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53424                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173725074                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53680                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3236.309128                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.211094                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.788906                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910981                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089019                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10662514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10662514                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7340912                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7340912                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18014                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18014                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17032                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17032                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18003426                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18003426                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18003426                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18003426                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       134819                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       134819                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3637                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3637                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138456                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138456                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138456                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138456                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5864331403                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5864331403                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    327277918                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    327277918                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6191609321                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6191609321                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6191609321                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6191609321                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10797333                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10797333                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7344549                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7344549                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17032                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17032                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18141882                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18141882                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18141882                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18141882                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012486                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012486                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000495                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000495                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007632                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007632                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007632                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007632                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43497.811162                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43497.811162                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89985.679956                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89985.679956                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44718.967188                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44718.967188                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44718.967188                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44718.967188                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       791215                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 56515.357143                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25738                       # number of writebacks
system.cpu1.dcache.writebacks::total            25738                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81401                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81401                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3631                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3631                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85032                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85032                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53418                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53418                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53424                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53424                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53424                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53424                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1262451574                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1262451574                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       414727                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       414727                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1262866301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1262866301                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1262866301                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1262866301                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23633.448912                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23633.448912                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69121.166667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69121.166667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23638.557596                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23638.557596                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23638.557596                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23638.557596                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
