0.6
2019.1
May 24 2019
15:06:07
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/auxdec.v,1731458031,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/controlunit.v,,auxdec,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/controlunit.v,1731460081,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/datapath.v,,controlunit,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/maindec.v,1731459898,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/mips/mips.v,,maindec,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/adder.v,1529310694,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/alu.v,,adder,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/alu.v,1731459826,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/auxdec.v,,alu,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/datapath.v,1731461338,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/dmem.v,,datapath,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/dreg.v,1529303352,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/imem.v,,dreg,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/mux2.v,1529310740,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/regfile.v,,mux2,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/regfile.v,1571712976,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/signext.v,,regfile,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/signext.v,1529310666,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/testbench/tb_mips_top.v,,signext,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/dmem.v,1571713020,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/dreg.v,,dmem,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/imem.v,1731460287,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/maindec.v,,imem,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/mips/mips.v,1731458028,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/mips/mips_top.v,,mips,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/mips/mips_top.v,1571709156,verilog,,C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/mux2.v,,mips_top,,,,,,,,
C:/Users/saman/Documents/Coding/CMPE200/Assignment_06/Assignment_06/Assignment_06.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/testbench/tb_mips_top.v,1571709111,verilog,,,,tb_mips_top,,,,,,,,
