<profile>

<section name = "Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_136_1'" level="0">
<item name = "Date">Wed May 14 09:49:19 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">train_step</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.442 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_136_1">16, 16, 4, 4, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 136, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 132, -</column>
<column name="Register">-, -, 22, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_2_1_1_U156">sparsemux_9_2_2_1_1, 0, 0, 0, 17, 0</column>
<column name="sparsemux_9_2_2_1_1_U157">sparsemux_9_2_2_1_1, 0, 0, 0, 17, 0</column>
<column name="sparsemux_9_2_2_1_1_U158">sparsemux_9_2_2_1_1, 0, 0, 0, 17, 0</column>
<column name="sparsemux_9_2_2_1_1_U159">sparsemux_9_2_2_1_1, 0, 0, 0, 17, 0</column>
<column name="sparsemux_9_2_2_1_1_U160">sparsemux_9_2_2_1_1, 0, 0, 0, 17, 0</column>
<column name="sparsemux_9_2_2_1_1_U161">sparsemux_9_2_2_1_1, 0, 0, 0, 17, 0</column>
<column name="sparsemux_9_2_2_1_1_U162">sparsemux_9_2_2_1_1, 0, 0, 0, 17, 0</column>
<column name="sparsemux_9_2_2_1_1_U163">sparsemux_9_2_2_1_1, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln136_fu_405_p2">+, 0, 0, 11, 3, 1</column>
<column name="icmp_ln136_fu_399_p2">icmp, 0, 0, 13, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="W1_out_address0_local">21, 5, 5, 25</column>
<column name="W1_out_address1_local">21, 5, 5, 25</column>
<column name="W1_out_d0_local">21, 5, 8, 40</column>
<column name="W1_out_d1_local">21, 5, 8, 40</column>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_2">9, 2, 3, 6</column>
<column name="j_fu_122">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="j_fu_122">3, 0, 3, 0</column>
<column name="tmp_2_reg_764">2, 0, 2, 0</column>
<column name="tmp_3_reg_769">2, 0, 2, 0</column>
<column name="tmp_4_reg_774">2, 0, 2, 0</column>
<column name="tmp_5_reg_779">2, 0, 2, 0</column>
<column name="tmp_6_reg_784">2, 0, 2, 0</column>
<column name="tmp_7_reg_789">2, 0, 2, 0</column>
<column name="trunc_ln136_reg_754">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, train_step_Pipeline_VITIS_LOOP_136_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, train_step_Pipeline_VITIS_LOOP_136_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, train_step_Pipeline_VITIS_LOOP_136_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, train_step_Pipeline_VITIS_LOOP_136_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, train_step_Pipeline_VITIS_LOOP_136_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, train_step_Pipeline_VITIS_LOOP_136_1, return value</column>
<column name="W1_out_address0">out, 5, ap_memory, W1_out, array</column>
<column name="W1_out_ce0">out, 1, ap_memory, W1_out, array</column>
<column name="W1_out_we0">out, 1, ap_memory, W1_out, array</column>
<column name="W1_out_d0">out, 8, ap_memory, W1_out, array</column>
<column name="W1_out_address1">out, 5, ap_memory, W1_out, array</column>
<column name="W1_out_ce1">out, 1, ap_memory, W1_out, array</column>
<column name="W1_out_we1">out, 1, ap_memory, W1_out, array</column>
<column name="W1_out_d1">out, 8, ap_memory, W1_out, array</column>
<column name="W1_0_0_load">in, 2, ap_none, W1_0_0_load, scalar</column>
<column name="W1_0_1_load">in, 2, ap_none, W1_0_1_load, scalar</column>
<column name="W1_0_2_load">in, 2, ap_none, W1_0_2_load, scalar</column>
<column name="W1_0_3_load">in, 2, ap_none, W1_0_3_load, scalar</column>
<column name="W1_1_0_load">in, 2, ap_none, W1_1_0_load, scalar</column>
<column name="W1_1_1_load">in, 2, ap_none, W1_1_1_load, scalar</column>
<column name="W1_1_2_load">in, 2, ap_none, W1_1_2_load, scalar</column>
<column name="W1_1_3_load">in, 2, ap_none, W1_1_3_load, scalar</column>
<column name="W1_2_0_load">in, 2, ap_none, W1_2_0_load, scalar</column>
<column name="W1_2_1_load">in, 2, ap_none, W1_2_1_load, scalar</column>
<column name="W1_2_2_load">in, 2, ap_none, W1_2_2_load, scalar</column>
<column name="W1_2_3_load">in, 2, ap_none, W1_2_3_load, scalar</column>
<column name="W1_3_0_load">in, 2, ap_none, W1_3_0_load, scalar</column>
<column name="W1_3_1_load">in, 2, ap_none, W1_3_1_load, scalar</column>
<column name="W1_3_2_load">in, 2, ap_none, W1_3_2_load, scalar</column>
<column name="W1_3_3_load">in, 2, ap_none, W1_3_3_load, scalar</column>
<column name="W1_4_0_load">in, 2, ap_none, W1_4_0_load, scalar</column>
<column name="W1_4_1_load">in, 2, ap_none, W1_4_1_load, scalar</column>
<column name="W1_4_2_load">in, 2, ap_none, W1_4_2_load, scalar</column>
<column name="W1_4_3_load">in, 2, ap_none, W1_4_3_load, scalar</column>
<column name="W1_5_0_load">in, 2, ap_none, W1_5_0_load, scalar</column>
<column name="W1_5_1_load">in, 2, ap_none, W1_5_1_load, scalar</column>
<column name="W1_5_2_load">in, 2, ap_none, W1_5_2_load, scalar</column>
<column name="W1_5_3_load">in, 2, ap_none, W1_5_3_load, scalar</column>
<column name="W1_6_0_load">in, 2, ap_none, W1_6_0_load, scalar</column>
<column name="W1_6_1_load">in, 2, ap_none, W1_6_1_load, scalar</column>
<column name="W1_6_2_load">in, 2, ap_none, W1_6_2_load, scalar</column>
<column name="W1_6_3_load">in, 2, ap_none, W1_6_3_load, scalar</column>
<column name="W1_7_0_load">in, 2, ap_none, W1_7_0_load, scalar</column>
<column name="W1_7_1_load">in, 2, ap_none, W1_7_1_load, scalar</column>
<column name="W1_7_2_load">in, 2, ap_none, W1_7_2_load, scalar</column>
<column name="W1_7_3_load">in, 2, ap_none, W1_7_3_load, scalar</column>
</table>
</item>
</section>
</profile>
