{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 22:21:04 2023 " "Info: Processing started: Thu Dec 21 22:21:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PIC16F648A -c PIC16F648A " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PIC16F648A -c PIC16F648A" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "PIC16F648A EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"PIC16F648A\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 5173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 5174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 5175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 65 " "Critical Warning: No exact pin location assignment(s) for 47 pins of 65 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[7\] " "Info: Pin d_to_alu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[7] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 592 1160 1336 608 "d_to_alu\[7..0\]" "" } { 968 896 1072 984 "d_to_alu\[7..0\]" "" } { 736 896 1072 752 "d_to_alu\[7..0\]" "" } { 536 896 1072 552 "d_to_alu\[7..0\]" "" } { 240 896 1072 256 "d_to_alu\[7..0\]" "" } { 1200 896 1072 1216 "d_to_alu\[7..0\]" "" } { -16 56 72 104 "d_to_alu\[7..0\]" "" } { 584 1104 1171 600 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[6\] " "Info: Pin d_to_alu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[6] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 592 1160 1336 608 "d_to_alu\[7..0\]" "" } { 968 896 1072 984 "d_to_alu\[7..0\]" "" } { 736 896 1072 752 "d_to_alu\[7..0\]" "" } { 536 896 1072 552 "d_to_alu\[7..0\]" "" } { 240 896 1072 256 "d_to_alu\[7..0\]" "" } { 1200 896 1072 1216 "d_to_alu\[7..0\]" "" } { -16 56 72 104 "d_to_alu\[7..0\]" "" } { 584 1104 1171 600 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[5\] " "Info: Pin d_to_alu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[5] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 592 1160 1336 608 "d_to_alu\[7..0\]" "" } { 968 896 1072 984 "d_to_alu\[7..0\]" "" } { 736 896 1072 752 "d_to_alu\[7..0\]" "" } { 536 896 1072 552 "d_to_alu\[7..0\]" "" } { 240 896 1072 256 "d_to_alu\[7..0\]" "" } { 1200 896 1072 1216 "d_to_alu\[7..0\]" "" } { -16 56 72 104 "d_to_alu\[7..0\]" "" } { 584 1104 1171 600 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[4\] " "Info: Pin d_to_alu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[4] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 592 1160 1336 608 "d_to_alu\[7..0\]" "" } { 968 896 1072 984 "d_to_alu\[7..0\]" "" } { 736 896 1072 752 "d_to_alu\[7..0\]" "" } { 536 896 1072 552 "d_to_alu\[7..0\]" "" } { 240 896 1072 256 "d_to_alu\[7..0\]" "" } { 1200 896 1072 1216 "d_to_alu\[7..0\]" "" } { -16 56 72 104 "d_to_alu\[7..0\]" "" } { 584 1104 1171 600 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[3\] " "Info: Pin d_to_alu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[3] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 592 1160 1336 608 "d_to_alu\[7..0\]" "" } { 968 896 1072 984 "d_to_alu\[7..0\]" "" } { 736 896 1072 752 "d_to_alu\[7..0\]" "" } { 536 896 1072 552 "d_to_alu\[7..0\]" "" } { 240 896 1072 256 "d_to_alu\[7..0\]" "" } { 1200 896 1072 1216 "d_to_alu\[7..0\]" "" } { -16 56 72 104 "d_to_alu\[7..0\]" "" } { 584 1104 1171 600 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[2\] " "Info: Pin d_to_alu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[2] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 592 1160 1336 608 "d_to_alu\[7..0\]" "" } { 968 896 1072 984 "d_to_alu\[7..0\]" "" } { 736 896 1072 752 "d_to_alu\[7..0\]" "" } { 536 896 1072 552 "d_to_alu\[7..0\]" "" } { 240 896 1072 256 "d_to_alu\[7..0\]" "" } { 1200 896 1072 1216 "d_to_alu\[7..0\]" "" } { -16 56 72 104 "d_to_alu\[7..0\]" "" } { 584 1104 1171 600 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[1\] " "Info: Pin d_to_alu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[1] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 592 1160 1336 608 "d_to_alu\[7..0\]" "" } { 968 896 1072 984 "d_to_alu\[7..0\]" "" } { 736 896 1072 752 "d_to_alu\[7..0\]" "" } { 536 896 1072 552 "d_to_alu\[7..0\]" "" } { 240 896 1072 256 "d_to_alu\[7..0\]" "" } { 1200 896 1072 1216 "d_to_alu\[7..0\]" "" } { -16 56 72 104 "d_to_alu\[7..0\]" "" } { 584 1104 1171 600 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[0\] " "Info: Pin d_to_alu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[0] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 592 1160 1336 608 "d_to_alu\[7..0\]" "" } { 968 896 1072 984 "d_to_alu\[7..0\]" "" } { 736 896 1072 752 "d_to_alu\[7..0\]" "" } { 536 896 1072 552 "d_to_alu\[7..0\]" "" } { 240 896 1072 256 "d_to_alu\[7..0\]" "" } { 1200 896 1072 1216 "d_to_alu\[7..0\]" "" } { -16 56 72 104 "d_to_alu\[7..0\]" "" } { 584 1104 1171 600 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lit_sel " "Info: Pin lit_sel not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lit_sel } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 656 1160 1336 672 "lit_sel" "" } { 176 96 144 192 "lit_sel" "" } { 144 1744 1808 160 "lit_sel" "" } { 648 1104 1160 664 "lit_sel" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lit_sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_z " "Info: Pin alu_z not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_z } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 720 1160 1336 736 "alu_z" "" } { 16 1520 1576 32 "alu_z" "" } { 168 520 536 352 "alu_z" "" } { 712 1104 1160 728 "alu_z" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_en " "Info: Pin wr_en not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { wr_en } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 784 1160 1336 800 "wr_en" "" } { 304 632 712 320 "wr_en" "" } { 600 632 712 616 "wr_en" "" } { 800 624 712 816 "wr_en" "" } { 1032 624 712 1048 "wr_en" "" } { 1264 624 712 1280 "wr_en" "" } { 1224 184 248 1240 "wr_en" "" } { 48 1744 1808 64 "wr_en" "" } { 776 1104 1160 792 "wr_en" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_en " "Info: Pin rd_en not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rd_en } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 816 1160 1336 832 "rd_en" "" } { 320 632 712 336 "rd_en" "" } { 616 632 712 632 "rd_en" "" } { 816 624 712 832 "rd_en" "" } { 1048 624 712 1064 "rd_en" "" } { 1280 624 712 1296 "rd_en" "" } { 1240 184 248 1256 "rd_en" "" } { 64 1744 1808 80 "rd_en" "" } { 808 1104 1160 824 "rd_en" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[8\] " "Info: Pin abus\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[8] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 560 1160 1336 576 "abus\[8..0\]" "" } { 272 632 712 288 "abus\[8..0\]" "" } { 568 632 712 584 "abus\[8..0\]" "" } { 768 624 712 784 "abus\[8..0\]" "" } { 1160 184 248 1176 "abus\[8..0\]" "" } { 224 1376 1472 240 "abus\[8..0\]" "" } { 1232 624 712 1248 "abus\[8..0\]" "" } { 1000 624 712 1016 "abus\[8..0\]" "" } { 552 1104 1163 568 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[7\] " "Info: Pin abus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[7] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 560 1160 1336 576 "abus\[8..0\]" "" } { 272 632 712 288 "abus\[8..0\]" "" } { 568 632 712 584 "abus\[8..0\]" "" } { 768 624 712 784 "abus\[8..0\]" "" } { 1160 184 248 1176 "abus\[8..0\]" "" } { 224 1376 1472 240 "abus\[8..0\]" "" } { 1232 624 712 1248 "abus\[8..0\]" "" } { 1000 624 712 1016 "abus\[8..0\]" "" } { 552 1104 1163 568 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[6\] " "Info: Pin abus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[6] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 560 1160 1336 576 "abus\[8..0\]" "" } { 272 632 712 288 "abus\[8..0\]" "" } { 568 632 712 584 "abus\[8..0\]" "" } { 768 624 712 784 "abus\[8..0\]" "" } { 1160 184 248 1176 "abus\[8..0\]" "" } { 224 1376 1472 240 "abus\[8..0\]" "" } { 1232 624 712 1248 "abus\[8..0\]" "" } { 1000 624 712 1016 "abus\[8..0\]" "" } { 552 1104 1163 568 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[5\] " "Info: Pin abus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[5] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 560 1160 1336 576 "abus\[8..0\]" "" } { 272 632 712 288 "abus\[8..0\]" "" } { 568 632 712 584 "abus\[8..0\]" "" } { 768 624 712 784 "abus\[8..0\]" "" } { 1160 184 248 1176 "abus\[8..0\]" "" } { 224 1376 1472 240 "abus\[8..0\]" "" } { 1232 624 712 1248 "abus\[8..0\]" "" } { 1000 624 712 1016 "abus\[8..0\]" "" } { 552 1104 1163 568 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[4\] " "Info: Pin abus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[4] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 560 1160 1336 576 "abus\[8..0\]" "" } { 272 632 712 288 "abus\[8..0\]" "" } { 568 632 712 584 "abus\[8..0\]" "" } { 768 624 712 784 "abus\[8..0\]" "" } { 1160 184 248 1176 "abus\[8..0\]" "" } { 224 1376 1472 240 "abus\[8..0\]" "" } { 1232 624 712 1248 "abus\[8..0\]" "" } { 1000 624 712 1016 "abus\[8..0\]" "" } { 552 1104 1163 568 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[3\] " "Info: Pin abus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[3] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 560 1160 1336 576 "abus\[8..0\]" "" } { 272 632 712 288 "abus\[8..0\]" "" } { 568 632 712 584 "abus\[8..0\]" "" } { 768 624 712 784 "abus\[8..0\]" "" } { 1160 184 248 1176 "abus\[8..0\]" "" } { 224 1376 1472 240 "abus\[8..0\]" "" } { 1232 624 712 1248 "abus\[8..0\]" "" } { 1000 624 712 1016 "abus\[8..0\]" "" } { 552 1104 1163 568 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[2\] " "Info: Pin abus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[2] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 560 1160 1336 576 "abus\[8..0\]" "" } { 272 632 712 288 "abus\[8..0\]" "" } { 568 632 712 584 "abus\[8..0\]" "" } { 768 624 712 784 "abus\[8..0\]" "" } { 1160 184 248 1176 "abus\[8..0\]" "" } { 224 1376 1472 240 "abus\[8..0\]" "" } { 1232 624 712 1248 "abus\[8..0\]" "" } { 1000 624 712 1016 "abus\[8..0\]" "" } { 552 1104 1163 568 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[1\] " "Info: Pin abus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[1] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 560 1160 1336 576 "abus\[8..0\]" "" } { 272 632 712 288 "abus\[8..0\]" "" } { 568 632 712 584 "abus\[8..0\]" "" } { 768 624 712 784 "abus\[8..0\]" "" } { 1160 184 248 1176 "abus\[8..0\]" "" } { 224 1376 1472 240 "abus\[8..0\]" "" } { 1232 624 712 1248 "abus\[8..0\]" "" } { 1000 624 712 1016 "abus\[8..0\]" "" } { 552 1104 1163 568 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[0\] " "Info: Pin abus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[0] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 560 1160 1336 576 "abus\[8..0\]" "" } { 272 632 712 288 "abus\[8..0\]" "" } { 568 632 712 584 "abus\[8..0\]" "" } { 768 624 712 784 "abus\[8..0\]" "" } { 1160 184 248 1176 "abus\[8..0\]" "" } { 224 1376 1472 240 "abus\[8..0\]" "" } { 1232 624 712 1248 "abus\[8..0\]" "" } { 1000 624 712 1016 "abus\[8..0\]" "" } { 552 1104 1163 568 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[13\] " "Info: Pin rom_q\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[13] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[12\] " "Info: Pin rom_q\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[12] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[11\] " "Info: Pin rom_q\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[11] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[10\] " "Info: Pin rom_q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[10] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[9\] " "Info: Pin rom_q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[9] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[8\] " "Info: Pin rom_q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[8] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[7\] " "Info: Pin rom_q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[7] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[6\] " "Info: Pin rom_q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[6] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[5\] " "Info: Pin rom_q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[5] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[4\] " "Info: Pin rom_q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[4] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[3\] " "Info: Pin rom_q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[3] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[2\] " "Info: Pin rom_q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[2] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[1\] " "Info: Pin rom_q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[1] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[0\] " "Info: Pin rom_q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[0] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 752 1160 1336 768 "rom_q\[13..0\]" "" } { 32 1440 1576 48 "rom_q\[13..0\]" "" } { 240 1096 1168 256 "rom_q\[6..0\]" "" } { 1144 184 256 1160 "rom_q\[10..0\]" "" } { 120 8 88 136 "rom_q\[7..0\]" "" } { 744 1104 1176 760 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_sel\[3\] " "Info: Pin op_sel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { op_sel[3] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 624 1160 1336 640 "op_sel\[3..0\]" "" } { 152 288 355 168 "op_sel\[3..0\]" "" } { 160 1744 1811 176 "op_sel\[3..0\]" "" } { 616 1104 1171 632 "op_sel\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_sel\[2\] " "Info: Pin op_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { op_sel[2] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 624 1160 1336 640 "op_sel\[3..0\]" "" } { 152 288 355 168 "op_sel\[3..0\]" "" } { 160 1744 1811 176 "op_sel\[3..0\]" "" } { 616 1104 1171 632 "op_sel\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_sel\[1\] " "Info: Pin op_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { op_sel[1] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 624 1160 1336 640 "op_sel\[3..0\]" "" } { 152 288 355 168 "op_sel\[3..0\]" "" } { 160 1744 1811 176 "op_sel\[3..0\]" "" } { 616 1104 1171 632 "op_sel\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_sel\[0\] " "Info: Pin op_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { op_sel[0] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 624 1160 1336 640 "op_sel\[3..0\]" "" } { 152 288 355 168 "op_sel\[3..0\]" "" } { 160 1744 1811 176 "op_sel\[3..0\]" "" } { 616 1104 1171 632 "op_sel\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[7\] " "Info: Pin alu_r\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[7] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 688 1160 1336 704 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[6\] " "Info: Pin alu_r\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[6] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 688 1160 1336 704 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[5\] " "Info: Pin alu_r\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[5] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 688 1160 1336 704 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[4\] " "Info: Pin alu_r\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[4] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 688 1160 1336 704 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[3\] " "Info: Pin alu_r\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[3] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 688 1160 1336 704 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[2\] " "Info: Pin alu_r\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[2] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 688 1160 1336 704 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[1\] " "Info: Pin alu_r\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[1] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 688 1160 1336 704 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[0\] " "Info: Pin alu_r\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[0] } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 688 1160 1336 704 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Status_reg:inst3\|reg_data\[5\] " "Info: Destination node Status_reg:inst3\|reg_data\[5\]" {  } { { "../Status_reg/Status_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Status_reg/Status_reg.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Status_reg:inst3|reg_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2655 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a0 " "Info: Destination node ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 34 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2611 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a1 " "Info: Destination node ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 54 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2612 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a2 " "Info: Destination node ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 74 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2613 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a3 " "Info: Destination node ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 94 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2614 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a4 " "Info: Destination node ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 114 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2615 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a5 " "Info: Destination node ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 134 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2616 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a6 " "Info: Destination node ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 154 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2617 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a8 " "Info: Destination node ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 194 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2619 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a9 " "Info: Destination node ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 214 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2620 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 304 88 256 320 "clk" "" } { 88 632 712 104 "clk" "" } { 256 632 712 272 "clk" "" } { 552 632 712 568 "clk" "" } { 752 624 712 768 "clk" "" } { 984 624 712 1000 "clk" "" } { 1216 624 712 1232 "clk" "" } { 1128 184 248 1144 "clk" "" } { 0 1520 1576 16 "clk" "" } { 296 256 320 312 "clk" "" } { 112 1128 1224 128 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2771 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Port_io:inst6\|process_1~0  " "Info: Automatically promoted node Port_io:inst6\|process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst6\|dbus_out\[5\]~1 " "Info: Destination node Port_io:inst6\|dbus_out\[5\]~1" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst6|dbus_out[5]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2836 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst6\|dbus_out\[6\]~2 " "Info: Destination node Port_io:inst6\|dbus_out\[6\]~2" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst6|dbus_out[6]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3022 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst6\|dbus_out\[4\]~3 " "Info: Destination node Port_io:inst6\|dbus_out\[4\]~3" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst6|dbus_out[4]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3201 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst6\|dbus_out\[7\]~4 " "Info: Destination node Port_io:inst6\|dbus_out\[7\]~4" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst6|dbus_out[7]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3380 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst6\|dbus_out\[2\]~5 " "Info: Destination node Port_io:inst6\|dbus_out\[2\]~5" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst6|dbus_out[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3559 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst6\|dbus_out\[1\]~6 " "Info: Destination node Port_io:inst6\|dbus_out\[1\]~6" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst6|dbus_out[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3737 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst6\|dbus_out\[0\]~7 " "Info: Destination node Port_io:inst6\|dbus_out\[0\]~7" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst6|dbus_out[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3915 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst6\|dbus_out\[3\]~8 " "Info: Destination node Port_io:inst6\|dbus_out\[3\]~8" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst6|dbus_out[3]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4094 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst6|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2834 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Port_io:inst7\|process_1~0  " "Info: Automatically promoted node Port_io:inst7\|process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst7\|dbus_out\[5\]~5 " "Info: Destination node Port_io:inst7\|dbus_out\[5\]~5" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst7|dbus_out[5]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3015 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst7\|dbus_out\[6\]~8 " "Info: Destination node Port_io:inst7\|dbus_out\[6\]~8" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst7|dbus_out[6]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3195 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst7\|dbus_out\[4\]~11 " "Info: Destination node Port_io:inst7\|dbus_out\[4\]~11" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst7|dbus_out[4]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3374 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst7\|dbus_out\[7\]~14 " "Info: Destination node Port_io:inst7\|dbus_out\[7\]~14" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst7|dbus_out[7]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3553 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst7\|dbus_out\[2\]~17 " "Info: Destination node Port_io:inst7\|dbus_out\[2\]~17" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst7|dbus_out[2]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3732 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst7\|dbus_out\[1\]~20 " "Info: Destination node Port_io:inst7\|dbus_out\[1\]~20" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst7|dbus_out[1]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3910 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst7\|dbus_out\[0\]~23 " "Info: Destination node Port_io:inst7\|dbus_out\[0\]~23" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst7|dbus_out[0]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4088 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst7\|dbus_out\[3\]~26 " "Info: Destination node Port_io:inst7\|dbus_out\[3\]~26" {  } { { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst7|dbus_out[3]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4267 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst7|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 3014 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nrst (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Info: Automatically promoted node nrst (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst10\|lit_sel~0 " "Info: Destination node Control:inst10\|lit_sel~0" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst10|lit_sel~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2781 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst10\|next_state.fetch_only~0 " "Info: Destination node Control:inst10\|next_state.fetch_only~0" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst10|next_state.fetch_only~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4415 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst10\|op_sel~26 " "Info: Destination node Control:inst10\|op_sel~26" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst10|op_sel~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4939 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:inst1\|Mux13~12 " "Info: Destination node ALU:inst1\|Mux13~12" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst1|Mux13~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4940 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst10\|wr_en~4 " "Info: Destination node Control:inst10\|wr_en~4" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst10|wr_en~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4941 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst10\|next_state~22 " "Info: Destination node Control:inst10\|next_state~22" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst10|next_state~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4942 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst10\|inc_pc~17 " "Info: Destination node Control:inst10\|inc_pc~17" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst10|inc_pc~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4943 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC_reg:inst8\|PC\[5\]~29 " "Info: Destination node PC_reg:inst8\|PC\[5\]~29" {  } { { "../PC_reg/PC_reg.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PC_reg/PC_reg.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_reg:inst8|PC[5]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4944 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst10\|stack_push~4 " "Info: Destination node Control:inst10\|stack_push~4" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst10|stack_push~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4948 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:inst10\|next_state.rst~2 " "Info: Destination node Control:inst10\|next_state.rst~2" {  } { { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst10|next_state.rst~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 4949 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "nrst" } } } } { "PIC16F648A.bdf" "" { Schematic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/PIC16F648A.bdf" { { 272 88 256 288 "nrst" "" } { 72 632 712 88 "nrst" "" } { 240 632 712 256 "nrst" "" } { 536 632 712 552 "nrst" "" } { 736 624 712 752 "nrst" "" } { 968 624 712 984 "nrst" "" } { 1200 624 712 1216 "nrst" "" } { 1112 184 248 1128 "nrst" "" } { -16 1520 1576 0 "nrst" "" } { 264 256 320 280 "nrst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/" 0 { } { { 0 { 0 ""} 0 2770 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 3.3V 0 47 0 " "Info: Number of I/O pins in group: 47 (unused VREF, 3.3V VCCIO, 0 input, 47 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 5 59 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 2 63 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 3 56 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 8 50 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.829 ns memory register " "Info: Estimated most critical path is memory to register delay of 23.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\] 1 MEM M4K_X13_Y17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X13_Y17; Fanout = 6; MEM Node = 'ROM_mem:inst13\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_q671.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/altsyncram_q671.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.275 ns) 1.869 ns Control:inst10\|Equal2~0 2 COMB LAB_X25_Y16 7 " "Info: 2: + IC(1.506 ns) + CELL(0.275 ns) = 1.869 ns; Loc. = LAB_X25_Y16; Fanout = 7; COMB Node = 'Control:inst10\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.275 ns) 2.893 ns addr_mux:inst9\|Mux2~1 3 COMB LAB_X27_Y16 25 " "Info: 3: + IC(0.749 ns) + CELL(0.275 ns) = 2.893 ns; Loc. = LAB_X27_Y16; Fanout = 25; COMB Node = 'addr_mux:inst9\|Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { Control:inst10|Equal2~0 addr_mux:inst9|Mux2~1 } "NODE_NAME" } } { "../Addr_mux/addr_mux.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Addr_mux/addr_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.458 ns RAM_mem:inst5\|Selector134~1 4 COMB LAB_X27_Y16 576 " "Info: 4: + IC(0.415 ns) + CELL(0.150 ns) = 3.458 ns; Loc. = LAB_X27_Y16; Fanout = 576; COMB Node = 'RAM_mem:inst5\|Selector134~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addr_mux:inst9|Mux2~1 RAM_mem:inst5|Selector134~1 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.438 ns) 5.076 ns RAM_mem:inst5\|Selector5~97 5 COMB LAB_X29_Y11 1 " "Info: 5: + IC(1.180 ns) + CELL(0.438 ns) = 5.076 ns; Loc. = LAB_X29_Y11; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { RAM_mem:inst5|Selector134~1 RAM_mem:inst5|Selector5~97 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.271 ns) 7.179 ns RAM_mem:inst5\|Selector5~98 6 COMB LAB_X22_Y20 1 " "Info: 6: + IC(1.832 ns) + CELL(0.271 ns) = 7.179 ns; Loc. = LAB_X22_Y20; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { RAM_mem:inst5|Selector5~97 RAM_mem:inst5|Selector5~98 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.150 ns) 8.998 ns RAM_mem:inst5\|Selector5~99 7 COMB LAB_X41_Y19 1 " "Info: 7: + IC(1.669 ns) + CELL(0.150 ns) = 8.998 ns; Loc. = LAB_X41_Y19; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { RAM_mem:inst5|Selector5~98 RAM_mem:inst5|Selector5~99 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.271 ns) 10.821 ns RAM_mem:inst5\|Selector5~100 8 COMB LAB_X23_Y21 1 " "Info: 8: + IC(1.552 ns) + CELL(0.271 ns) = 10.821 ns; Loc. = LAB_X23_Y21; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~100'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { RAM_mem:inst5|Selector5~99 RAM_mem:inst5|Selector5~100 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.419 ns) 12.636 ns RAM_mem:inst5\|Selector5~107 9 COMB LAB_X35_Y24 1 " "Info: 9: + IC(1.396 ns) + CELL(0.419 ns) = 12.636 ns; Loc. = LAB_X35_Y24; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { RAM_mem:inst5|Selector5~100 RAM_mem:inst5|Selector5~107 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 13.197 ns RAM_mem:inst5\|Selector5~114 10 COMB LAB_X35_Y24 1 " "Info: 10: + IC(0.290 ns) + CELL(0.271 ns) = 13.197 ns; Loc. = LAB_X35_Y24; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { RAM_mem:inst5|Selector5~107 RAM_mem:inst5|Selector5~114 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.150 ns) 14.828 ns RAM_mem:inst5\|Selector5~115 11 COMB LAB_X31_Y18 1 " "Info: 11: + IC(1.481 ns) + CELL(0.150 ns) = 14.828 ns; Loc. = LAB_X31_Y18; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { RAM_mem:inst5|Selector5~114 RAM_mem:inst5|Selector5~115 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 15.392 ns RAM_mem:inst5\|Selector5~142 12 COMB LAB_X31_Y18 1 " "Info: 12: + IC(0.145 ns) + CELL(0.419 ns) = 15.392 ns; Loc. = LAB_X31_Y18; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~142'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { RAM_mem:inst5|Selector5~115 RAM_mem:inst5|Selector5~142 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 15.953 ns RAM_mem:inst5\|Selector5~169 13 COMB LAB_X31_Y18 1 " "Info: 13: + IC(0.290 ns) + CELL(0.271 ns) = 15.953 ns; Loc. = LAB_X31_Y18; Fanout = 1; COMB Node = 'RAM_mem:inst5\|Selector5~169'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { RAM_mem:inst5|Selector5~142 RAM_mem:inst5|Selector5~169 } "NODE_NAME" } } { "../RAM_mem/RAM_mem.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 16.518 ns Port_io:inst7\|dbus_out\[3\]~25 14 COMB LAB_X31_Y18 2 " "Info: 14: + IC(0.290 ns) + CELL(0.275 ns) = 16.518 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'Port_io:inst7\|dbus_out\[3\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { RAM_mem:inst5|Selector5~169 Port_io:inst7|dbus_out[3]~25 } "NODE_NAME" } } { "../Port_io/Port_io.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Port_io/Port_io.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 17.083 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~15 15 COMB LAB_X31_Y18 12 " "Info: 15: + IC(0.145 ns) + CELL(0.420 ns) = 17.083 ns; Loc. = LAB_X31_Y18; Fanout = 12; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Port_io:inst7|dbus_out[3]~25 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/PIC16F648A/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.150 ns) 18.396 ns ALU:inst1\|Mux14~3 16 COMB LAB_X29_Y17 1 " "Info: 16: + IC(1.163 ns) + CELL(0.150 ns) = 18.396 ns; Loc. = LAB_X29_Y17; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 ALU:inst1|Mux14~3 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.275 ns) 19.422 ns ALU:inst1\|Mux14~4 17 COMB LAB_X32_Y17 1 " "Info: 17: + IC(0.751 ns) + CELL(0.275 ns) = 19.422 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { ALU:inst1|Mux14~3 ALU:inst1|Mux14~4 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 19.986 ns ALU:inst1\|Mux14~5 18 COMB LAB_X32_Y17 1 " "Info: 18: + IC(0.145 ns) + CELL(0.419 ns) = 19.986 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { ALU:inst1|Mux14~4 ALU:inst1|Mux14~5 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 20.547 ns ALU:inst1\|Mux14~6 19 COMB LAB_X32_Y17 1 " "Info: 19: + IC(0.290 ns) + CELL(0.271 ns) = 20.547 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'ALU:inst1\|Mux14~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { ALU:inst1|Mux14~5 ALU:inst1|Mux14~6 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 21.112 ns ALU:inst1\|Mux14~7 20 COMB LAB_X32_Y17 267 " "Info: 20: + IC(0.145 ns) + CELL(0.420 ns) = 21.112 ns; Loc. = LAB_X32_Y17; Fanout = 267; COMB Node = 'ALU:inst1\|Mux14~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU:inst1|Mux14~6 ALU:inst1|Mux14~7 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.371 ns) 22.409 ns ALU:inst1\|z_out~4 21 COMB LAB_X30_Y19 4 " "Info: 21: + IC(0.926 ns) + CELL(0.371 ns) = 22.409 ns; Loc. = LAB_X30_Y19; Fanout = 4; COMB Node = 'ALU:inst1\|z_out~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { ALU:inst1|Mux14~7 ALU:inst1|z_out~4 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/ALU/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.419 ns) 23.745 ns Control:inst10\|next_state~19 22 COMB LAB_X21_Y19 1 " "Info: 22: + IC(0.917 ns) + CELL(0.419 ns) = 23.745 ns; Loc. = LAB_X21_Y19; Fanout = 1; COMB Node = 'Control:inst10\|next_state~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { ALU:inst1|z_out~4 Control:inst10|next_state~19 } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 23.829 ns Control:inst10\|pres_state.fetch_decod_exec 23 REG LAB_X21_Y19 14 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 23.829 ns; Loc. = LAB_X21_Y19; Fanout = 14; REG Node = 'Control:inst10\|pres_state.fetch_decod_exec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Control:inst10|next_state~19 Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } } { "../Control/Control.vhd" "" { Text "C:/Users/1265042/Desktop/Trabalho 4/Control/Control.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.552 ns ( 27.50 % ) " "Info: Total cell delay = 6.552 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.277 ns ( 72.50 % ) " "Info: Total interconnect delay = 17.277 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.829 ns" { ROM_mem:inst13|altsyncram:altsyncram_component|altsyncram_q671:auto_generated|q_a[2] Control:inst10|Equal2~0 addr_mux:inst9|Mux2~1 RAM_mem:inst5|Selector134~1 RAM_mem:inst5|Selector5~97 RAM_mem:inst5|Selector5~98 RAM_mem:inst5|Selector5~99 RAM_mem:inst5|Selector5~100 RAM_mem:inst5|Selector5~107 RAM_mem:inst5|Selector5~114 RAM_mem:inst5|Selector5~115 RAM_mem:inst5|Selector5~142 RAM_mem:inst5|Selector5~169 Port_io:inst7|dbus_out[3]~25 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~15 ALU:inst1|Mux14~3 ALU:inst1|Mux14~4 ALU:inst1|Mux14~5 ALU:inst1|Mux14~6 ALU:inst1|Mux14~7 ALU:inst1|z_out~4 Control:inst10|next_state~19 Control:inst10|pres_state.fetch_decod_exec } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "63 " "Warning: Found 63 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[7\] 0 " "Info: Pin \"d_to_alu\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[6\] 0 " "Info: Pin \"d_to_alu\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[5\] 0 " "Info: Pin \"d_to_alu\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[4\] 0 " "Info: Pin \"d_to_alu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[3\] 0 " "Info: Pin \"d_to_alu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[2\] 0 " "Info: Pin \"d_to_alu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[1\] 0 " "Info: Pin \"d_to_alu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[0\] 0 " "Info: Pin \"d_to_alu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[7\] 0 " "Info: Pin \"portb\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[6\] 0 " "Info: Pin \"portb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[5\] 0 " "Info: Pin \"portb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[4\] 0 " "Info: Pin \"portb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[3\] 0 " "Info: Pin \"portb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[2\] 0 " "Info: Pin \"portb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[1\] 0 " "Info: Pin \"portb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[0\] 0 " "Info: Pin \"portb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[7\] 0 " "Info: Pin \"porta\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[6\] 0 " "Info: Pin \"porta\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[5\] 0 " "Info: Pin \"porta\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[4\] 0 " "Info: Pin \"porta\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[3\] 0 " "Info: Pin \"porta\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[2\] 0 " "Info: Pin \"porta\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[1\] 0 " "Info: Pin \"porta\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[0\] 0 " "Info: Pin \"porta\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lit_sel 0 " "Info: Pin \"lit_sel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_z 0 " "Info: Pin \"alu_z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_en 0 " "Info: Pin \"wr_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_en 0 " "Info: Pin \"rd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[8\] 0 " "Info: Pin \"abus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[7\] 0 " "Info: Pin \"abus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[6\] 0 " "Info: Pin \"abus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[5\] 0 " "Info: Pin \"abus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[4\] 0 " "Info: Pin \"abus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[3\] 0 " "Info: Pin \"abus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[2\] 0 " "Info: Pin \"abus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[1\] 0 " "Info: Pin \"abus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[0\] 0 " "Info: Pin \"abus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[13\] 0 " "Info: Pin \"rom_q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[12\] 0 " "Info: Pin \"rom_q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[11\] 0 " "Info: Pin \"rom_q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[10\] 0 " "Info: Pin \"rom_q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[9\] 0 " "Info: Pin \"rom_q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[8\] 0 " "Info: Pin \"rom_q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[7\] 0 " "Info: Pin \"rom_q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[6\] 0 " "Info: Pin \"rom_q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[5\] 0 " "Info: Pin \"rom_q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[4\] 0 " "Info: Pin \"rom_q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[3\] 0 " "Info: Pin \"rom_q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[2\] 0 " "Info: Pin \"rom_q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[1\] 0 " "Info: Pin \"rom_q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[0\] 0 " "Info: Pin \"rom_q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_sel\[3\] 0 " "Info: Pin \"op_sel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_sel\[2\] 0 " "Info: Pin \"op_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_sel\[1\] 0 " "Info: Pin \"op_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_sel\[0\] 0 " "Info: Pin \"op_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[7\] 0 " "Info: Pin \"alu_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[6\] 0 " "Info: Pin \"alu_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[5\] 0 " "Info: Pin \"alu_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[4\] 0 " "Info: Pin \"alu_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[3\] 0 " "Info: Pin \"alu_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[2\] 0 " "Info: Pin \"alu_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[1\] 0 " "Info: Pin \"alu_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[0\] 0 " "Info: Pin \"alu_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "309 " "Info: Peak virtual memory: 309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 22:21:16 2023 " "Info: Processing ended: Thu Dec 21 22:21:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
