

================================================================
== Vitis HLS Report for 'cyclic_prefix_removal'
================================================================
* Date:           Fri May 26 18:16:40 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_38
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.463 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17002|    17002|  0.170 ms|  0.170 ms|  17003|  17003|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1_fu_56   |cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1   |     8802|     8802|  88.020 us|  88.020 us|  8802|  8802|       no|
        |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2_fu_64  |cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2  |     8194|     8194|  81.940 us|  81.940 us|  8194|  8194|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      34|    236|    -|
|Memory           |       64|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    134|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|    0|      43|    374|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+-----+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+-----+-----+
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2_fu_64  |cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2  |        0|   0|  18|  167|    0|
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1_fu_56   |cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1   |        0|   0|  16|   69|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                     |                                                |        0|   0|  34|  236|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |arr_real_U  |arr_real_RAM_AUTO_1R1W  |       32|  0|   0|    0|  8800|   32|     1|       281600|
    |arr_imag_U  |arr_real_RAM_AUTO_1R1W  |       32|  0|   0|    0|  8800|   32|     1|       281600|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |       64|  0|   0|    0| 17600|   64|     2|       563200|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2_fu_64_out_samples_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7                                                              |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                        |          |   0|  0|   4|           2|           2|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  42|          8|    1|          8|
    |arr_imag_address0               |  14|          3|   14|         42|
    |arr_imag_ce0                    |  14|          3|    1|          3|
    |arr_imag_we0                    |   9|          2|    1|          2|
    |arr_real_address0               |  14|          3|   14|         42|
    |arr_real_ce0                    |  14|          3|    1|          3|
    |arr_real_we0                    |   9|          2|    1|          2|
    |in_samples_TREADY_int_regslice  |   9|          2|    1|          2|
    |t_last_blk_n                    |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 134|         28|   35|        106|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  7|   0|    7|          0|
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2_fu_64_ap_start_reg  |  1|   0|    1|          0|
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_9_1_fu_56_ap_start_reg   |  1|   0|    1|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  |  9|   0|    9|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|in_samples_TDATA    |   in|   64|        axis|             in_samples|       pointer|
|in_samples_TVALID   |   in|    1|        axis|             in_samples|       pointer|
|in_samples_TREADY   |  out|    1|        axis|             in_samples|       pointer|
|out_samples_TDATA   |  out|   64|        axis|            out_samples|       pointer|
|out_samples_TVALID  |  out|    1|        axis|            out_samples|       pointer|
|out_samples_TREADY  |   in|    1|        axis|            out_samples|       pointer|
|t_last_din          |  out|    1|     ap_fifo|                 t_last|       pointer|
|t_last_full_n       |   in|    1|     ap_fifo|                 t_last|       pointer|
|t_last_write        |  out|    1|     ap_fifo|                 t_last|       pointer|
+--------------------+-----+-----+------------+-----------------------+--------------+

