ğŸ‘‹ Hi, Iâ€™m Shubham
ğŸ“ M.Tech VLSI @ DIAT, Pune
ğŸ§  Into RTL design, RISC-V, FPGA & high-speed digital systems
âš™ï¸ Verilog / SystemVerilog / Vivado / Icarus / GTKWave
ğŸš€ Built a RV32I RISC-V core, working on pipelining next
ğŸ”Œ Played with Kintex-7, GTX transceivers & Aurora (SFP links)
ğŸ“¡ Curious about CPUs, interconnects & how silicon really works
<!---
shubhamdraveriya/shubhamdraveriya is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
