	component aula_20201105_qsys is
		port (
			clk_clk        : in  std_logic                    := 'X';             -- clk
			reset_reset_n  : in  std_logic                    := 'X';             -- reset_n
			key_ic_export  : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			sw_export      : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			ledr_ic_export : out std_logic_vector(7 downto 0);                    -- export
			ledg_ic_export : out std_logic_vector(7 downto 0);                    -- export
			hex5_ic_export : out std_logic_vector(6 downto 0);                    -- export
			hex4_ic_export : out std_logic_vector(6 downto 0)                     -- export
		);
	end component aula_20201105_qsys;

