

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config19_s'
================================================================
* Date:           Mon Apr 28 18:18:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  14.376 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.3>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %layer19_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %layer18_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] ( I:3.90ns O:3.90ns )   --->   "%layer18_out_read = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %layer18_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 4 'read' 'layer18_out_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i80 %layer18_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 5 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln44_s = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer18_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 6 'partselect' 'trunc_ln44_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer18_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 7 'partselect' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer18_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 8 'partselect' 'trunc_ln44_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln44_7 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer18_out_read, i32 64, i32 79" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 9 'partselect' 'trunc_ln44_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.14ns)   --->   "%icmp_ln51 = icmp_sgt  i16 %trunc_ln44, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 10 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 11 'bitselect' 'tmp' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 12 'partselect' 'trunc_ln3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 13 'bitselect' 'tmp_78' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i80 %layer18_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 14 'trunc' 'trunc_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.68ns)   --->   "%icmp_ln52 = icmp_ne  i3 %trunc_ln52, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 15 'icmp' 'icmp_ln52' <Predicate = (icmp_ln51)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 16 'bitselect' 'tmp_79' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 17 'bitselect' 'tmp_80' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i1 %tmp_80, i1 %icmp_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 18 'or' 'or_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%and_ln52 = and i1 %or_ln52, i1 %tmp_78" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 19 'and' 'and_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln52 = zext i1 %and_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'zext' 'zext_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52 = add i6 %trunc_ln3, i6 %zext_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'add' 'add_ln52' <Predicate = (icmp_ln51)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'partselect' 'tmp_s' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.94ns)   --->   "%icmp_ln52_23 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'icmp' 'icmp_ln52_23' <Predicate = (icmp_ln51)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'bitselect' 'tmp_81' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_146 = xor i1 %tmp_79, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'xor' 'not_tmp_146' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln52_42 = or i1 %tmp_81, i1 %not_tmp_146" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'or' 'and_ln52_42' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln52_23, i1 %and_ln52_42" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'and' 'empty' <Predicate = (icmp_ln51)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_35)   --->   "%or_ln52_35 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'or' 'or_ln52_35' <Predicate = (or_ln52_36 & icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%xor_ln52 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'xor' 'xor_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%or_ln52_36 = or i1 %tmp, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'or' 'or_ln52_36' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_35)   --->   "%select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'select' 'select_ln52' <Predicate = (or_ln52_35 & or_ln52_36 & icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_35 = select i1 %or_ln52_35, i6 %select_ln52, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'select' 'select_ln52_35' <Predicate = (or_ln52_36 & icmp_ln51)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%select_ln52_36 = select i1 %or_ln52_36, i6 %select_ln52_35, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'select' 'select_ln52_36' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_0_0_0_0_load = select i1 %icmp_ln51, i6 %select_ln52_36, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 34 'select' 'out_data_0_0_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.14ns)   --->   "%icmp_ln51_11 = icmp_sgt  i16 %trunc_ln44_s, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 35 'icmp' 'icmp_ln51_11' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'bitselect' 'tmp_82' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_11)   --->   "%trunc_ln52_s = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 20, i32 25" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'partselect' 'trunc_ln52_s' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_11)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'bitselect' 'tmp_83' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %layer18_out_read, i32 16, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 39 'partselect' 'tmp_77' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.68ns)   --->   "%icmp_ln52_24 = icmp_ne  i3 %tmp_77, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 40 'icmp' 'icmp_ln52_24' <Predicate = (icmp_ln51_11)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node empty_56)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 25" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'bitselect' 'tmp_84' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_11)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 20" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 42 'bitselect' 'tmp_85' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_11)   --->   "%or_ln52_37 = or i1 %tmp_85, i1 %icmp_ln52_24" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 43 'or' 'or_ln52_37' <Predicate = (icmp_ln51_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_11)   --->   "%and_ln52_11 = and i1 %or_ln52_37, i1 %tmp_83" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'and' 'and_ln52_11' <Predicate = (icmp_ln51_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_11)   --->   "%zext_ln52_11 = zext i1 %and_ln52_11" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 45 'zext' 'zext_ln52_11' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_11 = add i6 %trunc_ln52_s, i6 %zext_ln52_11" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 46 'add' 'add_ln52_11' <Predicate = (icmp_ln51_11)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 26, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'partselect' 'tmp_86' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.94ns)   --->   "%icmp_ln52_25 = icmp_eq  i6 %tmp_86, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'icmp' 'icmp_ln52_25' <Predicate = (icmp_ln51_11)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node empty_56)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_11, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'bitselect' 'tmp_87' <Predicate = (icmp_ln51_11)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node empty_56)   --->   "%not_tmp_153 = xor i1 %tmp_84, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'xor' 'not_tmp_153' <Predicate = (icmp_ln51_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node empty_56)   --->   "%and_ln52_44 = or i1 %tmp_87, i1 %not_tmp_153" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'or' 'and_ln52_44' <Predicate = (icmp_ln51_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_56 = and i1 %icmp_ln52_25, i1 %and_ln52_44" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'and' 'empty_56' <Predicate = (icmp_ln51_11)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_38)   --->   "%or_ln52_38 = or i1 %empty_56, i1 %tmp_82" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'or' 'or_ln52_38' <Predicate = (or_ln52_39 & icmp_ln51_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_1_0_0_0_load)   --->   "%xor_ln52_11 = xor i1 %empty_56, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'xor' 'xor_ln52_11' <Predicate = (icmp_ln51_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_1_0_0_0_load)   --->   "%or_ln52_39 = or i1 %tmp_82, i1 %xor_ln52_11" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'or' 'or_ln52_39' <Predicate = (icmp_ln51_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_38)   --->   "%select_ln52_37 = select i1 %tmp_82, i6 0, i6 %add_ln52_11" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'select' 'select_ln52_37' <Predicate = (or_ln52_38 & or_ln52_39 & icmp_ln51_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_38 = select i1 %or_ln52_38, i6 %select_ln52_37, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'select' 'select_ln52_38' <Predicate = (or_ln52_39 & icmp_ln51_11)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_1_0_0_0_load)   --->   "%select_ln52_39 = select i1 %or_ln52_39, i6 %select_ln52_38, i6 %add_ln52_11" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'select' 'select_ln52_39' <Predicate = (icmp_ln51_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_1_0_0_0_load = select i1 %icmp_ln51_11, i6 %select_ln52_39, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 59 'select' 'out_data_0_1_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.14ns)   --->   "%icmp_ln51_12 = icmp_sgt  i16 %trunc_ln44_5, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 60 'icmp' 'icmp_ln51_12' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 61 'bitselect' 'tmp_88' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_12)   --->   "%trunc_ln52_5 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 36, i32 41" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'partselect' 'trunc_ln52_5' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_12)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'bitselect' 'tmp_89' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %layer18_out_read, i32 32, i32 34" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 64 'partselect' 'tmp_90' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.68ns)   --->   "%icmp_ln52_26 = icmp_ne  i3 %tmp_90, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 65 'icmp' 'icmp_ln52_26' <Predicate = (icmp_ln51_12)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 41" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 66 'bitselect' 'tmp_91' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_12)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 36" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 67 'bitselect' 'tmp_92' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_12)   --->   "%or_ln52_40 = or i1 %tmp_92, i1 %icmp_ln52_26" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 68 'or' 'or_ln52_40' <Predicate = (icmp_ln51_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_12)   --->   "%and_ln52_12 = and i1 %or_ln52_40, i1 %tmp_89" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 69 'and' 'and_ln52_12' <Predicate = (icmp_ln51_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_12)   --->   "%zext_ln52_12 = zext i1 %and_ln52_12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 70 'zext' 'zext_ln52_12' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_12 = add i6 %trunc_ln52_5, i6 %zext_ln52_12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'add' 'add_ln52_12' <Predicate = (icmp_ln51_12)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 42, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 72 'partselect' 'tmp_93' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.94ns)   --->   "%icmp_ln52_27 = icmp_eq  i6 %tmp_93, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 73 'icmp' 'icmp_ln52_27' <Predicate = (icmp_ln51_12)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_12, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'bitselect' 'tmp_94' <Predicate = (icmp_ln51_12)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%not_tmp_160 = xor i1 %tmp_91, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 75 'xor' 'not_tmp_160' <Predicate = (icmp_ln51_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%and_ln52_46 = or i1 %tmp_94, i1 %not_tmp_160" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 76 'or' 'and_ln52_46' <Predicate = (icmp_ln51_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_57 = and i1 %icmp_ln52_27, i1 %and_ln52_46" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 77 'and' 'empty_57' <Predicate = (icmp_ln51_12)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_41)   --->   "%or_ln52_41 = or i1 %empty_57, i1 %tmp_88" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 78 'or' 'or_ln52_41' <Predicate = (or_ln52_42 & icmp_ln51_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_2_0_0_0_load)   --->   "%xor_ln52_12 = xor i1 %empty_57, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 79 'xor' 'xor_ln52_12' <Predicate = (icmp_ln51_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_2_0_0_0_load)   --->   "%or_ln52_42 = or i1 %tmp_88, i1 %xor_ln52_12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 80 'or' 'or_ln52_42' <Predicate = (icmp_ln51_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_41)   --->   "%select_ln52_40 = select i1 %tmp_88, i6 0, i6 %add_ln52_12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 81 'select' 'select_ln52_40' <Predicate = (or_ln52_41 & or_ln52_42 & icmp_ln51_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_41 = select i1 %or_ln52_41, i6 %select_ln52_40, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 82 'select' 'select_ln52_41' <Predicate = (or_ln52_42 & icmp_ln51_12)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_2_0_0_0_load)   --->   "%select_ln52_42 = select i1 %or_ln52_42, i6 %select_ln52_41, i6 %add_ln52_12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 83 'select' 'select_ln52_42' <Predicate = (icmp_ln51_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_2_0_0_0_load = select i1 %icmp_ln51_12, i6 %select_ln52_42, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 84 'select' 'out_data_0_2_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (2.14ns)   --->   "%icmp_ln51_13 = icmp_sgt  i16 %trunc_ln44_6, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 85 'icmp' 'icmp_ln51_13' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 86 'bitselect' 'tmp_95' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_13)   --->   "%trunc_ln52_6 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 52, i32 57" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 87 'partselect' 'trunc_ln52_6' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_13)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 51" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 88 'bitselect' 'tmp_96' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %layer18_out_read, i32 48, i32 50" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 89 'partselect' 'tmp_97' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.68ns)   --->   "%icmp_ln52_28 = icmp_ne  i3 %tmp_97, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 90 'icmp' 'icmp_ln52_28' <Predicate = (icmp_ln51_13)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node empty_58)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 57" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 91 'bitselect' 'tmp_98' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_13)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 92 'bitselect' 'tmp_99' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_13)   --->   "%or_ln52_43 = or i1 %tmp_99, i1 %icmp_ln52_28" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 93 'or' 'or_ln52_43' <Predicate = (icmp_ln51_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_13)   --->   "%and_ln52_13 = and i1 %or_ln52_43, i1 %tmp_96" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 94 'and' 'and_ln52_13' <Predicate = (icmp_ln51_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_13)   --->   "%zext_ln52_13 = zext i1 %and_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 95 'zext' 'zext_ln52_13' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_13 = add i6 %trunc_ln52_6, i6 %zext_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 96 'add' 'add_ln52_13' <Predicate = (icmp_ln51_13)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 58, i32 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 97 'partselect' 'tmp_100' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.94ns)   --->   "%icmp_ln52_29 = icmp_eq  i6 %tmp_100, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 98 'icmp' 'icmp_ln52_29' <Predicate = (icmp_ln51_13)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node empty_58)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_13, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 99 'bitselect' 'tmp_101' <Predicate = (icmp_ln51_13)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node empty_58)   --->   "%not_tmp_167 = xor i1 %tmp_98, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 100 'xor' 'not_tmp_167' <Predicate = (icmp_ln51_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node empty_58)   --->   "%and_ln52_48 = or i1 %tmp_101, i1 %not_tmp_167" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 101 'or' 'and_ln52_48' <Predicate = (icmp_ln51_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_58 = and i1 %icmp_ln52_29, i1 %and_ln52_48" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 102 'and' 'empty_58' <Predicate = (icmp_ln51_13)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_44)   --->   "%or_ln52_44 = or i1 %empty_58, i1 %tmp_95" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 103 'or' 'or_ln52_44' <Predicate = (or_ln52_45 & icmp_ln51_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_3_0_0_0_load)   --->   "%xor_ln52_13 = xor i1 %empty_58, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 104 'xor' 'xor_ln52_13' <Predicate = (icmp_ln51_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_3_0_0_0_load)   --->   "%or_ln52_45 = or i1 %tmp_95, i1 %xor_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 105 'or' 'or_ln52_45' <Predicate = (icmp_ln51_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_44)   --->   "%select_ln52_43 = select i1 %tmp_95, i6 0, i6 %add_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 106 'select' 'select_ln52_43' <Predicate = (or_ln52_44 & or_ln52_45 & icmp_ln51_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_44 = select i1 %or_ln52_44, i6 %select_ln52_43, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 107 'select' 'select_ln52_44' <Predicate = (or_ln52_45 & icmp_ln51_13)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_3_0_0_0_load)   --->   "%select_ln52_45 = select i1 %or_ln52_45, i6 %select_ln52_44, i6 %add_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 108 'select' 'select_ln52_45' <Predicate = (icmp_ln51_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_3_0_0_0_load = select i1 %icmp_ln51_13, i6 %select_ln52_45, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 109 'select' 'out_data_0_3_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (2.14ns)   --->   "%icmp_ln51_14 = icmp_sgt  i16 %trunc_ln44_7, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 110 'icmp' 'icmp_ln51_14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 79" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 111 'bitselect' 'tmp_102' <Predicate = (icmp_ln51_14)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_14)   --->   "%trunc_ln52_7 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 68, i32 73" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 112 'partselect' 'trunc_ln52_7' <Predicate = (icmp_ln51_14)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_14)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 67" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 113 'bitselect' 'tmp_103' <Predicate = (icmp_ln51_14)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %layer18_out_read, i32 64, i32 66" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 114 'partselect' 'tmp_104' <Predicate = (icmp_ln51_14)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.68ns)   --->   "%icmp_ln52_30 = icmp_ne  i3 %tmp_104, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 115 'icmp' 'icmp_ln52_30' <Predicate = (icmp_ln51_14)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node empty_59)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 73" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 116 'bitselect' 'tmp_105' <Predicate = (icmp_ln51_14)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_14)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 68" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 117 'bitselect' 'tmp_106' <Predicate = (icmp_ln51_14)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_14)   --->   "%or_ln52_46 = or i1 %tmp_106, i1 %icmp_ln52_30" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 118 'or' 'or_ln52_46' <Predicate = (icmp_ln51_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_14)   --->   "%and_ln52_14 = and i1 %or_ln52_46, i1 %tmp_103" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 119 'and' 'and_ln52_14' <Predicate = (icmp_ln51_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_14)   --->   "%zext_ln52_14 = zext i1 %and_ln52_14" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 120 'zext' 'zext_ln52_14' <Predicate = (icmp_ln51_14)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_14 = add i6 %trunc_ln52_7, i6 %zext_ln52_14" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 121 'add' 'add_ln52_14' <Predicate = (icmp_ln51_14)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 74, i32 79" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 122 'partselect' 'tmp_107' <Predicate = (icmp_ln51_14)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.94ns)   --->   "%icmp_ln52_31 = icmp_eq  i6 %tmp_107, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 123 'icmp' 'icmp_ln52_31' <Predicate = (icmp_ln51_14)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node empty_59)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_14, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 124 'bitselect' 'tmp_108' <Predicate = (icmp_ln51_14)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node empty_59)   --->   "%not_tmp_174 = xor i1 %tmp_105, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 125 'xor' 'not_tmp_174' <Predicate = (icmp_ln51_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node empty_59)   --->   "%and_ln52_49 = or i1 %tmp_108, i1 %not_tmp_174" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 126 'or' 'and_ln52_49' <Predicate = (icmp_ln51_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_59 = and i1 %icmp_ln52_31, i1 %and_ln52_49" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 127 'and' 'empty_59' <Predicate = (icmp_ln51_14)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_47)   --->   "%or_ln52_47 = or i1 %empty_59, i1 %tmp_102" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 128 'or' 'or_ln52_47' <Predicate = (or_ln52_48 & icmp_ln51_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_4_0_0_0_load)   --->   "%xor_ln52_14 = xor i1 %empty_59, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 129 'xor' 'xor_ln52_14' <Predicate = (icmp_ln51_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_4_0_0_0_load)   --->   "%or_ln52_48 = or i1 %tmp_102, i1 %xor_ln52_14" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 130 'or' 'or_ln52_48' <Predicate = (icmp_ln51_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_47)   --->   "%select_ln52_46 = select i1 %tmp_102, i6 0, i6 %add_ln52_14" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 131 'select' 'select_ln52_46' <Predicate = (or_ln52_47 & or_ln52_48 & icmp_ln51_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_47 = select i1 %or_ln52_47, i6 %select_ln52_46, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 132 'select' 'select_ln52_47' <Predicate = (or_ln52_48 & icmp_ln51_14)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_4_0_0_0_load)   --->   "%select_ln52_48 = select i1 %or_ln52_48, i6 %select_ln52_47, i6 %add_ln52_14" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 133 'select' 'select_ln52_48' <Predicate = (icmp_ln51_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_0_4_0_0_0_load = select i1 %icmp_ln51_14, i6 %select_ln52_48, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 134 'select' 'out_data_0_4_0_0_0_load' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i6.i6.i6.i6.i6, i6 %out_data_0_4_0_0_0_load, i6 %out_data_0_3_0_0_0_load, i6 %out_data_0_2_0_0_0_load, i6 %out_data_0_1_0_0_0_load, i6 %out_data_0_0_0_0_0_load" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 135 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] ( I:3.90ns O:3.90ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %layer19_out, i30 %p_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 136 'write' 'write_ln57' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 1> <FIFO>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 137 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 14.376ns
The critical path consists of the following:
	fifo read operation ('layer18_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer18_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [5]  (3.908 ns)
	'icmp' operation 1 bit ('icmp_ln52_30', firmware/nnet_utils/nnet_activation_stream.h:52) [116]  (1.680 ns)
	'or' operation 1 bit ('or_ln52_46', firmware/nnet_utils/nnet_activation_stream.h:52) [119]  (0.000 ns)
	'and' operation 1 bit ('and_ln52_14', firmware/nnet_utils/nnet_activation_stream.h:52) [120]  (0.000 ns)
	'add' operation 6 bit ('add_ln52_14', firmware/nnet_utils/nnet_activation_stream.h:52) [122]  (1.946 ns)
	'or' operation 1 bit ('and_ln52_49', firmware/nnet_utils/nnet_activation_stream.h:52) [127]  (0.000 ns)
	'and' operation 1 bit ('empty_59', firmware/nnet_utils/nnet_activation_stream.h:52) [128]  (0.978 ns)
	'or' operation 1 bit ('or_ln52_47', firmware/nnet_utils/nnet_activation_stream.h:52) [129]  (0.000 ns)
	'select' operation 6 bit ('select_ln52_47', firmware/nnet_utils/nnet_activation_stream.h:52) [133]  (0.978 ns)
	'select' operation 6 bit ('select_ln52_48', firmware/nnet_utils/nnet_activation_stream.h:52) [134]  (0.000 ns)
	'select' operation 6 bit ('out_data_0_4_0_0_0_load', firmware/nnet_utils/nnet_activation_stream.h:51) [135]  (0.978 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer19_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [137]  (3.908 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
