INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HIBIKI/Desktop/New_LAB612_Training/Week6/LocalBinaryPattern/2016/LBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LBP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HIBIKI/Desktop/New_LAB612_Training/Week6/LocalBinaryPattern/2016/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [VRFC 10-2458] undeclared symbol gray_req, assumed default net type wire [C:/Users/HIBIKI/Desktop/New_LAB612_Training/Week6/LocalBinaryPattern/2016/testfixture.v:36]
INFO: [VRFC 10-2458] undeclared symbol lbp_valid, assumed default net type wire [C:/Users/HIBIKI/Desktop/New_LAB612_Training/Week6/LocalBinaryPattern/2016/testfixture.v:37]
INFO: [VRFC 10-2458] undeclared symbol finish, assumed default net type wire [C:/Users/HIBIKI/Desktop/New_LAB612_Training/Week6/LocalBinaryPattern/2016/testfixture.v:37]
INFO: [VRFC 10-311] analyzing module lbp_mem
