// Seed: 3699793058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_5;
  always $display(id_1,, id_1, 1'b0, 1'b0, 1);
  wire id_6, id_7;
  id_8 :
  assert property (@(negedge 1) {id_8{id_3}}) begin
    #1
    `define pp_9 0
  end
  logic [7:0] id_10 = ~1'd0;
  tri0 id_11, id_12;
  wire id_13;
  wire id_14;
  assign id_10[1] = id_11 - 1'b0;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  module_0(
      id_3, id_6, id_1, id_1, id_1
  );
endmodule
