# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HTMega_FPGA.gen/sources_1/ip/SysClkWizard" \
"../../../../HTMega_FPGA.gen/sources_1/ip/Program_BRAM/sim/Program_BRAM.v" \
"../../../../HTMega_FPGA.gen/sources_1/ip/GPREG_IP/sim/GPREG_IP.v" \
"../../../../HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard_clk_wiz.v" \
"../../../../HTMega_FPGA.gen/sources_1/ip/SysClkWizard/SysClkWizard.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
