# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../hello_world_echoscanner_400.ip_user_files/ipstatic" \
"../../../../hello_world_echoscanner_400.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../hello_world_echoscanner_400.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../hello_world_echoscanner_400.srcs/sources_1/new/fir_coeff_table_2048.v" \
"../../../../hello_world_echoscanner_400.srcs/sources_1/new/main_fifo_bigfir.v" \
"../../../../hello_world_echoscanner_400.srcs/sources_1/new/sample_accumulator_18x2048.v" \
"../../../../hello_world_echoscanner_400.srcs/sources_1/new/sample_summer_1x.v" \

sv xil_defaultlib  --include "../../../../hello_world_echoscanner_400.ip_user_files/ipstatic" \
"../../../../hello_world_echoscanner_400.srcs/sim_1/new/main_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
