#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec  1 12:55:22 2022
# Process ID: 15828
# Current directory: C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8844 C:\Users\86157\Desktop\Study\digital logic\shiyan5\sequence_detection\sequence_detection.xpr
# Log file: C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/vivado.log
# Journal file: C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 939.711 ; gain = 219.180
update_compile_order -fileset sources_1
elaunch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/86157/Desktop/Study/digital -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/86157/Desktop/Study/digital" line 1)
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  1 13:07:31 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sequence_detection_sim_behav -key {Behavioral:sim_1:Functional:sequence_detection_sim} -tclbatch {sequence_detection_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sequence_detection_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sequence_detection_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1086.199 ; gain = 34.598
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sequence_detection_sim/u_sequence_detection/current_state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sequence_detection_sim/u_sequence_detection/next_state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sequence_detection_sim/u_sequence_detection/input_seq}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1138.371 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
ERROR: [VRFC 10-4982] syntax error near '#' [C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v:22]
ERROR: [VRFC 10-2865] module 'sequence_detection_sim' ignored due to previous errors [C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.430 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sequence_detection_sim/u_sequence_detection/u_timer/End}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1175.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
ERROR: [VRFC 10-4982] syntax error near 'or' [C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v:46]
ERROR: [VRFC 10-2790] Verilog 2000 keyword or used in incorrect context [C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v:46]
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v:48]
ERROR: [VRFC 10-2790] Verilog 2000 keyword else used in incorrect context [C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v:48]
ERROR: [VRFC 10-2865] module 'sequence_detection' ignored due to previous errors [C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sequence_detection_sim/u_sequence_detection/End}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.430 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequence_detection_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequence_detection_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim'
"xelab -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 42caa838fe4d421387696df9cc4a10e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequence_detection_sim_behav xil_defaultlib.sequence_detection_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.sequence_detection
Compiling module xil_defaultlib.sequence_detection_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detection_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.430 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Dec  1 13:30:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.runs/synth_1/runme.log
[Thu Dec  1 13:30:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1374.926 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2035.457 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2035.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2174.863 ; gain = 999.434
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 13:53:39 2022...
