<stg><name>myproject</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="48" op_0_bw="64">
<![CDATA[
entry:6 %layer17_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer17_out"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="512" op_0_bw="64">
<![CDATA[
entry:9 %layer2_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer2_out"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="512" op_0_bw="64">
<![CDATA[
entry:12 %layer5_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer5_out"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="512" op_0_bw="64">
<![CDATA[
entry:15 %layer18_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer18_out"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="512" op_0_bw="64">
<![CDATA[
entry:18 %layer6_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer6_out"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="512" op_0_bw="64">
<![CDATA[
entry:21 %layer9_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer9_out"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1024" op_0_bw="64">
<![CDATA[
entry:24 %layer19_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer19_out"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1024" op_0_bw="64">
<![CDATA[
entry:27 %layer13_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer13_out"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1024" op_0_bw="64">
<![CDATA[
entry:30 %layer14_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer14_out"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="160" op_0_bw="64">
<![CDATA[
entry:33 %layer15_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="layer15_out"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
entry:36 %call_ln39 = call void @zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>, i48 %conv1_input, i48 %layer17_out

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
entry:36 %call_ln39 = call void @zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,3u>,config17>, i48 %conv1_input, i48 %layer17_out

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="512" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="0" op_41_bw="0">
<![CDATA[
entry:37 %call_ln43 = call void @conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>, i48 %layer17_out, i512 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL, i32 %sX, i32 %sY, i32 %pY, i32 %pX

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="512" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="0" op_41_bw="0">
<![CDATA[
entry:37 %call_ln43 = call void @conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>, i48 %layer17_out, i512 %layer2_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL, i32 %sX, i32 %sY, i32 %pY, i32 %pX

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="39" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:38 %call_ln47 = call void @relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config5>, i512 %layer2_out, i512 %layer5_out

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="40" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:38 %call_ln47 = call void @relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config5>, i512 %layer2_out, i512 %layer5_out

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="41" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:39 %call_ln51 = call void @zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>, i512 %layer5_out, i512 %layer18_out

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="42" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:39 %call_ln51 = call void @zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config18>, i512 %layer5_out, i512 %layer18_out

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="43" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="0" op_264_bw="0">
<![CDATA[
entry:40 %call_ln55 = call void @depthwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config6>, i512 %layer18_out, i512 %layer6_out, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_63, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_62, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_61, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_60, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_59, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_58, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_57, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_56, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_55, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_54, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_53, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_52, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_51, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_50, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_49, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_48, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_47, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_46, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_45, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_44, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_43, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_42, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_41, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_40, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_39, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_38, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_37, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_36, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_35, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_34, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_33, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_32, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_191, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_192, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_193, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_194, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_195, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_196, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_197, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_198, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_199, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_200, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_201, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_202, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_203, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_204, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_205, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_206, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_207, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_208, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_209, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_210, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_211, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_212, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_213, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_214, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_215, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_216, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_217, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_218, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_219, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_220, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_221, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_222, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_255, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_256, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_257, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_258, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_259, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_260, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_261, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_262, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_263, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_264, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_265, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_266, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_267, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_268, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_269, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_270, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_271, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_272, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_273, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_274, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_275, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_276, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_277, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_278, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_279, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_280, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_281, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_282, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_99, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_98, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_97, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_96, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_31, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_30, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_29, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_28, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_27, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_26, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_25, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_24, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_23, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_22, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_21, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_20, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_19, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_18, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_17, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_16, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_15, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_14, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_13, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_12, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_11, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_10, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_9, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_8, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_7, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_6, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_5, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_4, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_3, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_2, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_1, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_s, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_223, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_224, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_225, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_226, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_227, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_228, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_229, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_230, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_231, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_232, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_233, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_234, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_235, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_236, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_237, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_238, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_239, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_240, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_241, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_242, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_243, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_244, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_245, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_246, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_247, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_248, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_249, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_250, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_251, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_252, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_253, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_254, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_95, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_94, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_93, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_92, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_91, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_90, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_89, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_88, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_87, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_86, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_85, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_84, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_83, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_82, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_81, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_80, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_79, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_78, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_77, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_76, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_75, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_74, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_73, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_72, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_71, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_70, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_69, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_68, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_67, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_66, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_65, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_64, i32 %sX_1, i32 %sY_1, i32 %pY_1, i32 %pX_1, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_63, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_31, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_62, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_30, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_51, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_19, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_40, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_8, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_37, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_5, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_36, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_4, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_35, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_3, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_34, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_2, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_33, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_1, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_32, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_61, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_29, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_60, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_28, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_59, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_27, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_58, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_26, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_57, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_25, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_56, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_24, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_55, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_23, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_54, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_22, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_53, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_21, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_52, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_20, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_50, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_18, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_49, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_17, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_48, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_16, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_47, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_15, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_46, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_14, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_45, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_13, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_44, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_12, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_43, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_11, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_42, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_10, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_41, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_9, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_39, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_7, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_38, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_6

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="44" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="0" op_264_bw="0">
<![CDATA[
entry:40 %call_ln55 = call void @depthwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config6>, i512 %layer18_out, i512 %layer6_out, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_63, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_62, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_61, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_60, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_59, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_58, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_57, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_56, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_55, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_54, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_53, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_52, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_51, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_50, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_49, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_48, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_47, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_46, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_45, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_44, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_43, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_42, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_41, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_40, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_39, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_38, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_37, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_36, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_35, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_34, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_33, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_32, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_191, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_192, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_193, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_194, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_195, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_196, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_197, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_198, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_199, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_200, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_201, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_202, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_203, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_204, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_205, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_206, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_207, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_208, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_209, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_210, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_211, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_212, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_213, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_214, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_215, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_216, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_217, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_218, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_219, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_220, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_221, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_222, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_255, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_256, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_257, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_258, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_259, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_260, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_261, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_262, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_263, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_264, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_265, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_266, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_267, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_268, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_269, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_270, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_271, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_272, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_273, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_274, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_275, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_276, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_277, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_278, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_279, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_280, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_281, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_282, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_99, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_98, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_97, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_96, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_31, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_30, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_29, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_28, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_27, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_26, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_25, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_24, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_23, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_22, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_21, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_20, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_19, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_18, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_17, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_16, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_15, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_14, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_13, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_12, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_11, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_10, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_9, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_8, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_7, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_6, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_5, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_4, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_3, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_2, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_1, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_s, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_223, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_224, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_225, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_226, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_227, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_228, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_229, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_230, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_231, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_232, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_233, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_234, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_235, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_236, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_237, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_238, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_239, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_240, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_241, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_242, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_243, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_244, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_245, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_246, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_247, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_248, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_249, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_250, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_251, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_252, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_253, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_254, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_95, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_94, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_93, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_92, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_91, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_90, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_89, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_88, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_87, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_86, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_85, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_84, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_83, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_82, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_81, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_80, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_79, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_78, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_77, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_76, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_75, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_74, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_73, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_72, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_71, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_70, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_69, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_68, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_67, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_66, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_65, i16 %p_ZZN4nnet34compute_depthwise_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_64, i32 %sX_1, i32 %sY_1, i32 %pY_1, i32 %pX_1, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_63, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_31, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_62, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_30, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_51, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_19, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_40, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_8, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_37, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_5, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_36, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_4, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_35, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_3, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_34, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_2, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_33, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_1, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_32, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_61, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_29, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_60, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_28, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_59, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_27, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_58, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_26, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_57, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_25, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_56, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_24, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_55, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_23, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_54, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_22, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_53, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_21, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_52, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_20, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_50, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_18, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_49, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_17, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_48, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_16, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_47, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_15, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_46, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_14, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_45, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_13, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_44, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_12, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_43, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_11, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_42, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_10, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_41, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_9, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_39, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_7, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_38, i16 %p_ZZN4nnet27depthwise_conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5_6

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="45" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:41 %call_ln59 = call void @relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config9>, i512 %layer6_out, i512 %layer9_out

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="46" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:41 %call_ln59 = call void @relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,ReLU_config9>, i512 %layer6_out, i512 %layer9_out

]]></Node>
<StgValue><ssdm name="call_ln59"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="47" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1024" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:42 %call_ln63 = call void @pointwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config19>, i512 %layer9_out, i1024 %layer19_out

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="48" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1024" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:42 %call_ln63 = call void @pointwise_conv_2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config19>, i512 %layer9_out, i1024 %layer19_out

]]></Node>
<StgValue><ssdm name="call_ln63"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="49" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:43 %call_ln67 = call void @relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,ReLU_config13>, i1024 %layer19_out, i1024 %layer13_out

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="50" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:43 %call_ln67 = call void @relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,ReLU_config13>, i1024 %layer19_out, i1024 %layer13_out

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="51" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:44 %call_ln71 = call void @global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>, i1024 %layer13_out, i1024 %layer14_out

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="52" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:44 %call_ln71 = call void @global_pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config14>, i1024 %layer13_out, i1024 %layer14_out

]]></Node>
<StgValue><ssdm name="call_ln71"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="53" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="160" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:45 %call_ln75 = call void @dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>, i1024 %layer14_out, i160 %layer15_out

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="54" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="160" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:45 %call_ln75 = call void @dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>, i1024 %layer14_out, i160 %layer15_out

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="55" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="160" op_3_bw="17" op_4_bw="18" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:46 %call_ln77 = call void @softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>, i160 %layer15_out, i160 %layer16_out, i17 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="56" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="160" op_3_bw="17" op_4_bw="18" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:46 %call_ln77 = call void @softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>, i160 %layer15_out, i160 %layer16_out, i17 %exp_table, i18 %invert_table

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="57" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:0 %specdataflowpipeline_ln13 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln13"/></StgValue>
</operation>

<operation id="58" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="59" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %conv1_input, void @empty_14, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %conv1_input

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer16_out, void @empty_14, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %layer16_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
entry:7 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer17_out_str, i32 1, void @p_str, void @p_str, i32 1089, i32 1089, i48 %layer17_out, i48 %layer17_out

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer17_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
entry:10 %empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @layer2_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i512 %layer2_out, i512 %layer2_out

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="66" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer2_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
entry:13 %empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @layer5_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i512 %layer5_out, i512 %layer5_out

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="68" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer5_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
entry:16 %empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @layer18_out_str, i32 1, void @p_str, void @p_str, i32 324, i32 324, i512 %layer18_out, i512 %layer18_out

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="70" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer18_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
entry:19 %empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @layer6_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i512 %layer6_out, i512 %layer6_out

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="72" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer6_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
entry:22 %empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @layer9_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i512 %layer9_out, i512 %layer9_out

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="74" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer9_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:25 %empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @layer19_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i1024 %layer19_out, i1024 %layer19_out

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="76" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %layer19_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:28 %empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @layer13_out_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i1024 %layer13_out, i1024 %layer13_out

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="78" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %layer13_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:31 %empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @layer14_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1024 %layer14_out, i1024 %layer14_out

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="80" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %layer14_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="160" op_8_bw="160">
<![CDATA[
entry:34 %empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @layer15_out_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i160 %layer15_out, i160 %layer15_out

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="82" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer15_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0">
<![CDATA[
entry:47 %ret_ln79 = ret

]]></Node>
<StgValue><ssdm name="ret_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
