{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1572530552512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 32-bit " "Running Quartus II 32-bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1572530552518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 10:02:32 2019 " "Processing started: Thu Oct 31 10:02:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1572530552518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1572530552518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF lab6 -c lab6 " "Command: quartus_sim --simulation_results_format=VWF lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1572530552520 ""}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "/eecs/home/howden2/3201/lab6/Waveform.vwf " "Using vector source file \"/eecs/home/howden2/3201/lab6/Waveform.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1 1572530553217 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|lab6\|SW\[16\] " "Can't find signal in vector source file for input pin \"\|lab6\|SW\[16\]\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1 1572530553479 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|lab6\|CLOCK_50 " "Can't find signal in vector source file for input pin \"\|lab6\|CLOCK_50\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1 1572530553479 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|lab6\|altera_reserved_tms " "Can't find signal in vector source file for input pin \"\|lab6\|altera_reserved_tms\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1 1572530553479 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|lab6\|altera_reserved_tck " "Can't find signal in vector source file for input pin \"\|lab6\|altera_reserved_tck\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1 1572530553480 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|lab6\|altera_reserved_tdi " "Can't find signal in vector source file for input pin \"\|lab6\|altera_reserved_tdi\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1 1572530553480 ""}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo " "Register: \|lab6\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|tdo" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|jtag_ir_reg\[2\] " "Register: \|lab6\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|jtag_ir_reg\[2\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|jtag_ir_reg\[1\] " "Register: \|lab6\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|jtag_ir_reg\[1\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[1\] " "Register: \|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[1\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[2\] " "Register: \|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[2\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[3\] " "Register: \|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[3\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[4\] " "Register: \|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[4\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[5\] " "Register: \|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[5\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[6\] " "Register: \|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[6\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[7\] " "Register: \|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[7\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[0\] " "Register: \|lab6\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|modified_post_count\[0\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "" 0 -1 1572530553481 ""}  } {  } 0 328054 "Inverted registers were found during simulation" 0 0 "" 0 -1 1572530553481 ""}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1 1572530553496 ""}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1 1572530553496 ""}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1 1572530553551 ""}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     31.17 % " "Simulation coverage is      31.17 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "" 0 -1 1572530553565 ""}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "40331 " "Number of transitions in simulation is 40331" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1 1572530553565 ""}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "lab6.sim.vwf " "Vector file lab6.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1 1572530553583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Simulator was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1572530553954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 10:02:33 2019 " "Processing ended: Thu Oct 31 10:02:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1572530553954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1572530553954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1572530553954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1572530553954 ""}
