// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m_axi_gmem_0_AWVALID,
        m_axi_gmem_0_AWREADY,
        m_axi_gmem_0_AWADDR,
        m_axi_gmem_0_AWID,
        m_axi_gmem_0_AWLEN,
        m_axi_gmem_0_AWSIZE,
        m_axi_gmem_0_AWBURST,
        m_axi_gmem_0_AWLOCK,
        m_axi_gmem_0_AWCACHE,
        m_axi_gmem_0_AWPROT,
        m_axi_gmem_0_AWQOS,
        m_axi_gmem_0_AWREGION,
        m_axi_gmem_0_AWUSER,
        m_axi_gmem_0_WVALID,
        m_axi_gmem_0_WREADY,
        m_axi_gmem_0_WDATA,
        m_axi_gmem_0_WSTRB,
        m_axi_gmem_0_WLAST,
        m_axi_gmem_0_WID,
        m_axi_gmem_0_WUSER,
        m_axi_gmem_0_ARVALID,
        m_axi_gmem_0_ARREADY,
        m_axi_gmem_0_ARADDR,
        m_axi_gmem_0_ARID,
        m_axi_gmem_0_ARLEN,
        m_axi_gmem_0_ARSIZE,
        m_axi_gmem_0_ARBURST,
        m_axi_gmem_0_ARLOCK,
        m_axi_gmem_0_ARCACHE,
        m_axi_gmem_0_ARPROT,
        m_axi_gmem_0_ARQOS,
        m_axi_gmem_0_ARREGION,
        m_axi_gmem_0_ARUSER,
        m_axi_gmem_0_RVALID,
        m_axi_gmem_0_RREADY,
        m_axi_gmem_0_RDATA,
        m_axi_gmem_0_RLAST,
        m_axi_gmem_0_RID,
        m_axi_gmem_0_RFIFONUM,
        m_axi_gmem_0_RUSER,
        m_axi_gmem_0_RRESP,
        m_axi_gmem_0_BVALID,
        m_axi_gmem_0_BREADY,
        m_axi_gmem_0_BRESP,
        m_axi_gmem_0_BID,
        m_axi_gmem_0_BUSER,
        in_r,
        dma2dwc_din,
        dma2dwc_full_n,
        dma2dwc_write,
        dma2dwc_num_data_valid,
        dma2dwc_fifo_cap,
        numReps,
        numReps_c_din,
        numReps_c_full_n,
        numReps_c_write,
        numReps_c_num_data_valid,
        numReps_c_fifo_cap
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output   m_axi_gmem_0_AWVALID;
input   m_axi_gmem_0_AWREADY;
output  [63:0] m_axi_gmem_0_AWADDR;
output  [0:0] m_axi_gmem_0_AWID;
output  [31:0] m_axi_gmem_0_AWLEN;
output  [2:0] m_axi_gmem_0_AWSIZE;
output  [1:0] m_axi_gmem_0_AWBURST;
output  [1:0] m_axi_gmem_0_AWLOCK;
output  [3:0] m_axi_gmem_0_AWCACHE;
output  [2:0] m_axi_gmem_0_AWPROT;
output  [3:0] m_axi_gmem_0_AWQOS;
output  [3:0] m_axi_gmem_0_AWREGION;
output  [0:0] m_axi_gmem_0_AWUSER;
output   m_axi_gmem_0_WVALID;
input   m_axi_gmem_0_WREADY;
output  [63:0] m_axi_gmem_0_WDATA;
output  [7:0] m_axi_gmem_0_WSTRB;
output   m_axi_gmem_0_WLAST;
output  [0:0] m_axi_gmem_0_WID;
output  [0:0] m_axi_gmem_0_WUSER;
output   m_axi_gmem_0_ARVALID;
input   m_axi_gmem_0_ARREADY;
output  [63:0] m_axi_gmem_0_ARADDR;
output  [0:0] m_axi_gmem_0_ARID;
output  [31:0] m_axi_gmem_0_ARLEN;
output  [2:0] m_axi_gmem_0_ARSIZE;
output  [1:0] m_axi_gmem_0_ARBURST;
output  [1:0] m_axi_gmem_0_ARLOCK;
output  [3:0] m_axi_gmem_0_ARCACHE;
output  [2:0] m_axi_gmem_0_ARPROT;
output  [3:0] m_axi_gmem_0_ARQOS;
output  [3:0] m_axi_gmem_0_ARREGION;
output  [0:0] m_axi_gmem_0_ARUSER;
input   m_axi_gmem_0_RVALID;
output   m_axi_gmem_0_RREADY;
input  [63:0] m_axi_gmem_0_RDATA;
input   m_axi_gmem_0_RLAST;
input  [0:0] m_axi_gmem_0_RID;
input  [8:0] m_axi_gmem_0_RFIFONUM;
input  [0:0] m_axi_gmem_0_RUSER;
input  [1:0] m_axi_gmem_0_RRESP;
input   m_axi_gmem_0_BVALID;
output   m_axi_gmem_0_BREADY;
input  [1:0] m_axi_gmem_0_BRESP;
input  [0:0] m_axi_gmem_0_BID;
input  [0:0] m_axi_gmem_0_BUSER;
input  [63:0] in_r;
output  [63:0] dma2dwc_din;
input   dma2dwc_full_n;
output   dma2dwc_write;
input  [2:0] dma2dwc_num_data_valid;
input  [2:0] dma2dwc_fifo_cap;
input  [31:0] numReps;
output  [31:0] numReps_c_din;
input   numReps_c_full_n;
output   numReps_c_write;
input  [2:0] numReps_c_num_data_valid;
input  [2:0] numReps_c_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_gmem_0_ARVALID;
reg[63:0] m_axi_gmem_0_ARADDR;
reg[0:0] m_axi_gmem_0_ARID;
reg[31:0] m_axi_gmem_0_ARLEN;
reg[2:0] m_axi_gmem_0_ARSIZE;
reg[1:0] m_axi_gmem_0_ARBURST;
reg[1:0] m_axi_gmem_0_ARLOCK;
reg[3:0] m_axi_gmem_0_ARCACHE;
reg[2:0] m_axi_gmem_0_ARPROT;
reg[3:0] m_axi_gmem_0_ARQOS;
reg[3:0] m_axi_gmem_0_ARREGION;
reg[0:0] m_axi_gmem_0_ARUSER;
reg m_axi_gmem_0_RREADY;
reg[63:0] dma2dwc_din;
reg dma2dwc_write;
reg numReps_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state3;
reg   [0:0] icmp_ln168_reg_264;
reg    numReps_c_blk_n;
reg   [31:0] numReps_read_reg_243;
reg    ap_block_state1;
reg   [63:0] in_read_reg_248;
wire   [3:0] empty_fu_122_p1;
reg   [3:0] empty_reg_253;
wire   [0:0] icmp_ln168_fu_143_p2;
wire    ap_CS_fsm_state2;
reg   [60:0] trunc_ln1_reg_268;
reg    ap_block_state3_io;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_done;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_idle;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_ready;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWID;
wire   [31:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWUSER;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WDATA;
wire   [7:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WSTRB;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WLAST;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WID;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WUSER;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARID;
wire   [31:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARUSER;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_RREADY;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_BREADY;
wire   [63:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_dma2dwc_din;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_dma2dwc_write;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_done;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_idle;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_ready;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWID;
wire   [31:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWUSER;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WDATA;
wire   [7:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WSTRB;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WLAST;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WID;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WUSER;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARVALID;
wire   [63:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARADDR;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARID;
wire   [31:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARLEN;
wire   [2:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARSIZE;
wire   [1:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARBURST;
wire   [1:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARLOCK;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARCACHE;
wire   [2:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARPROT;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARQOS;
wire   [3:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARREGION;
wire   [0:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARUSER;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_RREADY;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_BREADY;
wire   [63:0] grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_dma2dwc_din;
wire    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_dma2dwc_write;
reg    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg;
wire    ap_CS_fsm_state20;
wire  signed [63:0] sext_ln140_fu_205_p1;
reg   [31:0] rep_fu_72;
wire   [31:0] rep_3_fu_215_p2;
wire   [31:0] rep_2_fu_225_p2;
wire   [3:0] trunc_ln163_fu_139_p1;
wire   [31:0] shl_ln170_fu_148_p2;
wire   [31:0] shl_ln170_1_fu_154_p2;
wire   [31:0] sub_ln170_fu_160_p2;
wire   [31:0] shl_ln170_2_fu_166_p2;
wire   [31:0] add_ln170_fu_172_p2;
wire   [34:0] shl_ln_fu_178_p3;
wire   [63:0] zext_ln140_fu_186_p1;
wire   [63:0] add_ln140_fu_190_p2;
wire   [0:0] icmp_ln166_fu_134_p2;
reg   [19:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_block_state12_on_subcall_done;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 20'd1;
#0 grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg = 1'b0;
#0 grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg = 1'b0;
#0 rep_fu_72 = 32'd0;
end

StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11 grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start),
    .ap_done(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_done),
    .ap_idle(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_idle),
    .ap_ready(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_ready),
    .m_axi_gmem_0_AWVALID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(1'b0),
    .m_axi_gmem_0_AWADDR(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(1'b0),
    .m_axi_gmem_0_WDATA(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(m_axi_gmem_0_ARREADY),
    .m_axi_gmem_0_ARADDR(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(m_axi_gmem_0_RVALID),
    .m_axi_gmem_0_RREADY(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(m_axi_gmem_0_RDATA),
    .m_axi_gmem_0_RLAST(m_axi_gmem_0_RLAST),
    .m_axi_gmem_0_RID(m_axi_gmem_0_RID),
    .m_axi_gmem_0_RFIFONUM(m_axi_gmem_0_RFIFONUM),
    .m_axi_gmem_0_RUSER(m_axi_gmem_0_RUSER),
    .m_axi_gmem_0_RRESP(m_axi_gmem_0_RRESP),
    .m_axi_gmem_0_BVALID(1'b0),
    .m_axi_gmem_0_BREADY(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .dma2dwc_din(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_dma2dwc_din),
    .dma2dwc_full_n(dma2dwc_full_n),
    .dma2dwc_write(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_dma2dwc_write),
    .dma2dwc_num_data_valid(3'd0),
    .dma2dwc_fifo_cap(3'd0),
    .sext_ln140(trunc_ln1_reg_268)
);

StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1 grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start),
    .ap_done(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_done),
    .ap_idle(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_idle),
    .ap_ready(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_ready),
    .m_axi_gmem_0_AWVALID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWVALID),
    .m_axi_gmem_0_AWREADY(1'b0),
    .m_axi_gmem_0_AWADDR(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWADDR),
    .m_axi_gmem_0_AWID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWID),
    .m_axi_gmem_0_AWLEN(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWLEN),
    .m_axi_gmem_0_AWSIZE(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWSIZE),
    .m_axi_gmem_0_AWBURST(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWBURST),
    .m_axi_gmem_0_AWLOCK(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWLOCK),
    .m_axi_gmem_0_AWCACHE(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWCACHE),
    .m_axi_gmem_0_AWPROT(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWPROT),
    .m_axi_gmem_0_AWQOS(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWQOS),
    .m_axi_gmem_0_AWREGION(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWREGION),
    .m_axi_gmem_0_AWUSER(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_AWUSER),
    .m_axi_gmem_0_WVALID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WVALID),
    .m_axi_gmem_0_WREADY(1'b0),
    .m_axi_gmem_0_WDATA(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WDATA),
    .m_axi_gmem_0_WSTRB(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WSTRB),
    .m_axi_gmem_0_WLAST(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WLAST),
    .m_axi_gmem_0_WID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WID),
    .m_axi_gmem_0_WUSER(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_WUSER),
    .m_axi_gmem_0_ARVALID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARVALID),
    .m_axi_gmem_0_ARREADY(m_axi_gmem_0_ARREADY),
    .m_axi_gmem_0_ARADDR(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARADDR),
    .m_axi_gmem_0_ARID(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARID),
    .m_axi_gmem_0_ARLEN(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARLEN),
    .m_axi_gmem_0_ARSIZE(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARSIZE),
    .m_axi_gmem_0_ARBURST(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARBURST),
    .m_axi_gmem_0_ARLOCK(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARLOCK),
    .m_axi_gmem_0_ARCACHE(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARCACHE),
    .m_axi_gmem_0_ARPROT(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARPROT),
    .m_axi_gmem_0_ARQOS(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARQOS),
    .m_axi_gmem_0_ARREGION(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARREGION),
    .m_axi_gmem_0_ARUSER(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARUSER),
    .m_axi_gmem_0_RVALID(m_axi_gmem_0_RVALID),
    .m_axi_gmem_0_RREADY(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_RREADY),
    .m_axi_gmem_0_RDATA(m_axi_gmem_0_RDATA),
    .m_axi_gmem_0_RLAST(m_axi_gmem_0_RLAST),
    .m_axi_gmem_0_RID(m_axi_gmem_0_RID),
    .m_axi_gmem_0_RFIFONUM(m_axi_gmem_0_RFIFONUM),
    .m_axi_gmem_0_RUSER(m_axi_gmem_0_RUSER),
    .m_axi_gmem_0_RRESP(m_axi_gmem_0_RRESP),
    .m_axi_gmem_0_BVALID(1'b0),
    .m_axi_gmem_0_BREADY(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_BREADY),
    .m_axi_gmem_0_BRESP(2'd0),
    .m_axi_gmem_0_BID(1'd0),
    .m_axi_gmem_0_BUSER(1'd0),
    .dma2dwc_din(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_dma2dwc_din),
    .dma2dwc_full_n(dma2dwc_full_n),
    .dma2dwc_write(grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_dma2dwc_write),
    .dma2dwc_num_data_valid(3'd0),
    .dma2dwc_fifo_cap(3'd0),
    .sext_ln140(trunc_ln1_reg_268)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln166_fu_134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg <= 1'b1;
        end else if ((grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_ready == 1'b1)) begin
            grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg <= 1'b1;
        end else if ((grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_ready == 1'b1)) begin
            grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        rep_fu_72 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_264 == 1'd1))) begin
        rep_fu_72 <= rep_2_fu_225_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_264 == 1'd0))) begin
        rep_fu_72 <= rep_3_fu_215_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        empty_reg_253 <= empty_fu_122_p1;
        in_read_reg_248 <= in_r;
        numReps_read_reg_243 <= numReps;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln168_reg_264 <= icmp_ln168_fu_143_p2;
        trunc_ln1_reg_268 <= {{add_ln140_fu_190_p2[63:3]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_io)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln166_fu_134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if ((icmp_ln168_reg_264 == 1'd1)) begin
            dma2dwc_din = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_dma2dwc_din;
        end else if ((icmp_ln168_reg_264 == 1'd0)) begin
            dma2dwc_din = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_dma2dwc_din;
        end else begin
            dma2dwc_din = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_dma2dwc_din;
        end
    end else begin
        dma2dwc_din = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_dma2dwc_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        if ((icmp_ln168_reg_264 == 1'd1)) begin
            dma2dwc_write = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_dma2dwc_write;
        end else if ((icmp_ln168_reg_264 == 1'd0)) begin
            dma2dwc_write = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_dma2dwc_write;
        end else begin
            dma2dwc_write = 1'b0;
        end
    end else begin
        dma2dwc_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_264 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln168_reg_264 == 1'd1)))) begin
        gmem_blk_n_AR = m_axi_gmem_0_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln166_fu_134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_264 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARADDR = sext_ln140_fu_205_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARADDR = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARADDR = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARADDR;
    end else begin
        m_axi_gmem_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARBURST = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARBURST = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARBURST;
    end else begin
        m_axi_gmem_0_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARCACHE = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARCACHE = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARCACHE;
    end else begin
        m_axi_gmem_0_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARID = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARID;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARID = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARID;
    end else begin
        m_axi_gmem_0_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_264 == 1'd1))) begin
        m_axi_gmem_0_ARLEN = 64'd1568;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_264 == 1'd0))) begin
        m_axi_gmem_0_ARLEN = 64'd98;
    end else if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARLEN = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARLEN = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARLEN;
    end else begin
        m_axi_gmem_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARLOCK = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARLOCK = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARLOCK;
    end else begin
        m_axi_gmem_0_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARPROT = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARPROT = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARPROT;
    end else begin
        m_axi_gmem_0_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARQOS = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARQOS = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARQOS;
    end else begin
        m_axi_gmem_0_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARREGION = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARREGION = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARREGION;
    end else begin
        m_axi_gmem_0_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARSIZE = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARSIZE = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARSIZE;
    end else begin
        m_axi_gmem_0_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARUSER = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARUSER = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARUSER;
    end else begin
        m_axi_gmem_0_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_264 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_ARVALID = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_ARVALID = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_ARVALID;
    end else begin
        m_axi_gmem_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd1)))) begin
        m_axi_gmem_0_RREADY = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_m_axi_gmem_0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln168_reg_264 == 1'd0)))) begin
        m_axi_gmem_0_RREADY = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_m_axi_gmem_0_RREADY;
    end else begin
        m_axi_gmem_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_c_blk_n = numReps_c_full_n;
    end else begin
        numReps_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        numReps_c_write = 1'b1;
    end else begin
        numReps_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln166_fu_134_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_264 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io) & (icmp_ln168_reg_264 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'b0 == ap_block_state12_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln140_fu_190_p2 = (zext_ln140_fu_186_p1 + in_read_reg_248);

assign add_ln170_fu_172_p2 = (sub_ln170_fu_160_p2 + shl_ln170_2_fu_166_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0) | (numReps_c_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = (((grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_done == 1'b0) & (icmp_ln168_reg_264 == 1'd1)) | ((grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_done == 1'b0) & (icmp_ln168_reg_264 == 1'd0)));
end

always @ (*) begin
    ap_block_state3_io = (((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln168_reg_264 == 1'd0)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (icmp_ln168_reg_264 == 1'd1)));
end

assign ap_ready = internal_ap_ready;

assign empty_fu_122_p1 = numReps[3:0];

assign grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_11_fu_104_ap_start_reg;

assign grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start = grp_Mem2Stream_Batch_64u_784u_Pipeline_VITIS_LOOP_140_1_fu_113_ap_start_reg;

assign icmp_ln166_fu_134_p2 = ((rep_fu_72 == numReps_read_reg_243) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_143_p2 = ((empty_reg_253 == trunc_ln163_fu_139_p1) ? 1'b1 : 1'b0);

assign m_axi_gmem_0_AWADDR = 64'd0;

assign m_axi_gmem_0_AWBURST = 2'd0;

assign m_axi_gmem_0_AWCACHE = 4'd0;

assign m_axi_gmem_0_AWID = 1'd0;

assign m_axi_gmem_0_AWLEN = 32'd0;

assign m_axi_gmem_0_AWLOCK = 2'd0;

assign m_axi_gmem_0_AWPROT = 3'd0;

assign m_axi_gmem_0_AWQOS = 4'd0;

assign m_axi_gmem_0_AWREGION = 4'd0;

assign m_axi_gmem_0_AWSIZE = 3'd0;

assign m_axi_gmem_0_AWUSER = 1'd0;

assign m_axi_gmem_0_AWVALID = 1'b0;

assign m_axi_gmem_0_BREADY = 1'b0;

assign m_axi_gmem_0_WDATA = 64'd0;

assign m_axi_gmem_0_WID = 1'd0;

assign m_axi_gmem_0_WLAST = 1'b0;

assign m_axi_gmem_0_WSTRB = 8'd0;

assign m_axi_gmem_0_WUSER = 1'd0;

assign m_axi_gmem_0_WVALID = 1'b0;

assign numReps_c_din = numReps;

assign rep_2_fu_225_p2 = (rep_fu_72 + 32'd16);

assign rep_3_fu_215_p2 = (rep_fu_72 + 32'd1);

assign sext_ln140_fu_205_p1 = $signed(trunc_ln1_reg_268);

assign shl_ln170_1_fu_154_p2 = rep_fu_72 << 32'd5;

assign shl_ln170_2_fu_166_p2 = rep_fu_72 << 32'd1;

assign shl_ln170_fu_148_p2 = rep_fu_72 << 32'd7;

assign shl_ln_fu_178_p3 = {{add_ln170_fu_172_p2}, {3'd0}};

assign start_out = real_start;

assign sub_ln170_fu_160_p2 = (shl_ln170_fu_148_p2 - shl_ln170_1_fu_154_p2);

assign trunc_ln163_fu_139_p1 = rep_fu_72[3:0];

assign zext_ln140_fu_186_p1 = shl_ln_fu_178_p3;

endmodule //StreamingDataflowPartition_0_IODMA_hls_0_Mem2Stream_Batch_64u_784u_s
