<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>specnext</spirit:library>
  <spirit:name>zxram</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>ram_port_a</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_a" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_a_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_addr_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_rd_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_rd_n_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpu_wait</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_wait_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_req_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_di</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_di_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_do</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_do_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ram_port_b</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_b" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_b_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_b_addr_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_b_req_t_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_di</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_b_di_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ddr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="ddrx" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="ddrx_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CS_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_cs_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CK_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_ck_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CK_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_ck_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_dm</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CAS_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_cas_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_dq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DQS_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_dqs_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RAS_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_ras_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DQS_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_dqs_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_we_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CKE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_cke</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ODT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_odt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ddr2_ba</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_28</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_28</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_28.ASSOCIATED_BUSIF">ram_port_a:ram_port_b</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_28.ASSOCIATED_RESET">reset_28_n</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_28_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_28_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_200</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_200</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_200.ASSOCIATED_BUSIF">ddr</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_200.ASSOCIATED_RESET">reset_200_n</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_200_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_200_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>zxram</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_mig_7series_4_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1af088b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>zxram</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_mig_7series_4_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>849ec60b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>zxram</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_mig_7series_4_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>eb0e65fc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ram_a_addr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_a_req_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_a_rd_n_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_a_do_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_a_di_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_wait_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_b_addr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_b_req_t_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_b_di_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_ba</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_ras_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_cas_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_we_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_ck_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_ck_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_cke</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_cs_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_dm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_odt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_dq</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_dqs_p</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr2_dqs_n</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_200</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_28</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_200_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_28_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/ip/ddr/mig_b.prj</spirit:name>
        <spirit:userFileType>prj</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_ddr</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/ip/ddr/ddr.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/ip/ddr/ddr/mig.prj</spirit:name>
        <spirit:userFileType>prj</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_ddr</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/ip/ddr/mig_a.prj</spirit:name>
        <spirit:userFileType>prj</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_CELLS_ddr</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/new/zxram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3e3f52a0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_mig_7series_4_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mig_7series" xilinx:version="4.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/ip/ddr/mig_b.prj</spirit:name>
        <spirit:userFileType>prj</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/ip/ddr/ddr.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/new/zxram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_mig_7series_4_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mig_7series" xilinx:version="4.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/ip/ddr/ddr.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_mig_7series_4_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="mig_7series" xilinx:version="4.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/zxram_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxram_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxram_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>zxram_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-09-29T23:08:53Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e385322_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6435666e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@458ad5d8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@194a8652_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15718c42_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dc0c058_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36cc3168_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d9e4c69_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d709820_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9f8359f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4de6fdb3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c6f9587_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fd2a56_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@534ad4f3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76665ce0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50271ac0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@299412fa_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1beebe18_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33686d44_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3af557fd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74885970_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15032ba4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f645bf4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4be27c80_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@412c9350_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47b9adec_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43e9391_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cebba8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b9aec12_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60384518_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e2a86b5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@131431af_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72822576_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78ee2378_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e88a3c5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79b00813_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72cc8a99_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@684750fc_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aef3517_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@722ec236_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ca41402_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b9f6c01_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a9c74a8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f509379_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ca3b81f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@341e56c8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d36b15a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e78c69c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@631f69ac_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4641bad5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18ca5062_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22dc8c3d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f7db827_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f08a6a5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bd7c5ea_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@331c19d8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15115355_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66c36936_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56fc63d9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cbe0a0c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b5c8f31_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7401bd6f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee631a6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f78a8d7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41bcdf9a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3833add_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29f2801a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48fccd93_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2adfdbd5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a8c62ed_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3db1335f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49102177_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45e6f522_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2713c6f0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e9e536_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3caac144_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2721833d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16b61832_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eb8ec3c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e677afc_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@167688ab_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d4b62ad_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eb2f391_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43f2217d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ef3aeb8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@df0bab_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f0549f6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a6358ac_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@146ec56f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1af22e26_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d6e79ee_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@88e327_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f9b76cb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@504c6233_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67fee5bf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5388c2ee_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@365076b8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74080df4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4410e5af_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32933940_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fa6d85_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@769860ae_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4234dfa6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77c72b81_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70275616_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@761442d4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76d959ac_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23ac32c4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b29505f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f70cb12_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e975e1d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@527b1944_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d944d15_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34c9a358_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4392cbde_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52cc4b78_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cc470d1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c990381_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d883731_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7522ca95_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e652054_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35c7884f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24511c39_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f765562_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b256531_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22b06db4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aad27bb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1829d63b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d02b417_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ca4f70c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba7a7a4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@560fee05_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46d26128_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54a650fe_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51003e85_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eca7855_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4405f563_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e8913f5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42636408_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@234a2adf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21714b36_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67d9b163_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3495de02_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32cff6c8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20756600_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8d768_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cefd0f4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@262db521_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c17603a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64de351b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@763c4268_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71bc3352_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d8c1c48_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@784115bd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75b31769_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a6a00c2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f738013_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40b4057f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@145bd17b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bcacf3c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69edf7be_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fbaa3c1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@610901e9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@623dc3de_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58ee8193_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d14a830_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e8dbd92_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6368703_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24c215df_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bc8ff03_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a7209a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c4b2e9b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@683bf95c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e4f1973_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72515310_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@740c8534_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@665655f5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2db1e0c4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b861d75_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27bae25f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e6cb91f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6c7da134"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="32214076"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="92557f81"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b75e6b54"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
