/*
 * halm/platform/imxrt/imxrt106x/vectors.h
 * Copyright (C) 2024 xent
 * Project is distributed under the terms of the MIT License
 */

#ifndef HALM_PLATFORM_IMXRT_VECTORS_H_
#error This header should not be included directly
#endif

#ifndef HALM_PLATFORM_IMXRT_IMXRT106X_VECTORS_H_
#define HALM_PLATFORM_IMXRT_IMXRT106X_VECTORS_H_
/*----------------------------------------------------------------------------*/
enum
{
  /* Chip-specific interrupt sources */
  DMA0_DMA16_IRQ            = 0,
  DMA1_DMA17_IRQ            = 1,
  DMA2_DMA18_IRQ            = 2,
  DMA3_DMA19_IRQ            = 3,
  DMA4_DMA20_IRQ            = 4,
  DMA5_DMA21_IRQ            = 5,
  DMA6_DMA22_IRQ            = 6,
  DMA7_DMA23_IRQ            = 7,
  DMA8_DMA24_IRQ            = 8,
  DMA9_DMA25_IRQ            = 9,
  DMA10_DMA26_IRQ           = 10,
  DMA11_DMA27_IRQ           = 11,
  DMA12_DMA28_IRQ           = 12,
  DMA13_DMA29_IRQ           = 13,
  DMA14_DMA30_IRQ           = 14,
  DMA15_DMA31_IRQ           = 15,
  DMA_ERROR_IRQ             = 16,
  CTI0_ERROR_IRQ            = 17,
  CTI1_ERROR_IRQ            = 18,
  CORE_IRQ                  = 19,
  LPUART1_IRQ               = 20,
  LPUART2_IRQ               = 21,
  LPUART3_IRQ               = 22,
  LPUART4_IRQ               = 23,
  LPUART5_IRQ               = 24,
  LPUART6_IRQ               = 25,
  LPUART7_IRQ               = 26,
  LPUART8_IRQ               = 27,
  LPI2C1_IRQ                = 28,
  LPI2C2_IRQ                = 29,
  LPI2C3_IRQ                = 30,
  LPI2C4_IRQ                = 31,
  LPSPI1_IRQ                = 32,
  LPSPI2_IRQ                = 33,
  LPSPI3_IRQ                = 34,
  LPSPI4_IRQ                = 35,
  CAN1_IRQ                  = 36,
  CAN2_IRQ                  = 37,
  FLEXRAM_IRQ               = 38,
  KPP_IRQ                   = 39,
  TSC_DIG_IRQ               = 40,
  GPR_IRQ_IRQ               = 41,
  LCDIF_IRQ                 = 42,
  CSI_IRQ                   = 43,
  PXP_IRQ                   = 44,
  WDOG2_IRQ                 = 45,
  SNVS_HP_WRAPPER_IRQ       = 46,
  SNVS_HP_WRAPPER_TZ_IRQ    = 47,
  SNVS_LP_WRAPPER_IRQ       = 48,
  CSU_IRQ                   = 49,
  DCP_IRQ                   = 50,
  DCP_VMI_IRQ               = 51,
  /* Reserved */
  TRNG_IRQ                  = 53,
  SJC_IRQ                   = 54,
  BEE_IRQ                   = 55,
  SAI1_IRQ                  = 56,
  SAI2_IRQ                  = 57,
  SAI3_RX_IRQ               = 58,
  SAI3_TX_IRQ               = 59,
  SPDIF_IRQ                 = 60,
  PMU_EVENT_IRQ             = 61,
  /* Reserved */
  TEMP_LOW_HIGH_IRQ         = 63,
  TEMP_PANIC_IRQ            = 64,
  USB_PHY1_IRQ              = 65,
  USB_PHY2_IRQ              = 66,
  ADC1_IRQ                  = 67,
  ADC2_IRQ                  = 68,
  DCDC_IRQ                  = 69,
  /* Reserved */
  GPIO10_IRQ                = 71,
  GPIO1_INT0_IRQ            = 72,
  GPIO1_INT1_IRQ            = 73,
  GPIO1_INT2_IRQ            = 74,
  GPIO1_INT3_IRQ            = 75,
  GPIO1_INT4_IRQ            = 76,
  GPIO1_INT5_IRQ            = 77,
  GPIO1_INT6_IRQ            = 78,
  GPIO1_INT7_IRQ            = 79,
  GPIO1_COMBINED_0_15_IRQ   = 80,
  GPIO1_COMBINED_16_31_IRQ  = 81,
  GPIO2_COMBINED_0_15_IRQ   = 82,
  GPIO2_COMBINED_16_31_IRQ  = 83,
  GPIO3_COMBINED_0_15_IRQ   = 84,
  GPIO3_COMBINED_16_31_IRQ  = 85,
  GPIO4_COMBINED_0_15_IRQ   = 86,
  GPIO4_COMBINED_16_31_IRQ  = 87,
  GPIO5_COMBINED_0_15_IRQ   = 88,
  GPIO5_COMBINED_16_31_IRQ  = 89,
  FLEXIO1_IRQ               = 90,
  FLEXIO2_IRQ               = 91,
  WDOG1_IRQ                 = 92,
  RTWDOG_IRQ                = 93,
  EWM_IRQ                   = 94,
  CCM_1_IRQ                 = 95,
  CCM_2_IRQ                 = 96,
  GPC_IRQ                   = 97,
  SRC_IRQ                   = 98,
  /* Reserved */
  GPT1_IRQ                  = 100,
  GPT2_IRQ                  = 101,
  PWM1_0_IRQ                = 102,
  PWM1_1_IRQ                = 103,
  PWM1_2_IRQ                = 104,
  PWM1_3_IRQ                = 105,
  PWM1_FAULT_IRQ            = 106,
  FLEXSPI2_IRQ              = 107,
  FLEXSPI_IRQ               = 108,
  SEMC_IRQ                  = 109,
  USDHC1_IRQ                = 110,
  USDHC2_IRQ                = 111,
  USB_OTG2_IRQ              = 112,
  USB_OTG1_IRQ              = 113,
  ENET_IRQ                  = 114,
  ENET_1588_TIMER_IRQ       = 115,
  XBAR1_IRQ_0_1_IRQ         = 116,
  XBAR1_IRQ_2_3_IRQ         = 117,
  ADC_ETC_IRQ0_IRQ          = 118,
  ADC_ETC_IRQ1_IRQ          = 119,
  ADC_ETC_IRQ2_IRQ          = 120,
  ADC_ETC_ERROR_IRQ_IRQ     = 121,
  PIT_IRQ                   = 122,
  ACMP1_IRQ                 = 123,
  ACMP2_IRQ                 = 124,
  ACMP3_IRQ                 = 125,
  ACMP4_IRQ                 = 126,
  /* Reserved */
  /* Reserved */
  ENC1_IRQ                  = 129,
  ENC2_IRQ                  = 130,
  ENC3_IRQ                  = 131,
  ENC4_IRQ                  = 132,
  TMR1_IRQ                  = 133,
  TMR2_IRQ                  = 134,
  TMR3_IRQ                  = 135,
  TMR4_IRQ                  = 136,
  PWM2_0_IRQ                = 137,
  PWM2_1_IRQ                = 138,
  PWM2_2_IRQ                = 139,
  PWM2_3_IRQ                = 140,
  PWM2_FAULT_IRQ            = 141,
  PWM3_0_IRQ                = 142,
  PWM3_1_IRQ                = 143,
  PWM3_2_IRQ                = 144,
  PWM3_3_IRQ                = 145,
  PWM3_FAULT_IRQ            = 146,
  PWM4_0_IRQ                = 147,
  PWM4_1_IRQ                = 148,
  PWM4_2_IRQ                = 149,
  PWM4_3_IRQ                = 150,
  PWM4_FAULT_IRQ            = 151,
  ENET2_IRQ                 = 152,
  ENET2_1588_TIMER_IRQ      = 153,
  CAN3_IRQ                  = 154,
  /* Reserved */
  FLEXIO3_IRQ               = 156,
  GPIO6_7_8_9_IRQ           = 157
};
/*----------------------------------------------------------------------------*/
#endif /* HALM_PLATFORM_IMXRT_IMXRT106X_VECTORS_H_ */
