
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1247.688 ; gain = 7.375
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8676
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1247.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_1' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/counter_1.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_1' (1#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/counter_1.v:14]
INFO: [Synth 8-6157] synthesizing module 'autotest_2' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/autotest_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_3' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/alu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_6' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/adder_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_6' (2#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/adder_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_7' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shifter_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_7' (3#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shifter_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_8' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/comparator_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_8' (4#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/comparator_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_9' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/boolean_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_9' (5#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/boolean_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/alu_3.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_3' (6#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/alu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_5' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/counter_5.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_5' (7#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/counter_5.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/autotest_2.v:56]
INFO: [Synth 8-6155] done synthesizing module 'autotest_2' (8#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/autotest_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_4' [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_4' (9#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/au_top_0.v:101]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (10#1) [C:/Users/user/Desktop/test/work/vivado/test/test.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 1
WARNING: [Synth 8-7129] Port alusignal[5] in module boolean_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[4] in module boolean_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[5] in module comparator_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[4] in module comparator_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[0] in module comparator_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[5] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[4] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[3] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[2] in module shifter_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[5] in module adder_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[4] in module adder_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[3] in module adder_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[2] in module adder_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alusignal[1] in module adder_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1247.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1247.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1247.688 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1247.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Program File D/library/components/au.xdc]
Finished Parsing XDC File [D:/Program File D/library/components/au.xdc]
Parsing XDC File [C:/Users/user/Desktop/test/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/test/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/test/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/Desktop/test/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/test/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/test/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1249.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1249.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'autotest_2'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                T1_state |                               00 |                              000
                T2_state |                               01 |                              001
              GOOD_state |                               10 |                              111
             ERROR_state |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'autotest_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_state |                              000 |                            00000
              AUTO_state |                              001 |                            00100
            STORE1_state |                              010 |                            00001
            STORE2_state |                              011 |                            00010
         CALCULATE_state |                              100 |                            00011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   5 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 6     
	   5 Input   16 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[21] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[6] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[5] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[4] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[0] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 1
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     3|
|4     |LUT2   |    22|
|5     |LUT3   |    31|
|6     |LUT4   |    17|
|7     |LUT5   |    46|
|8     |LUT6   |   173|
|9     |FDRE   |    65|
|10    |FDSE   |     4|
|11    |IBUF   |    30|
|12    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1249.723 ; gain = 2.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:08 . Memory (MB): peak = 1249.723 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1249.723 ; gain = 2.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1249.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1249.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9b260606
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 1249.723 ; gain = 2.035
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/test/work/vivado/test/test.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 14 18:29:01 2022...
