library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std;

entity controller is
port
(
	A:in std_logic_vector(11 downto 0);
	clk: in std_logic;
	M:in std_logic_vector(11 downto 0);
);

architecture ctrl_arch of controller is
begin
process(clk)
signal memory_1: integer range 4096 to 0;
begin
if(clk=1) then
memory_1<=A
end if;
end process;
end architecture;