============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Mar 18 2025  03:19:54 pm
  Module:                 sequential
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (95954 ps) Late External Delay Assertion at pin Q[0]
          Group: clk
     Startpoint: (R) State_r_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) Q[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+     350 (I)      350 (I) 
           Arrival:=  100350          350     
                                              
      Output Delay:-    2958                  
       Uncertainty:-     250                  
     Required Time:=   97142                  
      Launch Clock:-     350                  
         Data Path:-     838                  
             Slack:=   95954                  

Exceptions/Constraints:
  output_delay             2958            constraints.sdc_line_35_3_1 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  State_r_reg[0]/CK -       -     R     (arrival)      2    -     0     0     350    (-,-) 
  State_r_reg[0]/Q  -       CK->Q F     SEDFFX1        5 10.7   277   341     691    (-,-) 
  g305__5526/Y      -       B->Y  F     CLKXOR2X8      2 49.8   258   496    1187    (-,-) 
  Q[0]              <<<     -     F     (port)         -    -     -     0    1188    (-,-) 
#------------------------------------------------------------------------------------------

